Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Jan 28 23:01:22 2024
| Host         : DESKTOP-LCJND1O running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-54  Critical Warning  Scoped false path, clock group or max delay datapath only constraint between clocks                    2           
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint                                                   2           
TIMING-46  Warning           Multicycle path with tied CE pins                                                                      513         
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  4           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                                                            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.072        0.000                      0               107338        0.020        0.000                      0               107338        1.167        0.000                       0                 50708  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_fpga_0                           {0.000 16.666}       33.333          30.000          
  clk_out_150M_design_1_clk_wiz_0_0  {0.000 3.333}        6.667           150.002         
  clk_out_300M_design_1_clk_wiz_0_0  {0.000 1.667}        3.333           300.003         
  clkfbout_design_1_clk_wiz_0_0      {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                24.550        0.000                      0                 2062        0.091        0.000                      0                 2062       11.666        0.000                       0                   972  
  clk_out_150M_design_1_clk_wiz_0_0        0.072        0.000                      0                84265        0.020        0.000                      0                84265        2.083        0.000                       0                 39139  
  clk_out_300M_design_1_clk_wiz_0_0        0.328        0.000                      0                18002        0.026        0.000                      0                18002        1.167        0.000                       0                 10594  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                       31.178        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_300M_design_1_clk_wiz_0_0  clk_out_150M_design_1_clk_wiz_0_0        0.822        0.000                      0                 2240        0.020        0.000                      0                 2240  
clk_out_150M_design_1_clk_wiz_0_0  clk_out_300M_design_1_clk_wiz_0_0        2.747        0.000                      0                  770        0.052        0.000                      0                  770  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                                                                clk_fpga_0                         
(none)                             clk_out_150M_design_1_clk_wiz_0_0  clk_fpga_0                         
(none)                             clk_fpga_0                         clk_out_150M_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clkfbout_design_1_clk_wiz_0_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       24.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.550ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_fpga_0 rise@33.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 1.058ns (12.815%)  route 7.198ns (87.185%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 36.038 - 33.333 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.695     2.989    <hidden>
    SLICE_X27Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  <hidden>
                         net (fo=101, routed)         4.891     8.336    <hidden>
    SLICE_X39Y101        LUT3 (Prop_lut3_I2_O)        0.152     8.488 r  <hidden>
                         net (fo=1, routed)           1.141     9.629    <hidden>
    SLICE_X32Y102        LUT6 (Prop_lut6_I3_O)        0.326     9.955 f  <hidden>
                         net (fo=1, routed)           1.166    11.121    <hidden>
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.124    11.245 r  <hidden>
                         net (fo=1, routed)           0.000    11.245    <hidden>
    SLICE_X31Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    34.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.526    36.038    <hidden>
    SLICE_X31Y99         FDRE                                         r  <hidden>
                         clock pessimism              0.229    36.267    
                         clock uncertainty           -0.501    35.766    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.029    35.795    <hidden>
  -------------------------------------------------------------------
                         required time                         35.795    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                 24.550    

Slack (MET) :             24.579ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_fpga_0 rise@33.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.970ns  (logic 0.828ns (10.388%)  route 7.142ns (89.612%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 36.016 - 33.333 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.695     2.989    <hidden>
    SLICE_X27Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  <hidden>
                         net (fo=100, routed)         1.824     5.269    <hidden>
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.124     5.393 f  <hidden>
                         net (fo=6, routed)           1.364     6.757    <hidden>
    SLICE_X29Y101        LUT6 (Prop_lut6_I4_O)        0.124     6.881 f  <hidden>
                         net (fo=5, routed)           0.657     7.538    <hidden>
    SLICE_X28Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.662 r  <hidden>
                         net (fo=28, routed)          3.297    10.959    <hidden>
    SLICE_X27Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    34.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.504    36.016    <hidden>
    SLICE_X27Y74         FDRE                                         r  <hidden>
                         clock pessimism              0.229    36.245    
                         clock uncertainty           -0.501    35.744    
    SLICE_X27Y74         FDRE (Setup_fdre_C_CE)      -0.205    35.539    <hidden>
  -------------------------------------------------------------------
                         required time                         35.539    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 24.579    

Slack (MET) :             24.615ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_fpga_0 rise@33.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 0.828ns (10.110%)  route 7.362ns (89.890%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 36.035 - 33.333 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.695     2.989    <hidden>
    SLICE_X27Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  <hidden>
                         net (fo=101, routed)         4.891     8.336    <hidden>
    SLICE_X39Y101        LUT3 (Prop_lut3_I2_O)        0.124     8.460 r  <hidden>
                         net (fo=1, routed)           1.313     9.773    <hidden>
    SLICE_X36Y92         LUT5 (Prop_lut5_I2_O)        0.124     9.897 r  <hidden>
                         net (fo=1, routed)           1.158    11.055    <hidden>
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  <hidden>
                         net (fo=1, routed)           0.000    11.179    <hidden>
    SLICE_X31Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    34.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.523    36.035    <hidden>
    SLICE_X31Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.229    36.264    
                         clock uncertainty           -0.501    35.763    
    SLICE_X31Y90         FDRE (Setup_fdre_C_D)        0.031    35.794    <hidden>
  -------------------------------------------------------------------
                         required time                         35.794    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                 24.615    

Slack (MET) :             24.696ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_fpga_0 rise@33.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.111ns  (logic 0.828ns (10.208%)  route 7.283ns (89.792%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 35.992 - 33.333 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.695     2.989    <hidden>
    SLICE_X27Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  <hidden>
                         net (fo=101, routed)         5.333     8.778    <hidden>
    SLICE_X37Y102        LUT6 (Prop_lut6_I2_O)        0.124     8.902 r  <hidden>
                         net (fo=1, routed)           0.800     9.702    <hidden>
    SLICE_X36Y101        LUT5 (Prop_lut5_I0_O)        0.124     9.826 r  <hidden>
                         net (fo=1, routed)           1.151    10.976    <hidden>
    SLICE_X32Y99         LUT6 (Prop_lut6_I5_O)        0.124    11.100 r  <hidden>
                         net (fo=1, routed)           0.000    11.100    <hidden>
    SLICE_X32Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    34.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.480    35.992    <hidden>
    SLICE_X32Y99         FDRE                                         r  <hidden>
                         clock pessimism              0.229    36.221    
                         clock uncertainty           -0.501    35.720    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.077    35.797    <hidden>
  -------------------------------------------------------------------
                         required time                         35.797    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                 24.696    

Slack (MET) :             24.699ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_fpga_0 rise@33.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.828ns (10.221%)  route 7.273ns (89.779%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 36.032 - 33.333 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.695     2.989    <hidden>
    SLICE_X27Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  <hidden>
                         net (fo=101, routed)         4.876     8.321    <hidden>
    SLICE_X26Y80         LUT4 (Prop_lut4_I3_O)        0.124     8.445 r  <hidden>
                         net (fo=1, routed)           0.996     9.441    <hidden>
    SLICE_X37Y80         LUT6 (Prop_lut6_I1_O)        0.124     9.565 r  <hidden>
                         net (fo=1, routed)           1.401    10.966    <hidden>
    SLICE_X31Y85         LUT6 (Prop_lut6_I4_O)        0.124    11.090 r  <hidden>
                         net (fo=1, routed)           0.000    11.090    <hidden>
    SLICE_X31Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    34.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.520    36.032    <hidden>
    SLICE_X31Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.229    36.261    
                         clock uncertainty           -0.501    35.760    
    SLICE_X31Y85         FDRE (Setup_fdre_C_D)        0.029    35.789    <hidden>
  -------------------------------------------------------------------
                         required time                         35.789    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                 24.699    

Slack (MET) :             24.712ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_fpga_0 rise@33.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.146ns  (logic 1.215ns (14.916%)  route 6.931ns (85.084%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 36.038 - 33.333 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.695     2.989    <hidden>
    SLICE_X27Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  <hidden>
                         net (fo=101, routed)         4.448     7.893    <hidden>
    SLICE_X36Y80         LUT5 (Prop_lut5_I2_O)        0.124     8.017 r  <hidden>
                         net (fo=1, routed)           0.000     8.017    <hidden>
    SLICE_X36Y80         MUXF7 (Prop_muxf7_I1_O)      0.214     8.231 r  <hidden>
                         net (fo=1, routed)           0.945     9.176    <hidden>
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.297     9.473 f  <hidden>
                         net (fo=1, routed)           1.537    11.011    <hidden>
    SLICE_X30Y98         LUT6 (Prop_lut6_I1_O)        0.124    11.135 r  <hidden>
                         net (fo=1, routed)           0.000    11.135    <hidden>
    SLICE_X30Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    34.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.526    36.038    <hidden>
    SLICE_X30Y98         FDRE                                         r  <hidden>
                         clock pessimism              0.229    36.267    
                         clock uncertainty           -0.501    35.766    
    SLICE_X30Y98         FDRE (Setup_fdre_C_D)        0.081    35.847    <hidden>
  -------------------------------------------------------------------
                         required time                         35.847    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                 24.712    

Slack (MET) :             24.768ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_fpga_0 rise@33.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 1.369ns (16.877%)  route 6.743ns (83.123%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 36.212 - 33.333 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.695     2.989    <hidden>
    SLICE_X27Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  <hidden>
                         net (fo=101, routed)         4.374     7.819    <hidden>
    SLICE_X29Y76         LUT5 (Prop_lut5_I2_O)        0.124     7.943 r  <hidden>
                         net (fo=1, routed)           0.000     7.943    <hidden>
    SLICE_X29Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  <hidden>
                         net (fo=1, routed)           0.000     8.188    <hidden>
    SLICE_X29Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  <hidden>
                         net (fo=1, routed)           1.199     9.490    <hidden>
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.316     9.806 f  <hidden>
                         net (fo=1, routed)           1.170    10.977    <hidden>
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124    11.101 r  <hidden>
                         net (fo=1, routed)           0.000    11.101    <hidden>
    SLICE_X28Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    34.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.700    36.212    <hidden>
    SLICE_X28Y101        FDRE                                         r  <hidden>
                         clock pessimism              0.129    36.341    
                         clock uncertainty           -0.501    35.840    
    SLICE_X28Y101        FDRE (Setup_fdre_C_D)        0.029    35.869    <hidden>
  -------------------------------------------------------------------
                         required time                         35.869    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                 24.768    

Slack (MET) :             24.772ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_fpga_0 rise@33.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 0.828ns (10.640%)  route 6.954ns (89.360%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 36.020 - 33.333 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.695     2.989    <hidden>
    SLICE_X27Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  <hidden>
                         net (fo=100, routed)         1.824     5.269    <hidden>
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.124     5.393 f  <hidden>
                         net (fo=6, routed)           1.364     6.757    <hidden>
    SLICE_X29Y101        LUT6 (Prop_lut6_I4_O)        0.124     6.881 f  <hidden>
                         net (fo=5, routed)           0.657     7.538    <hidden>
    SLICE_X28Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.662 r  <hidden>
                         net (fo=28, routed)          3.109    10.771    <hidden>
    SLICE_X29Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    34.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.508    36.020    <hidden>
    SLICE_X29Y75         FDRE                                         r  <hidden>
                         clock pessimism              0.229    36.249    
                         clock uncertainty           -0.501    35.748    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205    35.543    <hidden>
  -------------------------------------------------------------------
                         required time                         35.543    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                 24.772    

Slack (MET) :             24.772ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_fpga_0 rise@33.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 0.828ns (10.640%)  route 6.954ns (89.360%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 36.020 - 33.333 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.695     2.989    <hidden>
    SLICE_X27Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  <hidden>
                         net (fo=100, routed)         1.824     5.269    <hidden>
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.124     5.393 f  <hidden>
                         net (fo=6, routed)           1.364     6.757    <hidden>
    SLICE_X29Y101        LUT6 (Prop_lut6_I4_O)        0.124     6.881 f  <hidden>
                         net (fo=5, routed)           0.657     7.538    <hidden>
    SLICE_X28Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.662 r  <hidden>
                         net (fo=28, routed)          3.109    10.771    <hidden>
    SLICE_X29Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    34.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.508    36.020    <hidden>
    SLICE_X29Y75         FDRE                                         r  <hidden>
                         clock pessimism              0.229    36.249    
                         clock uncertainty           -0.501    35.748    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205    35.543    <hidden>
  -------------------------------------------------------------------
                         required time                         35.543    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                 24.772    

Slack (MET) :             24.772ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_fpga_0 rise@33.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 0.828ns (10.640%)  route 6.954ns (89.360%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 36.020 - 33.333 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.695     2.989    <hidden>
    SLICE_X27Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  <hidden>
                         net (fo=100, routed)         1.824     5.269    <hidden>
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.124     5.393 f  <hidden>
                         net (fo=6, routed)           1.364     6.757    <hidden>
    SLICE_X29Y101        LUT6 (Prop_lut6_I4_O)        0.124     6.881 f  <hidden>
                         net (fo=5, routed)           0.657     7.538    <hidden>
    SLICE_X28Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.662 r  <hidden>
                         net (fo=28, routed)          3.109    10.771    <hidden>
    SLICE_X29Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    34.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.508    36.020    <hidden>
    SLICE_X29Y75         FDRE                                         r  <hidden>
                         clock pessimism              0.229    36.249    
                         clock uncertainty           -0.501    35.748    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205    35.543    <hidden>
  -------------------------------------------------------------------
                         required time                         35.543    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                 24.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.156%)  route 0.157ns (42.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.656     0.992    <hidden>
    SLICE_X26Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  <hidden>
                         net (fo=6, routed)           0.157     1.313    <hidden>
    SLICE_X29Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.358 r  <hidden>
                         net (fo=1, routed)           0.000     1.358    <hidden>
    SLICE_X29Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.845     1.211    <hidden>
    SLICE_X29Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.148ns (29.774%)  route 0.349ns (70.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.572     0.908    <hidden>
    SLICE_X26Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.148     1.056 r  <hidden>
                         net (fo=22, routed)          0.349     1.405    <hidden>
    SLICE_X26Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.930     1.296    <hidden>
    SLICE_X26Y102        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y102        FDRE (Hold_fdre_C_D)         0.010     1.271    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.164ns (28.606%)  route 0.409ns (71.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.572     0.908    <hidden>
    SLICE_X26Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  <hidden>
                         net (fo=24, routed)          0.409     1.481    <hidden>
    SLICE_X29Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.931     1.297    <hidden>
    SLICE_X29Y102        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y102        FDRE (Hold_fdre_C_D)         0.072     1.334    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.394%)  route 0.223ns (51.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.656     0.992    <hidden>
    SLICE_X26Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  <hidden>
                         net (fo=5, routed)           0.223     1.379    <hidden>
    SLICE_X27Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.424 r  <hidden>
                         net (fo=1, routed)           0.000     1.424    <hidden>
    SLICE_X27Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.844     1.210    <hidden>
    SLICE_X27Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (31.014%)  route 0.414ns (68.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.577     0.913    <hidden>
    SLICE_X29Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  <hidden>
                         net (fo=3, routed)           0.414     1.467    <hidden>
    SLICE_X27Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.512 r  <hidden>
                         net (fo=1, routed)           0.000     1.512    <hidden>
    SLICE_X27Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.930     1.296    <hidden>
    SLICE_X27Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.092     1.353    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.559     0.895    <hidden>
    SLICE_X32Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  <hidden>
                         net (fo=1, routed)           0.056     1.114    <hidden>
    SLICE_X32Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.826     1.192    <hidden>
    SLICE_X32Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.297     0.895    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.060     0.955    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.658     0.994    <hidden>
    SLICE_X30Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     1.158 r  <hidden>
                         net (fo=1, routed)           0.056     1.214    <hidden>
    SLICE_X30Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.930     1.296    <hidden>
    SLICE_X30Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.302     0.994    
    SLICE_X30Y104        FDRE (Hold_fdre_C_D)         0.060     1.054    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.654     0.990    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y140        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y140        FDRE (Prop_fdre_C_Q)         0.164     1.154 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.210    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X26Y140        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.928     1.294    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y140        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.304     0.990    
    SLICE_X26Y140        FDRE (Hold_fdre_C_D)         0.060     1.050    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.652     0.988    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y137        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y137        FDRE (Prop_fdre_C_Q)         0.164     1.152 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.208    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X26Y137        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.925     1.291    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y137        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.303     0.988    
    SLICE_X26Y137        FDRE (Hold_fdre_C_D)         0.060     1.048    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.577     0.913    <hidden>
    SLICE_X31Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  <hidden>
                         net (fo=1, routed)           0.114     1.168    <hidden>
    SLICE_X30Y97         LUT4 (Prop_lut4_I2_O)        0.045     1.213 r  <hidden>
                         net (fo=1, routed)           0.000     1.213    <hidden>
    SLICE_X30Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.845     1.211    <hidden>
    SLICE_X30Y97         FDRE                                         r  <hidden>
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.121     1.050    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         33.333      31.178     BUFGCTRL_X0Y19   design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDSE/C             n/a            1.000         33.333      32.333     SLICE_X27Y99     <hidden>
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X29Y99     <hidden>
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X29Y98     <hidden>
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X26Y100    <hidden>
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X26Y100    <hidden>
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X29Y98     <hidden>
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X27Y101    <hidden>
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X27Y101    <hidden>
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       33.333      66.667     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.666      11.666     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         16.666      11.666     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         16.666      15.686     SLICE_X26Y138    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         16.666      15.686     SLICE_X26Y138    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C             n/a            0.500         16.667      16.167     SLICE_X27Y99     <hidden>
Low Pulse Width   Fast    FDSE/C             n/a            0.500         16.666      16.166     SLICE_X27Y99     <hidden>
Low Pulse Width   Slow    FDRE/C             n/a            0.500         16.666      16.166     SLICE_X29Y99     <hidden>
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.666      16.166     SLICE_X29Y99     <hidden>
Low Pulse Width   Slow    FDRE/C             n/a            0.500         16.666      16.166     SLICE_X29Y98     <hidden>
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.666      16.166     SLICE_X29Y98     <hidden>
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.666      11.666     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         16.667      11.667     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         16.666      15.686     SLICE_X26Y138    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         16.667      15.687     SLICE_X26Y138    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C             n/a            0.500         16.666      16.166     SLICE_X27Y99     <hidden>
High Pulse Width  Fast    FDSE/C             n/a            0.500         16.666      16.166     SLICE_X27Y99     <hidden>
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.666      16.166     SLICE_X29Y99     <hidden>
High Pulse Width  Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X29Y99     <hidden>
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.666      16.166     SLICE_X29Y98     <hidden>
High Pulse Width  Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X29Y98     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_150M_design_1_clk_wiz_0_0
  To Clock:  clk_out_150M_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.339ns (31.633%)  route 2.894ns (68.367%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 9.703 - 6.667 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       2.051     3.345    <hidden>
    DSP48_X3Y51          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     3.779 r  <hidden>
                         net (fo=3, routed)           1.038     4.817    <hidden>
    SLICE_X94Y129        LUT4 (Prop_lut4_I1_O)        0.124     4.941 r  <hidden>
                         net (fo=1, routed)           0.000     4.941    <hidden>
    SLICE_X94Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.474 r  <hidden>
                         net (fo=1, routed)           0.878     6.352    <hidden>
    SLICE_X95Y129        LUT3 (Prop_lut3_I1_O)        0.124     6.476 r  <hidden>
                         net (fo=1, routed)           0.433     6.909    <hidden>
    SLICE_X95Y129        LUT3 (Prop_lut3_I0_O)        0.124     7.033 r  <hidden>
                         net (fo=1, routed)           0.544     7.577    <hidden>
    DSP48_X3Y51          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.858     9.703    <hidden>
    DSP48_X3Y51          DSP48E1                                      r  <hidden>
                         clock pessimism              0.308    10.011    
                         clock uncertainty           -0.152     9.859    
    DSP48_X3Y51          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -2.209     7.650    <hidden>
  -------------------------------------------------------------------
                         required time                          7.650    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.339ns (31.746%)  route 2.879ns (68.254%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 9.706 - 6.667 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       2.053     3.347    <hidden>
    DSP48_X4Y48          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     3.781 r  <hidden>
                         net (fo=3, routed)           1.137     4.917    <hidden>
    SLICE_X102Y123       LUT4 (Prop_lut4_I1_O)        0.124     5.041 r  <hidden>
                         net (fo=1, routed)           0.000     5.041    <hidden>
    SLICE_X102Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.574 r  <hidden>
                         net (fo=1, routed)           0.607     6.181    <hidden>
    SLICE_X102Y124       LUT3 (Prop_lut3_I1_O)        0.124     6.305 r  <hidden>
                         net (fo=1, routed)           0.466     6.771    <hidden>
    SLICE_X102Y124       LUT3 (Prop_lut3_I0_O)        0.124     6.895 r  <hidden>
                         net (fo=1, routed)           0.670     7.564    <hidden>
    DSP48_X4Y48          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.861     9.706    <hidden>
    DSP48_X4Y48          DSP48E1                                      r  <hidden>
                         clock pessimism              0.307    10.013    
                         clock uncertainty           -0.152     9.861    
    DSP48_X4Y48          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -2.209     7.652    <hidden>
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.319ns (31.438%)  route 2.877ns (68.562%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 9.590 - 6.667 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.935     3.229    <hidden>
    DSP48_X2Y40          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.663 r  <hidden>
                         net (fo=3, routed)           1.098     4.761    <hidden>
    SLICE_X36Y102        LUT4 (Prop_lut4_I1_O)        0.124     4.885 r  <hidden>
                         net (fo=1, routed)           0.000     4.885    <hidden>
    SLICE_X36Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.398 r  <hidden>
                         net (fo=1, routed)           0.856     6.253    <hidden>
    SLICE_X35Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.377 r  <hidden>
                         net (fo=1, routed)           0.406     6.784    <hidden>
    SLICE_X35Y103        LUT3 (Prop_lut3_I0_O)        0.124     6.908 r  <hidden>
                         net (fo=1, routed)           0.516     7.424    <hidden>
    DSP48_X2Y40          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.745     9.590    <hidden>
    DSP48_X2Y40          DSP48E1                                      r  <hidden>
                         clock pessimism              0.305     9.895    
                         clock uncertainty           -0.152     9.743    
    DSP48_X2Y40          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -2.209     7.534    <hidden>
  -------------------------------------------------------------------
                         required time                          7.534    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 0.580ns (9.696%)  route 5.402ns (90.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 9.373 - 6.667 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.976     3.270    <hidden>
    SLICE_X93Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y100        FDRE (Prop_fdre_C_Q)         0.456     3.726 r  <hidden>
                         net (fo=128, routed)         5.402     9.128    <hidden>
    SLICE_X81Y74         LUT3 (Prop_lut3_I2_O)        0.124     9.252 r  <hidden>
                         net (fo=1, routed)           0.000     9.252    <hidden>
    SLICE_X81Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.528     9.373    <hidden>
    SLICE_X81Y74         FDRE                                         r  <hidden>
                         clock pessimism              0.129     9.502    
                         clock uncertainty           -0.152     9.350    
    SLICE_X81Y74         FDRE (Setup_fdre_C_D)        0.029     9.379    <hidden>
  -------------------------------------------------------------------
                         required time                          9.379    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.182ns (28.479%)  route 2.968ns (71.521%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 9.541 - 6.667 ) 
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.873     3.167    <hidden>
    DSP48_X3Y38          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     3.601 r  <hidden>
                         net (fo=3, routed)           1.209     4.810    <hidden>
    SLICE_X94Y98         LUT4 (Prop_lut4_I2_O)        0.124     4.934 r  <hidden>
                         net (fo=1, routed)           0.000     4.934    <hidden>
    SLICE_X94Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.310 r  <hidden>
                         net (fo=1, routed)           0.606     5.916    <hidden>
    SLICE_X94Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.040 r  <hidden>
                         net (fo=1, routed)           0.466     6.506    <hidden>
    SLICE_X94Y97         LUT3 (Prop_lut3_I0_O)        0.124     6.630 r  <hidden>
                         net (fo=1, routed)           0.687     7.317    <hidden>
    DSP48_X3Y38          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.695     9.541    <hidden>
    DSP48_X3Y38          DSP48E1                                      r  <hidden>
                         clock pessimism              0.292     9.833    
                         clock uncertainty           -0.152     9.681    
    DSP48_X3Y38          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -2.209     7.472    <hidden>
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 2.825ns (45.633%)  route 3.366ns (54.367%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=4)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.312 - 6.667 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.706     3.000    <hidden>
    SLICE_X54Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     3.518 f  <hidden>
                         net (fo=9, routed)           1.083     4.601    <hidden>
    SLICE_X50Y63         LUT4 (Prop_lut4_I1_O)        0.150     4.751 f  <hidden>
                         net (fo=1, routed)           0.440     5.191    <hidden>
    SLICE_X52Y62         LUT4 (Prop_lut4_I3_O)        0.328     5.519 f  <hidden>
                         net (fo=5, routed)           0.419     5.938    <hidden>
    SLICE_X51Y63         LUT4 (Prop_lut4_I3_O)        0.124     6.062 r  <hidden>
                         net (fo=6, routed)           0.625     6.688    <hidden>
    SLICE_X50Y63         LUT3 (Prop_lut3_I0_O)        0.124     6.812 r  <hidden>
                         net (fo=50, routed)          0.798     7.610    <hidden>
    SLICE_X48Y61         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  <hidden>
                         net (fo=1, routed)           0.000     7.734    <hidden>
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  <hidden>
                         net (fo=1, routed)           0.000     8.284    <hidden>
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.398 r  <hidden>
                         net (fo=1, routed)           0.000     8.398    <hidden>
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.512 r  <hidden>
                         net (fo=1, routed)           0.000     8.512    <hidden>
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.626 r  <hidden>
                         net (fo=1, routed)           0.000     8.626    <hidden>
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.740 r  <hidden>
                         net (fo=1, routed)           0.000     8.740    <hidden>
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.854 r  <hidden>
                         net (fo=1, routed)           0.000     8.854    <hidden>
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  <hidden>
                         net (fo=1, routed)           0.000     8.968    <hidden>
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.191 r  <hidden>
                         net (fo=1, routed)           0.000     9.191    <hidden>
    SLICE_X48Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.467     9.312    <hidden>
    SLICE_X48Y68         FDRE                                         r  <hidden>
                         clock pessimism              0.129     9.441    
                         clock uncertainty           -0.152     9.289    
    SLICE_X48Y68         FDRE (Setup_fdre_C_D)        0.062     9.351    <hidden>
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 1.338ns (32.316%)  route 2.802ns (67.684%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 9.703 - 6.667 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       2.051     3.345    <hidden>
    DSP48_X3Y48          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     3.779 r  <hidden>
                         net (fo=3, routed)           1.031     4.810    <hidden>
    SLICE_X95Y123        LUT4 (Prop_lut4_I3_O)        0.124     4.934 r  <hidden>
                         net (fo=1, routed)           0.000     4.934    <hidden>
    SLICE_X95Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.466 r  <hidden>
                         net (fo=1, routed)           0.595     6.060    <hidden>
    SLICE_X97Y123        LUT3 (Prop_lut3_I1_O)        0.124     6.184 r  <hidden>
                         net (fo=1, routed)           0.501     6.685    <hidden>
    SLICE_X96Y123        LUT3 (Prop_lut3_I0_O)        0.124     6.809 r  <hidden>
                         net (fo=1, routed)           0.676     7.485    <hidden>
    DSP48_X3Y48          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.858     9.703    <hidden>
    DSP48_X3Y48          DSP48E1                                      r  <hidden>
                         clock pessimism              0.308    10.011    
                         clock uncertainty           -0.152     9.859    
    DSP48_X3Y48          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -2.209     7.650    <hidden>
  -------------------------------------------------------------------
                         required time                          7.650    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 2.822ns (45.607%)  route 3.366ns (54.393%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=4)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 9.314 - 6.667 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.706     3.000    <hidden>
    SLICE_X54Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     3.518 f  <hidden>
                         net (fo=9, routed)           1.083     4.601    <hidden>
    SLICE_X50Y63         LUT4 (Prop_lut4_I1_O)        0.150     4.751 f  <hidden>
                         net (fo=1, routed)           0.440     5.191    <hidden>
    SLICE_X52Y62         LUT4 (Prop_lut4_I3_O)        0.328     5.519 f  <hidden>
                         net (fo=5, routed)           0.419     5.938    <hidden>
    SLICE_X51Y63         LUT4 (Prop_lut4_I3_O)        0.124     6.062 r  <hidden>
                         net (fo=6, routed)           0.625     6.688    <hidden>
    SLICE_X50Y63         LUT3 (Prop_lut3_I0_O)        0.124     6.812 r  <hidden>
                         net (fo=50, routed)          0.798     7.610    <hidden>
    SLICE_X48Y61         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  <hidden>
                         net (fo=1, routed)           0.000     7.734    <hidden>
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  <hidden>
                         net (fo=1, routed)           0.000     8.284    <hidden>
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.398 r  <hidden>
                         net (fo=1, routed)           0.000     8.398    <hidden>
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.512 r  <hidden>
                         net (fo=1, routed)           0.000     8.512    <hidden>
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.626 r  <hidden>
                         net (fo=1, routed)           0.000     8.626    <hidden>
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.740 r  <hidden>
                         net (fo=1, routed)           0.000     8.740    <hidden>
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.854 r  <hidden>
                         net (fo=1, routed)           0.000     8.854    <hidden>
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.188 r  <hidden>
                         net (fo=1, routed)           0.000     9.188    <hidden>
    SLICE_X48Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.469     9.314    <hidden>
    SLICE_X48Y67         FDRE                                         r  <hidden>
                         clock pessimism              0.129     9.443    
                         clock uncertainty           -0.152     9.291    
    SLICE_X48Y67         FDRE (Setup_fdre_C_D)        0.062     9.353    <hidden>
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 2.801ns (45.422%)  route 3.366ns (54.578%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=4)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 9.314 - 6.667 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.706     3.000    <hidden>
    SLICE_X54Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     3.518 f  <hidden>
                         net (fo=9, routed)           1.083     4.601    <hidden>
    SLICE_X50Y63         LUT4 (Prop_lut4_I1_O)        0.150     4.751 f  <hidden>
                         net (fo=1, routed)           0.440     5.191    <hidden>
    SLICE_X52Y62         LUT4 (Prop_lut4_I3_O)        0.328     5.519 f  <hidden>
                         net (fo=5, routed)           0.419     5.938    <hidden>
    SLICE_X51Y63         LUT4 (Prop_lut4_I3_O)        0.124     6.062 r  <hidden>
                         net (fo=6, routed)           0.625     6.688    <hidden>
    SLICE_X50Y63         LUT3 (Prop_lut3_I0_O)        0.124     6.812 r  <hidden>
                         net (fo=50, routed)          0.798     7.610    <hidden>
    SLICE_X48Y61         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  <hidden>
                         net (fo=1, routed)           0.000     7.734    <hidden>
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  <hidden>
                         net (fo=1, routed)           0.000     8.284    <hidden>
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.398 r  <hidden>
                         net (fo=1, routed)           0.000     8.398    <hidden>
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.512 r  <hidden>
                         net (fo=1, routed)           0.000     8.512    <hidden>
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.626 r  <hidden>
                         net (fo=1, routed)           0.000     8.626    <hidden>
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.740 r  <hidden>
                         net (fo=1, routed)           0.000     8.740    <hidden>
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.854 r  <hidden>
                         net (fo=1, routed)           0.000     8.854    <hidden>
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.167 r  <hidden>
                         net (fo=1, routed)           0.000     9.167    <hidden>
    SLICE_X48Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.469     9.314    <hidden>
    SLICE_X48Y67         FDRE                                         r  <hidden>
                         clock pessimism              0.129     9.443    
                         clock uncertainty           -0.152     9.291    
    SLICE_X48Y67         FDRE (Setup_fdre_C_D)        0.062     9.353    <hidden>
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.339ns (32.566%)  route 2.773ns (67.434%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 9.710 - 6.667 ) 
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       2.060     3.354    <hidden>
    DSP48_X3Y54          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     3.788 r  <hidden>
                         net (fo=3, routed)           1.017     4.804    <hidden>
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.124     4.928 r  <hidden>
                         net (fo=1, routed)           0.000     4.928    <hidden>
    SLICE_X94Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.461 r  <hidden>
                         net (fo=1, routed)           0.607     6.068    <hidden>
    SLICE_X94Y138        LUT3 (Prop_lut3_I1_O)        0.124     6.192 r  <hidden>
                         net (fo=1, routed)           0.466     6.658    <hidden>
    SLICE_X94Y138        LUT3 (Prop_lut3_I0_O)        0.124     6.782 r  <hidden>
                         net (fo=1, routed)           0.683     7.465    <hidden>
    DSP48_X3Y54          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.865     9.710    <hidden>
    DSP48_X3Y54          DSP48E1                                      r  <hidden>
                         clock pessimism              0.310    10.020    
                         clock uncertainty           -0.152     9.868    
    DSP48_X3Y54          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -2.209     7.659    <hidden>
  -------------------------------------------------------------------
                         required time                          7.659    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  0.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.792%)  route 0.240ns (65.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.580     0.916    <hidden>
    SLICE_X65Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  <hidden>
                         net (fo=1, routed)           0.240     1.284    <hidden>
    SLICE_X80Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.939     1.305    <hidden>
    SLICE_X80Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.270    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)        -0.006     1.264    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.279ns (58.303%)  route 0.200ns (41.697%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.584     0.920    <hidden>
    SLICE_X86Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  <hidden>
                         net (fo=2, routed)           0.200     1.283    <hidden>
    SLICE_X87Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.328 r  <hidden>
                         net (fo=1, routed)           0.000     1.328    <hidden>
    SLICE_X87Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.398 r  <hidden>
                         net (fo=1, routed)           0.000     1.398    <hidden>
    SLICE_X87Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.940     1.306    <hidden>
    SLICE_X87Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.271    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     1.376    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.548     0.884    <hidden>
    SLICE_X51Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=65, routed)          0.134     1.159    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/ADDRD3
    SLICE_X50Y85         RAMD64E                                      r  design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.815     1.181    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/WCLK
    SLICE_X50Y85         RAMD64E                                      r  design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMA/CLK
                         clock pessimism             -0.284     0.897    
    SLICE_X50Y85         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.137    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMA
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.548     0.884    <hidden>
    SLICE_X51Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=65, routed)          0.134     1.159    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/ADDRD3
    SLICE_X50Y85         RAMD64E                                      r  design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.815     1.181    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/WCLK
    SLICE_X50Y85         RAMD64E                                      r  design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMB/CLK
                         clock pessimism             -0.284     0.897    
    SLICE_X50Y85         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.137    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMB
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.548     0.884    <hidden>
    SLICE_X51Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=65, routed)          0.134     1.159    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/ADDRD3
    SLICE_X50Y85         RAMD64E                                      r  design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.815     1.181    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/WCLK
    SLICE_X50Y85         RAMD64E                                      r  design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMC/CLK
                         clock pessimism             -0.284     0.897    
    SLICE_X50Y85         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.137    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMC
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.548     0.884    <hidden>
    SLICE_X51Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=65, routed)          0.134     1.159    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/ADDRD3
    SLICE_X50Y85         RAMD64E                                      r  design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.815     1.181    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/WCLK
    SLICE_X50Y85         RAMD64E                                      r  design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMD/CLK
                         clock pessimism             -0.284     0.897    
    SLICE_X50Y85         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.137    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_156_158/RAMD
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.868%)  route 0.316ns (69.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.632     0.968    <hidden>
    SLICE_X107Y87        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  <hidden>
                         net (fo=1, routed)           0.316     1.424    <hidden>
    SLICE_X107Y101       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.992     1.358    <hidden>
    SLICE_X107Y101       FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.323    
    SLICE_X107Y101       FDRE (Hold_fdre_C_D)         0.075     1.398    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.657%)  route 0.224ns (61.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.632     0.968    <hidden>
    SLICE_X51Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  <hidden>
                         net (fo=3, routed)           0.224     1.333    <hidden>
    SLICE_X48Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.906     1.272    <hidden>
    SLICE_X48Y112        FDRE                                         r  <hidden>
                         clock pessimism             -0.039     1.233    
    SLICE_X48Y112        FDRE (Hold_fdre_C_D)         0.072     1.305    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.410%)  route 0.182ns (52.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.547     0.883    <hidden>
    SLICE_X42Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  <hidden>
                         net (fo=1, routed)           0.182     1.229    <hidden>
    SLICE_X50Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.809     1.175    <hidden>
    SLICE_X50Y70         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.060     1.200    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.794%)  route 0.232ns (62.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.635     0.971    <hidden>
    SLICE_X107Y56        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y56        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  <hidden>
                         net (fo=1, routed)           0.232     1.344    <hidden>
    SLICE_X106Y49        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.913     1.279    <hidden>
    SLICE_X106Y49        FDRE                                         r  <hidden>
                         clock pessimism             -0.030     1.249    
    SLICE_X106Y49        FDRE (Hold_fdre_C_D)         0.066     1.315    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_150M_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X2Y30      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.667       3.272      DSP48_X2Y24      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X4Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X4Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X4Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X4Y22     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X5Y15     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X5Y16     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X5Y23     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y119    design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_300M_design_1_clk_wiz_0_0
  To Clock:  clk_out_300M_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@3.333ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.478ns (21.748%)  route 1.720ns (78.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 6.180 - 3.333 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.726     3.020    <hidden>
    SLICE_X54Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.478     3.498 r  <hidden>
                         net (fo=2, routed)           1.720     5.218    <hidden>
    DSP48_X1Y3           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS7_X0Y0             PS7                          0.000     3.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     4.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     6.283    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     2.409 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.421    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.668     6.180    <hidden>
    DSP48_X1Y3           DSP48E1                                      r  <hidden>
                         clock pessimism              0.129     6.309    
                         clock uncertainty           -0.140     6.170    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.624     5.546    <hidden>
  -------------------------------------------------------------------
                         required time                          5.546    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@3.333ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.456ns (17.761%)  route 2.111ns (82.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 6.074 - 3.333 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.755     3.049    <hidden>
    SLICE_X21Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDRE (Prop_fdre_C_Q)         0.456     3.505 r  <hidden>
                         net (fo=2, routed)           2.111     5.616    <hidden>
    SLICE_X84Y7          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS7_X0Y0             PS7                          0.000     3.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     4.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     6.283    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     2.409 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.421    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.561     6.074    <hidden>
    SLICE_X84Y7          FDRE                                         r  <hidden>
                         clock pessimism              0.129     6.203    
                         clock uncertainty           -0.140     6.063    
    SLICE_X84Y7          FDRE (Setup_fdre_C_D)       -0.062     6.001    <hidden>
  -------------------------------------------------------------------
                         required time                          6.001    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@3.333ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.419ns (20.628%)  route 1.612ns (79.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 6.091 - 3.333 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.743     3.037    <hidden>
    SLICE_X21Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.419     3.456 r  <hidden>
                         net (fo=4, routed)           1.612     5.068    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS7_X0Y0             PS7                          0.000     3.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     4.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     6.283    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     2.409 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.421    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.579     6.091    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
                         clock pessimism              0.230     6.321    
                         clock uncertainty           -0.140     6.181    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_CED)
                                                     -0.688     5.493    <hidden>
  -------------------------------------------------------------------
                         required time                          5.493    
                         arrival time                          -5.068    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@3.333ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.478ns (23.062%)  route 1.595ns (76.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 6.180 - 3.333 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.726     3.020    <hidden>
    SLICE_X54Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.478     3.498 r  <hidden>
                         net (fo=2, routed)           1.595     5.093    <hidden>
    DSP48_X1Y3           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS7_X0Y0             PS7                          0.000     3.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     4.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     6.283    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     2.409 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.421    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.668     6.180    <hidden>
    DSP48_X1Y3           DSP48E1                                      r  <hidden>
                         clock pessimism              0.129     6.309    
                         clock uncertainty           -0.140     6.170    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.621     5.549    <hidden>
  -------------------------------------------------------------------
                         required time                          5.549    
                         arrival time                          -5.093    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@3.333ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.478ns (23.110%)  route 1.590ns (76.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 6.180 - 3.333 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.726     3.020    <hidden>
    SLICE_X54Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.478     3.498 r  <hidden>
                         net (fo=2, routed)           1.590     5.088    <hidden>
    DSP48_X1Y3           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS7_X0Y0             PS7                          0.000     3.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     4.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     6.283    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     2.409 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.421    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.668     6.180    <hidden>
    DSP48_X1Y3           DSP48E1                                      r  <hidden>
                         clock pessimism              0.129     6.309    
                         clock uncertainty           -0.140     6.170    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.622     5.548    <hidden>
  -------------------------------------------------------------------
                         required time                          5.548    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@3.333ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.419ns (21.053%)  route 1.571ns (78.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 6.091 - 3.333 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.743     3.037    <hidden>
    SLICE_X21Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.419     3.456 r  <hidden>
                         net (fo=4, routed)           1.571     5.027    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS7_X0Y0             PS7                          0.000     3.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     4.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     6.283    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     2.409 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.421    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.579     6.091    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
                         clock pessimism              0.230     6.321    
                         clock uncertainty           -0.140     6.181    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.689     5.492    <hidden>
  -------------------------------------------------------------------
                         required time                          5.492    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@3.333ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.456ns (18.889%)  route 1.958ns (81.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 6.062 - 3.333 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.666     2.960    <hidden>
    SLICE_X45Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.456     3.416 r  <hidden>
                         net (fo=33, routed)          1.958     5.374    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS7_X0Y0             PS7                          0.000     3.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     4.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     6.283    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     2.409 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.421    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.549     6.062    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.129     6.191    
                         clock uncertainty           -0.140     6.051    
    SLICE_X59Y14         FDRE (Setup_fdre_C_CE)      -0.205     5.846    <hidden>
  -------------------------------------------------------------------
                         required time                          5.846    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@3.333ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.419ns (21.053%)  route 1.571ns (78.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 6.091 - 3.333 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.743     3.037    <hidden>
    SLICE_X21Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.419     3.456 r  <hidden>
                         net (fo=4, routed)           1.571     5.027    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS7_X0Y0             PS7                          0.000     3.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     4.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     6.283    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     2.409 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.421    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.579     6.091    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
                         clock pessimism              0.230     6.321    
                         clock uncertainty           -0.140     6.181    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.672     5.509    <hidden>
  -------------------------------------------------------------------
                         required time                          5.509    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@3.333ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.518ns (23.511%)  route 1.685ns (76.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 6.180 - 3.333 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.726     3.020    <hidden>
    SLICE_X54Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518     3.538 r  <hidden>
                         net (fo=2, routed)           1.685     5.223    <hidden>
    DSP48_X1Y3           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS7_X0Y0             PS7                          0.000     3.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     4.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     6.283    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     2.409 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.421    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.668     6.180    <hidden>
    DSP48_X1Y3           DSP48E1                                      r  <hidden>
                         clock pessimism              0.129     6.309    
                         clock uncertainty           -0.140     6.170    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450     5.720    <hidden>
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@3.333ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.434ns (18.317%)  route 1.935ns (81.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 6.067 - 3.333 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.844     3.138    <hidden>
    DSP48_X1Y3           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     3.572 r  <hidden>
                         net (fo=1, routed)           1.935     5.507    <hidden>
    SLICE_X58Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS7_X0Y0             PS7                          0.000     3.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     4.421    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     6.283    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     2.409 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.421    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.554     6.067    <hidden>
    SLICE_X58Y6          FDRE                                         r  <hidden>
                         clock pessimism              0.129     6.196    
                         clock uncertainty           -0.140     6.056    
    SLICE_X58Y6          FDRE (Setup_fdre_C_D)       -0.045     6.011    <hidden>
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  0.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.836%)  route 0.195ns (51.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.545     0.881    <hidden>
    SLICE_X52Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  <hidden>
                         net (fo=1, routed)           0.195     1.216    <hidden>
    SLICE_X49Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.261 r  <hidden>
                         net (fo=1, routed)           0.000     1.261    <hidden>
    SLICE_X49Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.813     1.179    <hidden>
    SLICE_X49Y25         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y25         FDRE (Hold_fdre_C_D)         0.091     1.235    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.328%)  route 0.192ns (57.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.561     0.896    <hidden>
    SLICE_X49Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  <hidden>
                         net (fo=1, routed)           0.192     1.230    <hidden>
    SLICE_X53Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.825     1.191    <hidden>
    SLICE_X53Y4          FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.156    
    SLICE_X53Y4          FDRE (Hold_fdre_C_D)         0.046     1.202    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.151%)  route 0.210ns (59.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.561     0.896    <hidden>
    SLICE_X48Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  <hidden>
                         net (fo=1, routed)           0.210     1.248    <hidden>
    SLICE_X50Y7          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.824     1.190    <hidden>
    SLICE_X50Y7          FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.064     1.219    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.240%)  route 0.208ns (52.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.545     0.881    <hidden>
    SLICE_X51Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  <hidden>
                         net (fo=1, routed)           0.208     1.229    <hidden>
    SLICE_X49Y25         LUT3 (Prop_lut3_I0_O)        0.045     1.274 r  <hidden>
                         net (fo=1, routed)           0.000     1.274    <hidden>
    SLICE_X49Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.813     1.179    <hidden>
    SLICE_X49Y25         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y25         FDRE (Hold_fdre_C_D)         0.092     1.236    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.573%)  route 0.234ns (62.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.558     0.894    <hidden>
    SLICE_X53Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  <hidden>
                         net (fo=1, routed)           0.234     1.269    <hidden>
    SLICE_X45Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.829     1.195    <hidden>
    SLICE_X45Y43         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.160    
    SLICE_X45Y43         FDRE (Hold_fdre_C_D)         0.070     1.230    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.550%)  route 0.234ns (62.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.559     0.895    <hidden>
    SLICE_X53Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  <hidden>
                         net (fo=1, routed)           0.234     1.270    <hidden>
    SLICE_X45Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.829     1.195    <hidden>
    SLICE_X45Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.160    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.070     1.230    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.381%)  route 0.190ns (53.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.562     0.898    <hidden>
    SLICE_X46Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.164     1.062 r  <hidden>
                         net (fo=2, routed)           0.190     1.251    <hidden>
    SLICE_X50Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.826     1.192    <hidden>
    SLICE_X50Y2          FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y2          FDRE (Hold_fdre_C_D)         0.052     1.209    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.795%)  route 0.242ns (63.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.554     0.890    <hidden>
    SLICE_X53Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  <hidden>
                         net (fo=1, routed)           0.242     1.273    <hidden>
    SLICE_X46Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.821     1.187    <hidden>
    SLICE_X46Y32         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.152    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.076     1.228    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.928%)  route 0.131ns (48.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.608     0.944    <hidden>
    SLICE_X91Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y13         FDRE (Prop_fdre_C_Q)         0.141     1.085 r  <hidden>
                         net (fo=3, routed)           0.131     1.215    <hidden>
    DSP48_X3Y5           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.967     1.333    <hidden>
    DSP48_X3Y5           DSP48E1                                      r  <hidden>
                         clock pessimism             -0.263     1.069    
    DSP48_X3Y5           DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     1.169    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.050%)  route 0.230ns (61.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.561     0.896    <hidden>
    SLICE_X48Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  <hidden>
                         net (fo=1, routed)           0.230     1.267    <hidden>
    SLICE_X50Y7          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.824     1.190    <hidden>
    SLICE_X50Y7          FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.064     1.219    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_300M_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X0Y12      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X0Y16      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X2Y14      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X2Y15      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X3Y13      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X3Y14      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X3Y12      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X3Y15      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X0Y8       <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X37Y43     <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X37Y43     <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X39Y43     <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X39Y43     <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X36Y43     <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X36Y43     <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X37Y43     <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X37Y43     <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X36Y43     <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X36Y43     <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X37Y43     <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X37Y43     <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X39Y43     <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X39Y43     <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X36Y43     <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X36Y43     <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X37Y43     <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X37Y43     <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X36Y43     <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X36Y43     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       33.333      66.667     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_300M_design_1_clk_wiz_0_0
  To Clock:  clk_out_150M_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 2.137ns (40.959%)  route 3.080ns (59.041%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 9.466 - 6.667 ) 
    Source Clock Delay      (SCD):    3.175ns = ( 6.508 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.881     3.175    <hidden>
    SLICE_X109Y6         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDRE (Prop_fdre_C_Q)         0.456     3.631 r  <hidden>
                         net (fo=2, routed)           1.921     5.552    <hidden>
    SLICE_X102Y9         LUT3 (Prop_lut3_I2_O)        0.146     5.698 r  <hidden>
                         net (fo=2, routed)           1.159     6.857    <hidden>
    SLICE_X102Y9         LUT4 (Prop_lut4_I3_O)        0.328     7.185 r  <hidden>
                         net (fo=1, routed)           0.000     7.185    <hidden>
    SLICE_X102Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.718 r  <hidden>
                         net (fo=1, routed)           0.000     7.718    <hidden>
    SLICE_X102Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  <hidden>
                         net (fo=1, routed)           0.000     7.835    <hidden>
    SLICE_X102Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  <hidden>
                         net (fo=1, routed)           0.000     7.952    <hidden>
    SLICE_X102Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.069 r  <hidden>
                         net (fo=1, routed)           0.000     8.069    <hidden>
    SLICE_X102Y13        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.392 r  <hidden>
                         net (fo=1, routed)           0.000     8.392    <hidden>
    SLICE_X102Y13        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.620     9.466    <hidden>
    SLICE_X102Y13        FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.377    
                         clock uncertainty           -0.272     9.105    
    SLICE_X102Y13        FDRE (Setup_fdre_C_D)        0.109     9.214    <hidden>
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 2.033ns (39.758%)  route 3.080ns (60.242%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 9.466 - 6.667 ) 
    Source Clock Delay      (SCD):    3.175ns = ( 6.508 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.881     3.175    <hidden>
    SLICE_X109Y6         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDRE (Prop_fdre_C_Q)         0.456     3.631 r  <hidden>
                         net (fo=2, routed)           1.921     5.552    <hidden>
    SLICE_X102Y9         LUT3 (Prop_lut3_I2_O)        0.146     5.698 r  <hidden>
                         net (fo=2, routed)           1.159     6.857    <hidden>
    SLICE_X102Y9         LUT4 (Prop_lut4_I3_O)        0.328     7.185 r  <hidden>
                         net (fo=1, routed)           0.000     7.185    <hidden>
    SLICE_X102Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.718 r  <hidden>
                         net (fo=1, routed)           0.000     7.718    <hidden>
    SLICE_X102Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  <hidden>
                         net (fo=1, routed)           0.000     7.835    <hidden>
    SLICE_X102Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  <hidden>
                         net (fo=1, routed)           0.000     7.952    <hidden>
    SLICE_X102Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.069 r  <hidden>
                         net (fo=1, routed)           0.000     8.069    <hidden>
    SLICE_X102Y13        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.288 r  <hidden>
                         net (fo=1, routed)           0.000     8.288    <hidden>
    SLICE_X102Y13        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.620     9.466    <hidden>
    SLICE_X102Y13        FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.377    
                         clock uncertainty           -0.272     9.105    
    SLICE_X102Y13        FDRE (Setup_fdre_C_D)        0.109     9.214    <hidden>
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 2.020ns (39.605%)  route 3.080ns (60.395%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 9.467 - 6.667 ) 
    Source Clock Delay      (SCD):    3.175ns = ( 6.508 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.881     3.175    <hidden>
    SLICE_X109Y6         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDRE (Prop_fdre_C_Q)         0.456     3.631 r  <hidden>
                         net (fo=2, routed)           1.921     5.552    <hidden>
    SLICE_X102Y9         LUT3 (Prop_lut3_I2_O)        0.146     5.698 r  <hidden>
                         net (fo=2, routed)           1.159     6.857    <hidden>
    SLICE_X102Y9         LUT4 (Prop_lut4_I3_O)        0.328     7.185 r  <hidden>
                         net (fo=1, routed)           0.000     7.185    <hidden>
    SLICE_X102Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.718 r  <hidden>
                         net (fo=1, routed)           0.000     7.718    <hidden>
    SLICE_X102Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  <hidden>
                         net (fo=1, routed)           0.000     7.835    <hidden>
    SLICE_X102Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  <hidden>
                         net (fo=1, routed)           0.000     7.952    <hidden>
    SLICE_X102Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.275 r  <hidden>
                         net (fo=1, routed)           0.000     8.275    <hidden>
    SLICE_X102Y12        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.621     9.467    <hidden>
    SLICE_X102Y12        FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.378    
                         clock uncertainty           -0.272     9.106    
    SLICE_X102Y12        FDRE (Setup_fdre_C_D)        0.109     9.215    <hidden>
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 2.012ns (39.510%)  route 3.080ns (60.490%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 9.467 - 6.667 ) 
    Source Clock Delay      (SCD):    3.175ns = ( 6.508 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.881     3.175    <hidden>
    SLICE_X109Y6         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDRE (Prop_fdre_C_Q)         0.456     3.631 r  <hidden>
                         net (fo=2, routed)           1.921     5.552    <hidden>
    SLICE_X102Y9         LUT3 (Prop_lut3_I2_O)        0.146     5.698 r  <hidden>
                         net (fo=2, routed)           1.159     6.857    <hidden>
    SLICE_X102Y9         LUT4 (Prop_lut4_I3_O)        0.328     7.185 r  <hidden>
                         net (fo=1, routed)           0.000     7.185    <hidden>
    SLICE_X102Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.718 r  <hidden>
                         net (fo=1, routed)           0.000     7.718    <hidden>
    SLICE_X102Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  <hidden>
                         net (fo=1, routed)           0.000     7.835    <hidden>
    SLICE_X102Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  <hidden>
                         net (fo=1, routed)           0.000     7.952    <hidden>
    SLICE_X102Y12        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.267 r  <hidden>
                         net (fo=1, routed)           0.000     8.267    <hidden>
    SLICE_X102Y12        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.621     9.467    <hidden>
    SLICE_X102Y12        FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.378    
                         clock uncertainty           -0.272     9.106    
    SLICE_X102Y12        FDRE (Setup_fdre_C_D)        0.109     9.215    <hidden>
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 1.990ns (38.646%)  route 3.159ns (61.354%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 9.503 - 6.667 ) 
    Source Clock Delay      (SCD):    3.132ns = ( 6.465 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.838     3.132    <hidden>
    SLICE_X7Y2           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456     3.588 r  <hidden>
                         net (fo=2, routed)           1.827     5.415    <hidden>
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.153     5.568 r  <hidden>
                         net (fo=2, routed)           1.332     6.900    <hidden>
    SLICE_X6Y3           LUT4 (Prop_lut4_I3_O)        0.331     7.231 r  <hidden>
                         net (fo=1, routed)           0.000     7.231    <hidden>
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.607 r  <hidden>
                         net (fo=1, routed)           0.000     7.607    <hidden>
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.724 r  <hidden>
                         net (fo=1, routed)           0.000     7.724    <hidden>
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.841 r  <hidden>
                         net (fo=1, routed)           0.000     7.841    <hidden>
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.958 r  <hidden>
                         net (fo=1, routed)           0.000     7.958    <hidden>
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.281 r  <hidden>
                         net (fo=1, routed)           0.000     8.281    <hidden>
    SLICE_X6Y7           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.657     9.503    <hidden>
    SLICE_X6Y7           FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.414    
                         clock uncertainty           -0.272     9.142    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.109     9.251    <hidden>
  -------------------------------------------------------------------
                         required time                          9.251    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 2.294ns (44.898%)  route 2.815ns (55.102%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 9.404 - 6.667 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 6.359 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.732     3.026    <hidden>
    SLICE_X61Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  <hidden>
                         net (fo=2, routed)           1.585     5.030    <hidden>
    SLICE_X68Y1          LUT3 (Prop_lut3_I2_O)        0.323     5.353 r  <hidden>
                         net (fo=2, routed)           1.230     6.583    <hidden>
    SLICE_X68Y1          LUT4 (Prop_lut4_I3_O)        0.326     6.909 r  <hidden>
                         net (fo=1, routed)           0.000     6.909    <hidden>
    SLICE_X68Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.459 r  <hidden>
                         net (fo=1, routed)           0.000     7.459    <hidden>
    SLICE_X68Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  <hidden>
                         net (fo=1, routed)           0.000     7.573    <hidden>
    SLICE_X68Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.687 r  <hidden>
                         net (fo=1, routed)           0.000     7.687    <hidden>
    SLICE_X68Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.801 r  <hidden>
                         net (fo=1, routed)           0.000     7.801    <hidden>
    SLICE_X68Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.135 r  <hidden>
                         net (fo=1, routed)           0.000     8.135    <hidden>
    SLICE_X68Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.558     9.404    <hidden>
    SLICE_X68Y5          FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.315    
                         clock uncertainty           -0.272     9.043    
    SLICE_X68Y5          FDRE (Setup_fdre_C_D)        0.062     9.105    <hidden>
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.023ns (21.496%)  route 3.736ns (78.504%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 9.415 - 6.667 ) 
    Source Clock Delay      (SCD):    3.028ns = ( 6.361 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.734     3.028    <hidden>
    SLICE_X30Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.518     3.546 r  <hidden>
                         net (fo=6, routed)           1.496     5.042    <hidden>
    SLICE_X23Y29         LUT3 (Prop_lut3_I1_O)        0.150     5.192 r  <hidden>
                         net (fo=3, routed)           1.411     6.603    <hidden>
    SLICE_X11Y25         LUT5 (Prop_lut5_I4_O)        0.355     6.958 r  <hidden>
                         net (fo=1, routed)           0.829     7.787    <hidden>
    SLICE_X14Y30         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.569     9.415    <hidden>
    SLICE_X14Y30         SRL16E                                       r  <hidden>
                         clock pessimism             -0.089     9.326    
                         clock uncertainty           -0.272     9.054    
    SLICE_X14Y30         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.255     8.799    <hidden>
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.887ns (36.970%)  route 3.217ns (63.030%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 9.469 - 6.667 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 6.430 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.803     3.097    <hidden>
    SLICE_X99Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y2          FDRE (Prop_fdre_C_Q)         0.456     3.553 r  <hidden>
                         net (fo=2, routed)           1.975     5.528    <hidden>
    SLICE_X98Y6          LUT3 (Prop_lut3_I2_O)        0.150     5.678 r  <hidden>
                         net (fo=2, routed)           1.242     6.920    <hidden>
    SLICE_X98Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     7.644 r  <hidden>
                         net (fo=1, routed)           0.000     7.644    <hidden>
    SLICE_X98Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.761 r  <hidden>
                         net (fo=1, routed)           0.000     7.761    <hidden>
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.878 r  <hidden>
                         net (fo=1, routed)           0.000     7.878    <hidden>
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.201 r  <hidden>
                         net (fo=1, routed)           0.000     8.201    <hidden>
    SLICE_X98Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.623     9.469    <hidden>
    SLICE_X98Y9          FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.380    
                         clock uncertainty           -0.272     9.108    
    SLICE_X98Y9          FDRE (Setup_fdre_C_D)        0.109     9.217    <hidden>
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 2.160ns (42.769%)  route 2.890ns (57.231%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 9.318 - 6.667 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 6.278 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.651     2.945    <hidden>
    SLICE_X52Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  <hidden>
                         net (fo=2, routed)           1.708     5.109    <hidden>
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.152     5.261 r  <hidden>
                         net (fo=2, routed)           1.183     6.443    <hidden>
    SLICE_X52Y14         LUT4 (Prop_lut4_I3_O)        0.326     6.769 r  <hidden>
                         net (fo=1, routed)           0.000     6.769    <hidden>
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.319 r  <hidden>
                         net (fo=1, routed)           0.000     7.319    <hidden>
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.433 r  <hidden>
                         net (fo=1, routed)           0.000     7.433    <hidden>
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  <hidden>
                         net (fo=1, routed)           0.000     7.547    <hidden>
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  <hidden>
                         net (fo=1, routed)           0.000     7.661    <hidden>
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.995 r  <hidden>
                         net (fo=1, routed)           0.000     7.995    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.472     9.318    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.229    
                         clock uncertainty           -0.272     8.957    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)        0.062     9.019    <hidden>
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.936ns (38.593%)  route 3.080ns (61.407%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 9.467 - 6.667 ) 
    Source Clock Delay      (SCD):    3.175ns = ( 6.508 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.881     3.175    <hidden>
    SLICE_X109Y6         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDRE (Prop_fdre_C_Q)         0.456     3.631 r  <hidden>
                         net (fo=2, routed)           1.921     5.552    <hidden>
    SLICE_X102Y9         LUT3 (Prop_lut3_I2_O)        0.146     5.698 r  <hidden>
                         net (fo=2, routed)           1.159     6.857    <hidden>
    SLICE_X102Y9         LUT4 (Prop_lut4_I3_O)        0.328     7.185 r  <hidden>
                         net (fo=1, routed)           0.000     7.185    <hidden>
    SLICE_X102Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.718 r  <hidden>
                         net (fo=1, routed)           0.000     7.718    <hidden>
    SLICE_X102Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  <hidden>
                         net (fo=1, routed)           0.000     7.835    <hidden>
    SLICE_X102Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.952 r  <hidden>
                         net (fo=1, routed)           0.000     7.952    <hidden>
    SLICE_X102Y12        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.191 r  <hidden>
                         net (fo=1, routed)           0.000     8.191    <hidden>
    SLICE_X102Y12        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.621     9.467    <hidden>
    SLICE_X102Y12        FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.378    
                         clock uncertainty           -0.272     9.106    
    SLICE_X102Y12        FDRE (Setup_fdre_C_D)        0.109     9.215    <hidden>
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  1.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.290ns (38.470%)  route 0.464ns (61.530%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.612     0.948    <hidden>
    SLICE_X91Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDRE (Prop_fdre_C_Q)         0.128     1.076 r  <hidden>
                         net (fo=2, routed)           0.464     1.539    <hidden>
    SLICE_X90Y4          LUT4 (Prop_lut4_I0_O)        0.098     1.637 r  <hidden>
                         net (fo=1, routed)           0.000     1.637    <hidden>
    SLICE_X90Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.701 r  <hidden>
                         net (fo=1, routed)           0.000     1.701    <hidden>
    SLICE_X90Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.881     1.247    <hidden>
    SLICE_X90Y4          FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.275    
                         clock uncertainty            0.272     1.548    
    SLICE_X90Y4          FDRE (Hold_fdre_C_D)         0.134     1.682    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.252ns (32.927%)  route 0.513ns (67.073%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.625     0.961    <hidden>
    SLICE_X7Y6           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.102 r  <hidden>
                         net (fo=2, routed)           0.513     1.615    <hidden>
    SLICE_X6Y6           LUT4 (Prop_lut4_I2_O)        0.045     1.660 r  <hidden>
                         net (fo=1, routed)           0.000     1.660    <hidden>
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.726 r  <hidden>
                         net (fo=1, routed)           0.000     1.726    <hidden>
    SLICE_X6Y6           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.894     1.260    <hidden>
    SLICE_X6Y6           FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.288    
                         clock uncertainty            0.272     1.561    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.134     1.695    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.279ns (37.879%)  route 0.458ns (62.121%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.577     0.913    <hidden>
    SLICE_X66Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y19         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  <hidden>
                         net (fo=2, routed)           0.458     1.534    <hidden>
    SLICE_X74Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.579 r  <hidden>
                         net (fo=1, routed)           0.000     1.579    <hidden>
    SLICE_X74Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.649 r  <hidden>
                         net (fo=1, routed)           0.000     1.649    <hidden>
    SLICE_X74Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.846     1.212    <hidden>
    SLICE_X74Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.240    
                         clock uncertainty            0.272     1.513    
    SLICE_X74Y18         FDRE (Hold_fdre_C_D)         0.105     1.618    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.252ns (34.427%)  route 0.480ns (65.573%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.578     0.914    <hidden>
    SLICE_X78Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y21         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  <hidden>
                         net (fo=2, routed)           0.480     1.534    <hidden>
    SLICE_X81Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.579 r  <hidden>
                         net (fo=1, routed)           0.000     1.579    <hidden>
    SLICE_X81Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.645 r  <hidden>
                         net (fo=1, routed)           0.000     1.645    <hidden>
    SLICE_X81Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.842     1.208    <hidden>
    SLICE_X81Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.236    
                         clock uncertainty            0.272     1.509    
    SLICE_X81Y23         FDRE (Hold_fdre_C_D)         0.105     1.614    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.293ns (39.741%)  route 0.444ns (60.259%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.589     0.925    <hidden>
    SLICE_X78Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y1          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  <hidden>
                         net (fo=2, routed)           0.444     1.497    <hidden>
    SLICE_X79Y5          LUT4 (Prop_lut4_I2_O)        0.099     1.596 r  <hidden>
                         net (fo=1, routed)           0.000     1.596    <hidden>
    SLICE_X79Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.662 r  <hidden>
                         net (fo=1, routed)           0.000     1.662    <hidden>
    SLICE_X79Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.857     1.223    <hidden>
    SLICE_X79Y5          FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.251    
                         clock uncertainty            0.272     1.524    
    SLICE_X79Y5          FDRE (Hold_fdre_C_D)         0.105     1.629    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.256ns (34.591%)  route 0.484ns (65.409%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.586     0.922    <hidden>
    SLICE_X79Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  <hidden>
                         net (fo=2, routed)           0.484     1.547    <hidden>
    SLICE_X78Y8          LUT4 (Prop_lut4_I1_O)        0.045     1.592 r  <hidden>
                         net (fo=1, routed)           0.000     1.592    <hidden>
    SLICE_X78Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.662 r  <hidden>
                         net (fo=1, routed)           0.000     1.662    <hidden>
    SLICE_X78Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.856     1.222    <hidden>
    SLICE_X78Y8          FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.250    
                         clock uncertainty            0.272     1.523    
    SLICE_X78Y8          FDRE (Hold_fdre_C_D)         0.105     1.628    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.249ns (33.816%)  route 0.487ns (66.184%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.581     0.917    <hidden>
    SLICE_X80Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y19         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  <hidden>
                         net (fo=2, routed)           0.487     1.545    <hidden>
    SLICE_X79Y19         LUT4 (Prop_lut4_I1_O)        0.045     1.590 r  <hidden>
                         net (fo=1, routed)           0.000     1.590    <hidden>
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.653 r  <hidden>
                         net (fo=1, routed)           0.000     1.653    <hidden>
    SLICE_X79Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.847     1.213    <hidden>
    SLICE_X79Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.241    
                         clock uncertainty            0.272     1.514    
    SLICE_X79Y19         FDRE (Hold_fdre_C_D)         0.105     1.619    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.251ns (33.944%)  route 0.488ns (66.056%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.587     0.923    <hidden>
    SLICE_X75Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y9          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  <hidden>
                         net (fo=2, routed)           0.488     1.552    <hidden>
    SLICE_X72Y7          LUT4 (Prop_lut4_I1_O)        0.045     1.597 r  <hidden>
                         net (fo=1, routed)           0.000     1.597    <hidden>
    SLICE_X72Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.662 r  <hidden>
                         net (fo=1, routed)           0.000     1.662    <hidden>
    SLICE_X72Y7          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.854     1.220    <hidden>
    SLICE_X72Y7          FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.248    
                         clock uncertainty            0.272     1.521    
    SLICE_X72Y7          FDRE (Hold_fdre_C_D)         0.105     1.626    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.254ns (33.648%)  route 0.501ns (66.352%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.589     0.925    <hidden>
    SLICE_X20Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  <hidden>
                         net (fo=6, routed)           0.177     1.266    <hidden>
    SLICE_X20Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.311 r  <hidden>
                         net (fo=4, routed)           0.103     1.414    <hidden>
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.459 r  <hidden>
                         net (fo=1, routed)           0.221     1.679    <hidden>
    SLICE_X18Y34         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.859     1.225    <hidden>
    SLICE_X18Y34         SRL16E                                       r  <hidden>
                         clock pessimism              0.028     1.253    
                         clock uncertainty            0.272     1.526    
    SLICE_X18Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.643    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out_150M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.274ns (35.386%)  route 0.500ns (64.614%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.642     0.978    <hidden>
    SLICE_X108Y1         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y1         FDRE (Prop_fdre_C_Q)         0.164     1.142 r  <hidden>
                         net (fo=2, routed)           0.500     1.642    <hidden>
    SLICE_X108Y2         LUT4 (Prop_lut4_I1_O)        0.045     1.687 r  <hidden>
                         net (fo=1, routed)           0.000     1.687    <hidden>
    SLICE_X108Y2         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.752 r  <hidden>
                         net (fo=1, routed)           0.000     1.752    <hidden>
    SLICE_X108Y2         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.913     1.279    <hidden>
    SLICE_X108Y2         FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.307    
                         clock uncertainty            0.272     1.580    
    SLICE_X108Y2         FDRE (Hold_fdre_C_D)         0.134     1.714    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_150M_design_1_clk_wiz_0_0
  To Clock:  clk_out_300M_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.882ns (27.382%)  route 2.339ns (72.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 6.081 - 3.333 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.777     3.071    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     3.953 r  <hidden>
                         net (fo=1, routed)           2.339     6.293    <hidden>
    SLICE_X12Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.568     9.414    <hidden>
    SLICE_X12Y21         FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.325    
                         clock uncertainty           -0.272     9.053    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)       -0.013     9.040    <hidden>
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.882ns (27.685%)  route 2.304ns (72.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 6.063 - 3.333 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.756     3.050    <hidden>
    RAMB36_X3Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.932 r  <hidden>
                         net (fo=1, routed)           2.304     6.236    <hidden>
    SLICE_X54Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.550     9.396    <hidden>
    SLICE_X54Y11         FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.307    
                         clock uncertainty           -0.272     9.035    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)       -0.045     8.990    <hidden>
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.419ns (14.137%)  route 2.545ns (85.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 6.073 - 3.333 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.733     3.027    <hidden>
    SLICE_X68Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y43         FDRE (Prop_fdre_C_Q)         0.419     3.446 r  <hidden>
                         net (fo=1, routed)           2.545     5.991    <hidden>
    SLICE_X24Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.560     9.406    <hidden>
    SLICE_X24Y21         FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.317    
                         clock uncertainty           -0.272     9.045    
    SLICE_X24Y21         FDRE (Setup_fdre_C_D)       -0.215     8.830    <hidden>
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.456ns (14.789%)  route 2.627ns (85.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 6.073 - 3.333 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.733     3.027    <hidden>
    SLICE_X68Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y43         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  <hidden>
                         net (fo=1, routed)           2.627     6.110    <hidden>
    SLICE_X24Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.560     9.406    <hidden>
    SLICE_X24Y21         FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.317    
                         clock uncertainty           -0.272     9.045    
    SLICE_X24Y21         FDRE (Setup_fdre_C_D)       -0.095     8.950    <hidden>
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.882ns (28.983%)  route 2.161ns (71.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 6.058 - 3.333 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.759     3.053    <hidden>
    RAMB36_X3Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     3.935 r  <hidden>
                         net (fo=1, routed)           2.161     6.097    <hidden>
    SLICE_X60Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.545     9.391    <hidden>
    SLICE_X60Y30         FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.302    
                         clock uncertainty           -0.272     9.030    
    SLICE_X60Y30         FDRE (Setup_fdre_C_D)       -0.040     8.990    <hidden>
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.882ns (29.734%)  route 2.084ns (70.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 6.063 - 3.333 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.756     3.050    <hidden>
    RAMB36_X3Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     3.932 r  <hidden>
                         net (fo=1, routed)           2.084     6.017    <hidden>
    SLICE_X55Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.550     9.396    <hidden>
    SLICE_X55Y11         FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.307    
                         clock uncertainty           -0.272     9.035    
    SLICE_X55Y11         FDRE (Setup_fdre_C_D)       -0.093     8.942    <hidden>
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.456ns (15.381%)  route 2.509ns (84.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 6.073 - 3.333 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.733     3.027    <hidden>
    SLICE_X68Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y43         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  <hidden>
                         net (fo=1, routed)           2.509     5.992    <hidden>
    SLICE_X24Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.560     9.406    <hidden>
    SLICE_X24Y21         FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.317    
                         clock uncertainty           -0.272     9.045    
    SLICE_X24Y21         FDRE (Setup_fdre_C_D)       -0.093     8.952    <hidden>
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.419ns (14.852%)  route 2.402ns (85.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 6.073 - 3.333 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.733     3.027    <hidden>
    SLICE_X68Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y43         FDRE (Prop_fdre_C_Q)         0.419     3.446 r  <hidden>
                         net (fo=1, routed)           2.402     5.848    <hidden>
    SLICE_X24Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.560     9.406    <hidden>
    SLICE_X24Y21         FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.317    
                         clock uncertainty           -0.272     9.045    
    SLICE_X24Y21         FDRE (Setup_fdre_C_D)       -0.216     8.829    <hidden>
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.419ns (15.138%)  route 2.349ns (84.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 6.070 - 3.333 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.730     3.024    <hidden>
    SLICE_X65Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.419     3.443 r  <hidden>
                         net (fo=1, routed)           2.349     5.792    <hidden>
    SLICE_X26Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.557     9.403    <hidden>
    SLICE_X26Y23         FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.314    
                         clock uncertainty           -0.272     9.042    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)       -0.220     8.822    <hidden>
  -------------------------------------------------------------------
                         required time                          8.822    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@6.667ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.882ns (30.685%)  route 1.992ns (69.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 6.092 - 3.333 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.795     3.089    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     3.971 r  <hidden>
                         net (fo=1, routed)           1.992     5.964    <hidden>
    SLICE_X21Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     9.616    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.755    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       1.579     9.425    <hidden>
    SLICE_X21Y3          FDRE                                         r  <hidden>
                         clock pessimism             -0.089     9.336    
                         clock uncertainty           -0.272     9.064    
    SLICE_X21Y3          FDRE (Setup_fdre_C_D)       -0.067     8.997    <hidden>
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -5.964    
  -------------------------------------------------------------------
                         slack                                  3.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.204ns (30.840%)  route 0.457ns (69.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.623     0.959    <hidden>
    RAMB36_X0Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.204     1.163 r  <hidden>
                         net (fo=1, routed)           0.457     1.620    <hidden>
    SLICE_X21Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.856     1.222    <hidden>
    SLICE_X21Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.250    
                         clock uncertainty            0.272     1.523    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.046     1.569    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.128ns (19.099%)  route 0.542ns (80.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.587     0.923    <hidden>
    SLICE_X71Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y43         FDRE (Prop_fdre_C_Q)         0.128     1.051 r  <hidden>
                         net (fo=1, routed)           0.542     1.593    <hidden>
    SLICE_X61Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.849     1.215    <hidden>
    SLICE_X61Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.243    
                         clock uncertainty            0.272     1.516    
    SLICE_X61Y37         FDRE (Hold_fdre_C_D)         0.008     1.524    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.141ns (19.322%)  route 0.589ns (80.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.585     0.921    <hidden>
    SLICE_X67Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  <hidden>
                         net (fo=1, routed)           0.589     1.650    <hidden>
    SLICE_X56Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.848     1.214    <hidden>
    SLICE_X56Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.242    
                         clock uncertainty            0.272     1.515    
    SLICE_X56Y37         FDRE (Hold_fdre_C_D)         0.061     1.576    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.255%)  route 0.493ns (70.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.623     0.959    <hidden>
    RAMB36_X0Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.204     1.163 r  <hidden>
                         net (fo=1, routed)           0.493     1.656    <hidden>
    SLICE_X21Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.856     1.222    <hidden>
    SLICE_X21Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.250    
                         clock uncertainty            0.272     1.523    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.047     1.570    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.236%)  route 0.632ns (81.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.587     0.923    <hidden>
    SLICE_X69Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  <hidden>
                         net (fo=1, routed)           0.632     1.696    <hidden>
    SLICE_X54Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.848     1.214    <hidden>
    SLICE_X54Y38         FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.242    
                         clock uncertainty            0.272     1.515    
    SLICE_X54Y38         FDRE (Hold_fdre_C_D)         0.089     1.604    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.948%)  route 0.603ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.587     0.923    <hidden>
    SLICE_X68Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  <hidden>
                         net (fo=1, routed)           0.603     1.667    <hidden>
    SLICE_X56Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.848     1.214    <hidden>
    SLICE_X56Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.242    
                         clock uncertainty            0.272     1.515    
    SLICE_X56Y37         FDRE (Hold_fdre_C_D)         0.058     1.573    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.204ns (28.396%)  route 0.514ns (71.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.650     0.986    <hidden>
    RAMB36_X5Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.204     1.190 r  <hidden>
                         net (fo=1, routed)           0.514     1.704    <hidden>
    SLICE_X91Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.876     1.242    <hidden>
    SLICE_X91Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.270    
                         clock uncertainty            0.272     1.543    
    SLICE_X91Y14         FDRE (Hold_fdre_C_D)         0.066     1.609    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.204ns (28.222%)  route 0.519ns (71.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.650     0.986    <hidden>
    RAMB36_X5Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.190 r  <hidden>
                         net (fo=1, routed)           0.519     1.709    <hidden>
    SLICE_X91Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.876     1.242    <hidden>
    SLICE_X91Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.270    
                         clock uncertainty            0.272     1.543    
    SLICE_X91Y14         FDRE (Hold_fdre_C_D)         0.070     1.613    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.204ns (30.305%)  route 0.469ns (69.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.610     0.946    <hidden>
    RAMB36_X3Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      0.204     1.150 r  <hidden>
                         net (fo=1, routed)           0.469     1.619    <hidden>
    SLICE_X52Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.809     1.175    <hidden>
    SLICE_X52Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.203    
                         clock uncertainty            0.272     1.476    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.047     1.523    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out_300M_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_150M_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.204ns (28.575%)  route 0.510ns (71.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.609     0.945    <hidden>
    RAMB36_X3Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.204     1.149 r  <hidden>
                         net (fo=1, routed)           0.510     1.659    <hidden>
    SLICE_X55Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_300M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10592, routed)       0.848     1.214    <hidden>
    SLICE_X55Y10         FDRE                                         r  <hidden>
                         clock pessimism              0.028     1.242    
                         clock uncertainty            0.272     1.515    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.047     1.562    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.097    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.767ns  (logic 0.124ns (4.482%)  route 2.643ns (95.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           2.643     2.643    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y137        LUT1 (Prop_lut1_I0_O)        0.124     2.767 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.767    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y137        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.691     2.870    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y137        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.045ns (4.122%)  route 1.047ns (95.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.047     1.047    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y137        LUT1 (Prop_lut1_I0_O)        0.045     1.092 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.092    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y137        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.925     1.291    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y137        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_150M_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.236ns  (logic 0.839ns (16.024%)  route 4.397ns (83.976%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.779     3.073    <hidden>
    SLICE_X95Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y86         FDRE (Prop_fdre_C_Q)         0.419     3.492 r  <hidden>
                         net (fo=1, routed)           2.993     6.485    <hidden>
    SLICE_X29Y87         LUT6 (Prop_lut6_I1_O)        0.296     6.781 f  <hidden>
                         net (fo=1, routed)           1.404     8.185    <hidden>
    SLICE_X31Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.309 r  <hidden>
                         net (fo=1, routed)           0.000     8.309    <hidden>
    SLICE_X31Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.526     2.705    <hidden>
    SLICE_X31Y97         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.937ns  (logic 1.393ns (28.216%)  route 3.544ns (71.784%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.696     2.990    <hidden>
    SLICE_X30Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  <hidden>
                         net (fo=2, routed)           1.111     4.619    <hidden>
    SLICE_X33Y85         LUT6 (Prop_lut6_I1_O)        0.124     4.743 r  <hidden>
                         net (fo=1, routed)           0.000     4.743    <hidden>
    SLICE_X33Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.960 r  <hidden>
                         net (fo=1, routed)           0.000     4.960    <hidden>
    SLICE_X33Y85         MUXF8 (Prop_muxf8_I1_O)      0.094     5.054 r  <hidden>
                         net (fo=1, routed)           0.919     5.973    <hidden>
    SLICE_X30Y85         LUT6 (Prop_lut6_I0_O)        0.316     6.289 r  <hidden>
                         net (fo=1, routed)           1.514     7.803    <hidden>
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.927 r  <hidden>
                         net (fo=1, routed)           0.000     7.927    <hidden>
    SLICE_X30Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.526     2.705    <hidden>
    SLICE_X30Y98         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.915ns  (logic 1.325ns (26.956%)  route 3.590ns (73.044%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.697     2.991    <hidden>
    SLICE_X28Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  <hidden>
                         net (fo=2, routed)           1.429     4.876    <hidden>
    SLICE_X32Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.000 r  <hidden>
                         net (fo=1, routed)           0.000     5.000    <hidden>
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I1_O)      0.214     5.214 r  <hidden>
                         net (fo=1, routed)           0.000     5.214    <hidden>
    SLICE_X32Y86         MUXF8 (Prop_muxf8_I1_O)      0.088     5.302 r  <hidden>
                         net (fo=1, routed)           1.048     6.350    <hidden>
    SLICE_X30Y85         LUT6 (Prop_lut6_I0_O)        0.319     6.669 f  <hidden>
                         net (fo=1, routed)           1.113     7.782    <hidden>
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.906 r  <hidden>
                         net (fo=1, routed)           0.000     7.906    <hidden>
    SLICE_X28Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.526     2.705    <hidden>
    SLICE_X28Y97         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 0.766ns (15.604%)  route 4.143ns (84.396%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.701     2.995    <hidden>
    SLICE_X82Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDRE (Prop_fdre_C_Q)         0.518     3.513 r  <hidden>
                         net (fo=1, routed)           2.760     6.273    <hidden>
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.397 r  <hidden>
                         net (fo=1, routed)           1.383     7.780    <hidden>
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.904 r  <hidden>
                         net (fo=1, routed)           0.000     7.904    <hidden>
    SLICE_X32Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.480     2.659    <hidden>
    SLICE_X32Y97         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 0.964ns (20.294%)  route 3.786ns (79.706%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.692     2.986    <hidden>
    SLICE_X27Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.419     3.405 r  <hidden>
                         net (fo=1, routed)           1.743     5.148    <hidden>
    SLICE_X29Y82         LUT6 (Prop_lut6_I3_O)        0.297     5.445 r  <hidden>
                         net (fo=1, routed)           0.823     6.268    <hidden>
    SLICE_X31Y88         LUT6 (Prop_lut6_I4_O)        0.124     6.392 f  <hidden>
                         net (fo=1, routed)           1.220     7.612    <hidden>
    SLICE_X31Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.736 r  <hidden>
                         net (fo=1, routed)           0.000     7.736    <hidden>
    SLICE_X31Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.526     2.705    <hidden>
    SLICE_X31Y98         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.589ns  (logic 1.393ns (30.353%)  route 3.196ns (69.647%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.696     2.990    <hidden>
    SLICE_X30Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  <hidden>
                         net (fo=2, routed)           1.309     4.817    <hidden>
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.124     4.941 r  <hidden>
                         net (fo=1, routed)           0.000     4.941    <hidden>
    SLICE_X33Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     5.158 r  <hidden>
                         net (fo=1, routed)           0.000     5.158    <hidden>
    SLICE_X33Y83         MUXF8 (Prop_muxf8_I1_O)      0.094     5.252 r  <hidden>
                         net (fo=1, routed)           0.739     5.991    <hidden>
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.316     6.307 f  <hidden>
                         net (fo=1, routed)           1.148     7.455    <hidden>
    SLICE_X30Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.579 r  <hidden>
                         net (fo=1, routed)           0.000     7.579    <hidden>
    SLICE_X30Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.526     2.705    <hidden>
    SLICE_X30Y98         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.589ns  (logic 0.828ns (18.042%)  route 3.761ns (81.958%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.692     2.986    <hidden>
    SLICE_X27Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  <hidden>
                         net (fo=1, routed)           1.604     5.046    <hidden>
    SLICE_X29Y82         LUT6 (Prop_lut6_I3_O)        0.124     5.170 r  <hidden>
                         net (fo=1, routed)           0.768     5.937    <hidden>
    SLICE_X29Y87         LUT6 (Prop_lut6_I4_O)        0.124     6.061 f  <hidden>
                         net (fo=1, routed)           1.390     7.451    <hidden>
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  <hidden>
                         net (fo=1, routed)           0.000     7.575    <hidden>
    SLICE_X29Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.526     2.705    <hidden>
    SLICE_X29Y97         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.545ns  (logic 0.963ns (21.189%)  route 3.582ns (78.811%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.697     2.991    <hidden>
    SLICE_X29Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.419     3.410 r  <hidden>
                         net (fo=1, routed)           1.628     5.038    <hidden>
    SLICE_X29Y81         LUT6 (Prop_lut6_I3_O)        0.296     5.334 r  <hidden>
                         net (fo=1, routed)           0.783     6.117    <hidden>
    SLICE_X31Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.241 f  <hidden>
                         net (fo=1, routed)           1.170     7.412    <hidden>
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.536 r  <hidden>
                         net (fo=1, routed)           0.000     7.536    <hidden>
    SLICE_X28Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.700     2.879    <hidden>
    SLICE_X28Y101        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.503ns  (logic 1.393ns (30.935%)  route 3.110ns (69.065%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.693     2.987    <hidden>
    SLICE_X26Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  <hidden>
                         net (fo=2, routed)           1.433     4.938    <hidden>
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.062 r  <hidden>
                         net (fo=1, routed)           0.000     5.062    <hidden>
    SLICE_X33Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     5.279 r  <hidden>
                         net (fo=1, routed)           0.000     5.279    <hidden>
    SLICE_X33Y92         MUXF8 (Prop_muxf8_I1_O)      0.094     5.373 r  <hidden>
                         net (fo=1, routed)           0.919     6.292    <hidden>
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.316     6.608 f  <hidden>
                         net (fo=1, routed)           0.758     7.366    <hidden>
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  <hidden>
                         net (fo=1, routed)           0.000     7.490    <hidden>
    SLICE_X29Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.526     2.705    <hidden>
    SLICE_X29Y97         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.380ns  (logic 0.828ns (18.905%)  route 3.552ns (81.095%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980     3.274    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.703     2.997    <hidden>
    SLICE_X67Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  <hidden>
                         net (fo=1, routed)           2.152     5.605    <hidden>
    SLICE_X29Y87         LUT5 (Prop_lut5_I4_O)        0.124     5.729 r  <hidden>
                         net (fo=1, routed)           1.115     6.845    <hidden>
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.969 r  <hidden>
                         net (fo=1, routed)           0.284     7.253    <hidden>
    SLICE_X31Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.377 r  <hidden>
                         net (fo=1, routed)           0.000     7.377    <hidden>
    SLICE_X31Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.526     2.705    <hidden>
    SLICE_X31Y99         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.386%)  route 0.519ns (73.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.555     0.891    <hidden>
    SLICE_X39Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  <hidden>
                         net (fo=5, routed)           0.220     1.251    <hidden>
    SLICE_X39Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.296 r  <hidden>
                         net (fo=2, routed)           0.299     1.596    <hidden>
    SLICE_X32Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.826     1.192    <hidden>
    SLICE_X32Y98         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.231ns (33.584%)  route 0.457ns (66.416%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.658     0.994    <hidden>
    SLICE_X31Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  <hidden>
                         net (fo=1, routed)           0.224     1.359    <hidden>
    SLICE_X30Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.404 f  <hidden>
                         net (fo=1, routed)           0.232     1.637    <hidden>
    SLICE_X32Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.682 r  <hidden>
                         net (fo=1, routed)           0.000     1.682    <hidden>
    SLICE_X32Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.826     1.192    <hidden>
    SLICE_X32Y99         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.396ns (49.997%)  route 0.396ns (50.003%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.557     0.893    <hidden>
    SLICE_X33Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  <hidden>
                         net (fo=2, routed)           0.120     1.154    <hidden>
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.199 r  <hidden>
                         net (fo=1, routed)           0.000     1.199    <hidden>
    SLICE_X32Y92         MUXF7 (Prop_muxf7_I1_O)      0.075     1.274 r  <hidden>
                         net (fo=1, routed)           0.000     1.274    <hidden>
    SLICE_X32Y92         MUXF8 (Prop_muxf8_I0_O)      0.022     1.296 r  <hidden>
                         net (fo=1, routed)           0.276     1.572    <hidden>
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.113     1.685 r  <hidden>
                         net (fo=1, routed)           0.000     1.685    <hidden>
    SLICE_X30Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.844     1.210    <hidden>
    SLICE_X30Y94         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.405ns (50.683%)  route 0.394ns (49.317%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.574     0.910    <hidden>
    SLICE_X30Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  <hidden>
                         net (fo=2, routed)           0.062     1.136    <hidden>
    SLICE_X31Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.181 r  <hidden>
                         net (fo=1, routed)           0.000     1.181    <hidden>
    SLICE_X31Y89         MUXF7 (Prop_muxf7_I1_O)      0.065     1.246 r  <hidden>
                         net (fo=1, routed)           0.000     1.246    <hidden>
    SLICE_X31Y89         MUXF8 (Prop_muxf8_I1_O)      0.019     1.265 r  <hidden>
                         net (fo=1, routed)           0.332     1.597    <hidden>
    SLICE_X28Y92         LUT6 (Prop_lut6_I0_O)        0.112     1.709 r  <hidden>
                         net (fo=1, routed)           0.000     1.709    <hidden>
    SLICE_X28Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.843     1.209    <hidden>
    SLICE_X28Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.231ns (27.453%)  route 0.610ns (72.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.561     0.897    <hidden>
    SLICE_X27Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  <hidden>
                         net (fo=1, routed)           0.559     1.597    <hidden>
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.642 r  <hidden>
                         net (fo=1, routed)           0.051     1.693    <hidden>
    SLICE_X29Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.738 r  <hidden>
                         net (fo=1, routed)           0.000     1.738    <hidden>
    SLICE_X29Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.839     1.205    <hidden>
    SLICE_X29Y85         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.231ns (24.552%)  route 0.710ns (75.448%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.564     0.900    <hidden>
    SLICE_X28Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  <hidden>
                         net (fo=1, routed)           0.319     1.359    <hidden>
    SLICE_X26Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.404 r  <hidden>
                         net (fo=1, routed)           0.391     1.795    <hidden>
    SLICE_X28Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  <hidden>
                         net (fo=1, routed)           0.000     1.840    <hidden>
    SLICE_X28Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.843     1.209    <hidden>
    SLICE_X28Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.231ns (24.146%)  route 0.726ns (75.854%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.564     0.900    <hidden>
    SLICE_X28Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  <hidden>
                         net (fo=1, routed)           0.514     1.555    <hidden>
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.600 r  <hidden>
                         net (fo=1, routed)           0.211     1.811    <hidden>
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  <hidden>
                         net (fo=1, routed)           0.000     1.856    <hidden>
    SLICE_X31Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.839     1.205    <hidden>
    SLICE_X31Y85         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.405ns (42.494%)  route 0.548ns (57.506%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.575     0.911    <hidden>
    SLICE_X30Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  <hidden>
                         net (fo=2, routed)           0.122     1.197    <hidden>
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.242 r  <hidden>
                         net (fo=1, routed)           0.000     1.242    <hidden>
    SLICE_X31Y93         MUXF7 (Prop_muxf7_I1_O)      0.065     1.307 r  <hidden>
                         net (fo=1, routed)           0.000     1.307    <hidden>
    SLICE_X31Y93         MUXF8 (Prop_muxf8_I1_O)      0.019     1.326 r  <hidden>
                         net (fo=1, routed)           0.426     1.752    <hidden>
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.112     1.864 r  <hidden>
                         net (fo=1, routed)           0.000     1.864    <hidden>
    SLICE_X30Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.844     1.210    <hidden>
    SLICE_X30Y94         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.231ns (23.788%)  route 0.740ns (76.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.568     0.904    <hidden>
    SLICE_X29Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  <hidden>
                         net (fo=1, routed)           0.414     1.458    <hidden>
    SLICE_X29Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.503 r  <hidden>
                         net (fo=1, routed)           0.326     1.830    <hidden>
    SLICE_X30Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.875 r  <hidden>
                         net (fo=1, routed)           0.000     1.875    <hidden>
    SLICE_X30Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.840     1.206    <hidden>
    SLICE_X30Y87         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.254ns (25.739%)  route 0.733ns (74.261%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.571     0.907    <hidden>
    SLICE_X30Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  <hidden>
                         net (fo=2, routed)           0.235     1.306    <hidden>
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.351 r  <hidden>
                         net (fo=1, routed)           0.498     1.848    <hidden>
    SLICE_X31Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.893 r  <hidden>
                         net (fo=1, routed)           0.000     1.893    <hidden>
    SLICE_X31Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.843     1.209    <hidden>
    SLICE_X31Y91         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out_150M_design_1_clk_wiz_0_0

Max Delay           184 Endpoints
Min Delay           184 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.615ns  (logic 1.310ns (19.803%)  route 5.305ns (80.197%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.652     2.946    <hidden>
    SLICE_X37Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  <hidden>
                         net (fo=7, routed)           2.688     6.090    <hidden>
    SLICE_X31Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.214 f  <hidden>
                         net (fo=1, routed)           0.517     6.731    <hidden>
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.855 r  <hidden>
                         net (fo=2, routed)           1.211     8.066    <hidden>
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.150     8.216 r  <hidden>
                         net (fo=1, routed)           0.283     8.499    <hidden>
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.332     8.831 r  <hidden>
                         net (fo=1, routed)           0.606     9.437    <hidden>
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.561 r  <hidden>
                         net (fo=1, routed)           0.000     9.561    <hidden>
    SLICE_X40Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     2.949    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -0.924 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.088    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.478     2.657    <hidden>
    SLICE_X40Y58         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.024ns  (logic 1.326ns (22.014%)  route 4.698ns (77.986%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.632     2.926    <hidden>
    SLICE_X35Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  <hidden>
                         net (fo=7, routed)           2.380     5.762    <hidden>
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.124     5.886 f  <hidden>
                         net (fo=1, routed)           0.670     6.556    <hidden>
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.680 r  <hidden>
                         net (fo=2, routed)           0.787     7.467    <hidden>
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.150     7.617 r  <hidden>
                         net (fo=1, routed)           0.364     7.981    <hidden>
    SLICE_X36Y60         LUT6 (Prop_lut6_I4_O)        0.348     8.329 r  <hidden>
                         net (fo=1, routed)           0.496     8.826    <hidden>
    SLICE_X36Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.950 r  <hidden>
                         net (fo=1, routed)           0.000     8.950    <hidden>
    SLICE_X36Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     2.949    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -0.924 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.088    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.477     2.656    <hidden>
    SLICE_X36Y60         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.558ns  (logic 1.756ns (38.529%)  route 2.802ns (61.471%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.845     3.139    <hidden>
    SLICE_X35Y100        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDSE (Prop_fdse_C_Q)         0.456     3.595 r  <hidden>
                         net (fo=5, routed)           2.001     5.596    <hidden>
    SLICE_X40Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.720 r  <hidden>
                         net (fo=1, routed)           0.000     5.720    <hidden>
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.252 r  <hidden>
                         net (fo=1, routed)           0.000     6.252    <hidden>
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.523 r  <hidden>
                         net (fo=1, routed)           0.801     7.324    <hidden>
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.373     7.697 r  <hidden>
                         net (fo=1, routed)           0.000     7.697    <hidden>
    SLICE_X41Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     2.949    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -0.924 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.088    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.475     2.654    <hidden>
    SLICE_X41Y87         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.940ns  (logic 1.756ns (44.563%)  route 2.184ns (55.437%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.845     3.139    <hidden>
    SLICE_X35Y100        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDSE (Prop_fdse_C_Q)         0.456     3.595 r  <hidden>
                         net (fo=5, routed)           1.868     5.463    <hidden>
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.587 r  <hidden>
                         net (fo=1, routed)           0.000     5.587    <hidden>
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.119 r  <hidden>
                         net (fo=1, routed)           0.000     6.119    <hidden>
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.390 r  <hidden>
                         net (fo=1, routed)           0.317     6.706    <hidden>
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.373     7.079 r  <hidden>
                         net (fo=1, routed)           0.000     7.079    <hidden>
    SLICE_X41Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     2.949    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -0.924 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.088    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.475     2.654    <hidden>
    SLICE_X41Y87         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 0.518ns (14.516%)  route 3.050ns (85.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.652     2.946    <hidden>
    SLICE_X32Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  <hidden>
                         net (fo=6, routed)           3.050     6.514    <hidden>
    SLICE_X55Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     2.949    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -0.924 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.088    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.526     2.705    <hidden>
    SLICE_X55Y68         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.485ns  (logic 0.990ns (28.411%)  route 2.495ns (71.589%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.644     2.938    <hidden>
    SLICE_X36Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  <hidden>
                         net (fo=5, routed)           2.495     5.911    <hidden>
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.295     6.206 r  <hidden>
                         net (fo=1, routed)           0.000     6.206    <hidden>
    SLICE_X28Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     6.423 r  <hidden>
                         net (fo=1, routed)           0.000     6.423    <hidden>
    SLICE_X28Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     2.949    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -0.924 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.088    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.511     2.690    <hidden>
    SLICE_X28Y77         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.125ns  (logic 0.773ns (24.737%)  route 2.352ns (75.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.640     2.934    <hidden>
    SLICE_X38Y80         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDSE (Prop_fdse_C_Q)         0.478     3.412 r  <hidden>
                         net (fo=6, routed)           2.352     5.764    <hidden>
    SLICE_X31Y57         LUT4 (Prop_lut4_I0_O)        0.295     6.059 r  <hidden>
                         net (fo=1, routed)           0.000     6.059    <hidden>
    SLICE_X31Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     2.949    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -0.924 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.088    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.524     2.703    <hidden>
    SLICE_X31Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.079ns  (logic 0.642ns (20.852%)  route 2.437ns (79.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.640     2.934    <hidden>
    SLICE_X38Y80         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDSE (Prop_fdse_C_Q)         0.518     3.452 r  <hidden>
                         net (fo=8, routed)           2.437     5.889    <hidden>
    SLICE_X31Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.013 r  <hidden>
                         net (fo=1, routed)           0.000     6.013    <hidden>
    SLICE_X31Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     2.949    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -0.924 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.088    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.524     2.703    <hidden>
    SLICE_X31Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.972ns  (logic 1.020ns (34.319%)  route 1.952ns (65.681%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.644     2.938    <hidden>
    SLICE_X36Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  <hidden>
                         net (fo=5, routed)           1.952     5.368    <hidden>
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.295     5.663 r  <hidden>
                         net (fo=1, routed)           0.000     5.663    <hidden>
    SLICE_X30Y75         MUXF7 (Prop_muxf7_I1_O)      0.247     5.910 r  <hidden>
                         net (fo=1, routed)           0.000     5.910    <hidden>
    SLICE_X30Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     2.949    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -0.924 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.088    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.508     2.687    <hidden>
    SLICE_X30Y75         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.971ns  (logic 0.990ns (33.321%)  route 1.981ns (66.679%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.644     2.938    <hidden>
    SLICE_X36Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.478     3.416 r  <hidden>
                         net (fo=5, routed)           1.981     5.397    <hidden>
    SLICE_X28Y76         LUT6 (Prop_lut6_I3_O)        0.295     5.692 r  <hidden>
                         net (fo=1, routed)           0.000     5.692    <hidden>
    SLICE_X28Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     5.909 r  <hidden>
                         net (fo=1, routed)           0.000     5.909    <hidden>
    SLICE_X28Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.770     2.949    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -0.924 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.088    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       1.510     2.689    <hidden>
    SLICE_X28Y76         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.496%)  route 0.155ns (45.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.563     0.899    <hidden>
    SLICE_X27Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  <hidden>
                         net (fo=2, routed)           0.155     1.195    <hidden>
    SLICE_X26Y77         LUT4 (Prop_lut4_I2_O)        0.045     1.240 r  <hidden>
                         net (fo=1, routed)           0.000     1.240    <hidden>
    SLICE_X26Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.830     1.196    <hidden>
    SLICE_X26Y77         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.248ns (70.607%)  route 0.103ns (29.393%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.558     0.894    <hidden>
    SLICE_X35Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  <hidden>
                         net (fo=5, routed)           0.103     1.138    <hidden>
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.183 r  <hidden>
                         net (fo=1, routed)           0.000     1.183    <hidden>
    SLICE_X34Y96         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  <hidden>
                         net (fo=1, routed)           0.000     1.245    <hidden>
    SLICE_X34Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.825     1.191    <hidden>
    SLICE_X34Y96         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.259ns (71.264%)  route 0.104ns (28.736%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.551     0.887    <hidden>
    SLICE_X35Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  <hidden>
                         net (fo=5, routed)           0.104     1.132    <hidden>
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.177 r  <hidden>
                         net (fo=1, routed)           0.000     1.177    <hidden>
    SLICE_X34Y81         MUXF7 (Prop_muxf7_I0_O)      0.073     1.250 r  <hidden>
                         net (fo=1, routed)           0.000     1.250    <hidden>
    SLICE_X34Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.816     1.182    <hidden>
    SLICE_X34Y81         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.248ns (65.967%)  route 0.128ns (34.033%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.544     0.880    <hidden>
    SLICE_X37Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  <hidden>
                         net (fo=5, routed)           0.128     1.149    <hidden>
    SLICE_X36Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.194 r  <hidden>
                         net (fo=1, routed)           0.000     1.194    <hidden>
    SLICE_X36Y76         MUXF7 (Prop_muxf7_I0_O)      0.062     1.256 r  <hidden>
                         net (fo=1, routed)           0.000     1.256    <hidden>
    SLICE_X36Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.809     1.175    <hidden>
    SLICE_X36Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.259ns (67.083%)  route 0.127ns (32.917%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.543     0.879    <hidden>
    SLICE_X37Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  <hidden>
                         net (fo=5, routed)           0.127     1.147    <hidden>
    SLICE_X36Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.192 r  <hidden>
                         net (fo=1, routed)           0.000     1.192    <hidden>
    SLICE_X36Y76         MUXF7 (Prop_muxf7_I0_O)      0.073     1.265 r  <hidden>
                         net (fo=1, routed)           0.000     1.265    <hidden>
    SLICE_X36Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.809     1.175    <hidden>
    SLICE_X36Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.027%)  route 0.145ns (36.973%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.548     0.884    <hidden>
    SLICE_X35Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=5, routed)           0.145     1.170    <hidden>
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.215 r  <hidden>
                         net (fo=1, routed)           0.000     1.215    <hidden>
    SLICE_X35Y78         MUXF7 (Prop_muxf7_I0_O)      0.062     1.277 r  <hidden>
                         net (fo=1, routed)           0.000     1.277    <hidden>
    SLICE_X35Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.813     1.179    <hidden>
    SLICE_X35Y78         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.257ns (64.961%)  route 0.139ns (35.039%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.548     0.884    <hidden>
    SLICE_X35Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=5, routed)           0.139     1.163    <hidden>
    SLICE_X35Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.208 r  <hidden>
                         net (fo=1, routed)           0.000     1.208    <hidden>
    SLICE_X35Y76         MUXF7 (Prop_muxf7_I0_O)      0.071     1.279 r  <hidden>
                         net (fo=1, routed)           0.000     1.279    <hidden>
    SLICE_X35Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.810     1.176    <hidden>
    SLICE_X35Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.248ns (62.393%)  route 0.149ns (37.607%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.548     0.884    <hidden>
    SLICE_X35Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=5, routed)           0.149     1.174    <hidden>
    SLICE_X34Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.219 r  <hidden>
                         net (fo=1, routed)           0.000     1.219    <hidden>
    SLICE_X34Y78         MUXF7 (Prop_muxf7_I0_O)      0.062     1.281 r  <hidden>
                         net (fo=1, routed)           0.000     1.281    <hidden>
    SLICE_X34Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.813     1.179    <hidden>
    SLICE_X34Y78         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.260ns (64.899%)  route 0.141ns (35.101%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.545     0.881    <hidden>
    SLICE_X33Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  <hidden>
                         net (fo=5, routed)           0.141     1.162    <hidden>
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.207 r  <hidden>
                         net (fo=1, routed)           0.000     1.207    <hidden>
    SLICE_X33Y77         MUXF7 (Prop_muxf7_I1_O)      0.074     1.281 r  <hidden>
                         net (fo=1, routed)           0.000     1.281    <hidden>
    SLICE_X33Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.812     1.178    <hidden>
    SLICE_X33Y77         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.259ns (65.698%)  route 0.135ns (34.302%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.753ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.230ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.558     0.894    <hidden>
    SLICE_X33Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  <hidden>
                         net (fo=5, routed)           0.135     1.170    <hidden>
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.215 r  <hidden>
                         net (fo=1, routed)           0.000     1.215    <hidden>
    SLICE_X34Y96         MUXF7 (Prop_muxf7_I0_O)      0.073     1.288 r  <hidden>
                         net (fo=1, routed)           0.000     1.288    <hidden>
    SLICE_X34Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.945     1.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    design_1_i/clk_wiz_0/inst/clk_out_150M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39140, routed)       0.825     1.191    <hidden>
    SLICE_X34Y96         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                     16.667    16.667 f  
    PS7_X0Y0             PS7                          0.000    16.667 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    17.860    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    17.961 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.980    19.941    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.287    15.653 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.859    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.960 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.940    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 0.026ns (1.864%)  route 1.369ns (98.136%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.672     1.008    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.395    -0.387 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.696     0.310    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.672     1.008    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





