Fitter report for msystem
Mon May 02 19:56:26 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|ALTSYNCRAM
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon May 02 19:56:25 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; msystem                                         ;
; Top-level Entity Name              ; arm4u_SoC_basic                                 ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE22F17C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 5,004 / 22,320 ( 22 % )                         ;
;     Total combinational functions  ; 3,812 / 22,320 ( 17 % )                         ;
;     Dedicated logic registers      ; 2,764 / 22,320 ( 12 % )                         ;
; Total registers                    ; 2764                                            ;
; Total pins                         ; 4 / 154 ( 3 % )                                 ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 320,128 / 608,256 ( 53 % )                      ;
; Embedded Multiplier 9-bit elements ; 6 / 132 ( 5 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V               ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                  ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.29        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   9.5%      ;
+----------------------------+-------------+


+--------------------------------------+
; I/O Assignment Warnings              ;
+-------------+------------------------+
; Pin Name    ; Reason                 ;
+-------------+------------------------+
; UART0_TXD_O ; Missing drive strength ;
+-------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                    ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                            ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 6912 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 6912 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 4307    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 332     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 2263    ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/arm4u-soc2/msystem.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 5,004 / 22,320 ( 22 % )    ;
;     -- Combinational with no register       ; 2240                       ;
;     -- Register only                        ; 1192                       ;
;     -- Combinational with a register        ; 1572                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2068                       ;
;     -- 3 input functions                    ; 1142                       ;
;     -- <=2 input functions                  ; 602                        ;
;     -- Register only                        ; 1192                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3414                       ;
;     -- arithmetic mode                      ; 398                        ;
;                                             ;                            ;
; Total registers*                            ; 2,764 / 23,018 ( 12 % )    ;
;     -- Dedicated logic registers            ; 2,764 / 22,320 ( 12 % )    ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 389 / 1,395 ( 28 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 4 / 154 ( 3 % )            ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 4                          ;
; M9Ks                                        ; 45 / 66 ( 68 % )           ;
; Total block memory bits                     ; 320,128 / 608,256 ( 53 % ) ;
; Total block memory implementation bits      ; 414,720 / 608,256 ( 68 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 132 ( 5 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global clocks                               ; 4 / 20 ( 20 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 7% / 7% / 8%               ;
; Peak interconnect usage (total/H/V)         ; 30% / 28% / 34%            ;
; Maximum fan-out                             ; 2012                       ;
; Highest non-global fan-out                  ; 340                        ;
; Total fan-out                               ; 23702                      ;
; Average fan-out                             ; 3.15                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                   ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                             ;                       ;                       ;                                ;                                ;
; Total logic elements                        ; 3126 / 22320 ( 14 % ) ; 215 / 22320 ( < 1 % ) ; 1663 / 22320 ( 7 % )           ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 2042                  ; 85                    ; 113                            ; 0                              ;
;     -- Register only                        ; 125                   ; 13                    ; 1054                           ; 0                              ;
;     -- Combinational with a register        ; 959                   ; 117                   ; 496                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 1658                  ; 87                    ; 323                            ; 0                              ;
;     -- 3 input functions                    ; 893                   ; 76                    ; 173                            ; 0                              ;
;     -- <=2 input functions                  ; 450                   ; 39                    ; 113                            ; 0                              ;
;     -- Register only                        ; 125                   ; 13                    ; 1054                           ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;                                ;
;     -- normal mode                          ; 2666                  ; 193                   ; 555                            ; 0                              ;
;     -- arithmetic mode                      ; 335                   ; 9                     ; 54                             ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total registers                             ; 1084                  ; 130                   ; 1550                           ; 0                              ;
;     -- Dedicated logic registers            ; 1084 / 22320 ( 5 % )  ; 130 / 22320 ( < 1 % ) ; 1550 / 22320 ( 7 % )           ; 0 / 22320 ( 0 % )              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 230 / 1395 ( 16 % )   ; 19 / 1395 ( 1 % )     ; 147 / 1395 ( 11 % )            ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 4                     ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 132 ( 5 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 105088                ; 0                     ; 215040                         ; 0                              ;
; Total RAM block bits                        ; 165888                ; 0                     ; 248832                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 18 / 66 ( 27 % )      ; 0 / 66 ( 0 % )        ; 27 / 66 ( 40 % )               ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )       ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                       ;                                ;                                ;
; Connections                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                    ; 261                   ; 195                   ; 1951                           ; 0                              ;
;     -- Registered Input Connections         ; 166                   ; 139                   ; 1713                           ; 0                              ;
;     -- Output Connections                   ; 2124                  ; 282                   ; 1                              ; 0                              ;
;     -- Registered Output Connections        ; 124                   ; 281                   ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                    ; 16912                 ; 1392                  ; 7840                           ; 5                              ;
;     -- Registered Connections               ; 4404                  ; 981                   ; 4726                           ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; External Connections                        ;                       ;                       ;                                ;                                ;
;     -- Top                                  ; 242                   ; 325                   ; 1818                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 325                   ; 18                    ; 134                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1818                  ; 134                   ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                          ; 34                    ; 39                    ; 267                            ; 0                              ;
;     -- Output Ports                         ; 115                   ; 55                    ; 220                            ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                     ; 142                            ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 44                    ; 211                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 13                    ; 16                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 2                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 25                    ; 211                            ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK_I       ; R8    ; 3        ; 27           ; 0            ; 21           ; 2014                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; RST_I       ; J15   ; 5        ; 53           ; 14           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; UART0_RXD_I ; N16   ; 5        ; 53           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; UART0_TXD_O ; P16   ; 5        ; 53           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; RST_I                   ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 4 / 14 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 16 ( 0 % )  ; 2.5V          ; --           ;
; 3        ; 1 / 25 ( 4 % )  ; 3.3V          ; --           ;
; 4        ; 0 / 20 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 3 / 18 ( 17 % ) ; 3.3V          ; --           ;
; 6        ; 1 / 13 ( 8 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 24 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 24 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 239        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 236        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 232        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 225        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 220        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 188        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ; 179        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 191        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 237        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 233        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 226        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 221        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 189        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 187        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 180        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 245        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 200        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 174        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C16      ; 173        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 10         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 234        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 201        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 178        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 170        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D16      ; 169        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 227        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 218        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 205        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 184        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 183        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 13         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 8          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 197        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 15         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G16      ; 159        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 29         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J14      ; 144        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J15      ; 143        ; 5        ; RST_I                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 36         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 140        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 39         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 38         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 40         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 79         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L14      ; 134        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 137        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M7       ; 68         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M8       ; 81         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 43         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 52         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N6       ; 63         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 117        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 133        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 132        ; 5        ; UART0_RXD_I                                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 50         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 53         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P15      ; 127        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 128        ; 5        ; UART0_TXD_O                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 60         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 71         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ; 73         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R7       ; 76         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R8       ; 86         ; 3        ; CLK_I                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 98         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 100        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 107        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 120        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T3       ; 55         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 61         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 72         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 74         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T7       ; 77         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 99         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 101        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 108        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 115        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 116        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |arm4u_SoC_basic                                                                                                                 ; 5004 (3)    ; 2764 (0)                  ; 0 (0)         ; 320128      ; 45   ; 6            ; 0       ; 3         ; 4    ; 0            ; 2240 (3)     ; 1192 (0)          ; 1572 (0)         ; |arm4u_SoC_basic                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |arm4u_system:u0|                                                                                                             ; 3123 (0)    ; 1084 (0)                  ; 0 (0)         ; 105088      ; 18   ; 6            ; 0       ; 3         ; 0    ; 0            ; 2039 (0)     ; 125 (0)           ; 959 (0)          ; |arm4u_SoC_basic|arm4u_system:u0                                                                                                                                                                                                                                                                                                                       ; arm4u_system ;
;       |altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 15 (15)          ; |arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                 ; arm4u_system ;
;       |altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                         ; 22 (22)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; |arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                      ; arm4u_system ;
;       |altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                        ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 17 (17)          ; |arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                     ; arm4u_system ;
;       |altera_merlin_burst_adapter:burst_adapter_001|                                                                            ; 87 (0)      ; 44 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 8 (0)             ; 37 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001                                                                                                                                                                                                                                                                         ; arm4u_system ;
;          |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                              ; 87 (87)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 8 (8)             ; 37 (37)          ; |arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                                ; arm4u_system ;
;       |altera_merlin_burst_adapter:burst_adapter_002|                                                                            ; 73 (0)      ; 39 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 8 (0)             ; 31 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002                                                                                                                                                                                                                                                                         ; arm4u_system ;
;          |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                              ; 73 (73)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 8 (8)             ; 31 (31)          ; |arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                                ; arm4u_system ;
;       |altera_merlin_burst_adapter:burst_adapter|                                                                                ; 166 (0)     ; 87 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (0)       ; 1 (0)             ; 92 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                                                             ; arm4u_system ;
;          |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                              ; 166 (166)   ; 87 (87)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (73)      ; 1 (1)             ; 92 (92)          ; |arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                                    ; arm4u_system ;
;       |altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|                         ; 19 (1)      ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (1)       ; 0 (0)             ; 9 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                      ; arm4u_system ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                         ; 18 (18)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 9 (9)            ; |arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                        ; arm4u_system ;
;       |altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|                                              ; 20 (1)      ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (1)       ; 0 (0)             ; 10 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                           ; arm4u_system ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                         ; 19 (19)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 10 (10)          ; |arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                             ; arm4u_system ;
;       |altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|                                             ; 19 (1)      ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (1)       ; 0 (0)             ; 9 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                          ; arm4u_system ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                         ; 18 (18)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 9 (9)            ; |arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                            ; arm4u_system ;
;       |altera_merlin_traffic_limiter:limiter|                                                                                    ; 16 (16)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 10 (10)          ; |arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                 ; arm4u_system ;
;       |altera_reset_controller:rst_controller|                                                                                   ; 10 (7)      ; 9 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (5)             ; 2 (1)            ; |arm4u_SoC_basic|arm4u_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                ; arm4u_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |arm4u_SoC_basic|arm4u_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                     ; arm4u_system ;
;       |arm4u_cpu:arm4u|                                                                                                          ; 2081 (6)    ; 475 (0)                   ; 0 (0)         ; 38528       ; 8    ; 6            ; 0       ; 3         ; 0    ; 0            ; 1578 (6)     ; 64 (0)            ; 439 (0)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u                                                                                                                                                                                                                                                                                                       ; arm4u_system ;
;          |cache:c|                                                                                                               ; 50 (50)     ; 35 (35)                   ; 0 (0)         ; 35456       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 6 (6)             ; 29 (29)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|cache:c                                                                                                                                                                                                                                                                                               ; arm4u_system ;
;             |altsyncram:g_data_sram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|cache:c|altsyncram:g_data_sram                                                                                                                                                                                                                                                                        ; work         ;
;                |altsyncram_bfr1:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|cache:c|altsyncram:g_data_sram|altsyncram_bfr1:auto_generated                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram:g_tag_sram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|cache:c|altsyncram:g_tag_sram                                                                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_r9r1:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|cache:c|altsyncram:g_tag_sram|altsyncram_r9r1:auto_generated                                                                                                                                                                                                                                          ; work         ;
;          |decode:d|                                                                                                              ; 735 (735)   ; 215 (215)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 520 (520)    ; 40 (40)           ; 175 (175)        ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|decode:d                                                                                                                                                                                                                                                                                              ; arm4u_system ;
;          |execute:e|                                                                                                             ; 1123 (211)  ; 93 (93)                   ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 986 (125)    ; 3 (3)             ; 134 (49)         ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|execute:e                                                                                                                                                                                                                                                                                             ; arm4u_system ;
;             |alu:alu|                                                                                                            ; 259 (259)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 257 (257)    ; 0 (0)             ; 2 (2)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu:alu                                                                                                                                                                                                                                                                                     ; arm4u_system ;
;             |barrelshift:bs|                                                                                                     ; 328 (328)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 328 (328)    ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs                                                                                                                                                                                                                                                                              ; arm4u_system ;
;             |forwarding:fwa|                                                                                                     ; 109 (109)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (109)    ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwa                                                                                                                                                                                                                                                                              ; arm4u_system ;
;             |forwarding:fwb|                                                                                                     ; 111 (111)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (73)      ; 0 (0)             ; 38 (38)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb                                                                                                                                                                                                                                                                              ; arm4u_system ;
;             |forwarding:fwc|                                                                                                     ; 111 (111)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 45 (45)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwc                                                                                                                                                                                                                                                                              ; arm4u_system ;
;             |lpm_mult:Mult0|                                                                                                     ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|execute:e|lpm_mult:Mult0                                                                                                                                                                                                                                                                              ; work         ;
;                |mult_7dt:auto_generated|                                                                                         ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;          |fetch:f|                                                                                                               ; 112 (112)   ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 14 (14)           ; 66 (66)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|fetch:f                                                                                                                                                                                                                                                                                               ; arm4u_system ;
;          |memory:m|                                                                                                              ; 74 (74)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 72 (72)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|memory:m                                                                                                                                                                                                                                                                                              ; arm4u_system ;
;          |register_file:rf|                                                                                                      ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 3072        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|register_file:rf                                                                                                                                                                                                                                                                                      ; arm4u_system ;
;             |altsyncram:reg_array[0][31]__1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|register_file:rf|altsyncram:reg_array[0][31]__1                                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_5sg1:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|register_file:rf|altsyncram:reg_array[0][31]__1|altsyncram_5sg1:auto_generated                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:reg_array[0][31]__2|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|register_file:rf|altsyncram:reg_array[0][31]__2                                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_5sg1:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|register_file:rf|altsyncram:reg_array[0][31]__2|altsyncram_5sg1:auto_generated                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:reg_array[0][31]__3|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|register_file:rf|altsyncram:reg_array[0][31]__3                                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_5sg1:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|register_file:rf|altsyncram:reg_array[0][31]__3|altsyncram_5sg1:auto_generated                                                                                                                                                                                                                        ; work         ;
;          |writeback:w|                                                                                                           ; 61 (61)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 43 (43)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_cpu:arm4u|writeback:w                                                                                                                                                                                                                                                                                           ; arm4u_system ;
;       |arm4u_system_addr_router_001:addr_router_001|                                                                             ; 26 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 3 (3)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                          ; arm4u_system ;
;       |arm4u_system_arm4u_data_translator:arm4u_data_translator|                                                                 ; 107 (0)     ; 39 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (0)       ; 1 (0)             ; 43 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator                                                                                                                                                                                                                                                              ; arm4u_system ;
;          |altera_merlin_master_translator:arm4u_data_translator|                                                                 ; 107 (107)   ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 1 (1)             ; 43 (43)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator                                                                                                                                                                                                        ; arm4u_system ;
;       |arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent| ; 6 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent                                                                                                                                                                                              ; arm4u_system ;
;          |altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent|                                      ; 6 (6)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent                                                                                                             ; arm4u_system ;
;       |arm4u_system_arm4u_inst_translator:arm4u_inst_translator|                                                                 ; 16 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 12 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator                                                                                                                                                                                                                                                              ; arm4u_system ;
;          |altera_merlin_master_translator:arm4u_inst_translator|                                                                 ; 16 (16)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 12 (12)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator                                                                                                                                                                                                        ; arm4u_system ;
;       |arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent| ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent                                                                                                                                                                                              ; arm4u_system ;
;          |altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent|                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent                                                                                                             ; arm4u_system ;
;       |arm4u_system_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                                       ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                    ; arm4u_system ;
;       |arm4u_system_cmd_xbar_mux:cmd_xbar_mux|                                                                                   ; 35 (32)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (10)      ; 1 (0)             ; 23 (20)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                ; arm4u_system ;
;          |altera_merlin_arbitrator:arb|                                                                                          ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                   ; arm4u_system ;
;       |arm4u_system_jtag_uart0:jtag_uart0|                                                                                       ; 157 (39)    ; 104 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (15)      ; 17 (2)            ; 98 (21)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0                                                                                                                                                                                                                                                                                    ; arm4u_system ;
;          |alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|                                                           ; 68 (68)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 15 (15)           ; 37 (37)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic                                                                                                                                                                                                                        ; work         ;
;          |arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|                                                 ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r                                                                                                                                                                                                              ; arm4u_system ;
;             |scfifo:rfifo|                                                                                                       ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                 ; work         ;
;                |scfifo_ar21:auto_generated|                                                                                      ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_h131:dpfifo|                                                                                         ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                   ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                         ; work         ;
;                         |cntr_4n7:count_usedw|                                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                           ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                 ; work         ;
;                      |dpram_el21:FIFOram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram                                                                                                                              ; work         ;
;                         |altsyncram_i1m1:altsyncram1|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1                                                                                                  ; work         ;
;          |arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|                                                 ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w                                                                                                                                                                                                              ; arm4u_system ;
;             |scfifo:wfifo|                                                                                                       ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                 ; work         ;
;                |scfifo_ar21:auto_generated|                                                                                      ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_h131:dpfifo|                                                                                         ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                   ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                         ; work         ;
;                         |cntr_4n7:count_usedw|                                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                           ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                 ; work         ;
;                      |dpram_el21:FIFOram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram                                                                                                                              ; work         ;
;                         |altsyncram_i1m1:altsyncram1|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1                                                                                                  ; work         ;
;       |arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|                             ; 25 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 24 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator                                                                                                                                                                                                                          ; arm4u_system ;
;          |altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator|                                                ; 25 (25)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 24 (24)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator                                                                                                                                                   ; arm4u_system ;
;       |arm4u_system_ram0:ram0|                                                                                                   ; 100 (1)     ; 64 (0)                    ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (1)       ; 4 (0)             ; 60 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0:ram0                                                                                                                                                                                                                                                                                                ; arm4u_system ;
;          |altsyncram:the_altsyncram|                                                                                             ; 99 (0)      ; 64 (0)                    ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 4 (0)             ; 60 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_eof1:auto_generated|                                                                                     ; 99 (0)      ; 64 (0)                    ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 4 (0)             ; 60 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_u8e2:altsyncram1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1                                                                                                                                                                                                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                       ; 99 (77)     ; 64 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (22)      ; 4 (4)             ; 60 (51)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                             ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                           ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                          ; work         ;
;       |arm4u_system_ram0_s1_translator:ram0_s1_translator|                                                                       ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator                                                                                                                                                                                                                                                                    ; arm4u_system ;
;          |altera_merlin_slave_translator:ram0_s1_translator|                                                                     ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator                                                                                                                                                                                                                  ; arm4u_system ;
;       |arm4u_system_rsp_xbar_demux:rsp_xbar_demux|                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                            ; arm4u_system ;
;       |arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                           ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 15 (15)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                        ; arm4u_system ;
;       |arm4u_system_uart0:uart0|                                                                                                 ; 140 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 13 (0)            ; 83 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0:uart0                                                                                                                                                                                                                                                                                              ; arm4u_system ;
;          |arm4u_system_uart0_regs:the_arm4u_system_uart0_regs|                                                                   ; 45 (45)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 27 (27)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_regs:the_arm4u_system_uart0_regs                                                                                                                                                                                                                                          ; arm4u_system ;
;          |arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|                                                                       ; 61 (59)     ; 39 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 4 (2)             ; 35 (35)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx                                                                                                                                                                                                                                              ; arm4u_system ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                          ; work         ;
;          |arm4u_system_uart0_tx:the_arm4u_system_uart0_tx|                                                                       ; 41 (41)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 28 (28)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_tx:the_arm4u_system_uart0_tx                                                                                                                                                                                                                                              ; arm4u_system ;
;       |arm4u_system_uart0_s1_translator:uart0_s1_translator|                                                                     ; 17 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 15 (0)           ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator                                                                                                                                                                                                                                                                  ; arm4u_system ;
;          |altera_merlin_slave_translator:uart0_s1_translator|                                                                    ; 17 (17)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 15 (15)          ; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator                                                                                                                                                                                                               ; arm4u_system ;
;    |sld_hub:auto_hub|                                                                                                            ; 215 (1)     ; 130 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (1)       ; 13 (0)            ; 117 (0)          ; |arm4u_SoC_basic|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                             ; 214 (171)   ; 130 (101)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (70)      ; 13 (13)           ; 117 (91)         ; |arm4u_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                               ; 23 (23)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 10 (10)          ; |arm4u_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                             ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |arm4u_SoC_basic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                                              ; 1663 (211)  ; 1550 (210)                ; 0 (0)         ; 215040      ; 27   ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (1)      ; 1054 (105)        ; 496 (0)          ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                    ; 1557 (0)    ; 1340 (0)                  ; 0 (0)         ; 215040      ; 27   ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (0)      ; 949 (0)           ; 496 (0)          ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                ; 1557 (463)  ; 1340 (454)                ; 0 (0)         ; 215040      ; 27   ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (9)      ; 949 (445)         ; 496 (11)         ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                     ; 72 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 47 (47)           ; 24 (0)           ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                                             ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                                                     ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_rsc:auto_generated|                                                                                       ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 215040      ; 27   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_p324:auto_generated|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 215040      ; 27   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p324:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                     ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 1 (1)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                                                       ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                         ; 102 (102)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 14 (14)           ; 50 (50)          ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                        ; 681 (1)     ; 541 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 433 (0)           ; 213 (1)          ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                          ; 630 (0)     ; 525 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 420 (0)           ; 210 (0)          ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                   ; 315 (315)   ; 315 (315)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 315 (315)         ; 0 (0)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                               ; 315 (0)     ; 210 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 105 (0)           ; 210 (0)          ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                   ; 46 (36)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 9 (0)             ; 2 (1)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                      ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                   ; 193 (12)    ; 175 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (12)      ; 0 (0)             ; 175 (0)          ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                       ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_1ii:auto_generated|                                                                                      ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                      ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                      ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_egi:auto_generated|                                                                                      ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                         ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_23j:auto_generated|                                                                                      ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                 ; 105 (105)   ; 105 (105)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 105 (105)        ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                              ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                              ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |arm4u_SoC_basic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; UART0_TXD_O ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK_I       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; UART0_RXD_I ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; RST_I       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                               ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLK_I                                                                                                                                                             ;                   ;         ;
; UART0_RXD_I                                                                                                                                                       ;                   ;         ;
;      - arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder ; 1                 ; 6       ;
; RST_I                                                                                                                                                             ;                   ;         ;
;      - arm4u_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                  ; 0                 ; 6       ;
;      - arm4u_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                   ; 0                 ; 6       ;
;      - arm4u_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                   ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                       ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                          ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK_I                                                                                                                                                                                                                                                                                               ; PIN_R8             ; 2010    ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; RST_I                                                                                                                                                                                                                                                                                               ; PIN_J15            ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y17_N0     ; 834     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y17_N0     ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                     ; LCCOMB_X29_Y13_N6  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                      ; LCCOMB_X27_Y21_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                         ; LCCOMB_X27_Y14_N30 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                           ; LCCOMB_X25_Y14_N22 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                            ; LCCOMB_X20_Y14_N16 ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                           ; LCCOMB_X28_Y13_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                            ; LCCOMB_X31_Y14_N8  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                             ; LCCOMB_X25_Y25_N10 ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                ; LCCOMB_X26_Y25_N22 ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                             ; LCCOMB_X29_Y13_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                  ; LCCOMB_X27_Y21_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                 ; LCCOMB_X27_Y14_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; LCCOMB_X25_Y22_N20 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_merlin_traffic_limiter:limiter|save_dest_id                                                                                                                                                                                                                                  ; LCCOMB_X26_Y21_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                   ; FF_X40_Y22_N25     ; 556     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; arm4u_system:u0|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                               ; FF_X40_Y22_N29     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|process_1~0                                                                                                                                                                                                                                                 ; LCCOMB_X27_Y26_N2  ; 5       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[8]~0                                                                                                                                                                                                                                              ; LCCOMB_X40_Y22_N10 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_burstoffset[1]~1                                                                                                                                                                                                                                          ; LCCOMB_X27_Y26_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Equal12~0                                                                                                                                                                                                                                                  ; LCCOMB_X29_Y25_N12 ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~16                                                                                                                                                                                                                                                  ; LCCOMB_X36_Y25_N0  ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_alu_operation.ALU_RWF~reg0                                                                                                                                                                                                                             ; FF_X32_Y25_N17     ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[1]~27                                                                                                                                                                                                                                     ; LCCOMB_X32_Y26_N22 ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[23]~32                                                                                                                                                                                                                                    ; LCCOMB_X37_Y25_N30 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|literal_data[12]~37                                                                                                                                                                                                                                        ; LCCOMB_X32_Y24_N12 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|stage_active                                                                                                                                                                                                                                               ; LCCOMB_X28_Y26_N8  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode_latch_enable~0                                                                                                                                                                                                                                               ; LCCOMB_X28_Y27_N26 ; 188     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|exe_latch_enable~4                                                                                                                                                                                                                                                  ; LCCOMB_X28_Y27_N28 ; 85      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|lowflags[5]~0                                                                                                                                                                                                                                             ; LCCOMB_X29_Y27_N24 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|process_3~0                                                                                                                                                                                                                                               ; LCCOMB_X29_Y27_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch_latch_enable~2                                                                                                                                                                                                                                                ; LCCOMB_X28_Y26_N18 ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|rfile_wr_enable                                                                                                                                                                                                                                         ; LCCOMB_X28_Y27_N14 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_blocked_n                                                                                                                                                                                                                                            ; LCCOMB_X28_Y27_N0  ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|address_register[31]~48                                                                                                                                              ; LCCOMB_X23_Y24_N18 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|address_register[31]~49                                                                                                                                              ; LCCOMB_X26_Y23_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|always2~3                                                                                                                                                            ; LCCOMB_X26_Y23_N4  ; 36      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator|always2~0                                                                                                                                                            ; LCCOMB_X26_Y26_N4  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent|av_readdatavalid~0                                                        ; LCCOMB_X27_Y26_N0  ; 7       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                           ; LCCOMB_X25_Y25_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                               ; FF_X23_Y23_N29     ; 63      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux|update_grant~0                                                                                                                                                                                                                               ; LCCOMB_X25_Y25_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|r_ena~1                                                                                                                                                                              ; LCCOMB_X30_Y14_N26 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                        ; LCCOMB_X30_Y12_N28 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|wdata[5]~0                                                                                                                                                                           ; LCCOMB_X30_Y12_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|write_valid~0                                                                                                                                                                        ; LCCOMB_X30_Y12_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                   ; LCCOMB_X30_Y15_N2  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                   ; LCCOMB_X29_Y15_N0  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|fifo_rd~1                                                                                                                                                                                                                                        ; LCCOMB_X30_Y15_N4  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|fifo_wr                                                                                                                                                                                                                                          ; FF_X29_Y16_N23     ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|ien_AF~0                                                                                                                                                                                                                                         ; LCCOMB_X30_Y16_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|rd_wfifo                                                                                                                                                                                                                                         ; LCCOMB_X30_Y14_N22 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|read_0                                                                                                                                                                                                                                           ; FF_X29_Y16_N19     ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|wr_rfifo                                                                                                                                                                                                                                         ; LCCOMB_X31_Y12_N16 ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                            ; LCCOMB_X20_Y18_N24 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                               ; LCCOMB_X20_Y18_N10 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                               ; LCCOMB_X20_Y18_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                               ; LCCOMB_X20_Y18_N12 ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~14                                                                                                                                                    ; LCCOMB_X20_Y18_N0  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~1                                                                                                                                                     ; LCCOMB_X21_Y23_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6                                                                                                           ; LCCOMB_X20_Y13_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10                                                                                                     ; LCCOMB_X19_Y13_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9                                                                                                      ; LCCOMB_X19_Y13_N18 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_ram0:ram0|wren~0                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y25_N12 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_regs:the_arm4u_system_uart0_regs|control_wr_strobe~2                                                                                                                                                                                    ; LCCOMB_X16_Y14_N28 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|got_new_char                                                                                                                                                                                               ; LCCOMB_X19_Y14_N16 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0                                                                                                                                                   ; LCCOMB_X15_Y14_N28 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_tx:the_arm4u_system_uart0_tx|always4~0                                                                                                                                                                                                  ; LCCOMB_X16_Y13_N30 ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_tx:the_arm4u_system_uart0_tx|tx_wr_strobe_onset~1                                                                                                                                                                                       ; LCCOMB_X16_Y14_N18 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_tx:the_arm4u_system_uart0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~1                                                                                                                                            ; LCCOMB_X17_Y13_N14 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; FF_X20_Y16_N21     ; 106     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; LCCOMB_X18_Y12_N24 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; LCCOMB_X18_Y12_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0                                                                                                                                                                                                                    ; LCCOMB_X20_Y16_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                       ; LCCOMB_X18_Y12_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; LCCOMB_X18_Y12_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                         ; FF_X19_Y18_N25     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                       ; LCCOMB_X20_Y15_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                         ; FF_X19_Y18_N7      ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~14                                                                                                                                                                                                                      ; LCCOMB_X20_Y15_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~23                                                                                                                                                                                                                      ; LCCOMB_X20_Y15_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                         ; FF_X21_Y15_N17     ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                         ; FF_X21_Y15_N23     ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11                                                                                                                                                                                                                        ; LCCOMB_X20_Y16_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                                                                                                                                                  ; LCCOMB_X18_Y15_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                  ; LCCOMB_X18_Y15_N20 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~10                                                                                                                                                                                                                           ; LCCOMB_X21_Y13_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                ; LCCOMB_X20_Y15_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~12                                                                                                                                                                                                               ; LCCOMB_X20_Y15_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~22                                                                                                                                                                                                               ; LCCOMB_X20_Y15_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                 ; LCCOMB_X18_Y12_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~19                                                                                                                                                                                            ; LCCOMB_X17_Y12_N30 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~24                                                                                                                                                                                            ; LCCOMB_X18_Y12_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; FF_X24_Y11_N13     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; FF_X25_Y13_N25     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                    ; FF_X20_Y16_N9      ; 84      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; FF_X20_Y16_N19     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; LCCOMB_X25_Y13_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; FF_X26_Y13_N17     ; 32      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X28_Y15_N26 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X28_Y15_N2  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X28_Y15_N5      ; 30      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X27_Y15_N6  ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X26_Y12_N1      ; 558     ; Async. clear               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; LCCOMB_X27_Y15_N30 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X27_Y15_N22 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                               ; LCCOMB_X28_Y16_N20 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X26_Y12_N28 ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated|counter_reg_bit[6]~0 ; LCCOMB_X27_Y12_N30 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]~0                ; LCCOMB_X28_Y16_N26 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X28_Y12_N2  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X27_Y12_N28 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~12                                                                                                                                                     ; LCCOMB_X24_Y15_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~9                                                                                                                                                 ; LCCOMB_X24_Y15_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; LCCOMB_X26_Y15_N6  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X26_Y15_N20 ; 340     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK_I                                                                                                                 ; PIN_R8         ; 2010    ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y17_N0 ; 834     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; arm4u_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                     ; FF_X40_Y22_N25 ; 556     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X26_Y12_N1  ; 558     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; 340     ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode_latch_enable~0                                                                                                                                                                                                                                               ; 188     ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|stage2_dout[30]~16                                                                                                                                                                                                                         ; 116     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                       ; 106     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; 106     ;
; arm4u_system:u0|arm4u_cpu:arm4u|exe_latch_enable~4                                                                                                                                                                                                                                                  ; 85      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                    ; 84      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_A_adr[5]                                                                                                                                                                                                                                               ; 65      ;
; arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                               ; 63      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_opb_sel                                                                                                                                                                                                                                                ; 62      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|shift_amnt[1]~2                                                                                                                                                                                                                            ; 60      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|shift_amnt[0]~3                                                                                                                                                                                                                            ; 59      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; 57      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|shift_amnt[2]~1                                                                                                                                                                                                                            ; 57      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst~1                                                                                                                                                                                                                                             ; 55      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; 51      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_alu_operation.ALU_ORR~reg0                                                                                                                                                                                                                             ; 50      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwa|op_data[1]~104                                                                                                                                                                                                                             ; 48      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[28]~104                                                                                                                                                                                                                            ; 48      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwc|op_data[17]~104                                                                                                                                                                                                                            ; 48      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwa|op_data[1]~7                                                                                                                                                                                                                               ; 48      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[28]~7                                                                                                                                                                                                                              ; 48      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwc|op_data[17]~7                                                                                                                                                                                                                              ; 48      ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_blocked_n                                                                                                                                                                                                                                            ; 45      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|shift_amnt[3]~0                                                                                                                                                                                                                            ; 45      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                             ; 44      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                ; 44      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                    ; 44      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~16                                                                                                                                                                                                                                                  ; 43      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_opb_is_literal                                                                                                                                                                                                                                         ; 42      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                       ; 39      ;
; arm4u_system:u0|arm4u_cpu:arm4u|pc_wr                                                                                                                                                                                                                                                               ; 39      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[20]~5                                                                                                                                                                                                                                     ; 39      ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|always2~3                                                                                                                                                            ; 36      ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_wb_sel                                                                                                                                                                                                                                                  ; 36      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu:alu|WideOr0                                                                                                                                                                                                                                           ; 36      ;
; ~GND                                                                                                                                                                                                                                                                                                ; 35      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~7                                                                                                                                                                                                                                                   ; 35      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_C_adr[5]                                                                                                                                                                                                                                               ; 35      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                         ; 34      ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch_latch_enable~2                                                                                                                                                                                                                                                ; 34      ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch:f|inst_cache_adr[10]~1                                                                                                                                                                                                                                        ; 34      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|lowflags[0]                                                                                                                                                                                                                                               ; 34      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_barrelshift_type[1]                                                                                                                                                                                                                                    ; 34      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                               ; 33      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~15                                                                                                                                                                                                                                                  ; 33      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu:alu|WideOr0~0                                                                                                                                                                                                                                         ; 33      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_alu_operation.ALU_EOR~reg0                                                                                                                                                                                                                             ; 33      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_B_adr[5]                                                                                                                                                                                                                                               ; 33      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_alu_operation.ALU_BIC~reg0                                                                                                                                                                                                                             ; 33      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_alu_operation.ALU_AND~reg0                                                                                                                                                                                                                             ; 33      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[22]~7                                                                                                                                                                                                                                     ; 33      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; 32      ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|address_register[31]~49                                                                                                                                              ; 32      ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|address_register[31]~48                                                                                                                                              ; 32      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~1                                                                                                                                                     ; 32      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~5                                                                                                                                                                                                                                                   ; 32      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|lowflags[1]                                                                                                                                                                                                                                               ; 32      ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|internal_beginbursttransfer~0                                                                                                                                        ; 32      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_data_sel                                                                                                                                                                                                                                               ; 32      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_alu_operation.ALU_NOT~reg0                                                                                                                                                                                                                             ; 32      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu:alu|WideOr3                                                                                                                                                                                                                                           ; 32      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~21                                                                                                                                                                                                                                                  ; 31      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_mem_ctrl.STORE_BYTE~reg0                                                                                                                                                                                                                              ; 31      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                         ; 30      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Equal12~0                                                                                                                                                                                                                                                  ; 30      ;
; arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                      ; 30      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_barrelshift_type[0]                                                                                                                                                                                                                                    ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                        ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                         ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                         ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                         ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                         ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                         ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                         ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                         ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                         ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                         ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                         ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]                           ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]                            ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]                            ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]                            ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]                            ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]                            ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]                            ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]                            ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]                            ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]                            ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]                            ; 28      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                            ; 28      ;
; arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                       ; 28      ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[8]~0                                                                                                                                                                                                                                              ; 27      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~13                                                                                                                                                                                                                                                  ; 27      ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_mem_ctrl.LOAD_BYTE~reg0                                                                                                                                                                                                                                 ; 27      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0]                                                                                                                                              ; 26      ;
; arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                         ; 26      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[21]~6                                                                                                                                                                                                                                     ; 26      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                   ; 25      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; 25      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[23]~8                                                                                                                                                                                                                                     ; 25      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                 ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1                                                                                ; 24      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                        ; 24      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                            ; 24      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[15]~1                                                                                                                                                                                                                                     ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                ; 23      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[1]~22                                                                                                                                                                                                                                     ; 23      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|ldmstm_current_reg[2]~9                                                                                                                                                                                                                                    ; 23      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                ; 22      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|shift_in[31]~24                                                                                                                                                                                                                            ; 22      ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                        ; 21      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[24]~8                                                                                                                                                                                                                                         ; 21      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|state.MAIN_STATE                                                                                                                                                                                                                                           ; 21      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|ldmstm_current_reg[1]~13                                                                                                                                                                                                                                   ; 20      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|find_rightmost_bit~2                                                                                                                                                                                                                                       ; 20      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[25]~7                                                                                                                                                                                                                                         ; 20      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[12]~4                                                                                                                                                                                                                                         ; 20      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|stage_active                                                                                                                                                                                                                                               ; 20      ;
; arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                               ; 20      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|ldmstm_current_reg[0]~22                                                                                                                                                                                                                                   ; 19      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|alu_operation.ALU_NOP~0                                                                                                                                                                                                                                    ; 19      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[13]~3                                                                                                                                                                                                                                         ; 19      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|Mux99~1                                                                                                                                                                                                                                    ; 19      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_alu_operation.ALU_NOP~reg0                                                                                                                                                                                                                             ; 19      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[18]~6                                                                                                                                                                                                                                             ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; 18      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                                                                                                                      ; 18      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[0]~19                                                                                                                                                                                                                                         ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                        ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                           ; 17      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                           ; 17      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]                                                                                                                                      ; 17      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                                                                                                                      ; 17      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[2]~18                                                                                                                                                                                                                                         ; 17      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[3]~17                                                                                                                                                                                                                                         ; 17      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[1]~16                                                                                                                                                                                                                                         ; 17      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[8]~10                                                                                                                                                                                                                                         ; 17      ;
; arm4u_system:u0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; 17      ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|internal_begintransfer~3                                                                                                                                             ; 17      ;
; arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                   ; 17      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[15]~10                                                                                                                                                                                                                                            ; 17      ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent|hold_waitrequest                                                          ; 17      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[2]~121                                                                                                                                                                                                                                            ; 16      ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|read_0                                                                                                                                                                                                                                           ; 16      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                           ; 16      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|state.LOADSTORE_WRITEBACK                                                                                                                                                                                                                                  ; 16      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[18]~58                                                                                                                                                                                                                                            ; 16      ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|internal_beginbursttransfer~1                                                                                                                                        ; 16      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[2]~7                                                                                                                                                                                                                                              ; 16      ;
; arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                        ; 16      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[23]                                                                                                                                                                                                                                       ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                           ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                         ; 15      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[30]~122                                                                                                                                                                                                                                           ; 15      ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                ; 15      ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|fifo_wr                                                                                                                                                                                                                                          ; 15      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[1]~21                                                                                                                                                                                                                                     ; 15      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[14]~20                                                                                                                                                                                                                                        ; 15      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[9]~13                                                                                                                                                                                                                                         ; 15      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[10]~12                                                                                                                                                                                                                                        ; 15      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[18]~63                                                                                                                                                                                                                                            ; 15      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[18]~60                                                                                                                                                                                                                                            ; 15      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[18]~59                                                                                                                                                                                                                                            ; 15      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                ; 15      ;
; arm4u_system:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                       ; 15      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_alu_operation.ALU_RWF~reg0                                                                                                                                                                                                                             ; 15      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_barrelshift_operand                                                                                                                                                                                                                                    ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                           ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                           ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                           ; 14      ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|wr_rfifo                                                                                                                                                                                                                                         ; 14      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[1]~27                                                                                                                                                                                                                                     ; 14      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[11]~11                                                                                                                                                                                                                                        ; 14      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu:alu|Selector31~5                                                                                                                                                                                                                                      ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6                                                                                                                                                                                                                         ; 13      ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                     ; 13      ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_tx:the_arm4u_system_uart0_tx|do_load_shifter                                                                                                                                                                                            ; 13      ;
; arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator|always2~0                                                                                                                                                            ; 13      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Mux61~2                                                                                                                                                                                                                                                    ; 13      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|ldmstm_next_bitmask~6                                                                                                                                                                                                                                      ; 13      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|reset_l                                                                                                                                                                                                                                                    ; 13      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[4]~6                                                                                                                                                                                                                                          ; 13      ;
; arm4u_system:u0|arm4u_system_rsp_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                                                                               ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                          ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7                                                                                                                                                                                                                         ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; 12      ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|Equal0~3                                                                                                                                                                                                   ; 12      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                               ; 12      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~22                                                                                                                                                                                                                                                  ; 12      ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[4]~23                                                                                                                                                                                                                                           ; 12      ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[4]~22                                                                                                                                                                                                                                           ; 12      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                ; 12      ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|avm_data_read~0                                                                                                                                                                                                                                            ; 12      ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|Selector4~0                                                                                                                                                                                                                                                 ; 12      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[16]~0                                                                                                                                                                                                                                     ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]~1                                                                                                                                 ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                     ; 11      ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_tx:the_arm4u_system_uart0_tx|always4~0                                                                                                                                                                                                  ; 11      ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|do_start_rx                                                                                                                                                                                                ; 11      ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|rd_wfifo                                                                                                                                                                                                                                         ; 11      ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|got_new_char                                                                                                                                                                                               ; 11      ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|count[9]                                                                                                                                                                             ; 11      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~14                                                                                                                                                    ; 11      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|next_state~7                                                                                                                                                                                                                                               ; 11      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Equal11~0                                                                                                                                                                                                                                                  ; 11      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~20                                                                                                                                                                                                                                                  ; 11      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~9                                                                                                                                                                                                                                                   ; 11      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_stage_valid                                                                                                                                                                                                                                           ; 11      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[19]~4                                                                                                                                                                                                                                     ; 11      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                       ; 11      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                       ; 11      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                       ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                         ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                         ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                     ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                     ; 10      ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_regs:the_arm4u_system_uart0_regs|control_wr_strobe~2                                                                                                                                                                                    ; 10      ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0                                                                                                                                                   ; 10      ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0]                                                                                                                                          ; 10      ;
; arm4u_system:u0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ; 10      ;
; arm4u_system:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; 10      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|alu_operation~3                                                                                                                                                                                                                                            ; 10      ;
; arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                     ; 10      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|state.LDMSTM_WRITEBACK                                                                                                                                                                                                                                     ; 10      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~11                                                                                                                                                                                                                                                  ; 10      ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch:f|flush                                                                                                                                                                                                                                                       ; 10      ;
; arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent|av_waitrequest                                                            ; 10      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[9]                                                                                                                                                                                                                                           ; 10      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[8]                                                                                                                                                                                                                                           ; 10      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[7]                                                                                                                                                                                                                                           ; 10      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[2]                                                                                                                                                                                                                                           ; 10      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[1]                                                                                                                                                                                                                                           ; 10      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[12]                                                                                                                                                                                                                                          ; 10      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[11]                                                                                                                                                                                                                                          ; 10      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[10]                                                                                                                                                                                                                                          ; 10      ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[0]                                                                                                                                                                                                                                           ; 10      ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[18]~3                                                                                                                                                                                                                                     ; 10      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                      ; 10      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                       ; 10      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                       ; 10      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                       ; 10      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                       ; 10      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                       ; 10      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                       ; 10      ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                           ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                           ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                         ; 9       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|fifo_rd~1                                                                                                                                                                                                                                        ; 9       ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_tx:the_arm4u_system_uart0_tx|tx_wr_strobe_onset~1                                                                                                                                                                                       ; 9       ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_tx:the_arm4u_system_uart0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~1                                                                                                                                            ; 9       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|state                                                                                                                                                                                ; 9       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Equal1~0                                                                                                                                                     ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[23]~32                                                                                                                                                                                                                                    ; 9       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Equal1~0                                                                                                                                                         ; 9       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent|cp_data[70]~1                                                             ; 9       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12]                                                                                                                                         ; 9       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11]                                                                                                                                         ; 9       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10]                                                                                                                                         ; 9       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9]                                                                                                                                          ; 9       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8]                                                                                                                                          ; 9       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]                                                                                                                                          ; 9       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6]                                                                                                                                          ; 9       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5]                                                                                                                                          ; 9       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]                                                                                                                                          ; 9       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                                                                                                                          ; 9       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                                                                                                                          ; 9       ;
; arm4u_system:u0|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                               ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[5]~15                                                                                                                                                                                                                                         ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[27]~9                                                                                                                                                                                                                                         ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[7]~5                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~2                                                                                                                                                                                                                                                   ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[26]~2                                                                                                                                                                                                                                         ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|lowflags[3]                                                                                                                                                                                                                                               ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|Mux66~2                                                                                                                                                                                                                                    ; 9       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt~0                                                                                                                               ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|avm_data_write~0                                                                                                                                                                                                                                           ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[7]                                                                                                                                                                                                                                                ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[6]                                                                                                                                                                                                                                                ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[5]                                                                                                                                                                                                                                                ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[4]                                                                                                                                                                                                                                                ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[3]                                                                                                                                                                                                                                                ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[8]                                                                                                                                                                                                                                                ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[6]                                                                                                                                                                                                                                           ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[5]                                                                                                                                                                                                                                           ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[4]                                                                                                                                                                                                                                           ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[3]                                                                                                                                                                                                                                           ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[31]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[30]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[29]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[28]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[27]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[26]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[25]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[24]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[23]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[22]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[21]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[20]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[19]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[18]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[17]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[16]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[15]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[14]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_exe_data[13]                                                                                                                                                                                                                                          ; 9       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[17]~2                                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~22                                                                                                                                                                                                               ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~12                                                                                                                                                                                                               ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11                                                                                                                                                                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~23                                                                                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~14                                                                                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                               ; 8       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|wdata[5]~0                                                                                                                                                                           ; 8       ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_regs:the_arm4u_system_uart0_regs|Equal3~0                                                                                                                                                                                               ; 8       ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_regs:the_arm4u_system_uart0_regs|Equal2~0                                                                                                                                                                                               ; 8       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                           ; 8       ;
; arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                      ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|literal_data~45                                                                                                                                                                                                                                            ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|state.LDMSTM_RETURN_FROM_EXCEPTION                                                                                                                                                                                                                         ; 8       ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_regs:the_arm4u_system_uart0_regs|Equal0~0                                                                                                                                                                                               ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_mem_burstcount[2]                                                                                                                                                                                                                                     ; 8       ;
; arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator|end_begintransfer                                                                                                                                                    ; 8       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                            ; 8       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|wren~0                                                                                                                                                                                                                                                       ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_burstoffset[0]                                                                                                                                                                                                                                            ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|ldmstm_next_bitmask[8]~11                                                                                                                                                                                                                                  ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|opb_is_literal~0                                                                                                                                                                                                                                           ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~4                                                                                                                                                                                                                                                   ; 8       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|av_waitrequest                                                                                                                                                                                                                                   ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_mem_ctrl.LOAD_WORD~reg0                                                                                                                                                                                                                               ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_mem_ctrl.STORE_WORD~reg0                                                                                                                                                                                                                              ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|avalon_acknowledge                                                                                                                                                                                                                                         ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|shift_amnt[4]~4                                                                                                                                                                                                                            ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_stage_valid                                                                                                                                                                                                                                             ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|state.S_WAIT                                                                                                                                                                                                                                                ; 8       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                        ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch:f|pc[9]~26                                                                                                                                                                                                                                                    ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch:f|pc[8]~25                                                                                                                                                                                                                                                    ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch:f|pc[7]~24                                                                                                                                                                                                                                                    ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch:f|pc[6]~23                                                                                                                                                                                                                                                    ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch:f|pc[5]~22                                                                                                                                                                                                                                                    ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch:f|pc[11]~1                                                                                                                                                                                                                                                    ; 8       ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch:f|pc[10]~0                                                                                                                                                                                                                                                    ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated|counter_reg_bit[6]~0 ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                               ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_wrdata[1]                                                                                                                                                                                                                                             ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_wrdata[2]                                                                                                                                                                                                                                             ; 7       ;
; arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator|internal_begintransfer                                                                                                                                               ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_wrdata[0]                                                                                                                                                                                                                                             ; 7       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                ; 7       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                ; 7       ;
; arm4u_system:u0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                     ; 7       ;
; arm4u_system:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                         ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|state.RESET_CYCLE2                                                                                                                                                                                                                                         ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~23                                                                                                                                                                                                                                                  ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|alu_operation~0                                                                                                                                                                                                                                            ; 7       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal                                                                                                           ; 7       ;
; arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent|av_readdatavalid~0                                                        ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_burstoffset[1]                                                                                                                                                                                                                                            ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst[6]~14                                                                                                                                                                                                                                         ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch:f|flush_r                                                                                                                                                                                                                                                     ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|stage4_dout[30]~5                                                                                                                                                                                                                          ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|stage4_dout[30]~4                                                                                                                                                                                                                          ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|stage4_dout[30]~3                                                                                                                                                                                                                          ; 7       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Equal3~0                                                                                                                                                     ; 7       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[0]                                                                                                                                                     ; 7       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[2]                                                                                                                                                     ; 7       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[1]                                                                                                                                                     ; 7       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[0]                                                                                                                                                     ; 7       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[2]                                                                                                                                                     ; 7       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[1]                                                                                                                                                     ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwc|op_data[5]~22                                                                                                                                                                                                                              ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|barrelshift~1                                                                                                                                                                                                                              ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_rdest_adr[4]                                                                                                                                                                                                                                            ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_rdest_adr[3]                                                                                                                                                                                                                                            ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_rdest_adr[2]                                                                                                                                                                                                                                            ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_rdest_adr[1]                                                                                                                                                                                                                                            ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_rdest_adr[0]                                                                                                                                                                                                                                            ; 7       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Equal3~0                                                                                                                                                         ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|state.S_READY                                                                                                                                                                                                                                               ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|s_miss~0                                                                                                                                                                                                                                                    ; 7       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[9]                                                                                                                                                                                                                                                ; 7       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                        ; 7       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|burstcount_register[2]                                                                                                                                               ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                            ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                   ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                   ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~24                                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~19                                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                               ; 6       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                   ; 6       ;
; arm4u_system:u0|arm4u_system_cmd_xbar_demux_001:cmd_xbar_demux_001|WideOr0~3                                                                                                                                                                                                                        ; 6       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0]                                                                                                                                          ; 6       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                   ; 6       ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                                                     ; 6       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                           ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_wrdata[7]                                                                                                                                                                                                                                             ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_wrdata[6]                                                                                                                                                                                                                                             ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_wrdata[5]                                                                                                                                                                                                                                             ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_wrdata[4]                                                                                                                                                                                                                                             ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_wrdata[3]                                                                                                                                                                                                                                             ; 6       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[0]                                               ; 6       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                                                                                                                      ; 6       ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_tx:the_arm4u_system_uart0_tx|tx_ready                                                                                                                                                                                                   ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~24                                                                                                                                                                                                                                                  ; 6       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]                                                                                                                                          ; 6       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]                                                                                                                                          ; 6       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~1                                                                                                                                                ; 6       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|first_burst_stalled                                                                                                                                                  ; 6       ;
; arm4u_system:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                       ; 6       ;
; arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                        ; 6       ;
; arm4u_system:u0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                   ; 6       ;
; arm4u_system:u0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                     ; 6       ;
; arm4u_system:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                       ; 6       ;
; arm4u_system:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                         ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|lowflags[5]~0                                                                                                                                                                                                                                             ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|rdest_adr~19                                                                                                                                                                                                                                               ; 6       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                            ; 6       ;
; arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                          ; 6       ;
; arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                        ; 6       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]                                                                                                                                              ; 6       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|uav_burstcount[4]~5                                                                                                                                                  ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_mem_burstcount[3]                                                                                                                                                                                                                                     ; 6       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|uav_burstcount[2]~0                                                                                                                                                  ; 6       ;
; arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator|burstcount_register[3]                                                                                                                                               ; 6       ;
; arm4u_system:u0|arm4u_system_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                     ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_burstoffset[2]                                                                                                                                                                                                                                            ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|ldmstm_next_bitmask[0]~7                                                                                                                                                                                                                                   ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~8                                                                                                                                                                                                                                                   ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~3                                                                                                                                                                                                                                                   ; 6       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~1                                                                                                                                                ; 6       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                ; 6       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Equal3~0                                                                                                                                                     ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|c                                                                                                                                                                                                                                                         ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|shift_in[0]~23                                                                                                                                                                                                                             ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[28]~82                                                                                                                                                                                                                             ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwc|op_data[1]~16                                                                                                                                                                                                                              ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[1]                                                                                                                                                                                                                                             ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwc|op_data[2]~13                                                                                                                                                                                                                              ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwc|op_data[3]~10                                                                                                                                                                                                                              ; 6       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                    ; 6       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~1                                                                                                                                                    ; 6       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[1]                                                                                                                                                         ; 6       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[2]                                                                                                                                                         ; 6       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[0]                                                                                                                                                         ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch:f|pc[4]~29                                                                                                                                                                                                                                                    ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch:f|pc[2]~27                                                                                                                                                                                                                                                    ; 6       ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch:f|pc[3]~28                                                                                                                                                                                                                                                    ; 6       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                        ; 6       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                        ; 6       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                        ; 6       ;
; arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator|address_register[2]                                                                                                                                                  ; 6       ;
; RST_I~input                                                                                                                                                                                                                                                                                         ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                  ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]~0                ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                     ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                   ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                               ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch_latch_enable~2_wirecell                                                                                                                                                                                                                                       ; 5       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12                                                                                                                                         ; 5       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~11                                                                                                                                         ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Equal13~4                                                                                                                                                                                                                                                  ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|write_valid~0                                                                                                                                                                        ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|jupdate~0                                                                                                                                                                            ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|td_shift~6                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                             ; 5       ;
; arm4u_system:u0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                   ; 5       ;
; arm4u_system:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                 ; 5       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10                                                                                                     ; 5       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9                                                                                                      ; 5       ;
; arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                  ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[5]                                               ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[4]                                               ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[1]                                               ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[2]                                               ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[3]                                               ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[4]                                               ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[5]                                               ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[1]                                               ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[2]                                               ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[0]                                               ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[3]                                               ; 5       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt~0                                                                                                                               ; 5       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Equal1~0                                                                                                                                                     ; 5       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent|av_waitrequest~0                                                          ; 5       ;
; arm4u_system:u0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                     ; 5       ;
; arm4u_system:u0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                     ; 5       ;
; arm4u_system:u0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                     ; 5       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[72]                                                                                                                                              ; 5       ;
; arm4u_system:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                         ; 5       ;
; arm4u_system:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                         ; 5       ;
; arm4u_system:u0|altera_merlin_slave_agent:uart0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                         ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|rfile_A_adr[0]~0                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|alu_operation~4                                                                                                                                                                                                                                            ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[4]~49                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_mem_ctrl~10                                                                                                                                                                                                                                            ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[0]~46                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[1]~43                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|barrelshift_operand~0                                                                                                                                                                                                                                      ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_shift_amnt[2]~3                                                                                                                                                                                                                                ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Mux10~0                                                                                                                                                                                                                                                    ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|rdest_adr~18                                                                                                                                                                                                                                               ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[2]~40                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[3]~37                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_barrelshift_type[1]~0                                                                                                                                                                                                                                  ; 5       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                            ; 5       ;
; arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                          ; 5       ;
; arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                          ; 5       ;
; arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                          ; 5       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt~0                                                                                                                                   ; 5       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|uav_burstcount[3]~3                                                                                                                                                  ; 5       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|uav_burstcount[1]~2                                                                                                                                                  ; 5       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|uav_burstcount[0]~1                                                                                                                                                  ; 5       ;
; arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator|burstcount_register[4]                                                                                                                                               ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|state.S_READ                                                                                                                                                                                                                                                ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|process_1~0                                                                                                                                                                                                                                                 ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[9]~34                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[8]~33                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[7]~32                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[6]~29                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[5]~26                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[31]~21                                                                                                                                                                                                                                          ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[30]~20                                                                                                                                                                                                                                          ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[29]~19                                                                                                                                                                                                                                          ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[28]~18                                                                                                                                                                                                                                          ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[27]~17                                                                                                                                                                                                                                          ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[26]~16                                                                                                                                                                                                                                          ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[25]~15                                                                                                                                                                                                                                          ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[24]~14                                                                                                                                                                                                                                          ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[23]~13                                                                                                                                                                                                                                          ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[22]~12                                                                                                                                                                                                                                          ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[21]~11                                                                                                                                                                                                                                          ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[20]~10                                                                                                                                                                                                                                          ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[19]~9                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[18]~8                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[17]~7                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[16]~6                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[15]~5                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[14]~4                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[13]~3                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[12]~2                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[11]~1                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|state.UNDEF_CYCLE2                                                                                                                                                                                                                                         ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|ldmstm_current_reg~4                                                                                                                                                                                                                                       ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|find_rightmost_bit~1                                                                                                                                                                                                                                       ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|ldmstm_current_reg~0                                                                                                                                                                                                                                       ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|state.LDMSTM_TRANSFER                                                                                                                                                                                                                                      ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|state.RETURN_FROM_EXCEPTION                                                                                                                                                                                                                                ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Mux6~0                                                                                                                                                                                                                                                     ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|wb_data[10]~0                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|stage_active                                                                                                                                                                                                                                              ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_condition[3]                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[1]~42                                                                                                                                                                                                                                             ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[2]~39                                                                                                                                                                                                                                             ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[3]~36                                                                                                                                                                                                                                             ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[6]~27                                                                                                                                                                                                                                             ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[7]~24                                                                                                                                                                                                                                             ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|Mux33~3                                                                                                                                                                                                                                    ; 5       ;
; arm4u_system:u0|altera_merlin_traffic_limiter:limiter|suppress~1                                                                                                                                                                                                                                    ; 5       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|end_begintransfer                                                                                                                                                    ; 5       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|internal_begintransfer~2                                                                                                                                             ; 5       ;
; arm4u_system:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                         ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[24]~97                                                                                                                                                                                                                             ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[30]~94                                                                                                                                                                                                                             ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[31]~91                                                                                                                                                                                                                             ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[26]~88                                                                                                                                                                                                                             ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[25]~85                                                                                                                                                                                                                             ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[29]~79                                                                                                                                                                                                                             ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[27]~76                                                                                                                                                                                                                             ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[4]                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[6]                                                                                                                                                                                                                                           ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwc|op_data[0]~19                                                                                                                                                                                                                              ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[0]                                                                                                                                                                                                                                             ; 5       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                          ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|n~0                                                                                                                                                                                                                                                       ; 5       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|z~0                                                                                                                                                                                                                                                       ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~9                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~12                                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~7                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                         ; 4       ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_regs:the_arm4u_system_uart0_regs|status_wr_strobe~2                                                                                                                                                                                     ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Mux112~3                                                                                                                                                                                                                                                   ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_alu_operation~30                                                                                                                                                                                                                                       ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[1]~33                                                                                                                                                                                                                                     ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|decode~26                                                                                                                                                                                                                                                  ; 4       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                         ; 4       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|write_stalled                                                                                                                                                                        ; 4       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|fifo_rd~0                                                                                                                                                                                                                                        ; 4       ;
; arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator|end_begintransfer                                                                                                                                                           ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|rdest_adr~26                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|count[1]                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                      ; 4       ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|rx_char_ready                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|framing_error                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|rx_overrun                                                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx|break_detect                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_tx:the_arm4u_system_uart0_tx|tx_overrun                                                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_condition[1]~1                                                                                                                                                                                                                                         ; 4       ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|always2~0                                                                                                                                                                                                                                        ; 4       ;
; arm4u_system:u0|arm4u_system_cmd_xbar_demux_001:cmd_xbar_demux_001|src2_valid~1                                                                                                                                                                                                                     ; 4       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|next_state~0                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                     ; 4       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[70]                                                                                                                                              ; 4       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[70]                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|process_3~0                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|stage5_cout~2                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Mux114~2                                                                                                                                                                                                                                                   ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Mux115~2                                                                                                                                                                                                                                                   ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Mux116~2                                                                                                                                                                                                                                                   ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|literal_data[12]~37                                                                                                                                                                                                                                        ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|literal_data[11]~27                                                                                                                                                                                                                                        ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|literal_data[11]~26                                                                                                                                                                                                                                        ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|state.IRQ_CYCLE2                                                                                                                                                                                                                                           ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Equal18~0                                                                                                                                                                                                                                                  ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Equal19~0                                                                                                                                                                                                                                                  ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|rfile_B_adr[2]~19                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_data[1]~25                                                                                                                                                                                                                                     ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|literal_data[1]~4                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|res~2                                                                                                                                                                                                                                                      ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|mem_ctrl~1                                                                                                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|affect_sflags~0                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Mux15~2                                                                                                                                                                                                                                                    ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|rfile_wr_enable                                                                                                                                                                                                                                         ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_alu_operation~21                                                                                                                                                                                                                                       ; 4       ;
; arm4u_system:u0|arm4u_system_uart0:uart0|arm4u_system_uart0_tx:the_arm4u_system_uart0_tx|tx_wr_strobe_onset~0                                                                                                                                                                                       ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6                                                                                                           ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|sdr~0                                                                                                                                                                     ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux|update_grant~0                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux|src_data[70]~2                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|burstcount_register[3]                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_mem_burstcount[1]                                                                                                                                                                                                                                     ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_mem_burstcount[0]                                                                                                                                                                                                                                     ; 4       ;
; arm4u_system:u0|altera_merlin_traffic_limiter:limiter|suppress~2                                                                                                                                                                                                                                    ; 4       ;
; arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux|src_payload~0                                                                                                                                                                                                                                ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|Selector4~1                                                                                                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|state.S_DELAY                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|state.SWI_CYCLE2                                                                                                                                                                                                                                           ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|state~37                                                                                                                                                                                                                                                   ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|find_rightmost_bit~0                                                                                                                                                                                                                                       ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|ldmstm_current_reg[1]~3                                                                                                                                                                                                                                    ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Equal10~0                                                                                                                                                                                                                                                  ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|current_inst_l[25]                                                                                                                                                                                                                                         ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|fetch:f|decode_stage_valid                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_wb_sel                                                                                                                                                                                                                                                ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu:alu|Selector0~5                                                                                                                                                                                                                                       ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[29]~117                                                                                                                                                                                                                                           ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[28]~113                                                                                                                                                                                                                                           ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[15]~57                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[14]~54                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[13]~51                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[12]~48                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[11]~45                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[5]~30                                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|stage3_dout[7]~26                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[8]~21                                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[9]~18                                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[10]~15                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|stage2_dout[3]~38                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|stage1_dout[1]~45                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|Mux66~0                                                                                                                                                                                                                                    ; 4       ;
; arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator|wait_latency_counter[1]                                                                                                                                                     ; 4       ;
; arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator|wait_latency_counter[0]                                                                                                                                                     ; 4       ;
; arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001|Equal1~23                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|uav_address[4]~9                                                                                                                                                     ; 4       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|uav_address[3]~8                                                                                                                                                     ; 4       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|uav_address[8]~7                                                                                                                                                     ; 4       ;
; arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001|Equal1~22                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|end_beginbursttransfer                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_mem_ctrl.LOAD_BYTE~reg0                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator|internal_begintransfer~0                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|writeback:w|rd_ok~2                                                                                                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                         ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|alu_opb[0]~11                                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwc|op_data[4]~30                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|barrelshift~4                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|barrelshift~3                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|Equal0~0                                                                                                                                                                                                                                   ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwc|op_data[7]~27                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[16]~100                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[16]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[16]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|stage2_dout[24]~28                                                                                                                                                                                                                         ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[24]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[24]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[30]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[30]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[31]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[31]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[26]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[26]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[25]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[25]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[28]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[28]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[29]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[29]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[27]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[27]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|barrelshift:bs|shift_in[20]~20                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[20]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[20]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[22]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[22]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[23]~67                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[23]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[23]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[21]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[21]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[18]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[18]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[19]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[19]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[17]~55                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[17]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[17]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[8]~52                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[8]                                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[8]                                                                                                                                                                                                                                           ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[12]~49                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[12]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[12]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[14]~46                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[14]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[14]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[15]~43                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[15]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[15]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[13]~40                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[13]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[13]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[10]~37                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[10]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[10]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[11]~34                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[11]                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[11]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[9]~31                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[9]                                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[9]                                                                                                                                                                                                                                           ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[4]~28                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[4]                                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[6]~25                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[6]                                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[7]~22                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[7]                                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[7]                                                                                                                                                                                                                                           ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[5]~19                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[5]                                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[5]                                                                                                                                                                                                                                           ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[2]~16                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[3]~13                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwb|op_data[1]~10                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[0]                                                                                                                                                                                                                                           ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[1]                                                                                                                                                                                                                                           ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[2]                                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[2]                                                                                                                                                                                                                                           ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_exe_data[3]                                                                                                                                                                                                                                             ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|forwarding:fwc|forwarding~7                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_rdest_adr[4]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_rdest_wren                                                                                                                                                                                                                                            ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_rdest_adr[3]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_rdest_adr[2]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_rdest_adr[1]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|mem_rdest_adr[0]                                                                                                                                                                                                                                          ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|memory:m|wb_rdest_wren                                                                                                                                                                                                                                              ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_pc_plus_8[3]                                                                                                                                                                                                                                           ; 4       ;
; arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~2                                                                                                                                                   ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|Equal0~12                                                                                                                                                                                                                                                   ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|Equal0~4                                                                                                                                                                                                                                                    ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_read                                                                                                                                                                                                                                                      ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[29]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[28]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[27]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[26]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[25]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[24]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[23]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[22]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[21]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[20]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[19]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[18]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[17]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[16]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[15]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[14]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[13]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[12]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[11]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[10]                                                                                                                                                                                                                                               ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Add14~6                                                                                                                                                                                                                                                    ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|Add14~0                                                                                                                                                                                                                                                    ; 4       ;
; arm4u_system:u0|arm4u_cpu:arm4u|decode:d|exe_literal_shift_amnt[1]                                                                                                                                                                                                                                  ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[9]                                                                                                                                                                  ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[14]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[15]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[8]                                                                                                                                                                  ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[5]                                                                                                                                                                  ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[6]                                                                                                                                                                  ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[7]                                                                                                                                                                  ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[4]                                                                                                                                                                  ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[29]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[30]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[31]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[28]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[25]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[26]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[27]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[24]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[21]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[22]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[23]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[20]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[17]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[18]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[19]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[16]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[11]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[12]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[13]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[10]                                                                                                                                                                 ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[1]                                                                                                                                                                  ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[2]                                                                                                                                                                  ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[3]                                                                                                                                                                  ; 4       ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|q_a[0]                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~6                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~4                                                                                                                                                 ; 3       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF           ; Location                                                                                                                                                                                                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|altsyncram:g_data_sram|altsyncram_bfr1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None          ; M9K_X33_Y24_N0, M9K_X33_Y23_N0, M9K_X33_Y25_N0, M9K_X33_Y26_N0                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ;
; arm4u_system:u0|arm4u_cpu:arm4u|cache:c|altsyncram:g_tag_sram|altsyncram_r9r1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688   ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; None          ; M9K_X33_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ;
; arm4u_system:u0|arm4u_cpu:arm4u|register_file:rf|altsyncram:reg_array[0][31]__1|altsyncram_5sg1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None          ; M9K_X33_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; Old data        ; Old data        ;
; arm4u_system:u0|arm4u_cpu:arm4u|register_file:rf|altsyncram:reg_array[0][31]__2|altsyncram_5sg1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None          ; M9K_X33_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; Old data        ; Old data        ;
; arm4u_system:u0|arm4u_cpu:arm4u|register_file:rf|altsyncram:reg_array[0][31]__3|altsyncram_5sg1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None          ; M9K_X33_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; Old data        ; Old data        ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None          ; M9K_X33_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ;
; arm4u_system:u0|arm4u_system_jtag_uart0:jtag_uart0|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None          ; M9K_X33_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|ALTSYNCRAM                                                                                                          ; AUTO ; True Dual Port   ; Dual Clocks  ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 8    ; hello-mem.hex ; M9K_X22_Y21_N0, M9K_X22_Y23_N0, M9K_X22_Y26_N0, M9K_X22_Y25_N0, M9K_X22_Y28_N0, M9K_X22_Y27_N0, M9K_X22_Y24_N0, M9K_X22_Y22_N0                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p324:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 105          ; 2048         ; 105          ; yes                    ; no                      ; yes                    ; no                      ; 215040 ; 2048                        ; 105                         ; 2048                        ; 105                         ; 215040              ; 27   ; None          ; M9K_X33_Y9_N0, M9K_X33_Y7_N0, M9K_X33_Y5_N0, M9K_X33_Y6_N0, M9K_X22_Y12_N0, M9K_X22_Y16_N0, M9K_X22_Y14_N0, M9K_X22_Y18_N0, M9K_X33_Y13_N0, M9K_X33_Y17_N0, M9K_X33_Y16_N0, M9K_X22_Y13_N0, M9K_X22_Y15_N0, M9K_X33_Y11_N0, M9K_X22_Y11_N0, M9K_X33_Y18_N0, M9K_X33_Y10_N0, M9K_X33_Y15_N0, M9K_X33_Y4_N0, M9K_X22_Y7_N0, M9K_X33_Y8_N0, M9K_X22_Y8_N0, M9K_X22_Y9_N0, M9K_X22_Y10_N0, M9K_X22_Y19_N0, M9K_X22_Y20_N0, M9K_X22_Y17_N0 ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|ALTSYNCRAM                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000001010000011100011) (120343) (41187) (A0E3)    ;(00000000111100000011111111100001) (74037741) (15744993) (F03FE1)   ;(00000100110100001001111111100101) (464117745) (80781285) (4D09FE5)   ;(00100010000001000000000011101011) (-93966943) (570687723) (220400EB)   ;(10010001000000010000000011101010) (764873518) (-1862205206) (-6-14-15-14-15-15-1-6)   ;(11111100000011110000000000000000) (-374200000) (-66125824) (-3-15-10000)   ;(00000000001100001001000011100101) (14110345) (3182821) (3090E5)   ;(00000000000000000101001111100011) (51743) (21475) (53E3)   ;
;8;(00000011000000000000000000001010) (300000012) (50331658) (300000A)    ;(00000001001000001000001111100010) (110101742) (18908130) (12083E2)   ;(00000000001000001000000011100101) (10100345) (2130149) (2080E5)   ;(00000000000100001100001111100101) (4141745) (1098725) (10C3E5)   ;(00001110111100001010000011100001) (1674120341) (250650849) (EF0A0E1)   ;(00000001000000001010000011100001) (100120341) (16818401) (100A0E1)   ;(10001011000000010000000011101010) (-35126482) (-1962868502) (-7-4-15-14-15-15-1-6)   ;(11110000010001110010110111101001) (-1756151027) (-263770647) (-15-11-8-13-2-1-7)   ;
;16;(00000000100000000101001011100010) (40051342) (8409826) (8052E2)    ;(00000000010000001010000011100001) (20120341) (4235489) (40A0E1)   ;(00000001010100001010000011100001) (124120341) (22061281) (150A0E1)   ;(01000110000000000000000011011010) (-1547483316) (1174405338) (460000DA)   ;(00000000110000001101000111100101) (60150745) (12636645) (C0D1E5)   ;(00000000000000000101110011100011) (56343) (23779) (5CE3)   ;(00111101000000000000000000001010) (-1089934580) (1023410186) (3D00000A)   ;(00000001000000001010000011100001) (100120341) (16818401) (100A0E1)   ;
;24;(00000000001000001010000011100011) (10120343) (2138339) (20A0E3)    ;(00000001000100001111000011100101) (104170345) (17887461) (110F0E5)   ;(00000000000000000101000111100011) (50743) (20963) (51E3)   ;(00000001001000001000001011100010) (110101342) (18907874) (12082E2)   ;(11111011111111111111111100011010) (-400000346) (-67109094) (-40000-14-6)   ;(00000010000000000101100011100001) (200054341) (33577185) (20058E1)   ;(00000001100000001010000011010001) (140120321) (25206993) (180A0D1)   ;(00110101000000000000000011001010) (-2089934280) (889192650) (350000CA)   ;
;32;(00000010000000000001001111100011) (200011743) (33559523) (20013E3)    ;(00100000100100001010000000000011) (-250847293) (546349059) (2090A003)   ;(00110000100100001010000000010011) (1749152727) (814784531) (3090A013)   ;(00000001001100000001001111100010) (114011742) (19928034) (13013E2)   ;(00001001011100001010000011100001) (1134120341) (158376161) (970A0E1)   ;(00011010000000000000000000001010) (-1094967284) (436207626) (1A00000A)   ;(00000000011000001010000011100011) (30120343) (6332643) (60A0E3)   ;(00000000000000000101110011100010) (56342) (23778) (5CE2)   ;
;40;(00001001000000000000000000001010) (1100000012) (150994954) (900000A)    ;(00000000001100001001010011100101) (14112345) (3183845) (3094E5)   ;(00000000000000000101001111100011) (51743) (21475) (53E3)   ;(00100110000000000000000000001010) (305032716) (637534218) (2600000A)   ;(00000001001000001000001111100010) (110101742) (18908130) (12083E2)   ;(00000000001000001000010011100101) (10102345) (2131173) (2084E5)   ;(00000000000000001100001111100101) (141745) (50149) (C3E5)   ;(00000001000000001111010111100101) (100172745) (16840165) (100F5E5)   ;
;48;(00000000000000000101000011100011) (50343) (20707) (50E3)    ;(00000001011000001000011011100010) (130103342) (23103202) (16086E2)   ;(11110101111111111111111100011010) (-1200000346) (-167772390) (-100000-14-6)   ;(00000000000000000101100011100011) (54343) (22755) (58E3)   ;(00001001000000000000000011011010) (1100000332) (150995162) (90000DA)   ;(00001000010100001010000011100001) (1024120341) (139501793) (850A0E1)   ;(00000000001100001001010011100101) (14112345) (3183845) (3094E5)   ;(00000000000000000101001111100011) (51743) (21475) (53E3)   ;
;56;(00010110000000000000000000001010) (-1694967284) (369098762) (1600000A)    ;(00000001001000001000001111100010) (110101742) (18908130) (12083E2)   ;(00000000001000001000010011100101) (10102345) (2131173) (2084E5)   ;(00000000100100001100001111100101) (44141745) (9487333) (90C3E5)   ;(00000001010100000101010111100010) (124052742) (22042082) (15055E2)   ;(11110111111111111111111100011010) (-1000000346) (-134217958) (-80000-14-6)   ;(00001000011000001000011011100000) (1030103340) (140543712) (86086E0)   ;(00000110000000001010000011100001) (600120341) (100704481) (600A0E1)   ;
;64;(11110000100001111011110111101000) (-1736041030) (-259539480) (-15-7-8-4-2-1-8)    ;(00000000000000000101100011100011) (54343) (22755) (58E3)   ;(11100010111111111111111111011010) (794967250) (-486539302) (-1-130000-2-6)   ;(00001000101000001010000011100001) (1050120341) (144744673) (8A0A0E1)   ;(00000000001100001001010011100101) (14112345) (3183845) (3094E5)   ;(00000000000000000101001111100011) (51743) (21475) (53E3)   ;(00010000000000000000000000001010) (2000000012) (268435466) (1000000A)   ;(00000001001000001000001111100010) (110101742) (18908130) (12083E2)   ;
;72;(00000000001000001000010011100101) (10102345) (2131173) (2084E5)    ;(00000000100100001100001111100101) (44141745) (9487333) (90C3E5)   ;(00000001101000000101101011100010) (150055342) (27286242) (1A05AE2)   ;(11110111111111111111111100011010) (-1000000346) (-134217958) (-80000-14-6)   ;(00001000011000001010000011100001) (1030120341) (140550369) (860A0E1)   ;(00000000110000001101010111100101) (60152745) (12637669) (C0D5E5)   ;(00001010100000001010000011100001) (1240120341) (176201953) (A80A0E1)   ;(11010110111111111111111111101010) (-805032730) (-687865878) (-2-90000-1-6)   ;
;80;(00000111000000001010000011100001) (700120341) (117481697) (700A0E1)    ;(01001000000000010000000011101011) (-1147283295) (1208025323) (480100EB)   ;(11101000111111111111111111101010) (1594967270) (-385875990) (-1-70000-1-6)   ;(01000110000000010000000011101011) (-1547283295) (1174470891) (460100EB)   ;(11011001111111111111111111101010) (-305032730) (-637534230) (-2-60000-1-6)   ;(00001100001000001010000011100001) (1410120341) (203464929) (C20A0E1)   ;(00001000100000000110001011100000) (1040061340) (142631648) (88062E0)   ;(11000111111111111111111111101010) (1589934566) (-939524118) (-3-80000-1-6)   ;
;88;(00000111000000001010000011100001) (700120341) (117481697) (700A0E1)    ;(01000000000000010000000011101011) (-2147283295) (1073807595) (400100EB)   ;(11101110111111111111111111101010) (-2100000026) (-285212694) (-1-10000-1-6)   ;(00100000100100001010000011100011) (-250846953) (546349283) (2090A0E3)   ;(00001001011100001010000011100001) (1134120341) (158376161) (970A0E1)   ;(00000000011000001010000011100011) (30120343) (6332643) (60A0E3)   ;(00000000110000001101000111100101) (60150745) (12636645) (C0D1E5)   ;(11000110111111111111111111101010) (1489934566) (-956301334) (-3-90000-1-6)   ;
;96;(11110000010011110010110111101001) (-1754151027) (-263246359) (-15-110-13-2-1-7)    ;(00000000000000000101000111100011) (50743) (20963) (51E3)   ;(00010100110100000100110111100010) (-1830920554) (349195746) (14D04DE2)   ;(00000001110000001010000011100001) (160120341) (29401313) (1C0A0E1)   ;(00000010010100001010000011100001) (224120341) (38838497) (250A0E1)   ;(00000001010000001010000011100001) (120120341) (21012705) (140A0E1)   ;(00000000101000001010000011100001) (50120341) (10526945) (A0A0E1)   ;(00111000011100001001110111100101) (-1555817847) (946904549) (38709DE5)   ;
;104;(01001100000000000000000000001010) (-747483636) (1275068426) (4C00000A)    ;(00000000101100001001001111100010) (54111742) (11572194) (B093E2)   ;(00000001101100001010000000010011) (154120023) (28352531) (1B0A013)   ;(00001010000000000101001011100011) (1200051343) (167793379) (A0052E3)   ;(00000000101100001010000000010011) (54120023) (11575315) (B0A013)   ;(00000000000000000101101111100011) (55743) (23523) (5BE3)   ;(00101000000000000000000000011010) (705032736) (671088666) (2800001A)   ;(00000000001100001010000011100011) (14120343) (3186915) (30A0E3)   ;
;112;(00000000000000000101010011100011) (52343) (21731) (54E3)    ;(00001111001100001100110111100101) (1714146745) (254856677) (F30CDE5)   ;(01001011000000000000000000001010) (-847483636) (1258291210) (4B00000A)   ;(00010000000000000101010111100011) (2000052743) (268457443) (100055E3)   ;(00100111000000000000000000001010) (405032716) (654311434) (2700000A)   ;(01000000001000001001110111100101) (-2137366903) (1075879397) (40209DE5)   ;(00001110011000001000110111100010) (1630106742) (241208802) (E608DE2)   ;(00111010100000000100001011100010) (-1349893250) (981484258) (3A8042E2)   ;
;120;(00000100000000001010000011100001) (400120341) (67150049) (400A0E1)    ;(00000101000100001010000011100001) (504120341) (84975841) (510A0E1)   ;(00110100000000010000000011101011) (2105233057) (872481003) (340100EB)   ;(10010101000000000000001111100000) (1164674904) (-1795161120) (-6-10-15-15-15-12-20)   ;(00000100000000001010000011100001) (400120341) (67150049) (400A0E1)   ;(00000100010000000110001111100000) (420061740) (71328736) (44063E0)   ;(00001001000000000101010011100011) (1100052343) (151016675) (90054E3)   ;(00001000010000001000010011000000) (1020102300) (138446016) (84084C0)   ;
;128;(00110000010000001000010011100010) (1725135046) (809534690) (304084E2)    ;(00000101000100001010000011100001) (504120341) (84975841) (510A0E1)   ;(00000110100100001010000011100001) (644120341) (110141665) (690A0E1)   ;(00000001010000000100011011100100) (120043344) (20989668) (14046E4)   ;(00101010000000010000000011101011) (905233057) (704708843) (2A0100EB)   ;(00000000010000000101000011100010) (20050342) (4215010) (4050E2)   ;(11110000111111111111111100011010) (-1700000346) (-251658470) (-150000-14-6)   ;(00000000000000000101101111100011) (55743) (23523) (5BE3)   ;
;136;(00100100000000000000000000001010) (105032716) (603979786) (2400000A)    ;(00000000000000000101011111100011) (53743) (22499) (57E3)   ;(00011110000000000000000000001010) (-694967284) (503316490) (1E00000A)   ;(00111100001100001001110111100101) (-1175817847) (1009819109) (3C309DE5)   ;(00000010000000000001001111100011) (200011743) (33559523) (20013E3)   ;(00011011000000000000000000001010) (-994967284) (452984842) (1B00000A)   ;(00000000001100001001101011100101) (14115345) (3185381) (309AE5)   ;(00000000000000000101001111100011) (51743) (21475) (53E3)   ;
;144;(00101111000000000000000000001010) (1405032716) (788529162) (2F00000A)    ;(00000001000100001000001111100010) (104101742) (17859554) (11083E2)   ;(00101101001000001010000011100011) (1215153047) (757113059) (2D20A0E3)   ;(00000000000100001000101011100101) (4105345) (1084133) (108AE5)   ;(00000000001000001100001111100101) (10141745) (2147301) (20C3E5)   ;(00000001011100000100011111100010) (134043742) (24135650) (17047E2)   ;(00000001101100001010000011100011) (154120343) (28352739) (1B0A0E3)   ;(00010101000000000000000011101010) (-1794966944) (352321770) (150000EA)   ;
;152;(00000000000000000101000111100011) (50743) (20963) (51E3)    ;(00000000010000000110000110110010) (20060662) (4219314) (4061B2)   ;(00000001101100001010000010110011) (154120263) (28352691) (1B0A0B3)   ;(00000000101100001010000010100011) (54120243) (11575459) (B0A0A3)   ;(11010001111111111111111111101010) (-1305032730) (-771751958) (-2-140000-1-6)   ;(01000000001100001001110111100101) (-2133366903) (1076927973) (40309DE5)   ;(00001110001000001000110111100010) (1610106742) (237014498) (E208DE2)   ;(00111010000000000100001111100010) (-1389892850) (973095906) (3A0043E2)   ;
;160;(00001111001100000000010011100010) (1714002342) (254805218) (F3004E2)    ;(00001001000000000101001111100011) (1100051743) (151016419) (90053E3)   ;(00000000000100001000001111100000) (4101740) (1082336) (1083E0)   ;(00000001001100001010000011000001) (114120301) (19964097) (130A0C1)   ;(00110000001100001000001111100010) (1719134446) (808485858) (303083E2)   ;(00100100010000101011000011100001) (125563045) (608350433) (2442B0E1)   ;(00000010100100001010000011100001) (244120341) (43032801) (290A0E1)   ;(00000001001100000100001011100100) (114041344) (19940068) (13042E4)   ;
;168;(11110110111111111111111100011010) (-1100000346) (-150995174) (-90000-14-6)    ;(11011100111111111111111111101010) (-5032730) (-587202582) (-2-30000-1-6)   ;(00101101001100001010000011100011) (1219153047) (758161635) (2D30A0E3)   ;(00000001001100000100100111100101) (114044745) (19941861) (13049E5)   ;(00000000101100001010000011100011) (54120343) (11575523) (B0A0E3)   ;(00000001100100000100100111100010) (144044742) (26233314) (19049E2)   ;(00001010000000001010000011100001) (1200120341) (167813345) (A00A0E1)   ;(00001001000100001010000011100001) (1104120341) (152084705) (910A0E1)   ;
;176;(00000111001000001010000011100001) (710120341) (119578849) (720A0E1)    ;(00111100001100001001110111100101) (-1175817847) (1009819109) (3C309DE5)   ;(01011011111111111111111111101011) (1230294105) (1543503851) (5BFFFFEB)   ;(00001011000000001000000011100000) (1300100340) (184582368) (B0080E0)   ;(00010100110100001000110111100010) (-1830860554) (349212130) (14D08DE2)   ;(11110000100011111011110111101000) (-1734041030) (-259015192) (-15-70-4-2-1-8)   ;(00110000111000001010000011100011) (1775153047) (820027619) (30E0A0E3)   ;(00000111001000001010000011100001) (710120341) (119578849) (720A0E1)   ;
;184;(00111100001100001001110111100101) (-1175817847) (1009819109) (3C309DE5)    ;(00001101000100001010000011100001) (1504120341) (219193569) (D10A0E1)   ;(00000001110000001100110111100101) (160146745) (29412837) (1C0CDE5)   ;(00000000111000001100110111100101) (70146745) (14732773) (E0CDE5)   ;(01010001111111111111111111101011) (30294105) (1375731691) (51FFFFEB)   ;(00010100110100001000110111100010) (-1830860554) (349212130) (14D08DE2)   ;(11110000100011111011110111101000) (-1734041030) (-259015192) (-15-70-4-2-1-8)   ;(00001111100100001000110111100010) (1744106742) (261131746) (F908DE2)   ;
;192;(11000101111111111111111111101010) (1389934566) (-973078550) (-3-100000-1-6)    ;(00101101000000001010000011100011) (1205153047) (755015907) (2D00A0E3)   ;(11010111000000000000000011101011) (-782810129) (-687865621) (-2-8-15-15-15-15-1-5)   ;(11010000111111111111111111101010) (-1405032730) (-788529174) (-2-150000-1-6)   ;(11110000010011110010110111101001) (-1754151027) (-263246359) (-15-110-13-2-1-7)   ;(00000000001100001101000111100101) (14150745) (3199461) (30D1E5)   ;(00000000000000000101001111100011) (51743) (21475) (53E3)   ;(00101100110100000100110111100010) (1169079446) (751848930) (2CD04DE2)   ;
;200;(00000001101100001010000011100001) (154120341) (28352737) (1B0A0E1)    ;(00000000010100001010000011100001) (24120341) (5284065) (50A0E1)   ;(00000010101000001010000011100001) (250120341) (44081377) (2A0A0E1)   ;(01011010000000000000000000001010) (1052516364) (1509949450) (5A00000A)   ;(00000000011000001010000011100011) (30120343) (6332643) (60A0E3)   ;(10101000100000101001111111100101) (-589776385) (-1467834395) (-5-7-7-13-60-1-11)   ;(00000110100100001010000011100001) (644120341) (110141665) (690A0E1)   ;(00001101011100001010000011100011) (1534120343) (225485027) (D70A0E3)   ;
;208;(00001110000000000000000011101010) (1600000352) (234881258) (E0000EA)    ;(00001010000000000101001111100011) (1200051743) (167793635) (A0053E3)   ;(00000011000000001010000000010001) (300120021) (50372625) (300A011)   ;(01000011000000000000000000001010) (-1847483636) (1124073482) (4300000A)   ;(00000000001000001001010111100101) (10112745) (2135525) (2095E5)   ;(00000000000000000101001011100011) (51343) (21219) (52E3)   ;(01001010000000000000000000001010) (-947483636) (1241513994) (4A00000A)   ;(00000001000100001000001011100010) (104101342) (17859298) (11082E2)   ;
;216;(00000000000100001000010111100101) (4102745) (1082853) (1085E5)    ;(00000000000000001100001011100101) (141345) (49893) (C2E5)   ;(00000001011000001000011011100010) (130103342) (23103202) (16086E2)   ;(00001011010000001010000011100001) (1320120341) (188784865) (B40A0E1)   ;(00000001001100001101010011100101) (114152345) (19977445) (130D4E5)   ;(00000000000000000101001111100011) (51743) (21475) (53E3)   ;(00000001101100001000010011100010) (154102342) (28345570) (1B084E2)   ;(01000111000000000000000000001010) (-1447483636) (1191182346) (4700000A)   ;
;224;(00100101000000000101001111100011) (205084447) (620778467) (250053E3)    ;(11101110111111111111111100011010) (-2100000346) (-285212902) (-1-10000-14-6)   ;(00000001110000001101101111100101) (160155745) (29416421) (1C0DBE5)   ;(00000000000000000101110011100011) (56343) (23779) (5CE3)   ;(00000001010000001000101111100010) (120105742) (21007330) (1408BE2)   ;(01000001000000000000000000001010) (-2047483636) (1090519050) (4100000A)   ;(00100101000000000101110011100011) (205089047) (620780771) (25005CE3)   ;(00111011000000000000000000001010) (-1289934580) (989855754) (3B00000A)   ;
;232;(00101101000000000101110011100011) (1205089047) (754998499) (2D005CE3)    ;(00000010110000001101101100000101) (260155405) (46193413) (2C0DB05)   ;(00000010010000001000101100000010) (220105402) (37784322) (2408B02)   ;(00000001001100001010000000000011) (114120003) (19963907) (130A003)   ;(00000000001100001010000000010011) (14120023) (3186707) (30A013)   ;(00110000000000000101110011100011) (1705089047) (805330147) (30005CE3)   ;(00000110000000000000000000011010) (600000032) (100663322) (600001A)   ;(00000001001000001000010011100010) (110102342) (18908386) (12084E2)   ;
;240;(00000000110000001101001011100101) (60151345) (12636901) (C0D2E5)    ;(00110000000000000101110011100011) (1705089047) (805330147) (30005CE3)   ;(00000010010000001010000011100001) (220120341) (37789921) (240A0E1)   ;(00000010001100001000001111100011) (214101743) (36733923) (23083E3)   ;(00000001001000001000001011100010) (110101342) (18907874) (12082E2)   ;(11111001111111111111111100001010) (-600000366) (-100663542) (-60000-15-6)   ;(00110000000100000100110011100010) (1709079046) (806374626) (30104CE2)   ;(11111111001000000000000111100010) (-67777036) (-14679582) (-13-15-15-14-1-14)   ;
;248;(00001001000000000101001011100011) (1100051343) (151016163) (90052E3)    ;(01000011000000000000000010001010) (-1847483436) (1124073610) (4300008A)   ;(00000001000000001000010011100010) (100102342) (16811234) (10084E2)   ;(00000000001000001010000011100011) (10120343) (2138339) (20A0E3)   ;(00000000010000001010000011100001) (20120341) (4235489) (40A0E1)   ;(00000001110000001101000011100100) (160150344) (29413604) (1C0D0E4)   ;(00000010001000011000001011100000) (210301340) (35750624) (22182E0)   ;(10000010001000001000000111100000) (-1125226096) (-2111798816) (-7-13-13-15-7-14-20)   ;
;256;(00110000000100000100110011100010) (1709079046) (806374626) (30104CE2)    ;(11111111101100000000000111100010) (-23777036) (-5242398) (-4-15-15-14-1-14)   ;(00001001000000000101101111100011) (1100055743) (151018467) (9005BE3)   ;(11110111111111111111111110011010) (-1000000146) (-134217830) (-80000-6-6)   ;(01110011000000000101110011100011) (-142394601) (1929403619) (73005CE3)   ;(00100100000000000000000000001010) (105032716) (603979786) (2400000A)   ;(01100100000000000101110011100011) (-2042394601) (1677745379) (64005CE3)   ;(00101010000000000000000000001010) (905032716) (704643082) (2A00000A)   ;
;264;(01111000000000000101110011100011) (557605399) (2013289699) (78005CE3)    ;(00110101000000000000000000001010) (-2089934580) (889192458) (3500000A)   ;(01011000000000000101110011100011) (852572695) (1476418787) (58005CE3)   ;(01001010000000000000000000001010) (-947483636) (1241513994) (4A00000A)   ;(01110101000000000101110011100011) (57605399) (1962958051) (75005CE3)   ;(01011000000000000000000000001010) (852516364) (1476395018) (5800000A)   ;(01100011000000000101110011100011) (-2142394601) (1660968163) (63005CE3)   ;(11001011111111111111111100011010) (-2105033050) (-872415462) (-3-40000-14-6)   ;
;272;(00000000110000001001101011100101) (60115345) (12622565) (C09AE5)    ;(00000101000000001010000011100001) (500120341) (83927265) (500A0E1)   ;(00010100000100001000110111100010) (-1890860554) (336629218) (14108DE2)   ;(00010101100100001100110111100101) (-1750820551) (361811429) (1590CDE5)   ;(00010100110000001100110111100101) (-1834820551) (348179941) (14C0CDE5)   ;(00000100101000001000101011100010) (450105342) (77630178) (4A08AE2)   ;(11110111111111101111111111101011) (-1000200025) (-134283285) (-80-100-1-5)   ;(00111000000000000000000011101010) (-1589934240) (939524330) (380000EA)   ;
;280;(00000000001100001001010111100101) (14112745) (3184101) (3095E5)    ;(00000000000000000101001111100011) (51743) (21475) (53E3)   ;(00110111000000000000000000001010) (-1889934580) (922746890) (3700000A)   ;(00000001001000001000001111100010) (110101742) (18908130) (12083E2)   ;(00000000001000001000010111100101) (10102745) (2131429) (2085E5)   ;(00000000011100001100001111100101) (34141745) (7390181) (70C3E5)   ;(00000000001000001001010111100101) (10112745) (2135525) (2095E5)   ;(00000000000000000101001011100011) (51343) (21219) (52E3)   ;
;288;(00000000000000001101101111100101) (155745) (56293) (DBE5)    ;(10110100111111111111111100011010) (847483302) (-1258291430) (-4-110000-14-6)   ;(01110111000000000000000011101011) (257549409) (1996488939) (770000EB)   ;(10110101111111111111111111101010) (947483622) (-1241514006) (-4-100000-1-6)   ;(00000100101100001010000011100001) (454120341) (78684385) (4B0A0E1)   ;(00000011000000001010000011100001) (300120341) (50372833) (300A0E1)   ;(10101100111111111111111111101010) (-152516378) (-1392508950) (-5-30000-1-6)   ;(00000011011000001010000011100001) (330120341) (56664289) (360A0E1)   ;
;296;(00000110000000001010000011100001) (600120341) (100704481) (600A0E1)    ;(00101100110100001000110111100010) (1169139446) (751865314) (2CD08DE2)   ;(11110000100011111011110111101000) (-1734041030) (-259015192) (-15-70-4-2-1-8)   ;(00000000000100001001101011100101) (4115345) (1088229) (109AE5)   ;(00000000000000000101000111100011) (50743) (20963) (51E3)   ;(00001000000100001010000000000001) (1004120001) (135307265) (810A001)   ;(00000101000000001010000011100001) (500120341) (83927265) (500A0E1)   ;(11011110111111101111111111101011) (194767271) (-553713685) (-2-10-100-1-5)   ;
;304;(00000100101000001000101011100010) (450105342) (77630178) (4A08AE2)    ;(00000000011000001000011011100000) (30103340) (6325984) (6086E0)   ;(10101000111111111111111111101010) (-552516378) (-1459617814) (-5-70000-1-6)   ;(00000000000100001001101011100101) (4115345) (1088229) (109AE5)   ;(00001100000000001000110111101000) (1400106750) (201362920) (C008DE8)   ;(01100001001100001010000011100011) (1966636695) (1630576867) (6130A0E3)   ;(00001000001100001000110111100101) (1014106745) (137399781) (8308DE5)   ;(00000101000000001010000011100001) (500120341) (83927265) (500A0E1)   ;
;312;(00001010001000001010000011100011) (1210120343) (169910499) (A20A0E3)    ;(00000001001100001010000011100011) (114120343) (19964131) (130A0E3)   ;(00100100111111111111111111101011) (182810457) (620756971) (24FFFFEB)   ;(00000100101000001000101011100010) (450105342) (77630178) (4A08AE2)   ;(00000000011000001000011011100000) (30103340) (6325984) (6086E0)   ;(10011101111111111111111111101010) (-2052516378) (-1644167190) (-6-20000-1-6)   ;(00000000001000001010000011100011) (10120343) (2138339) (20A0E3)   ;(11000011111111111111111111101010) (1189934566) (-1006632982) (-3-120000-1-6)   ;
;320;(00000000110000001001101011100101) (60115345) (12622565) (C09AE5)    ;(00000000000000000101110011100011) (56343) (23779) (5CE3)   ;(00000100101000001000101011100010) (450105342) (77630178) (4A08AE2)   ;(00100111100100001100110100010101) (449179129) (663801109) (2790CD15)   ;(00100110000000001000110100010010) (305139126) (637570322) (26008D12)   ;(00101011000000000000000000001010) (1005032716) (721420298) (2B00000A)   ;(00001111000100000000110011100010) (1704006342) (252710114) (F100CE2)   ;(00100111111000001000000111100010) (475133446) (669024738) (27E081E2)   ;
;328;(00001001000000000101000111100011) (1100050743) (151015907) (90051E3)    ;(00001110000100001010000011000001) (1604120301) (235970753) (E10A0C1)   ;(00110000111000001000000111100010) (1775133446) (820019682) (30E081E2)   ;(00101100110000101011000011100001) (1165563045) (750956769) (2CC2B0E1)   ;(00000000000100001010000011100001) (4120341) (1089761) (10A0E1)   ;(00000001111000000100000011100100) (170040344) (31473892) (1E040E4)   ;(11110110111111111111111100011010) (-1100000346) (-150995174) (-90000-14-6)   ;(00000101000000001010000011100001) (500120341) (83927265) (500A0E1)   ;
;336;(10111101111111101111111111101011) (1947283623) (-1107361813) (-4-20-100-1-5)    ;(00000000011000001000011011100000) (30103340) (6325984) (6086E0)   ;(10001000111111111111111111101010) (-257549082) (-1996488726) (-7-70000-1-6)   ;(00001101000000001010000011100011) (1500120343) (218144995) (D00A0E3)   ;(01000101000000000000000011101011) (-1647483295) (1157628139) (450000EB)   ;(00000000000000001101101111100101) (155745) (56293) (DBE5)   ;(01111100111111111111111111101010) (1035326808) (2097151978) (7CFFFFEA)   ;(00000000110000001001101011100101) (60115345) (12622565) (C09AE5)   ;
;344;(00000000000000000101110011100011) (56343) (23779) (5CE3)    ;(00000100101000001000101011100010) (450105342) (77630178) (4A08AE2)   ;(00100111100100001100110100010101) (449179129) (663801109) (2790CD15)   ;(00100110000000001000110100010010) (305139126) (637570322) (26008D12)   ;(00010100000000000000000000001010) (-1894967284) (335544330) (1400000A)   ;(00001111000100000000110011100010) (1704006342) (252710114) (F100CE2)   ;(00000111111000001000000111100010) (770100742) (132153826) (7E081E2)   ;(00001001000000000101000111100011) (1100050743) (151015907) (90051E3)   ;
;352;(00001110000100001010000011000001) (1604120301) (235970753) (E10A0C1)    ;(00110000111000001000000111100010) (1775133446) (820019682) (30E081E2)   ;(00101100110000101011000011100001) (1165563045) (750956769) (2CC2B0E1)   ;(00000000000100001010000011100001) (4120341) (1089761) (10A0E1)   ;(00000001111000000100000011100100) (170040344) (31473892) (1E040E4)   ;(11110110111111111111111100011010) (-1100000346) (-150995174) (-90000-14-6)   ;(11100111111111111111111111101010) (1294967270) (-402653206) (-1-80000-1-6)   ;(00000000000100001001101011100101) (4115345) (1088229) (109AE5)   ;
;360;(00001100000000001000110111101000) (1400106750) (201362920) (C008DE8)    ;(01100001001100001010000011100011) (1966636695) (1630576867) (6130A0E3)   ;(00001000001100001000110111100101) (1014106745) (137399781) (8308DE5)   ;(00000101000000001010000011100001) (500120341) (83927265) (500A0E1)   ;(00001010001000001010000011100011) (1210120343) (169910499) (A20A0E3)   ;(00000000001100001010000011100011) (14120343) (3186915) (30A0E3)   ;(11110000111111101111111111101011) (-1700200025) (-251723797) (-150-100-1-5)   ;(00000100101000001000101011100010) (450105342) (77630178) (4A08AE2)   ;
;368;(00000000011000001000011011100000) (30103340) (6325984) (6086E0)    ;(01101001111111111111111111101010) (-1264673192) (1778384874) (69FFFFEA)   ;(00110000111000001010000011100011) (1775153047) (820027619) (30E0A0E3)   ;(00000101000000001010000011100001) (500120341) (83927265) (500A0E1)   ;(00011000000100001000110111100010) (-1290860554) (403738082) (18108DE2)   ;(00011001110000001100110111100101) (-1134820551) (432066021) (19C0CDE5)   ;(00011000111000001100110111100101) (-1224820551) (417385957) (18E0CDE5)   ;(10010110111111101111111111101011) (1342250919) (-1761673237) (-6-90-100-1-5)   ;
;376;(11010111111111111111111111101010) (-705032730) (-671088662) (-2-80000-1-6)    ;(11111000000100000000000000000000) (-774000000) (-133169152) (-7-1500000)   ;(00001110000000000010110111101001) (1600026751) (234892777) (E002DE9)   ;(00000100111000000010110111100101) (470026745) (81800677) (4E02DE5)   ;(00001000110100000100110111100010) (1064046742) (147869154) (8D04DE2)   ;(00001000001100001000110111100010) (1014106742) (137399778) (8308DE2)   ;(00000100000000000010001111100101) (400021745) (67118053) (40023E5)   ;(00001100000100001001110111100101) (1404116745) (202415589) (C109DE5)   ;
;384;(00000011000000001010000011100001) (300120341) (50372833) (300A0E1)    ;(00010000001000001000110111100010) (2010106742) (270568930) (10208DE2)   ;(01000000111111111111111111101011) (-2069705895) (1090519019) (40FFFFEB)   ;(00001000110100001000110111100010) (1064106742) (147885538) (8D08DE2)   ;(00000100111000001001110111100100) (470116744) (81829348) (4E09DE4)   ;(00001100110100001000110111100010) (1464106742) (214994402) (CD08DE2)   ;(00001110111100001010000011100001) (1674120341) (250650849) (EF0A0E1)   ;(00001111000000000010110111101001) (1700026751) (251669993) (F002DE9)   ;
;392;(00000100111000000010110111100101) (470026745) (81800677) (4E02DE5)    ;(00001100110100000100110111100010) (1464046742) (214978018) (CD04DE2)   ;(00000000001100001010000011100011) (14120343) (3186915) (30A0E3)   ;(00001000000000001000110111100010) (1000106742) (134254050) (8008DE2)   ;(00000100001100000010000011100101) (414020345) (70263013) (43020E5)   ;(00010000000100001001110111100101) (2004116745) (269524453) (10109DE5)   ;(00010100001000001000110111100010) (-1884860554) (337677794) (14208DE2)   ;(00110011111111111111111111101011) (2082810457) (872415211) (33FFFFEB)   ;
;400;(00001100110100001000110111100010) (1464106742) (214994402) (CD08DE2)    ;(00000100111000001001110111100100) (470116744) (81829348) (4E09DE4)   ;(00010000110100001000110111100010) (2064106742) (282103266) (10D08DE2)   ;(00001110111100001010000011100001) (1674120341) (250650849) (EF0A0E1)   ;(01110000101101001001111111100101) (-387333199) (1890885605) (70B49FE5)   ;(00000000000000001000101111100101) (105745) (35813) (8BE5)   ;(11111100111111111111111111101010) (-300000026) (-50331670) (-30000-1-6)   ;(01100100101101001001111111100101) (-1987333199) (1689559013) (64B49FE5)   ;
;408;(00010001101000001010000011100011) (-2144846953) (295739619) (11A0A0E3)    ;(00000000101000001000101111100101) (50105745) (10521573) (A08BE5)   ;(11111011111111111111111111101010) (-400000026) (-67108886) (-40000-1-6)   ;(01011100000101001001111111100101) (1257634097) (1544855525) (5C149FE5)   ;(01011100001101001001111111100101) (1267634097) (1546952677) (5C349FE5)   ;(00000000001000001001001111100101) (10111745) (2135013) (2093E5)   ;(01000000001000000000001011100010) (-2137482306) (1075839714) (402002E2)   ;(00000000000000000101001011100011) (51343) (21219) (52E3)   ;
;416;(00000000000000001100000100010101) (140425) (49429) (C115)    ;(00001110111100001011000000010001) (1674130021) (250654737) (EF0B011)   ;(11111001111111111111111100011010) (-600000346) (-100663526) (-60000-14-6)   ;(00111000001001001001111111100101) (-1578816847) (941924325) (38249FE5)   ;(00111100001101001001111111100101) (-1174816847) (1010081765) (3C349FE5)   ;(10000000000101011010000011100001) (-1330006493) (-2146066207) (-7-15-14-10-5-15-1-15)   ;(10000000000101001000000111100000) (-1330226096) (-2146139680) (-7-15-14-11-7-14-20)   ;(00000000000000001001001111100101) (111745) (37861) (93E5)   ;
;424;(10000000000000000000000011100010) (-1335326492) (-2147483422) (-7-15-15-15-15-15-1-14)    ;(00000000000000000101001011100011) (51343) (21219) (52E3)   ;(00000000000000001101001000010101) (151025) (53781) (D215)   ;(00001110111100001010000000010001) (1674120021) (250650641) (EF0A011)   ;(00000001000100000101000111100010) (104050742) (17846754) (11051E2)   ;(11111000111111111111111100011010) (-700000346) (-117440742) (-70000-14-6)   ;(00000000000000001110000011100011) (160343) (57571) (E0E3)   ;(00001110111100001011000011100001) (1674130341) (250654945) (EF0B0E1)   ;
;432;(00010000010000000010110111101001) (2020026751) (272641513) (10402DE9)    ;(00000010001000010000000011100010) (210200342) (35717346) (22100E2)   ;(00000010001100010000000111100010) (214200742) (36766178) (23101E2)   ;(00000011010000000010001011100000) (320021340) (54534880) (34022E0)   ;(00000010000000010001000011100011) (200210343) (33624291) (20110E3)   ;(00000000000000001110000000010001) (160021) (57361) (E011)   ;(00000001000000001000000000010010) (100100022) (16810002) (1008012)   ;(00000010000000010001000111100011) (200210743) (33624547) (20111E3)   ;
;440;(00000001000100001110000000010001) (104160021) (17883153) (110E011)    ;(00000001000100001000000100010010) (104100422) (17858834) (1108112)   ;(00000001001000001010000011100001) (110120341) (18915553) (120A0E1)   ;(00000000000100001010000011100001) (4120341) (1089761) (10A0E1)   ;(00000000000000000101001011100011) (51343) (21219) (52E3)   ;(00010001000000000000000000001010) (2100000012) (285212682) (1100000A)   ;(00000000000000001010000011100011) (120343) (41187) (A0E3)   ;(00000001001100001010000011100011) (114120343) (19964131) (130A0E3)   ;
;448;(00000000000000000101001111100011) (51743) (21475) (53E3)    ;(00000001001100101010000000000011) (114520003) (20094979) (132A003)   ;(00000011000000000000000000001010) (300000012) (50331658) (300000A)   ;(00000001000000000101001011100001) (100051341) (16798433) (10052E1)   ;(10000010001000001010000010010001) (-1125206613) (-2111790959) (-7-13-13-15-5-15-6-15)   ;(10000011001100001010000010010001) (-1021206613) (-2093965167) (-7-12-12-15-5-15-6-15)   ;(11111000111111111111111110011010) (-700000146) (-117440614) (-70000-6-6)   ;(00000010000000000101000111100001) (200050741) (33575393) (20051E1)   ;
;456;(00000010000100000100000100100000) (204040440) (34619680) (2104120)    ;(00000011000000001000000000100000) (300100040) (50364448) (3008020)   ;(10100011001100001011000011100001) (-1316163789) (-1557090079) (-5-12-12-15-4-15-1-15)   ;(10100010001000001010000000110001) (-1420174069) (-1574920143) (-5-13-13-15-5-15-12-15)   ;(11111001111111111111111100111010) (-600000306) (-100663494) (-60000-12-6)   ;(00000010000000010001010011100011) (200212343) (33625315) (20114E3)   ;(00000000000000001110000000010001) (160021) (57361) (E011)   ;(00000001000000001000000000010010) (100100022) (16810002) (1008012)   ;
;464;(00010000100000001111110111101000) (2040176750) (276889064) (1080FDE8)    ;(01110000010000000010110111101001) (-422424193) (1883254249) (70402DE9)   ;(00000000011000001010000011100001) (30120341) (6332641) (60A0E1)   ;(00000001001000001000011011100001) (110103341) (18908897) (12086E1)   ;(00000011000000000001001011100011) (300011343) (50336483) (30012E3)   ;(00101010000000000000000000011010) (905032736) (704643098) (2A00001A)   ;(00111100000000001011000111101000) (-1189803842) (1006678504) (3C00B1E8)   ;(11111111000000000001001011100011) (-77766435) (-16772381) (-15-15-14-13-1-13)   ;
;472;(11111111000011000001001000010011) (-74766755) (-15986157) (-15-3-14-13-14-13)    ;(11111111000010000001001000010011) (-75766755) (-16248301) (-15-7-14-13-14-13)   ;(11111111000001000001001000010011) (-76766755) (-16510445) (-15-11-14-13-14-13)   ;(00000100001000001000011000010100) (410103024) (69240340) (4208614)   ;(00000100000100000100000100000010) (404040402) (68174082) (4104102)   ;(11111111000000000001001100010011) (-77766355) (-16772333) (-15-15-14-12-14-13)   ;(11111111000011000001001100010011) (-74766355) (-15985901) (-15-3-14-12-14-13)   ;(11111111000010000001001100010011) (-75766355) (-16248045) (-15-7-14-12-14-13)   ;
;480;(11111111000001000001001100010011) (-76766355) (-16510189) (-15-11-14-12-14-13)    ;(00000100001100001000011000010100) (414103024) (70288916) (4308614)   ;(00000100000100000100000100000010) (404040402) (68174082) (4104102)   ;(11111111000000000001010000010011) (-77765755) (-16772077) (-15-15-14-11-14-13)   ;(11111111000011000001010000010011) (-74765755) (-15985645) (-15-3-14-11-14-13)   ;(11111111000010000001010000010011) (-75765755) (-16247789) (-15-7-14-11-14-13)   ;(11111111000001000001010000010011) (-76765755) (-16509933) (-15-11-14-11-14-13)   ;(00000100010000001000011000010100) (420103024) (71337492) (4408614)   ;
;488;(00000100000100000100000100000010) (404040402) (68174082) (4104102)    ;(11111111000000000001010100010011) (-77765355) (-16771821) (-15-15-14-10-14-13)   ;(11111111000011000001010100010011) (-74765355) (-15985389) (-15-3-14-10-14-13)   ;(11111111000010000001010100010011) (-75765355) (-16247533) (-15-7-14-10-14-13)   ;(11111111000001000001010100010011) (-76765355) (-16509677) (-15-11-14-10-14-13)   ;(00000100010100001000011000010100) (424103024) (72386068) (4508614)   ;(00000100000100000100000100000010) (404040402) (68174082) (4104102)   ;(11100101111111111111111100011010) (1094966950) (-436207846) (-1-100000-14-6)   ;
;496;(00000100001100001001000111100100) (414110744) (70291940) (43091E4)    ;(00000001001100001100011011100100) (114143344) (19973860) (130C6E4)   ;(11111111010000000001001111100010) (-57766036) (-12577822) (-11-15-14-12-1-14)   ;(01110000100000001111110100001000) (-402274534) (1887501576) (7080FD08)   ;(00100011001101001010000011100001) (20153045) (590651617) (2334A0E1)   ;(00000001001100001100011011100100) (114143344) (19973860) (130C6E4)   ;(11111111010000000001001111100010) (-57766036) (-12577822) (-11-15-14-12-1-14)   ;(01110000100000001111110100001000) (-402274534) (1887501576) (7080FD08)   ;
;504;(00100011001101001010000011100001) (20153045) (590651617) (2334A0E1)    ;(00000001001100001100011011100100) (114143344) (19973860) (130C6E4)   ;(11111111010000000001001111100010) (-57766036) (-12577822) (-11-15-14-12-1-14)   ;(01110000100000001111110100001000) (-402274534) (1887501576) (7080FD08)   ;(00100011001101001010000011100001) (20153045) (590651617) (2334A0E1)   ;(00000001001100001100011011100100) (114143344) (19973860) (130C6E4)   ;(11111111010000000001001111100010) (-57766036) (-12577822) (-11-15-14-12-1-14)   ;(01110000100000001111110100001000) (-402274534) (1887501576) (7080FD08)   ;
;512;(11101110111111111111111111101010) (-2100000026) (-285212694) (-1-10000-1-6)    ;(00000001001100001101000111100100) (114150744) (19976676) (130D1E4)   ;(00000001001100001100011011100100) (114143344) (19973860) (130C6E4)   ;(00000000000000000101001111100011) (51743) (21475) (53E3)   ;(01110000100000001111110100001000) (-402274534) (1887501576) (7080FD08)   ;(00000001001100001101000111100100) (114150744) (19976676) (130D1E4)   ;(00000001001100001100011011100100) (114143344) (19973860) (130C6E4)   ;(00000000000000000101001111100011) (51743) (21475) (53E3)   ;
;520;(01110000100000001111110100001000) (-402274534) (1887501576) (7080FD08)    ;(00000001001100001101000111100100) (114150744) (19976676) (130D1E4)   ;(00000001001100001100011011100100) (114143344) (19973860) (130C6E4)   ;(00000000000000000101001111100011) (51743) (21475) (53E3)   ;(01110000100000001111110100001000) (-402274534) (1887501576) (7080FD08)   ;(00000001001100001101000111100100) (114150744) (19976676) (130D1E4)   ;(00000001001100001100011011100100) (114143344) (19973860) (130C6E4)   ;(00000000000000000101001111100011) (51743) (21475) (53E3)   ;
;528;(01110000100000001111110100001000) (-402274534) (1887501576) (7080FD08)    ;(11101110111111111111111111101010) (-2100000026) (-285212694) (-1-10000-1-6)   ;(11110000010000010010110111101001) (-1757551027) (-264163863) (-15-11-14-13-2-1-7)   ;(00000001001000001000000011100001) (110100341) (18907361) (12080E1)   ;(00000011000000000001001011100011) (300011343) (50336483) (30012E3)   ;(00011000000000000000000000011010) (-1294967264) (402653210) (1800001A)   ;(00011100000000001011000011101000) (-894836946) (469807336) (1C00B0E8)   ;(11100000000000001011000111101000) (517320266) (-536825368) (-1-15-15-15-4-14-1-8)   ;
;536;(00000101000000000101001011100001) (500051341) (83907297) (50052E1)    ;(00010010000000000000000000011010) (-2094967264) (301989914) (1200001A)   ;(00000110000000000101001100000001) (600051401) (100684545) (6005301)   ;(00101011000000000000000000011010) (1005032736) (721420314) (2B00001A)   ;(00000111000000000101010000000001) (700052001) (117462017) (7005401)   ;(01001001000000000000000000011010) (-1047483616) (1224736794) (4900001A)   ;(11111111000000000001001011100011) (-77766435) (-16772381) (-15-15-14-13-1-13)   ;(11111111000011000001001000010011) (-74766755) (-15986157) (-15-3-14-13-14-13)   ;
;544;(11111111000010000001001000010011) (-75766755) (-16248301) (-15-7-14-13-14-13)    ;(11111111000001000001001000010011) (-76766755) (-16510445) (-15-11-14-13-14-13)   ;(11111111000000000001001100010011) (-77766355) (-16772333) (-15-15-14-12-14-13)   ;(11111111000011000001001100010011) (-74766355) (-15985901) (-15-3-14-12-14-13)   ;(11111111000010000001001100010011) (-75766355) (-16248045) (-15-7-14-12-14-13)   ;(11111111000001000001001100010011) (-76766355) (-16510189) (-15-11-14-12-14-13)   ;(11111111000000000001010000010011) (-77765755) (-16772077) (-15-15-14-11-14-13)   ;(11111111000011000001010000010011) (-74765755) (-15985645) (-15-3-14-11-14-13)   ;
;552;(11111111000010000001010000010011) (-75765755) (-16247789) (-15-7-14-11-14-13)    ;(11111111000001000001010000010011) (-76765755) (-16509933) (-15-11-14-11-14-13)   ;(11101010111111111111111100011010) (1794966950) (-352321766) (-1-50000-14-6)   ;(00000000000000001010000000000011) (120003) (40963) (A003)   ;(11110000100000011111110100001000) (-1737401370) (-259916536) (-15-7-140-2-15-8)   ;(00001100000000000100000011100010) (1400040342) (201343202) (C0040E2)   ;(00001100000100000100000111100010) (1404040742) (202392034) (C1041E2)   ;(00000001001000001101000011100100) (110150344) (18927844) (120D0E4)   ;
;560;(00000001001100001101000111100100) (114150744) (19976676) (130D1E4)    ;(00000011010000000011001011100000) (320031340) (54538976) (34032E0)   ;(01011010000000000000000000011010) (1052516384) (1509949466) (5A00001A)   ;(00000001010100001101000011100100) (124150344) (22073572) (150D0E4)   ;(00000001011000001101000111100100) (130150744) (23122404) (160D1E4)   ;(00000000000000000101001011100011) (51343) (21219) (52E3)   ;(01010100000000000000000000001010) (252516364) (1409286154) (5400000A)   ;(00000110011100000011010111100000) (634032740) (108017120) (67035E0)   ;
;568;(01010100000000000000000000011010) (252516384) (1409286170) (5400001A)    ;(00000001001000001101000011100100) (110150344) (18927844) (120D0E4)   ;(00000001001100001101000111100100) (114150744) (19976676) (130D1E4)   ;(00000000000000000101010111100011) (52743) (21987) (55E3)   ;(01001110000000000000000000001010) (-547483636) (1308622858) (4E00000A)   ;(00000011010000000011001011100000) (320031340) (54538976) (34032E0)   ;(01001110000000000000000000011010) (-547483616) (1308622874) (4E00001A)   ;(00000001010100001101000011100100) (124150344) (22073572) (150D0E4)   ;
;576;(00000001011000001101000111100100) (130150744) (23122404) (160D1E4)    ;(00000000000000000101001011100011) (51343) (21219) (52E3)   ;(01001000000000000000000000001010) (-1147483636) (1207959562) (4800000A)   ;(00000110011100000011010111100000) (634032740) (108017120) (67035E0)   ;(01001000000000000000000000011010) (-1147483616) (1207959578) (4800001A)   ;(00000000000000000101010111100011) (52743) (21987) (55E3)   ;(01000100000000000000000000001010) (-1747483636) (1140850698) (4400000A)   ;(11100110111111111111111100011010) (1194966950) (-419430630) (-1-90000-14-6)   ;
;584;(11111111000000000001001011100011) (-77766435) (-16772381) (-15-15-14-13-1-13)    ;(11111111000011000001001000010011) (-74766755) (-15986157) (-15-3-14-13-14-13)   ;(11111111000010000001001000010011) (-75766755) (-16248301) (-15-7-14-13-14-13)   ;(11111111000001000001001000010011) (-76766755) (-16510445) (-15-11-14-13-14-13)   ;(00111110000000000000000000001010) (-989934580) (1040187402) (3E00000A)   ;(00001000000000000100000011100010) (1000040342) (134234338) (80040E2)   ;(00001000000100000100000111100010) (1004040742) (135283170) (81041E2)   ;(00000001001000001101000011100100) (110150344) (18927844) (120D0E4)   ;
;592;(00000001001100001101000111100100) (114150744) (19976676) (130D1E4)    ;(00000011010000000011001011100000) (320031340) (54538976) (34032E0)   ;(00111010000000000000000000011010) (-1389934560) (973078554) (3A00001A)   ;(00000001010100001101000011100100) (124150344) (22073572) (150D0E4)   ;(00000001011000001101000111100100) (130150744) (23122404) (160D1E4)   ;(00000000000000000101001011100011) (51343) (21219) (52E3)   ;(00110100000000000000000000001010) (2105032716) (872415242) (3400000A)   ;(00000110011100000011010111100000) (634032740) (108017120) (67035E0)   ;
;600;(00110100000000000000000000011010) (2105032736) (872415258) (3400001A)    ;(00000001001000001101000011100100) (110150344) (18927844) (120D0E4)   ;(00000001001100001101000111100100) (114150744) (19976676) (130D1E4)   ;(00000000000000000101010111100011) (52743) (21987) (55E3)   ;(00101110000000000000000000001010) (1305032716) (771751946) (2E00000A)   ;(00000011010000000011001011100000) (320031340) (54538976) (34032E0)   ;(00101110000000000000000000011010) (1305032736) (771751962) (2E00001A)   ;(00000001010100001101000011100100) (124150344) (22073572) (150D0E4)   ;
;608;(00000001011000001101000111100100) (130150744) (23122404) (160D1E4)    ;(00000000000000000101001011100011) (51343) (21219) (52E3)   ;(00101000000000000000000000001010) (705032716) (671088650) (2800000A)   ;(00000110011100000011010111100000) (634032740) (108017120) (67035E0)   ;(00101000000000000000000000011010) (705032736) (671088666) (2800001A)   ;(00000000000000000101010111100011) (52743) (21987) (55E3)   ;(00100100000000000000000000001010) (105032716) (603979786) (2400000A)   ;(11000110111111111111111100011010) (1489934246) (-956301542) (-3-90000-14-6)   ;
;616;(11111111000000000001001011100011) (-77766435) (-16772381) (-15-15-14-13-1-13)    ;(11111111000011000001001000010011) (-74766755) (-15986157) (-15-3-14-13-14-13)   ;(11111111000010000001001000010011) (-75766755) (-16248301) (-15-7-14-13-14-13)   ;(11111111000001000001001000010011) (-76766755) (-16510445) (-15-11-14-13-14-13)   ;(11111111000000000001001100010011) (-77766355) (-16772333) (-15-15-14-12-14-13)   ;(11111111000011000001001100010011) (-74766355) (-15985901) (-15-3-14-12-14-13)   ;(11111111000010000001001100010011) (-75766355) (-16248045) (-15-7-14-12-14-13)   ;(11111111000001000001001100010011) (-76766355) (-16510189) (-15-11-14-12-14-13)   ;
;624;(00011010000000000000000000001010) (-1094967284) (436207626) (1A00000A)    ;(00000100000000000100000011100010) (400040342) (67125474) (40040E2)   ;(00000100000100000100000111100010) (404040742) (68174306) (41041E2)   ;(00000001001000001101000011100100) (110150344) (18927844) (120D0E4)   ;(00000001001100001101000111100100) (114150744) (19976676) (130D1E4)   ;(00000011010000000011001011100000) (320031340) (54538976) (34032E0)   ;(00010110000000000000000000011010) (-1694967264) (369098778) (1600001A)   ;(00000001010100001101000011100100) (124150344) (22073572) (150D0E4)   ;
;632;(00000001011000001101000111100100) (130150744) (23122404) (160D1E4)    ;(00000000000000000101001011100011) (51343) (21219) (52E3)   ;(00010000000000000000000000001010) (2000000012) (268435466) (1000000A)   ;(00000110011100000011010111100000) (634032740) (108017120) (67035E0)   ;(00010000000000000000000000011010) (2000000032) (268435482) (1000001A)   ;(00000001001000001101000011100100) (110150344) (18927844) (120D0E4)   ;(00000001001100001101000111100100) (114150744) (19976676) (130D1E4)   ;(00000000000000000101010111100011) (52743) (21987) (55E3)   ;
;640;(00001010000000000000000000001010) (1200000012) (167772170) (A00000A)    ;(00000011010000000011001011100000) (320031340) (54538976) (34032E0)   ;(00001010000000000000000000011010) (1200000032) (167772186) (A00001A)   ;(00000001010100001101000011100100) (124150344) (22073572) (150D0E4)   ;(00000001011000001101000111100100) (130150744) (23122404) (160D1E4)   ;(00000000000000000101001011100011) (51343) (21219) (52E3)   ;(00000100000000000000000000001010) (400000012) (67108874) (400000A)   ;(00000110011100000011010111100000) (634032740) (108017120) (67035E0)   ;
;648;(00000100000000000000000000011010) (400000032) (67108890) (400001A)    ;(00000000000000000101010111100011) (52743) (21987) (55E3)   ;(00000000000000000000000000001010) (12) (10) (0A)   ;(10100010111111111111111100011010) (-1352516698) (-1560281318) (-5-130000-14-6)   ;(00000000000000001010000000000011) (120003) (40963) (A003)   ;(11110000100000011111110100001000) (-1737401370) (-259916536) (-15-7-140-2-15-8)   ;(00000110000000000100010111100000) (600042740) (100681184) (60045E0)   ;(11110000100000011111110111101000) (-1737401030) (-259916312) (-15-7-140-2-1-8)   ;
;656;(01111100000100001001111111100101) (961666801) (2081464293) (7C109FE5)    ;(00000000000100001000000111100101) (4100745) (1081829) (1081E5)   ;(00001110111100001010000011100001) (1674120341) (250650849) (EF0A0E1)   ;(01110000000100001001111111100101) (-438333199) (1880137701) (70109FE5)   ;(00000000000000001001000111100101) (110745) (37349) (91E5)   ;(00000001000010001000000011100010) (102100342) (17334498) (10880E2)   ;(00000000000000001000000111100101) (100745) (33253) (81E5)   ;(00001110111100001010000011100001) (1674120341) (250650849) (EF0A0E1)   ;
;664;(00010000010000000010110111101001) (2020026751) (272641513) (10402DE9)    ;(00000000000000000101001011100011) (51343) (21219) (52E3)   ;(00000100000000000000000000001010) (400000012) (67108874) (400000A)   ;(00000010010000001000000011100000) (220100340) (37781728) (24080E0)   ;(00000001001100001101000111100100) (114150744) (19976676) (130D1E4)   ;(00000001001100001100000011100100) (114140344) (19972324) (130C0E4)   ;(00000100000000000101000011100001) (400050341) (67129569) (40050E1)   ;(11111011111111111111111100011010) (-400000346) (-67109094) (-40000-14-6)   ;
;672;(00010000100000001111110111101000) (2040176750) (276889064) (1080FDE8)    ;(01110000010000000010110111101001) (-422424193) (1883254249) (70402DE9)   ;(00000000000000000101001011100011) (51343) (21219) (52E3)   ;(00000001000000001010000000000011) (100120003) (16818179) (100A003)   ;(00001010000000000000000000001010) (1200000012) (167772170) (A00000A)   ;(00000000001100001010000011100011) (14120343) (3186915) (30A0E3)   ;(00000001001100001000001111100010) (114101742) (19956706) (13083E2)   ;(00000001010000001101000011100100) (120150344) (21024996) (140D0E4)   ;
;680;(00000001010100001101000111100100) (124150744) (22073828) (150D1E4)    ;(00000101011000000101010011100000) (530052340) (90199264) (56054E0)   ;(00000110000000001010000000010001) (600120021) (100704273) (600A011)   ;(00000011000000000000000000011010) (300000032) (50331674) (300001A)   ;(00000010000000000101001111100001) (200051741) (33575905) (20053E1)   ;(00000000000000001010000000000011) (120003) (40963) (A003)   ;(00000000000000000000000000001010) (12) (10) (0A)   ;(11110101111111111111111111101010) (-1200000026) (-167772182) (-100000-1-6)   ;
;688;(01110000100000001111110111101000) (-402274194) (1887501800) (7080FDE8)    ;(00000000000000000000000000000111) (7) (7) (07)   ;(00000000000000000000000011111111) (377) (255) (FF)   ;(00000000000000010000000011110000) (200360) (65776) (100F0)   ;(00000001000000010000000011110000) (100200360) (16842992) (10100F0)   ;(00000011000000010000000011110000) (300200360) (50397424) (30100F0)   ;(00000111000000000101001011100011) (700051343) (117461731) (70052E3)   ;(11110000000000110010110111101001) (-1777151027) (-268227095) (-15-15-12-13-2-1-7)   ;
;696;(00111111000000000000000010011010) (-889934360) (1056964762) (3F00009A)    ;(00000011000000000001000011100011) (300010343) (50335971) (30010E3)   ;(00000000001100001010000011100001) (14120341) (3186913) (30A0E1)   ;(00000000110000001010000011100001) (60120341) (12624097) (C0A0E1)   ;(00000101000000000000000000001010) (500000012) (83886090) (500000A)   ;(00000001110000001101000111100100) (160150744) (29413860) (1C0D1E4)   ;(00000001110000001100001111100100) (160141744) (29410276) (1C0C3E4)   ;(00000011000000000001001111100011) (300011743) (50336739) (30013E3)   ;
;704;(00000001001000000100001011100010) (110041342) (18891490) (12042E2)    ;(00000011110000001010000011100001) (360120341) (62955745) (3C0A0E1)   ;(11111001111111111111111100011010) (-600000346) (-100663526) (-60000-14-6)   ;(00000011010000000000000111100010) (320000742) (54526434) (34001E2)   ;(00000010000000000101010011100011) (200052343) (33576163) (20054E3)   ;(00111101000000000000000000001010) (-1089934580) (1023410186) (3D00000A)   ;(00000011000000000101010011100011) (300052343) (50353379) (30054E3)   ;(00000011000000010000000000001010) (300200012) (50397194) (301000A)   ;
;712;(00000001000000000101010011100011) (100052343) (16798947) (10054E3)    ;(10000001000000000000000000001010) (-1235326822) (-2130706422) (-7-14-15-15-15-15-15-6)   ;(00100010110000011010000011100001) (-34646955) (583114977) (22C1A0E1)   ;(00000111000000000001110011100011) (700016343) (117447907) (7001CE3)   ;(00000100000000000000000000001010) (400000012) (67108874) (400000A)   ;(00000001110000000100110011100010) (160046342) (29379810) (1C04CE2)   ;(00000100010000001001000111100100) (420110744) (71340516) (44091E4)   ;(00000111000000000001110011100011) (700016343) (117447907) (7001CE3)   ;
;720;(00000100010000001000001111100100) (420101744) (71336932) (44083E4)    ;(11111010111111111111111100011010) (-500000346) (-83886310) (-50000-14-6)   ;(10101100011100011010000011100001) (-195973789) (-1401839391) (-5-3-8-14-5-15-1-15)   ;(00000000000000000101011111100011) (53743) (22499) (57E3)   ;(00000001010100000100011111100010) (124043742) (22038498) (15047E2)   ;(00011001000000000000000000001010) (-1194967284) (419430410) (1900000A)   ;(00000001010000001010000011100001) (120120341) (21012705) (140A0E1)   ;(00000011110000001010000011100001) (360120341) (62955745) (3C0A0E1)   ;
;728;(00000000011000001001010011100101) (30112345) (6329573) (6094E5)    ;(00000000011000001000110011100101) (30106345) (6327525) (608CE5)   ;(00000100011000001001010011100101) (430112345) (73438437) (46094E5)   ;(00000100011000001000110011100101) (430106345) (73436389) (4608CE5)   ;(00001000011000001001010011100101) (1030112345) (140547301) (86094E5)   ;(00001000011000001000110011100101) (1030106345) (140545253) (8608CE5)   ;(00001100011000001001010011100101) (1430112345) (207656165) (C6094E5)   ;(00001100011000001000110011100101) (1430106345) (207654117) (C608CE5)   ;
;736;(00010000011000001001010011100101) (2030112345) (274765029) (106094E5)    ;(00010000011000001000110011100101) (2030106345) (274762981) (10608CE5)   ;(00010100011000001001010011100101) (-1864854951) (341873893) (146094E5)   ;(00010100011000001000110011100101) (-1864860951) (341871845) (14608CE5)   ;(00011000011000001001010011100101) (-1264854951) (408982757) (186094E5)   ;(00011000011000001000110011100101) (-1264860951) (408980709) (18608CE5)   ;(00000001010100000100010111100010) (124042742) (22037986) (15045E2)   ;(00011100011000001001010011100101) (-864854951) (476091621) (1C6094E5)   ;
;744;(00000001000000000111010111100011) (100072743) (16807395) (10075E3)    ;(00011100011000001000110011100101) (-864860951) (476089573) (1C608CE5)   ;(00100000010000001000010011100010) (-274864954) (541099234) (204084E2)   ;(00100000110000001000110011100010) (-234860954) (549489890) (20C08CE2)   ;(11101010111111111111111100011010) (1794966950) (-352321766) (-1-50000-14-6)   ;(10000111011100101010000011100001) (-600806493) (-2022530847) (-7-8-8-13-5-15-1-15)   ;(00000111001100001000001111100000) (714101740) (120620000) (73083E0)   ;(00000111000100001000000111100000) (704100740) (118522336) (71081E0)   ;
;752;(00000011001000000000001011100010) (310001342) (52429538) (32002E2)    ;(00000010000000000101001011100011) (200051343) (33575651) (20052E3)   ;(00101110000000010000000000001010) (1305232716) (771817482) (2E01000A)   ;(00000011000000000101001011100011) (300051343) (50352867) (30052E3)   ;(11001011000000000000000000001010) (2112156826) (-889192438) (-3-4-15-15-15-15-15-6)   ;(00000001000000000101001011100011) (100051343) (16798435) (10052E3)   ;(11010001000000000000000000001010) (-1382810470) (-788529142) (-2-14-15-15-15-15-15-6)   ;(11110000000000111011110111101000) (-1777041030) (-268190232) (-15-15-12-4-2-1-8)   ;
;760;(00001110111100001010000011100001) (1674120341) (250650849) (EF0A0E1)    ;(00000001001000000100001011100010) (110041342) (18891490) (12042E2)   ;(00000110000000000101001011100011) (600051343) (100684515) (60052E3)   ;(00000010111100011001111110010111) (274317627) (49389463) (2F19F97)   ;(11111001111111111111111111101010) (-600000026) (-100663318) (-60000-1-6)   ;(11001000000011100000000000000000) (1815534592) (-938606592) (-3-7-15-20000)   ;(11010000000011100000000000000000) (-1479432704) (-804388864) (-2-15-15-20000)   ;(11011000000011100000000000000000) (-479432704) (-670171136) (-2-7-15-20000)   ;
;768;(11100000000011100000000000000000) (520567296) (-535953408) (-1-15-15-20000)    ;(11101000000011100000000000000000) (1520567296) (-401735680) (-1-7-15-20000)   ;(01100100000011100000000000000000) (-2039050944) (1678639104) (640E0000)   ;(11110000000011100000000000000000) (-1774400000) (-267517952) (-15-15-20000)   ;(00100010001100011010000011100001) (-80646955) (573677793) (2231A0E1)   ;(00000011000100001100000111100011) (304140743) (51429859) (310C1E3)   ;(00000111000000000001001111100011) (700011743) (117445603) (70013E3)   ;(00000011011100001100110011100011) (334146343) (57724131) (370CCE3)   ;
;776;(00000100100000001000000111100010) (440100742) (75530722) (48081E2)    ;(00000000110000001001000111100101) (60110745) (12620261) (C091E5)   ;(00000110000000000000000000001010) (600000012) (100663306) (600000A)   ;(00101100000110001010000011100001) (1111153045) (739811553) (2C18A0E1)   ;(00000100110000001001100011100100) (460114344) (79730916) (4C098E4)   ;(00000001001100000100001111100010) (114041742) (19940322) (13043E2)   ;(00001100000110001000000111100001) (1406100741) (202932705) (C1881E1)   ;(00000111000000000001001111100011) (700011743) (117445603) (70013E3)   ;
;784;(00000100000100001000011111100100) (404103744) (68192228) (41087E4)    ;(11111000111111111111111100011010) (-700000346) (-117440742) (-70000-14-6)   ;(10100011100100011010000011100001) (-1285973789) (-1550737183) (-5-12-6-14-5-15-1-15)   ;(00000000000000000101100111100011) (54743) (23011) (59E3)   ;(00000001010000000100100111100010) (120044742) (20990434) (14049E2)   ;(00101001000000000000000000001010) (805032716) (687865866) (2900000A)   ;(00001000000100001010000011100001) (1004120341) (135307489) (810A0E1)   ;(00000111001100001010000011100001) (714120341) (120627425) (730A0E1)   ;
;792;(00000000011000001001000111100101) (30110745) (6328805) (6091E5)    ;(00000110010110001010000011100001) (626120341) (106471649) (658A0E1)   ;(00101100110010001000010111100001) (1167135445) (751338977) (2CC885E1)   ;(00000000110000001000001111100101) (60101745) (12616677) (C083E5)   ;(00000100010100001001000111100101) (424110745) (72389093) (45091E5)   ;(00000101110010001010000011100001) (562120341) (97034465) (5C8A0E1)   ;(00100110011010001000110011100001) (337139045) (644386017) (26688CE1)   ;(00000100011000001000001111100101) (430101745) (73434085) (46083E5)   ;
;800;(00001000110000001001000111100101) (1060110745) (146837989) (8C091E5)    ;(00001100011010001010000011100001) (1432120341) (208183521) (C68A0E1)   ;(00100101010110001000011011100001) (231136045) (626558689) (255886E1)   ;(00001000010100001000001111100101) (1024101745) (139494373) (85083E5)   ;(00001100011000001001000111100101) (1430110745) (207655397) (C6091E5)   ;(00000110010110001010000011100001) (626120341) (106471649) (658A0E1)   ;(00101100110010001000010111100001) (1167135445) (751338977) (2CC885E1)   ;(00001100110000001000001111100101) (1460101745) (213943269) (CC083E5)   ;
;808;(00010000010100001001000111100101) (2024110745) (273715685) (105091E5)    ;(00000101110010001010000011100001) (562120341) (97034465) (5C8A0E1)   ;(00100110011010001000110011100001) (337139045) (644386017) (26688CE1)   ;(00010000011000001000001111100101) (2030101745) (274760677) (106083E5)   ;(00010100011000001001000111100101) (-1864856551) (341873125) (146091E5)   ;(00000110110010001010000011100001) (662120341) (113811681) (6C8A0E1)   ;(00100101010110001000110011100001) (231139045) (626560225) (25588CE1)   ;(00010100010100001000001111100101) (-1870865551) (340820965) (145083E5)   ;
;816;(00011000010100001001000111100101) (-1270856551) (407933413) (185091E5)    ;(00000101110010001010000011100001) (562120341) (97034465) (5C8A0E1)   ;(00100110011010001000110011100001) (337139045) (644386017) (26688CE1)   ;(00011000011000001000001111100101) (-1264865551) (408978405) (186083E5)   ;(00011100110000001001000111100101) (-834856551) (482382309) (1CC091E5)   ;(00000001010000000100010011100010) (120042342) (20989154) (14044E2)   ;(00001100011010001010000011100001) (1432120341) (208183521) (C68A0E1)   ;(00100101010110001000011011100001) (231136045) (626558689) (255886E1)   ;
;824;(00000001000000000111010011100011) (100072343) (16807139) (10074E3)    ;(00011100010100001000001111100101) (-870865551) (475038693) (1C5083E5)   ;(00100000000100001000000111100010) (-290866554) (537952738) (201081E2)   ;(00100000001100001000001111100010) (-280865554) (540050402) (203083E2)   ;(11011010111111111111111100011010) (-205033050) (-620757222) (-2-50000-14-6)   ;(10001001100100101010000011100001) (-190806493) (-1986879263) (-7-6-6-13-5-15-1-15)   ;(00001001011100001000011111100000) (1134103740) (158369760) (97087E0)   ;(00001001100000001000100011100000) (1140104340) (159418592) (98088E0)   ;
;832;(00000011001000000000001011100010) (310001342) (52429538) (32002E2)    ;(00000010000000000101001011100011) (200051343) (33575651) (20052E3)   ;(00000010001100000100100011100010) (214044342) (36718818) (23048E2)   ;(11011011000000000000000000001010) (-182810470) (-620756982) (-2-4-15-15-15-15-15-6)   ;(00000011000000000101001011100011) (300051343) (50352867) (30052E3)   ;(11010100000000000000000000001010) (-1082810470) (-738197494) (-2-11-15-15-15-15-15-6)   ;(00000001000000000101001011100011) (100051343) (16798435) (10052E3)   ;(10101110111111111111111100011010) (47483302) (-1358954726) (-5-10000-14-6)   ;
;840;(00000000001100001101001111100101) (14151745) (3199973) (30D3E5)    ;(00000000001100001100011111100101) (14143745) (3196901) (30C7E5)   ;(11110000000000111011110111101000) (-1777041030) (-268190232) (-15-15-12-4-2-1-8)   ;(00001110111100001010000011100001) (1674120341) (250650849) (EF0A0E1)   ;(00100010001100011010000011100001) (-80646955) (573677793) (2231A0E1)   ;(00000011000100001100000111100011) (304140743) (51429859) (310C1E3)   ;(00000111000000000001001111100011) (700011743) (117445603) (70013E3)   ;(00000011011100001100110011100011) (334146343) (57724131) (370CCE3)   ;
;848;(00000100100000001000000111100010) (440100742) (75530722) (48081E2)    ;(00000000110000001001000111100101) (60110745) (12620261) (C091E5)   ;(00000110000000000000000000001010) (600000012) (100663306) (600000A)   ;(00101100000101001010000011100001) (1110153045) (739549409) (2C14A0E1)   ;(00000100110000001001100011100100) (460114344) (79730916) (4C098E4)   ;(00000001001100000100001111100010) (114041742) (19940322) (13043E2)   ;(00001100000111001000000111100001) (1407100741) (203194849) (C1C81E1)   ;(00000111000000000001001111100011) (700011743) (117445603) (70013E3)   ;
;856;(00000100000100001000011111100100) (404103744) (68192228) (41087E4)    ;(11111000111111111111111100011010) (-700000346) (-117440742) (-70000-14-6)   ;(10100011100100011010000011100001) (-1285973789) (-1550737183) (-5-12-6-14-5-15-1-15)   ;(00000000000000000101100111100011) (54743) (23011) (59E3)   ;(00000001010000000100100111100010) (120044742) (20990434) (14049E2)   ;(00101001000000000000000000001010) (805032716) (687865866) (2900000A)   ;(00001000000100001010000011100001) (1004120341) (135307489) (810A0E1)   ;(00000111001100001010000011100001) (714120341) (120627425) (730A0E1)   ;
;864;(00000000011000001001000111100101) (30110745) (6328805) (6091E5)    ;(00000110010111001010000011100001) (627120341) (106733793) (65CA0E1)   ;(00101100110001001000010111100001) (1166135445) (751076833) (2CC485E1)   ;(00000000110000001000001111100101) (60101745) (12616677) (C083E5)   ;(00000100010100001001000111100101) (424110745) (72389093) (45091E5)   ;(00000101110011001010000011100001) (563120341) (97296609) (5CCA0E1)   ;(00100110011001001000110011100001) (336139045) (644123873) (26648CE1)   ;(00000100011000001000001111100101) (430101745) (73434085) (46083E5)   ;
;872;(00001000110000001001000111100101) (1060110745) (146837989) (8C091E5)    ;(00001100011011001010000011100001) (1433120341) (208445665) (C6CA0E1)   ;(00100101010101001000011011100001) (230136045) (626296545) (255486E1)   ;(00001000010100001000001111100101) (1024101745) (139494373) (85083E5)   ;(00001100011000001001000111100101) (1430110745) (207655397) (C6091E5)   ;(00000110010111001010000011100001) (627120341) (106733793) (65CA0E1)   ;(00101100110001001000010111100001) (1166135445) (751076833) (2CC485E1)   ;(00001100110000001000001111100101) (1460101745) (213943269) (CC083E5)   ;
;880;(00010000010100001001000111100101) (2024110745) (273715685) (105091E5)    ;(00000101110011001010000011100001) (563120341) (97296609) (5CCA0E1)   ;(00100110011001001000110011100001) (336139045) (644123873) (26648CE1)   ;(00010000011000001000001111100101) (2030101745) (274760677) (106083E5)   ;(00010100011000001001000111100101) (-1864856551) (341873125) (146091E5)   ;(00000110110011001010000011100001) (663120341) (114073825) (6CCA0E1)   ;(00100101010101001000110011100001) (230139045) (626298081) (25548CE1)   ;(00010100010100001000001111100101) (-1870865551) (340820965) (145083E5)   ;
;888;(00011000010100001001000111100101) (-1270856551) (407933413) (185091E5)    ;(00000101110011001010000011100001) (563120341) (97296609) (5CCA0E1)   ;(00100110011001001000110011100001) (336139045) (644123873) (26648CE1)   ;(00011000011000001000001111100101) (-1264865551) (408978405) (186083E5)   ;(00011100110000001001000111100101) (-834856551) (482382309) (1CC091E5)   ;(00000001010000000100010011100010) (120042342) (20989154) (14044E2)   ;(00001100011011001010000011100001) (1433120341) (208445665) (C6CA0E1)   ;(00100101010101001000011011100001) (230136045) (626296545) (255486E1)   ;
;896;(00000001000000000111010011100011) (100072343) (16807139) (10074E3)    ;(00011100010100001000001111100101) (-870865551) (475038693) (1C5083E5)   ;(00100000000100001000000111100010) (-290866554) (537952738) (201081E2)   ;(00100000001100001000001111100010) (-280865554) (540050402) (203083E2)   ;(11011010111111111111111100011010) (-205033050) (-620757222) (-2-50000-14-6)   ;(10001001100100101010000011100001) (-190806493) (-1986879263) (-7-6-6-13-5-15-1-15)   ;(00001001011100001000011111100000) (1134103740) (158369760) (97087E0)   ;(00001001100000001000100011100000) (1140104340) (159418592) (98088E0)   ;
;904;(00000011001000000000001011100010) (310001342) (52429538) (32002E2)    ;(00000010000000000101001011100011) (200051343) (33575651) (20052E3)   ;(00000011001100000100100011100010) (314044342) (53496034) (33048E2)   ;(10010011000000000000000000001010) (964673178) (-1828716534) (-6-12-15-15-15-15-15-6)   ;(00000011000000000101001011100011) (300051343) (50352867) (30052E3)   ;(10110111111111111111111100011010) (1147483302) (-1207959782) (-4-80000-14-6)   ;(00000011001100000101100011100101) (314054345) (53500133) (33058E5)   ;(00000001001000001000011111100010) (110103742) (18909154) (12087E2)   ;
;912;(00000000001100001100011111100101) (14143745) (3196901) (30C7E5)    ;(00000010001100000100100011100010) (214044342) (36718818) (23048E2)   ;(00000000000100001101001111100101) (4151745) (1102821) (10D3E5)   ;(00000000000100001100001011100101) (4141345) (1098469) (10C2E5)   ;(00000001001100001000001111100010) (114101742) (19956706) (13083E2)   ;(00000000001100001101001111100101) (14151745) (3199973) (30D3E5)   ;(00000001011100001000001011100010) (134101342) (24150754) (17082E2)   ;(00000000001100001100011111100101) (14143745) (3196901) (30C7E5)   ;
;920;(10110000111111111111111111101010) (447483622) (-1325400086) (-4-150000-1-6)    ;(00000000001100001010000011100001) (14120341) (3186913) (30A0E1)   ;(00000000110000001101000111100101) (60150745) (12636645) (C0D1E5)   ;(00000000110000001100001111100101) (60141745) (12633061) (C0C3E5)   ;(00000001001000001000001111100010) (110101742) (18908130) (12083E2)   ;(00000001000100001000000111100010) (104100742) (17859042) (11081E2)   ;(00000000110000001101000111100101) (60150745) (12636645) (C0D1E5)   ;(00000000110000001100001011100101) (60141345) (12632805) (C0C2E5)   ;
;928;(00000001001100001000001011100010) (114101342) (19956450) (13082E2)    ;(00000001000100001000000111100010) (104100742) (17859042) (11081E2)   ;(00000000110000001101000111100101) (60150745) (12636645) (C0D1E5)   ;(00000000110000001100001111100101) (60141745) (12633061) (C0C3E5)   ;(00000001001000001000001111100010) (110101742) (18908130) (12083E2)   ;(00000001000100001000000111100010) (104100742) (17859042) (11081E2)   ;(00000000110000001101000111100101) (60150745) (12636645) (C0D1E5)   ;(00000000110000001100001011100101) (60141345) (12632805) (C0C2E5)   ;
;936;(00000001001100001000001011100010) (114101342) (19956450) (13082E2)    ;(00000001000100001000000111100010) (104100742) (17859042) (11081E2)   ;(00000000110000001101000111100101) (60150745) (12636645) (C0D1E5)   ;(00000000110000001100001111100101) (60141745) (12633061) (C0C3E5)   ;(00000001001000001000001111100010) (110101742) (18908130) (12083E2)   ;(00000001000100001000000111100010) (104100742) (17859042) (11081E2)   ;(00000000001100001101000111100101) (14150745) (3199461) (30D1E5)   ;(00000000001100001100001011100101) (14141345) (3195621) (30C2E5)   ;
;944;(11110000000000111011110111101000) (-1777041030) (-268190232) (-15-15-12-4-2-1-8)    ;(00001110111100001010000011100001) (1674120341) (250650849) (EF0A0E1)   ;(00000000001000001010000011100001) (10120341) (2138337) (20A0E1)   ;(11111001111111111111111111101010) (-600000026) (-100663318) (-60000-1-6)   ;(00000000001100001010000011100001) (14120341) (3186913) (30A0E1)   ;(11110011111111111111111111101010) (-1400000026) (-201326614) (-120000-1-6)   ;(00000000001000001010000011100001) (10120341) (2138337) (20A0E1)   ;(11101101111111111111111111101010) (2094967270) (-301989910) (-1-20000-1-6)   ;
;952;(00000000001100001010000011100001) (14120341) (3186913) (30A0E1)    ;(11100111111111111111111111101010) (1294967270) (-402653206) (-1-80000-1-6)   ;(00000000001000001010000011100001) (10120341) (2138337) (20A0E1)   ;(11100001111111111111111111101010) (694967270) (-503316502) (-1-140000-1-6)   ;(00000000001000001101000111100101) (10150745) (2150885) (20D1E5)   ;(00000001001100001000000011100010) (114100342) (19955938) (13080E2)   ;(00000000001000001100000011100101) (10140345) (2146533) (20C0E5)   ;(00000001000100001000000111100010) (104100742) (17859042) (11081E2)   ;
;960;(11011000111111111111111111101010) (-405032730) (-654311446) (-2-70000-1-6)    ;(00000000110000001101000111100101) (60150745) (12636645) (C0D1E5)   ;(00000000110000001100001111100101) (60141745) (12633061) (C0C3E5)   ;(00000001001000001000001111100010) (110101742) (18908130) (12083E2)   ;(00000001000100001000000111100010) (104100742) (17859042) (11081E2)   ;(00000000001100001101000111100101) (14150745) (3199461) (30D1E5)   ;(00000001000100001000000111100010) (104100742) (17859042) (11081E2)   ;(00000000001100001100001011100101) (14141345) (3195621) (30C2E5)   ;
;968;(00000001001100001000001011100010) (114101342) (19956450) (13082E2)    ;(00000000001000001101000111100101) (10150745) (2150885) (20D1E5)   ;(00000000001000001100001111100101) (10141745) (2147301) (20C3E5)   ;(00101010111111111111111111101010) (982810456) (721420266) (2AFFFFEA)   ;(00100010001100011010000011100001) (-80646955) (573677793) (2231A0E1)   ;(00000011000100001100000111100011) (304140743) (51429859) (310C1E3)   ;(00000111000000000001001111100011) (700011743) (117445603) (70013E3)   ;(00000011100000001100110011100011) (340146343) (58772707) (380CCE3)   ;
;976;(00000100011100001000000111100010) (434100742) (74482146) (47081E2)    ;(00000000110000001001000111100101) (60110745) (12620261) (C091E5)   ;(00000110000000000000000000001010) (600000012) (100663306) (600000A)   ;(00101100000111001010000011100001) (1112153045) (740073697) (2C1CA0E1)   ;(00000100110000001001011111100100) (460113744) (79730660) (4C097E4)   ;(00000001001100000100001111100010) (114041742) (19940322) (13043E2)   ;(00001100000101001000000111100001) (1405100741) (202670561) (C1481E1)   ;(00000111000000000001001111100011) (700011743) (117445603) (70013E3)   ;
;984;(00000100000100001000100011100100) (404104344) (68192484) (41088E4)    ;(11111000111111111111111100011010) (-700000346) (-117440742) (-70000-14-6)   ;(10100011100100011010000011100001) (-1285973789) (-1550737183) (-5-12-6-14-5-15-1-15)   ;(00000000000000000101100111100011) (54743) (23011) (59E3)   ;(00000001010000000100100111100010) (120044742) (20990434) (14049E2)   ;(00101001000000000000000000001010) (805032716) (687865866) (2900000A)   ;(00000111000100001010000011100001) (704120341) (118530273) (710A0E1)   ;(00001000001100001010000011100001) (1014120341) (137404641) (830A0E1)   ;
;992;(00000000011000001001000111100101) (30110745) (6328805) (6091E5)    ;(00000110010101001010000011100001) (625120341) (106209505) (654A0E1)   ;(00101100110011001000010111100001) (1168135445) (751601121) (2CCC85E1)   ;(00000000110000001000001111100101) (60101745) (12616677) (C083E5)   ;(00000100010100001001000111100101) (424110745) (72389093) (45091E5)   ;(00000101110001001010000011100001) (561120341) (96772321) (5C4A0E1)   ;(00100110011011001000110011100001) (338139045) (644648161) (266C8CE1)   ;(00000100011000001000001111100101) (430101745) (73434085) (46083E5)   ;
;1000;(00001000110000001001000111100101) (1060110745) (146837989) (8C091E5)    ;(00001100011001001010000011100001) (1431120341) (207921377) (C64A0E1)   ;(00100101010111001000011011100001) (232136045) (626820833) (255C86E1)   ;(00001000010100001000001111100101) (1024101745) (139494373) (85083E5)   ;(00001100011000001001000111100101) (1430110745) (207655397) (C6091E5)   ;(00000110010101001010000011100001) (625120341) (106209505) (654A0E1)   ;(00101100110011001000010111100001) (1168135445) (751601121) (2CCC85E1)   ;(00001100110000001000001111100101) (1460101745) (213943269) (CC083E5)   ;
;1008;(00010000010100001001000111100101) (2024110745) (273715685) (105091E5)    ;(00000101110001001010000011100001) (561120341) (96772321) (5C4A0E1)   ;(00100110011011001000110011100001) (338139045) (644648161) (266C8CE1)   ;(00010000011000001000001111100101) (2030101745) (274760677) (106083E5)   ;(00010100011000001001000111100101) (-1864856551) (341873125) (146091E5)   ;(00000110110001001010000011100001) (661120341) (113549537) (6C4A0E1)   ;(00100101010111001000110011100001) (232139045) (626822369) (255C8CE1)   ;(00010100010100001000001111100101) (-1870865551) (340820965) (145083E5)   ;
;1016;(00011000010100001001000111100101) (-1270856551) (407933413) (185091E5)    ;(00000101110001001010000011100001) (561120341) (96772321) (5C4A0E1)   ;(00100110011011001000110011100001) (338139045) (644648161) (266C8CE1)   ;(00011000011000001000001111100101) (-1264865551) (408978405) (186083E5)   ;(00011100110000001001000111100101) (-834856551) (482382309) (1CC091E5)   ;(00000001010000000100010011100010) (120042342) (20989154) (14044E2)   ;(00001100011001001010000011100001) (1431120341) (207921377) (C64A0E1)   ;(00100101010111001000011011100001) (232136045) (626820833) (255C86E1)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 3           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                          ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|w513w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    arm4u_system:u0|arm4u_cpu:arm4u|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y19_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    arm4u_system:u0|arm4u_cpu:arm4u|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3 ;                            ; DSPMULT_X42_Y18_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; arm4u_system:u0|arm4u_cpu:arm4u|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    arm4u_system:u0|arm4u_cpu:arm4u|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5 ;                            ; DSPMULT_X42_Y17_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-----------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 6,838 / 71,559 ( 10 % ) ;
; C16 interconnects           ; 49 / 2,597 ( 2 % )      ;
; C4 interconnects            ; 3,870 / 46,848 ( 8 % )  ;
; Direct links                ; 908 / 71,559 ( 1 % )    ;
; Global clocks               ; 4 / 20 ( 20 % )         ;
; Local interconnects         ; 3,061 / 24,624 ( 12 % ) ;
; R24 interconnects           ; 84 / 2,496 ( 3 % )      ;
; R4 interconnects            ; 4,561 / 62,424 ( 7 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.86) ; Number of LABs  (Total = 389) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 15                            ;
; 2                                           ; 5                             ;
; 3                                           ; 4                             ;
; 4                                           ; 6                             ;
; 5                                           ; 12                            ;
; 6                                           ; 11                            ;
; 7                                           ; 4                             ;
; 8                                           ; 6                             ;
; 9                                           ; 4                             ;
; 10                                          ; 31                            ;
; 11                                          ; 9                             ;
; 12                                          ; 16                            ;
; 13                                          ; 17                            ;
; 14                                          ; 21                            ;
; 15                                          ; 59                            ;
; 16                                          ; 169                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.86) ; Number of LABs  (Total = 389) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 171                           ;
; 1 Clock                            ; 266                           ;
; 1 Clock enable                     ; 171                           ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 17                            ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 36                            ;
; 2 Clocks                           ; 55                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.14) ; Number of LABs  (Total = 389) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 7                             ;
; 2                                            ; 9                             ;
; 3                                            ; 0                             ;
; 4                                            ; 4                             ;
; 5                                            ; 2                             ;
; 6                                            ; 4                             ;
; 7                                            ; 2                             ;
; 8                                            ; 1                             ;
; 9                                            ; 3                             ;
; 10                                           ; 14                            ;
; 11                                           ; 6                             ;
; 12                                           ; 15                            ;
; 13                                           ; 4                             ;
; 14                                           ; 7                             ;
; 15                                           ; 15                            ;
; 16                                           ; 40                            ;
; 17                                           ; 19                            ;
; 18                                           ; 25                            ;
; 19                                           ; 23                            ;
; 20                                           ; 20                            ;
; 21                                           ; 14                            ;
; 22                                           ; 24                            ;
; 23                                           ; 15                            ;
; 24                                           ; 14                            ;
; 25                                           ; 21                            ;
; 26                                           ; 20                            ;
; 27                                           ; 12                            ;
; 28                                           ; 15                            ;
; 29                                           ; 7                             ;
; 30                                           ; 6                             ;
; 31                                           ; 3                             ;
; 32                                           ; 17                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.75) ; Number of LABs  (Total = 389) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 38                            ;
; 2                                               ; 68                            ;
; 3                                               ; 29                            ;
; 4                                               ; 27                            ;
; 5                                               ; 16                            ;
; 6                                               ; 20                            ;
; 7                                               ; 31                            ;
; 8                                               ; 33                            ;
; 9                                               ; 23                            ;
; 10                                              ; 21                            ;
; 11                                              ; 17                            ;
; 12                                              ; 15                            ;
; 13                                              ; 10                            ;
; 14                                              ; 12                            ;
; 15                                              ; 7                             ;
; 16                                              ; 11                            ;
; 17                                              ; 3                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 2                             ;
; 21                                              ; 2                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.44) ; Number of LABs  (Total = 389) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 19                            ;
; 3                                            ; 32                            ;
; 4                                            ; 22                            ;
; 5                                            ; 13                            ;
; 6                                            ; 14                            ;
; 7                                            ; 14                            ;
; 8                                            ; 8                             ;
; 9                                            ; 20                            ;
; 10                                           ; 11                            ;
; 11                                           ; 17                            ;
; 12                                           ; 21                            ;
; 13                                           ; 13                            ;
; 14                                           ; 11                            ;
; 15                                           ; 8                             ;
; 16                                           ; 7                             ;
; 17                                           ; 12                            ;
; 18                                           ; 17                            ;
; 19                                           ; 19                            ;
; 20                                           ; 21                            ;
; 21                                           ; 11                            ;
; 22                                           ; 13                            ;
; 23                                           ; 13                            ;
; 24                                           ; 7                             ;
; 25                                           ; 5                             ;
; 26                                           ; 6                             ;
; 27                                           ; 7                             ;
; 28                                           ; 7                             ;
; 29                                           ; 5                             ;
; 30                                           ; 2                             ;
; 31                                           ; 3                             ;
; 32                                           ; 1                             ;
; 33                                           ; 2                             ;
; 34                                           ; 1                             ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 4            ; 0            ; 4            ; 0            ; 0            ; 8         ; 4            ; 0            ; 8         ; 8         ; 0            ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 8         ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 8            ; 4            ; 8            ; 8            ; 0         ; 4            ; 8            ; 0         ; 0         ; 8            ; 8            ; 8            ; 8            ; 5            ; 8            ; 8            ; 5            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 8            ; 0         ; 8            ; 8            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; UART0_TXD_O         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_I               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART0_RXD_I         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST_I               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                ; Destination Register                                                                                                                                        ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|ram_block3a18~portb_datain_reg0 ; 0.109             ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]  ; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.100             ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|ram_block3a11~portb_datain_reg0 ; 0.099             ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|ram_block3a10~portb_datain_reg0 ; 0.099             ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|ram_block3a19~portb_datain_reg0 ; 0.099             ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|ram_block3a17~portb_datain_reg0 ; 0.099             ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|ram_block3a16~portb_datain_reg0 ; 0.099             ;
; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; arm4u_system:u0|arm4u_system_ram0:ram0|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|altsyncram_u8e2:altsyncram1|ram_block3a13~portb_datain_reg0 ; 0.099             ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 8 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "msystem"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc/arm4u_system/synthesis/submodules/altera_reset_controller.sdc'
Warning (332060): Node: CLK_I was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLK_I~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[103]
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node arm4u_system:u0|altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node arm4u_system:u0|arm4u_cpu:arm4u|cache:c|r_address[8]~0
        Info (176357): Destination node arm4u_system:u0|altera_reset_controller:rst_controller|WideOr0~0
        Info (176357): Destination node arm4u_system:u0|altera_reset_controller:rst_controller|r_sync_rst~_wirecell
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type EC
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:04
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:12
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm logic replication
Info (128003): Physical synthesis algorithm logic replication complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 4.20 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:06
Warning (169177): 3 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLK_I uses I/O standard 3.3-V LVTTL at R8
    Info (169178): Pin UART0_RXD_I uses I/O standard 3.3-V LVTTL at N16
    Info (169178): Pin RST_I uses I/O standard 3.3-V LVTTL at J15
Info (144001): Generated suppressed messages file D:/arm4u-soc2/msystem.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 1224 megabytes
    Info: Processing ended: Mon May 02 19:56:29 2016
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:52


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/arm4u-soc2/msystem.fit.smsg.


