#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\pds\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: redmi314
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed Jun 12 16:38:46 2024
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk} D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.v(line number: 1)] Analyzing module jk (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk} D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk} D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/gate74LS112.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/gate74LS112.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/gate74LS112.v(line number: 1)] Analyzing module gate74LS112 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk} D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/gate74LS112.v successfully.
I: Module "jk" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 4.653s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.v(line number: 1)] Elaborating module jk
I: Verilog-0004: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.v(line number: 28)] Elaborating instance U1
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/gate74LS112.v(line number: 1)] Elaborating module gate74LS112
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.v(line number: 28)] Give initial value 0 for the no drive pin PR2 in module instance jk.U1
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.v(line number: 28)] Give initial value 0 for the no drive pin CLR2 in module instance jk.U1
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.v(line number: 28)] Give initial value 0 for the no drive pin CLK2 in module instance jk.U1
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.v(line number: 28)] Give initial value 0 for the no drive pin J2 in module instance jk.U1
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/source/jk.v(line number: 28)] Give initial value 0 for the no drive pin K2 in module instance jk.U1
Executing : rtl-elaborate successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (76.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:3s
Action compile: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Jun 12 16:38:52 2024
Action compile: Peak memory pool usage is 189 MB
