set moduleName dw_row_stage_Pipeline_DW_INIT_WIN
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type loop_auto_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 17
set C_modelName {dw_row_stage_Pipeline_DW_INIT_WIN}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
set C_modelArgList {
	{ window_5 int 8 regular  }
	{ window_4 int 8 regular  }
	{ window_3 int 8 regular  }
	{ window_2 int 8 regular  }
	{ window_1 int 8 regular  }
	{ window int 8 regular  }
	{ empty int 8 regular  }
	{ window_11_out int 8 regular {pointer 1}  }
	{ window_10_out int 8 regular {pointer 1}  }
	{ window_9_out int 8 regular {pointer 1}  }
	{ window_8_out int 8 regular {pointer 1}  }
	{ window_7_out int 8 regular {pointer 1}  }
	{ window_6_out int 8 regular {pointer 1}  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "window_5", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "window_4", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "window_3", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "window_2", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "window_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "window", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "empty", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "window_11_out", "interface" : "wire", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "window_10_out", "interface" : "wire", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "window_9_out", "interface" : "wire", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "window_8_out", "interface" : "wire", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "window_7_out", "interface" : "wire", "bitwidth" : 8, "direction" : "WRITEONLY"} , 
 	{ "Name" : "window_6_out", "interface" : "wire", "bitwidth" : 8, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 25
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ window_5 sc_in sc_lv 8 signal 0 } 
	{ window_4 sc_in sc_lv 8 signal 1 } 
	{ window_3 sc_in sc_lv 8 signal 2 } 
	{ window_2 sc_in sc_lv 8 signal 3 } 
	{ window_1 sc_in sc_lv 8 signal 4 } 
	{ window sc_in sc_lv 8 signal 5 } 
	{ empty sc_in sc_lv 8 signal 6 } 
	{ window_11_out sc_out sc_lv 8 signal 7 } 
	{ window_11_out_ap_vld sc_out sc_logic 1 outvld 7 } 
	{ window_10_out sc_out sc_lv 8 signal 8 } 
	{ window_10_out_ap_vld sc_out sc_logic 1 outvld 8 } 
	{ window_9_out sc_out sc_lv 8 signal 9 } 
	{ window_9_out_ap_vld sc_out sc_logic 1 outvld 9 } 
	{ window_8_out sc_out sc_lv 8 signal 10 } 
	{ window_8_out_ap_vld sc_out sc_logic 1 outvld 10 } 
	{ window_7_out sc_out sc_lv 8 signal 11 } 
	{ window_7_out_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ window_6_out sc_out sc_lv 8 signal 12 } 
	{ window_6_out_ap_vld sc_out sc_logic 1 outvld 12 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "window_5", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "window_5", "role": "default" }} , 
 	{ "name": "window_4", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "window_4", "role": "default" }} , 
 	{ "name": "window_3", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "window_3", "role": "default" }} , 
 	{ "name": "window_2", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "window_2", "role": "default" }} , 
 	{ "name": "window_1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "window_1", "role": "default" }} , 
 	{ "name": "window", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "window", "role": "default" }} , 
 	{ "name": "empty", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "empty", "role": "default" }} , 
 	{ "name": "window_11_out", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "window_11_out", "role": "default" }} , 
 	{ "name": "window_11_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "window_11_out", "role": "ap_vld" }} , 
 	{ "name": "window_10_out", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "window_10_out", "role": "default" }} , 
 	{ "name": "window_10_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "window_10_out", "role": "ap_vld" }} , 
 	{ "name": "window_9_out", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "window_9_out", "role": "default" }} , 
 	{ "name": "window_9_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "window_9_out", "role": "ap_vld" }} , 
 	{ "name": "window_8_out", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "window_8_out", "role": "default" }} , 
 	{ "name": "window_8_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "window_8_out", "role": "ap_vld" }} , 
 	{ "name": "window_7_out", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "window_7_out", "role": "default" }} , 
 	{ "name": "window_7_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "window_7_out", "role": "ap_vld" }} , 
 	{ "name": "window_6_out", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "window_6_out", "role": "default" }} , 
 	{ "name": "window_6_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "window_6_out", "role": "ap_vld" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1"],
		"CDFG" : "dw_row_stage_Pipeline_DW_INIT_WIN",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "5", "EstimateLatencyMax" : "5",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "window_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "window_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "window_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "window_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "window_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "window", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty", "Type" : "None", "Direction" : "I"},
			{"Name" : "window_11_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "window_10_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "window_9_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "window_8_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "window_7_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "window_6_out", "Type" : "Vld", "Direction" : "O"}],
		"Loop" : [
			{"Name" : "DW_INIT_WIN", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "1", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter1", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dw_row_stage_Pipeline_DW_INIT_WIN {
		window_5 {Type I LastRead 0 FirstWrite -1}
		window_4 {Type I LastRead 0 FirstWrite -1}
		window_3 {Type I LastRead 0 FirstWrite -1}
		window_2 {Type I LastRead 0 FirstWrite -1}
		window_1 {Type I LastRead 0 FirstWrite -1}
		window {Type I LastRead 0 FirstWrite -1}
		empty {Type I LastRead 0 FirstWrite -1}
		window_11_out {Type O LastRead -1 FirstWrite 1}
		window_10_out {Type O LastRead -1 FirstWrite 1}
		window_9_out {Type O LastRead -1 FirstWrite 1}
		window_8_out {Type O LastRead -1 FirstWrite 1}
		window_7_out {Type O LastRead -1 FirstWrite 1}
		window_6_out {Type O LastRead -1 FirstWrite 1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "5", "Max" : "5"}
	, {"Name" : "Interval", "Min" : "5", "Max" : "5"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	window_5 { ap_none {  { window_5 in_data 0 8 } } }
	window_4 { ap_none {  { window_4 in_data 0 8 } } }
	window_3 { ap_none {  { window_3 in_data 0 8 } } }
	window_2 { ap_none {  { window_2 in_data 0 8 } } }
	window_1 { ap_none {  { window_1 in_data 0 8 } } }
	window { ap_none {  { window in_data 0 8 } } }
	empty { ap_none {  { empty in_data 0 8 } } }
	window_11_out { ap_vld {  { window_11_out out_data 1 8 }  { window_11_out_ap_vld out_vld 1 1 } } }
	window_10_out { ap_vld {  { window_10_out out_data 1 8 }  { window_10_out_ap_vld out_vld 1 1 } } }
	window_9_out { ap_vld {  { window_9_out out_data 1 8 }  { window_9_out_ap_vld out_vld 1 1 } } }
	window_8_out { ap_vld {  { window_8_out out_data 1 8 }  { window_8_out_ap_vld out_vld 1 1 } } }
	window_7_out { ap_vld {  { window_7_out out_data 1 8 }  { window_7_out_ap_vld out_vld 1 1 } } }
	window_6_out { ap_vld {  { window_6_out out_data 1 8 }  { window_6_out_ap_vld out_vld 1 1 } } }
}
