$date
	Mon Sep 29 12:30:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module m1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ' f $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
x&
1%
1$
1#
1"
x!
$end
#5
1&
#7
1'
#10
0%
#11
1!
#17
0'
#20
1%
#21
0!
#27
1'
#30
0$
#31
1!
#37
0'
#40
1$
#41
0!
#47
1'
#50
0#
#51
1!
#55
0&
#59
0!
#60
1#
#65
1&
#69
1!
#70
0"
#75
0&
#79
0!
#80
1"
#85
1&
#89
1!
#200
