
---------- Begin Simulation Statistics ----------
final_tick                               1056886855500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103098                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738568                       # Number of bytes of host memory used
host_op_rate                                   103399                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13976.05                       # Real time elapsed on the host
host_tick_rate                               75621261                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440902154                       # Number of instructions simulated
sim_ops                                    1445107159                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.056887                       # Number of seconds simulated
sim_ticks                                1056886855500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.984227                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168079856                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191034077                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14911651                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259193831                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21747964                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22397734                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          649770                       # Number of indirect misses.
system.cpu0.branchPred.lookups              328937034                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148356                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050443                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9108374                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654769                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33055335                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160583                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46153848                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250517049                       # Number of instructions committed
system.cpu0.commit.committedOps            1251570797                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1944871199                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.643524                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.392392                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1337961071     68.79%     68.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    361475008     18.59%     87.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     85522207      4.40%     91.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     83448189      4.29%     96.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26227433      1.35%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8150260      0.42%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4618776      0.24%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4412920      0.23%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33055335      1.70%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1944871199                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112759                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209817106                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697129                       # Number of loads committed
system.cpu0.commit.membars                    2104073                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104079      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699529922     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747564     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256215     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251570797                       # Class of committed instruction
system.cpu0.commit.refs                     536003807                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250517049                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251570797                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.682789                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.682789                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            287328618                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5825459                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166640706                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1316697214                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               743050830                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                914745482                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9116792                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13707807                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3753428                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  328937034                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232594229                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1216446506                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5669413                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1340059321                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          238                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29840216                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.156312                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         726628152                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189827820                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.636802                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1957995150                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.684942                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.912155                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1011388631     51.65%     51.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               703714985     35.94%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124125642      6.34%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97336704      4.97%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16591325      0.85%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2464957      0.13%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  267915      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     445      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104546      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1957995150                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      146361466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9179370                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319229342                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.614231                       # Inst execution rate
system.cpu0.iew.exec_refs                   562412595                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151697318                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              218195710                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408605858                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056712                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5270823                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152271562                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1297693010                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            410715277                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4947272                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1292561064                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1087415                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6241545                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9116792                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8573847                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       186107                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21549538                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        76556                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7394                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4894873                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19908729                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4964884                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7394                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       396746                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8782624                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                591112129                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1283971948                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840868                       # average fanout of values written-back
system.cpu0.iew.wb_producers                497047296                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.610149                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1284060742                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1586281797                       # number of integer regfile reads
system.cpu0.int_regfile_writes              823284072                       # number of integer regfile writes
system.cpu0.ipc                              0.594251                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.594251                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106135      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717079911     55.27%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842109      0.91%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100422      0.16%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           413569149     31.87%     88.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150810558     11.62%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1297508336                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1734176                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001337                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 318504     18.37%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    22      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1072832     61.86%     80.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               342814     19.77%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1297136321                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4554864717                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1283971896                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1343822327                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1294532085                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1297508336                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3160925                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46122210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           118827                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           342                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13429866                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1957995150                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.662672                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.866320                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1055288690     53.90%     53.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          607941488     31.05%     84.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          209264233     10.69%     95.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74995892      3.83%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8283606      0.42%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             940755      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             910496      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             210389      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             159601      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1957995150                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.616582                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11647169                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2901476                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408605858                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152271562                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2050                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2104356616                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9417251                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              234581950                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800542789                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7554421                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               753879907                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14312096                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                14061                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1609874707                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1311924226                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846517534                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                906944849                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              31260192                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9116792                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             53299972                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45974741                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1609874663                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        171680                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6184                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16941574                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6171                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3209514431                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2608587590                       # The number of ROB writes
system.cpu0.timesIdled                       22354431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2017                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.863799                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12303325                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13393007                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1796666                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17971607                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            666414                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         680228                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13814                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20992768                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41926                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050211                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1327790                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228495                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1997442                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151365                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10955909                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67678464                       # Number of instructions committed
system.cpu1.commit.committedOps              68728878                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    307796848                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.223293                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.934593                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    278983421     90.64%     90.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14519613      4.72%     95.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5251277      1.71%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4045845      1.31%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1122146      0.36%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       496461      0.16%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1045750      0.34%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       334893      0.11%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1997442      0.65%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    307796848                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074849                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65713579                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751822                       # Number of loads committed
system.cpu1.commit.membars                    2100495                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100495      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43601401     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802033     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224805      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68728878                       # Class of committed instruction
system.cpu1.commit.refs                      23026850                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67678464                       # Number of Instructions Simulated
system.cpu1.committedOps                     68728878                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.610677                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.610677                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            249430182                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               497653                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11638119                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84211822                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16610926                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39988248                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1329209                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1229183                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2708291                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20992768                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14655807                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    291410313                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               327680                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      88211913                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3596170                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.067275                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16858457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12969739                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.282691                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         310066856                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.287886                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.710679                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               252626537     81.47%     81.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36818036     11.87%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11846282      3.82%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7151383      2.31%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1089026      0.35%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  272318      0.09%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  262343      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     922      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           310066856                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1976682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1392162                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17789842                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.244646                       # Inst execution rate
system.cpu1.iew.exec_refs                    25961258                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6637115                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              204379714                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19705499                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051158                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1379926                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6990493                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79660393                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19324143                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1314163                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76340166                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                818699                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3972749                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1329209                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6095499                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        89117                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          703078                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31271                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2000                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10829                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2953677                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       715465                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2000                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       403199                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        988963                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43687343                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75175491                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823471                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35975279                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.240913                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75224360                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                96974974                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50366560                       # number of integer regfile writes
system.cpu1.ipc                              0.216888                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.216888                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100713      2.71%      2.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49183948     63.34%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20712130     26.67%     92.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5657383      7.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77654329                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1548182                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019937                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 317354     20.50%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                973108     62.85%     83.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               257716     16.65%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77101782                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         467055775                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75175479                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         90593297                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76508624                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77654329                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151769                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10931514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           132107                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           404                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4897044                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    310066856                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.250444                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.723943                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          262346848     84.61%     84.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30337335      9.78%     94.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10503944      3.39%     97.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3582672      1.16%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2051523      0.66%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             482523      0.16%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             502145      0.16%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             149415      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             110451      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      310066856                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.248857                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7342011                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          900580                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19705499                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6990493                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu1.numCycles                       312043538                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1801714360                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              217838011                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45687758                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7235347                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18680310                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3025983                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                24490                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105584169                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82659245                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55304004                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39823299                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21711242                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1329209                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             32361160                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9616246                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105584157                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         34867                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               924                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15456472                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           923                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   385482984                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161645692                       # The number of ROB writes
system.cpu1.timesIdled                          69169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.699332                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11413484                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13475294                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1645248                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16717517                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            620664                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         632347                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           11683                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19462388                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        30783                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050212                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1206306                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15100523                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1909690                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151366                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10235957                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64185465                       # Number of instructions committed
system.cpu2.commit.committedOps              65235884                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    292574672                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.222972                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.936642                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    265389233     90.71%     90.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13606526      4.65%     95.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4972570      1.70%     97.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3888770      1.33%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       979329      0.33%     98.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       467594      0.16%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1041618      0.36%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       319342      0.11%     99.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1909690      0.65%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    292574672                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013415                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62337134                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15861337                       # Number of loads committed
system.cpu2.commit.membars                    2100500                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100500      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41192672     63.14%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16911549     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031019      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65235884                       # Class of committed instruction
system.cpu2.commit.refs                      21942580                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64185465                       # Number of Instructions Simulated
system.cpu2.committedOps                     65235884                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.609686                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.609686                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            238218931                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               462990                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10794846                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              79560320                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15515084                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37218881                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1207546                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1155146                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2508765                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19462388                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13902371                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    277042613                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               298240                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      83181431                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3292976                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.065779                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          15980105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12034148                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.281137                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294669207                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.285856                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.706965                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               240673472     81.68%     81.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34258114     11.63%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11334011      3.85%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6872910      2.33%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1127524      0.38%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  241557      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  161402      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     204      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294669207                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1205637                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1265936                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16565058                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.244607                       # Inst execution rate
system.cpu2.iew.exec_refs                    24675492                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6415117                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              193656684                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18563370                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051089                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1255404                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6759130                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           75450077                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18260375                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1227890                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72373115                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1003899                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              4007125                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1207546                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6219615                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        91697                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          623295                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        27027                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1855                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12843                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2702033                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       677887                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1855                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       358294                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        907642                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41836068                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71304949                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.822803                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34422841                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.240997                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71351848                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92081315                       # number of integer regfile reads
system.cpu2.int_regfile_writes               47914002                       # number of integer regfile writes
system.cpu2.ipc                              0.216935                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.216935                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100719      2.85%      2.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46443786     63.10%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19616086     26.65%     92.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5440265      7.39%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73601005                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1530551                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020795                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 318623     20.82%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                953899     62.32%     83.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               258025     16.86%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73030821                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         443524688                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71304937                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         85665486                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  72298393                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73601005                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151684                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10214192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           122948                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           318                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4537443                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294669207                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.249775                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.724181                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          249307784     84.61%     84.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29208817      9.91%     94.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9572523      3.25%     97.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3358528      1.14%     98.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2022299      0.69%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             464968      0.16%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             484955      0.16%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             146872      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             102461      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294669207                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.248757                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7195935                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          914116                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18563370                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6759130                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu2.numCycles                       295874844                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1817882613                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              207567892                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43490505                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7015938                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17511508                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2814226                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                23874                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            100020846                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78165966                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52421494                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37151385                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              21173675                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1207546                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             31195932                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8930989                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       100020834                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         34944                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               868                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 14062551                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           865                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   366135649                       # The number of ROB reads
system.cpu2.rob.rob_writes                  153043099                       # The number of ROB writes
system.cpu2.timesIdled                          66238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.580323                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12524060                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            15165913                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2568142                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         19993565                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            514409                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         585532                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           71123                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22593024                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18910                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050215                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1551821                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13564805                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1911262                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151369                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27018115                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58521176                       # Number of instructions committed
system.cpu3.commit.committedOps              59571600                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    260815119                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.228405                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.962365                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    236475066     90.67%     90.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12189626      4.67%     95.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4359112      1.67%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3381052      1.30%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       817886      0.31%     98.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       418687      0.16%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       971477      0.37%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       290951      0.11%     99.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1911262      0.73%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    260815119                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              864822                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56820706                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14728342                       # Number of loads committed
system.cpu3.commit.membars                    2100508                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100508      3.53%      3.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37232931     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15778557     26.49%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4459460      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59571600                       # Class of committed instruction
system.cpu3.commit.refs                      20238029                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58521176                       # Number of Instructions Simulated
system.cpu3.committedOps                     59571600                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.550899                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.550899                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            198579673                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1036118                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            11303871                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              93267265                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                18107910                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 44207556                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1552764                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1708670                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2836395                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22593024                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 17074473                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    243216947                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               261262                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     105609674                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5138170                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.084833                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          19498265                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13038469                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.396546                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         265284298                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.409586                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.866263                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               198495452     74.82%     74.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                41309828     15.57%     90.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                14878410      5.61%     96.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 7256397      2.74%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1871092      0.71%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  502694      0.19%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  970229      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     183      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           265284298                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1039657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1599806                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                16694824                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.258441                       # Inst execution rate
system.cpu3.iew.exec_refs                    22462999                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5725497                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              157752238                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             22890723                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2140073                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1221933                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8136365                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           86569172                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16737502                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           997616                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             68829044                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                948742                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4319977                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1552764                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6336066                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        84329                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          522204                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22706                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1136                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10809                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8162381                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2626678                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1136                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       331714                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1268092                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 40456917                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67958464                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.813140                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32897145                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.255172                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67998616                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                88013138                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45028931                       # number of integer regfile writes
system.cpu3.ipc                              0.219737                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.219737                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100726      3.01%      3.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             44976198     64.41%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.42% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18022128     25.81%     93.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4727462      6.77%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              69826660                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1518820                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021751                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 325076     21.40%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                942531     62.06%     83.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               251209     16.54%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              69244738                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         406572253                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67958452                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        113567550                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  80112398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 69826660                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6456774                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       26997571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           115843                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3305405                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     18637977                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    265284298                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.263214                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.741420                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          221840670     83.62%     83.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28756960     10.84%     94.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8413408      3.17%     97.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3096208      1.17%     98.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1961510      0.74%     99.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             506733      0.19%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             476527      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             142863      0.05%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              89419      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      265284298                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.262187                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12923522                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1894062                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            22890723                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8136365                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu3.numCycles                       266323955                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1847433573                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              170403418                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39865273                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5312145                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                20638937                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2497937                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                20054                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            113368771                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              90066535                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           60301329                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 43226954                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              20576272                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1552764                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29423781                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20436056                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       113368759                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         38444                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               927                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 12911409                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           928                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   345492454                       # The number of ROB reads
system.cpu3.rob.rob_writes                  177652101                       # The number of ROB writes
system.cpu3.timesIdled                          46401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4314008                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               437017                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5060462                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               6757                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1274320                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7750802                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15407101                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1034603                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       116908                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52587503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5501931                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105926198                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5618839                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4433329                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3733072                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3923114                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              922                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            639                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3315188                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3315161                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4433329                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           814                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23155568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23155568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    734819968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               734819968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1403                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7750892                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7750892    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7750892                       # Request fanout histogram
system.membus.respLayer1.occupancy        40995316719                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32072742749                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7043416922.480620                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   44417984617.394623                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         5000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 443278155000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   148286072500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 908600783000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13818884                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13818884                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13818884                       # number of overall hits
system.cpu2.icache.overall_hits::total       13818884                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        83487                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         83487                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        83487                       # number of overall misses
system.cpu2.icache.overall_misses::total        83487                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1669926000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1669926000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1669926000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1669926000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13902371                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13902371                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13902371                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13902371                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006005                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 20002.227892                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20002.227892                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 20002.227892                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20002.227892                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    12.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        76447                       # number of writebacks
system.cpu2.icache.writebacks::total            76447                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7008                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7008                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7008                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7008                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        76479                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        76479                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        76479                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        76479                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1486551000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1486551000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1486551000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1486551000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005501                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005501                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005501                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005501                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 19437.374966                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19437.374966                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 19437.374966                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19437.374966                       # average overall mshr miss latency
system.cpu2.icache.replacements                 76447                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13818884                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13818884                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        83487                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        83487                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1669926000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1669926000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13902371                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13902371                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 20002.227892                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20002.227892                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7008                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7008                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        76479                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        76479                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1486551000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1486551000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005501                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005501                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 19437.374966                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19437.374966                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989370                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13256843                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            76447                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           173.412207                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        348729000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989370                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999668                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999668                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         27881221                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        27881221                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17306469                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17306469                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17306469                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17306469                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4988510                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4988510                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4988510                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4988510                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 677604203072                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 677604203072                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 677604203072                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 677604203072                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22294979                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22294979                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22294979                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22294979                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.223750                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.223750                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.223750                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.223750                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 135832.984814                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135832.984814                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 135832.984814                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135832.984814                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      8895345                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       323187                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            95189                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3780                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    93.449296                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    85.499206                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1376628                       # number of writebacks
system.cpu2.dcache.writebacks::total          1376628                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4025500                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4025500                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4025500                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4025500                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       963010                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       963010                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       963010                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       963010                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 119848398902                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 119848398902                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 119848398902                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 119848398902                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043194                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043194                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043194                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043194                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 124451.873711                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124451.873711                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 124451.873711                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124451.873711                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1376628                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14416492                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14416492                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2847891                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2847891                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 321816710500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 321816710500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17264383                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17264383                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.164958                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.164958                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 113001.765341                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 113001.765341                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2309936                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2309936                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       537955                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       537955                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  61702214500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  61702214500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031160                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031160                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 114697.724717                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 114697.724717                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2889977                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2889977                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2140619                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2140619                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 355787492572                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 355787492572                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030596                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030596                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.425520                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.425520                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 166207.761667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 166207.761667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1715564                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1715564                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       425055                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       425055                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  58146184402                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  58146184402                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084494                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084494                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 136796.848413                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 136796.848413                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          334                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          334                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          248                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          248                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      7412500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      7412500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.426117                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.426117                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29889.112903                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29889.112903                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          126                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          122                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          122                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      4055000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4055000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.209622                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.209622                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 33237.704918                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33237.704918                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          171                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1005500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1005500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.444156                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.444156                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5880.116959                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5880.116959                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       867500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       867500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5257.575758                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5257.575758                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       385000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       385000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       358000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       358000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634788                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634788                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415424                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415424                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46809200000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46809200000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050212                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050212                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395562                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395562                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112678.131259                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112678.131259                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415424                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415424                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46393776000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46393776000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395562                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395562                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111678.131259                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111678.131259                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.970908                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19319160                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1378314                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.016516                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        348740500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.970908                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.874091                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.874091                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48070657                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48070657                       # Number of data accesses
system.cpu3.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6995224060.606061                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   43919939180.180054                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          128     96.97%     96.97% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.73% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 443278225500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   133517279500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 923369576000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     17017470                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17017470                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     17017470                       # number of overall hits
system.cpu3.icache.overall_hits::total       17017470                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        57003                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         57003                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        57003                       # number of overall misses
system.cpu3.icache.overall_misses::total        57003                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1305744500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1305744500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1305744500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1305744500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     17074473                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17074473                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     17074473                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17074473                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003338                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003338                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003338                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003338                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 22906.592635                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22906.592635                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 22906.592635                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22906.592635                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          216                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    30.857143                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        51847                       # number of writebacks
system.cpu3.icache.writebacks::total            51847                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         5124                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5124                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         5124                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5124                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        51879                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        51879                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        51879                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        51879                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1166840500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1166840500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1166840500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1166840500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003038                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003038                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003038                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003038                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 22491.576553                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22491.576553                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 22491.576553                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22491.576553                       # average overall mshr miss latency
system.cpu3.icache.replacements                 51847                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     17017470                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17017470                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        57003                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        57003                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1305744500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1305744500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     17074473                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17074473                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003338                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003338                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 22906.592635                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22906.592635                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         5124                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5124                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        51879                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        51879                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1166840500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1166840500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003038                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003038                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 22491.576553                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22491.576553                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989202                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           16614809                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            51847                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           320.458445                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355382000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989202                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         34200825                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        34200825                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15452548                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15452548                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15452548                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15452548                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4880231                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4880231                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4880231                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4880231                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 660667610050                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 660667610050                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 660667610050                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 660667610050                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20332779                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20332779                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20332779                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20332779                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.240018                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.240018                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.240018                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.240018                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 135376.298796                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135376.298796                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 135376.298796                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135376.298796                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      8609011                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       322330                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            87940                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3640                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    97.896418                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    88.552198                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1256075                       # number of writebacks
system.cpu3.dcache.writebacks::total          1256075                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3981569                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3981569                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3981569                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3981569                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       898662                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       898662                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       898662                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       898662                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 113198080323                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 113198080323                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 113198080323                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 113198080323                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044198                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044198                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044198                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044198                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 125962.909662                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 125962.909662                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 125962.909662                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 125962.909662                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1256075                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13050029                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13050029                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2823706                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2823706                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 318635095000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 318635095000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15873735                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15873735                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.177885                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.177885                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 112842.872098                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112842.872098                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2311382                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2311382                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       512324                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       512324                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  60060270500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  60060270500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032275                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032275                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 117231.030559                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 117231.030559                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2402519                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2402519                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2056525                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2056525                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 342032515050                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 342032515050                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4459044                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4459044                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.461203                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.461203                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 166315.758403                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 166315.758403                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1670187                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1670187                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386338                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386338                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  53137809823                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  53137809823                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086641                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086641                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 137542.281171                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 137542.281171                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          335                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          243                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          243                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      7345000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7345000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.420415                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.420415                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30226.337449                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30226.337449                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          122                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          121                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3822500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3822500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.209343                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.209343                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 31590.909091                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31590.909091                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          164                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1000000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1000000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.433862                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.433862                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6097.560976                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6097.560976                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       871000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       871000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.417989                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.417989                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5512.658228                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5512.658228                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       505500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       505500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       476500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       476500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691138                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691138                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359077                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359077                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  38916847000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  38916847000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050215                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050215                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341908                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341908                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 108380.227639                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 108380.227639                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359077                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359077                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  38557770000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  38557770000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341908                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341908                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 107380.227639                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 107380.227639                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.700809                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17400661                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1257567                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.836767                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355393500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.700809                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.865650                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.865650                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44025492                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44025492                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    362202461.538462                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   553798873.878883                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       153500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1510664500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1052178223500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4708632000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203052503                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203052503                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203052503                       # number of overall hits
system.cpu0.icache.overall_hits::total      203052503                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29541726                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29541726                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29541726                       # number of overall misses
system.cpu0.icache.overall_misses::total     29541726                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 378572922495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 378572922495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 378572922495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 378572922495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232594229                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232594229                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232594229                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232594229                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.127010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.127010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.127010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.127010                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12814.854572                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12814.854572                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12814.854572                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12814.854572                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2534                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.222222                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26416967                       # number of writebacks
system.cpu0.icache.writebacks::total         26416967                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3124726                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3124726                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3124726                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3124726                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26417000                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26417000                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26417000                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26417000                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 325505373996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 325505373996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 325505373996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 325505373996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113575                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113575                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113575                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113575                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12321.814513                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12321.814513                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12321.814513                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12321.814513                       # average overall mshr miss latency
system.cpu0.icache.replacements              26416967                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203052503                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203052503                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29541726                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29541726                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 378572922495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 378572922495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232594229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232594229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.127010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.127010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12814.854572                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12814.854572                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3124726                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3124726                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26417000                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26417000                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 325505373996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 325505373996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113575                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113575                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12321.814513                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12321.814513                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229468007                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26416967                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.686387                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        491605457                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       491605457                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    497457558                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       497457558                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    497457558                       # number of overall hits
system.cpu0.dcache.overall_hits::total      497457558                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     32345173                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      32345173                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     32345173                       # number of overall misses
system.cpu0.dcache.overall_misses::total     32345173                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1290707858962                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1290707858962                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1290707858962                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1290707858962                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529802731                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529802731                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529802731                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529802731                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061051                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061051                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061051                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061051                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 39904.187835                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39904.187835                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 39904.187835                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39904.187835                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13028734                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       306341                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           208174                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3308                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.585789                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.606106                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22240775                       # number of writebacks
system.cpu0.dcache.writebacks::total         22240775                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10568842                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10568842                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10568842                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10568842                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21776331                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21776331                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21776331                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21776331                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 458845867972                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 458845867972                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 458845867972                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 458845867972                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041103                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041103                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041103                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041103                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21070.852935                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21070.852935                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21070.852935                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21070.852935                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22240775                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    358741073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      358741073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     24809468                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     24809468                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 778685258000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 778685258000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    383550541                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    383550541                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064684                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064684                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31386.616513                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31386.616513                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5585490                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5585490                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19223978                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19223978                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 351088527000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 351088527000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050121                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050121                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18263.052892                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18263.052892                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138716485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138716485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7535705                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7535705                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 512022600962                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 512022600962                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252190                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252190                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.051525                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.051525                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67946.210867                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67946.210867                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4983352                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4983352                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2552353                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2552353                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 107757340972                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 107757340972                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017452                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017452                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42218.823561                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42218.823561                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2259                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2259                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1872                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1872                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12131500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12131500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.453159                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.453159                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6480.502137                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6480.502137                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1804                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1804                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           68                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1920000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1920000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016461                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016461                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 28235.294118                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28235.294118                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3737                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3737                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          306                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          306                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3131000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3131000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075686                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075686                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10232.026144                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10232.026144                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          301                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          301                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2835000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2835000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074450                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074450                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9418.604651                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9418.604651                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        94500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        94500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        89500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        89500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584705                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584705                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465738                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465738                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52879078000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52879078000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050443                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050443                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443373                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443373                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113538.251120                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113538.251120                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465738                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465738                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52413340000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52413340000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443373                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443373                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112538.251120                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112538.251120                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993649                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          520290667                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22241867                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.392401                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993649                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999802                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999802                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1083964595                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1083964595                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26331449                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20461259                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               67786                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              162735                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               70795                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              151665                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               46397                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              156472                       # number of demand (read+write) hits
system.l2.demand_hits::total                 47448558                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26331449                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20461259                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              67786                       # number of overall hits
system.l2.overall_hits::.cpu1.data             162735                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              70795                       # number of overall hits
system.l2.overall_hits::.cpu2.data             151665                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              46397                       # number of overall hits
system.l2.overall_hits::.cpu3.data             156472                       # number of overall hits
system.l2.overall_hits::total                47448558                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             85549                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1778750                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1293068                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5684                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1224945                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              5482                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1099505                       # number of demand (read+write) misses
system.l2.demand_misses::total                5504096                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            85549                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1778750                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11113                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1293068                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5684                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1224945                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             5482                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1099505                       # number of overall misses
system.l2.overall_misses::total               5504096                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7561936492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 221007458163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1105403491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 169746825174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    562360997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 161783449988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    555249500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 147455717194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     709778400999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7561936492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 221007458163                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1105403491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 169746825174                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    562360997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 161783449988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    555249500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 147455717194                       # number of overall miss cycles
system.l2.overall_miss_latency::total    709778400999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26416998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22240009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           78899                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1455803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           76479                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1376610                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           51879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1255977                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52952654                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26416998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22240009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          78899                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1455803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          76479                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1376610                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          51879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1255977                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52952654                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079980                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.140851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.888216                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.074321                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.889827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.105669                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.875418                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.103944                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079980                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.140851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.888216                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.074321                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.889827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.105669                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.875418                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.103944                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88393.043659                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 124248.746683                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99469.404391                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 131274.476806                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98937.543455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 132074.052295                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101285.935790                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 134111.001945                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128954.582369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88393.043659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 124248.746683                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99469.404391                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 131274.476806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98937.543455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 132074.052295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101285.935790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 134111.001945                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128954.582369                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             556360                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     17724                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.390205                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1829102                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3733073                       # number of writebacks
system.l2.writebacks::total                   3733073                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            755                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          61355                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            989                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           7488                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            724                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           6832                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            546                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           6411                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               85100                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           755                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         61355                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           989                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          7488                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           724                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          6832                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           546                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          6411                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              85100                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        84794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1717395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1285580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1218113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1093094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5418996                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        84794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1717395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1285580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1218113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1093094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2375975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7794971                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6662563492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 199459017301                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    933739994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 156265070806                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    463411997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 149023884090                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    470236500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 135982355830                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 649260280010                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6662563492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 199459017301                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    933739994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 156265070806                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    463411997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 149023884090                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    470236500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 135982355830                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 224953792025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 874214072035                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.077221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.128316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.883073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.064854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.884864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.095144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.870314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.102337                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.077221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.128316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.883073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.064854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.884864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.095144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.870314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.147206                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78573.525155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 116140.443696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92230.343145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 121552.194967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93429.838105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 122339.950473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95266.713938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 124401.337698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119811.913500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78573.525155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 116140.443696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92230.343145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 121552.194967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93429.838105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 122339.950473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95266.713938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 124401.337698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94678.518093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112151.035845                       # average overall mshr miss latency
system.l2.replacements                       13206170                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5797449                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5797449                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5797449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5797449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46710164                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46710164                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46710164                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46710164                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2375975                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2375975                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 224953792025                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 224953792025                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94678.518093                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94678.518093                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  146                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 89                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       513000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        41000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       584500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              235                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.275862                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.230769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.314286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.378723                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        14250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2733.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1386.363636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6567.415730                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       724000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       322500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       312500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       444500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1803500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.275862                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.215385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.314286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.374468                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20111.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20156.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22321.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20204.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20494.318182                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 67                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               96                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.878378                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.433333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.266667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.344828                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.588957                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4538.461538                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   614.583333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           65                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           96                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1283999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       261500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       158500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       201000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1904999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.878378                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.433333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.266667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.344828                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.588957                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19753.830769                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20115.384615                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19843.739583                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1946878                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            51446                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            54822                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            68561                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2121707                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1069799                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         840320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         784278                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         675582                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3369979                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 133744765277                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108950445842                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102298219580                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  89463401852                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  434456832551                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3016677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       891766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       839100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       744143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5491686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.354628                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.942310                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.934666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.907866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.613651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 125018.592537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129653.519900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130436.171332                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 132424.194031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128919.744767                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39938                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5469                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         5102                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         5078                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            55587                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1029861                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       834851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       779176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       670504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3314392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 120195500386                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100112271450                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94043988671                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  82303791965                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 396655552472                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.341389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.936177                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.928585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.901042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.603529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 116710.410809                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119916.334112                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120696.721499                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 122749.143875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119676.716717                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26331449                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         67786                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         70795                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         46397                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26516427                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        85549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5684                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         5482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           107828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7561936492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1105403491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    562360997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    555249500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9784950480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26416998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        78899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        76479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        51879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26624255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003238                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.140851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.074321                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.105669                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88393.043659                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99469.404391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98937.543455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101285.935790                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90745.914605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          755                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          989                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          724                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          546                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3014                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        84794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4936                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       104814                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6662563492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    933739994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    463411997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    470236500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8529951983                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003210                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.128316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.064854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.095144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78573.525155                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92230.343145                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93429.838105                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95266.713938                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81381.799979                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18514381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       111289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        96843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        87911                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18810424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       708951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       452748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       440667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       423923                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2026289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  87262692886                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60796379332                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  59485230408                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  57992315342                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 265536617968                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19223332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       564037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       537510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       511834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20836713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.036880                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.802692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.819830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.828243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.097246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 123087.058042                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 134283.043397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 134989.074308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 136799.171883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 131045.777758                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        21417                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2019                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1730                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1333                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        26499                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       687534                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       450729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       438937                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       422590                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1999790                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  79263516915                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  56152799356                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  54979895419                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  53678563865                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 244074775555                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.035766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.799112                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.816612                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.825639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.095974                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115286.686789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 124582.175445                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 125256.917095                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 127022.797191                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 122050.203049                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           62                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           25                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           24                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           25                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               136                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          342                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          209                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          165                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          171                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             887                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2193488                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1401988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       878996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1043983                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5518455                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          404                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          234                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          189                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          196                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1023                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.846535                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.893162                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.873016                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.872449                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.867058                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  6413.707602                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6708.076555                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  5327.248485                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  6105.163743                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  6221.482525                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           28                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           73                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          314                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          192                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          155                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          153                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          814                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6478698                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3965718                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      3325205                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      3327950                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     17097571                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.777228                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.820513                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.820106                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.780612                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.795699                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20632.796178                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20654.781250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21452.935484                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21751.307190                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21004.386978                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999905                       # Cycle average of tags in use
system.l2.tags.total_refs                   107704929                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13206379                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.155523                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.066229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.167441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.562417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.037079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.310809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.030718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.185878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.018419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.034536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.586378                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.407285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.080741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.016165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.321662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 856899947                       # Number of tag accesses
system.l2.tags.data_accesses                856899947                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5426752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     109945216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        647936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      82283968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        317440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      77965440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        315904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      69964160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    149036544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          495903360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5426752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       647936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       317440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       315904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6708032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    238916608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       238916608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          84793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1717894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1285687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1218210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1093190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2328696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7748490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3733072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3733072                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5134657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        104027423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           613061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77855040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           300354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         73768956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           298900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         66198344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    141014663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             469211399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5134657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       613061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       300354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       298900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6346973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      226056940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226056940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      226056940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5134657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       104027423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          613061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77855040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          300354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        73768956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          298900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        66198344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    141014663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            695268338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3724283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     84793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1701889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1282781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1214741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1089613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2328548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004513450250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230123                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230123                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13990119                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3509527                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7748490                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3733072                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7748490                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3733072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26105                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8789                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            420564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            426788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            480579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1155653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            441585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            441106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            449138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            430878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            427817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            420474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           495487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           419971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           434024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           425173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           422747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           430401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            229974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            232835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           237554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232624                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 428882453729                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                38611925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            573677172479                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     55537.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                74287.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3841463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1614559                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7748490                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3733072                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1433762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1594911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1191144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  728923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  399975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  327386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  334076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  337148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  310223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  257419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 206650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 227479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 119531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  85504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  65594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  50604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  29963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  16318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  75322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 187481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 217339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 228084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 231514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 233068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 236978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 242820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 241247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 239935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 235854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 226429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 221904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 227158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  18883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  23199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  26338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  25976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  25354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  24761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  24076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  23975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  24128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  25249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  26920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  32513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  22805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     49                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5990612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    122.288535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.143257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   183.288636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4617511     77.08%     77.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       925154     15.44%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        86672      1.45%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55802      0.93%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        50997      0.85%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        43068      0.72%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33912      0.57%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24450      0.41%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153046      2.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5990612                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.557637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.346810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    322.675202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230118    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230123                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.183776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.170274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.701808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           212562     92.37%     92.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1586      0.69%     93.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10439      4.54%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3627      1.58%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1215      0.53%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              391      0.17%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              162      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               76      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               28      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230123                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              494232640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1670720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238352576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               495903360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            238916608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       467.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    469.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1056886730000                       # Total gap between requests
system.mem_ctrls.avgGap                      92050.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5426752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    108920896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       647936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     82097984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       317440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     77743424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       315904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     69735232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    149027072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238352576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5134657.481791342609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 103058236.965650305152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 613060.893536678166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 77679066.186475068331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 300353.815877313667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 73558890.050932228565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 298900.490961778269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 65981738.382969230413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 141005701.059170752764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225523266.525287955999                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        84793                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1717894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1285687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1218210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1093190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2328696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3733072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3148802653                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 127794639045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    506803153                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 102494886899                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    254273323                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  98079594213                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    262285790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  90307968625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 150827918778                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25613923955407                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37135.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     74390.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50059.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     79719.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     51264.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     80511.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53137.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     82609.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64769.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6861352.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21130201680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11230957155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24819311160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9737262720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83429389680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     173795065680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     259490813280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       583633001355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.218999                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 671960117894                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35291620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 349635117606                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21642839400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11503415385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30318517740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9703369260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83429389680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     308049561390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     146434395840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       611081488695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.190074                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 376600535195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35291620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 644994700305                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      7204190072                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   45114497232.316002                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 443278103500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   156363096500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 900523759000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14569057                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14569057                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14569057                       # number of overall hits
system.cpu1.icache.overall_hits::total       14569057                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        86750                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         86750                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        86750                       # number of overall misses
system.cpu1.icache.overall_misses::total        86750                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2232888000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2232888000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2232888000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2232888000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14655807                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14655807                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14655807                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14655807                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005919                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005919                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005919                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005919                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25739.342939                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25739.342939                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25739.342939                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25739.342939                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          159                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    31.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        78867                       # number of writebacks
system.cpu1.icache.writebacks::total            78867                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7851                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7851                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7851                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7851                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        78899                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        78899                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        78899                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        78899                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2001060000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2001060000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2001060000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2001060000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005383                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005383                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005383                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005383                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25362.298635                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25362.298635                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25362.298635                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25362.298635                       # average overall mshr miss latency
system.cpu1.icache.replacements                 78867                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14569057                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14569057                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        86750                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        86750                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2232888000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2232888000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14655807                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14655807                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005919                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005919                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25739.342939                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25739.342939                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7851                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7851                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        78899                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        78899                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2001060000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2001060000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005383                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005383                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25362.298635                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25362.298635                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989576                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14213688                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            78867                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           180.223516                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341404000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989576                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999674                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999674                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29390513                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29390513                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18369665                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18369665                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18369665                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18369665                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5108916                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5108916                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5108916                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5108916                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 694027910751                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 694027910751                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 694027910751                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 694027910751                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23478581                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23478581                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23478581                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23478581                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.217599                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.217599                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.217599                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.217599                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 135846.412576                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 135846.412576                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 135846.412576                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 135846.412576                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8955095                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       322761                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            93345                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3690                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    95.935454                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.469106                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1455734                       # number of writebacks
system.cpu1.dcache.writebacks::total          1455734                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4097629                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4097629                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4097629                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4097629                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011287                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011287                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011287                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011287                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 124318825747                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 124318825747                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 124318825747                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 124318825747                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043073                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043073                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043073                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043073                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 122931.300162                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 122931.300162                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 122931.300162                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 122931.300162                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1455734                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15346031                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15346031                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2908174                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2908174                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 324962157000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 324962157000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18254205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18254205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.159315                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.159315                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 111740.960823                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111740.960823                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2343704                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2343704                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       564470                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       564470                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  63232868000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  63232868000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030923                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030923                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 112021.662799                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112021.662799                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3023634                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3023634                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2200742                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2200742                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 369065753751                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 369065753751                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224376                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224376                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.421245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.421245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 167700.599957                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 167700.599957                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1753925                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1753925                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446817                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446817                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  61085957747                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  61085957747                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085525                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085525                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 136713.593590                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 136713.593590                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          340                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          340                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6306000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6306000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.400353                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.400353                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27779.735683                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27779.735683                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          107                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3760000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3760000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.188713                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.188713                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35140.186916                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35140.186916                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          224                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          224                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          168                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1121500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1121500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          392                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          392                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6675.595238                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6675.595238                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          166                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       978500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       978500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.423469                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.423469                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5894.578313                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5894.578313                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       365000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       365000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       342000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       342000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603723                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603723                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446488                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446488                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50589046000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50589046000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050211                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050211                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425141                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425141                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113304.379961                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113304.379961                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446488                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446488                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50142558000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50142558000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425141                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425141                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112304.379961                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112304.379961                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.172980                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20430858                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1457629                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.016501                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341415500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.172980                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942906                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942906                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50517163                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50517163                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1056886855500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47463343                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9530522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47155887                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9473097                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4294044                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1068                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           706                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1774                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           84                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           84                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5495294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5495294                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26624257                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20839092                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1023                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1023                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79250964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66723740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       236665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4369916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       229405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4132262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       155605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3770377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158868934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3381373696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2846769984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10097024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186338368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9787264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176207232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6638464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160771264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6777983296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17507663                       # Total snoops (count)
system.tol2bus.snoopTraffic                 239305344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         70465752                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.102538                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.365655                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               64185596     91.09%     91.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5783518      8.21%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 122666      0.17%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 299332      0.42%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  74640      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           70465752                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105921948330                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2069484961                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         115156023                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1888106517                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          78167219                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33365872110                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39662925454                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2188426420                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         118942170                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1101976241000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1052283                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745400                       # Number of bytes of host memory used
host_op_rate                                  1055243                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1466.72                       # Real time elapsed on the host
host_tick_rate                               30741620                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543406341                       # Number of instructions simulated
sim_ops                                    1547747838                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045089                       # Number of seconds simulated
sim_ticks                                 45089385500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.998191                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15043673                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15195907                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1603286                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18762016                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21574                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36234                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14660                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18870503                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6776                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2197                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1587368                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7212581                       # Number of branches committed
system.cpu0.commit.bw_lim_events               341474                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          67841                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25599632                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26507830                       # Number of instructions committed
system.cpu0.commit.committedOps              26538638                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     77391931                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.342912                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.939099                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     62203152     80.37%     80.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9856490     12.74%     93.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2989024      3.86%     96.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       786422      1.02%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       640656      0.83%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       420070      0.54%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       132433      0.17%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22210      0.03%     99.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       341474      0.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     77391931                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44310                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26474209                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5548686                       # Number of loads committed
system.cpu0.commit.membars                      46285                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        46708      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18147183     68.38%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4751      0.02%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5550483     20.91%     89.50% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2786082     10.50%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26538638                       # Class of committed instruction
system.cpu0.commit.refs                       8337187                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26507830                       # Number of Instructions Simulated
system.cpu0.committedOps                     26538638                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.338638                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.338638                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             30315583                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                16564                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13201671                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57397641                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7237126                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41617192                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1589335                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                31668                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               592732                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18870503                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4674302                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     73300247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                40163                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          506                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65455962                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                3210506                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.213226                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6445900                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15065247                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.739615                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          81351968                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.807151                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.778549                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30151345     37.06%     37.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39467126     48.51%     85.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9506784     11.69%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2045778      2.51%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   52863      0.06%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14059      0.02%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   69554      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    9478      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   34981      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            81351968                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1868                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7148093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1832479                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11859984                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.504475                       # Inst execution rate
system.cpu0.iew.exec_refs                    15264772                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4478143                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               22712671                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10704275                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             39798                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1003247                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5664910                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           52125515                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10786629                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1141683                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44646075                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 33483                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1485481                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1589335                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              1636619                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        56417                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5602                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          151                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5155589                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2876409                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           206                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       837803                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        994676                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22086308                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41359208                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.738521                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16311206                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.467335                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42273655                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                64806682                       # number of integer regfile reads
system.cpu0.int_regfile_writes               25934539                       # number of integer regfile writes
system.cpu0.ipc                              0.299523                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.299523                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            48495      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30129947     65.80%     65.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5554      0.01%     65.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1372      0.00%     65.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                850      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10887931     23.78%     89.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4712261     10.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            427      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           259      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45787758                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2217                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4415                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2171                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2273                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     373248                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008152                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 294671     78.95%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   106      0.03%     78.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     52      0.01%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     78.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 45877     12.29%     91.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                32523      8.71%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46110294                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         173528382                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41357037                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         77710306                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  52012595                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45787758                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             112920                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25586879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           232065                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         45079                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15469869                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     81351968                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.562835                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.892704                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           49127395     60.39%     60.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23734746     29.18%     89.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5750896      7.07%     96.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1309478      1.61%     98.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             953762      1.17%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             135204      0.17%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             264791      0.33%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              62596      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13100      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       81351968                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.517375                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            52876                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            5761                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10704275                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5664910                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4016                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        88500061                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1678712                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               24795777                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16533346                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                190817                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8839710                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                555738                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 1022                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             82766583                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55212591                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33413333                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40196935                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                896250                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1589335                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2138019                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                16879991                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1910                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        82764673                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3792192                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             37717                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1335581                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         37845                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   129168070                       # The number of ROB reads
system.cpu0.rob.rob_writes                  108236722                       # The number of ROB writes
system.cpu0.timesIdled                          75509                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1784                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.346864                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14985466                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15083985                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1504509                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18291516                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              7914                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12219                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4305                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18344685                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          991                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1892                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1501940                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7062271                       # Number of branches committed
system.cpu1.commit.bw_lim_events               351275                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          71279                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25053800                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25550053                       # Number of instructions committed
system.cpu1.commit.committedOps              25583921                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74103507                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.345246                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.946649                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59489252     80.28%     80.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9507648     12.83%     93.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2825991      3.81%     96.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       816365      1.10%     98.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       565675      0.76%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       402868      0.54%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       123075      0.17%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        21358      0.03%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       351275      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74103507                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11445                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25523075                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5453403                       # Number of loads committed
system.cpu1.commit.membars                      50819                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        50819      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17696728     69.17%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5455295     21.32%     90.69% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2380659      9.31%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25583921                       # Class of committed instruction
system.cpu1.commit.refs                       7835954                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25550053                       # Number of Instructions Simulated
system.cpu1.committedOps                     25583921                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.108151                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.108151                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29469937                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2631                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13179133                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55681450                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5799823                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40594689                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1502915                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 6449                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               590473                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18344685                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4587000                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71433470                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                25713                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63413812                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3010968                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.231002                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5018810                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14993380                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.798528                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          77957837                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.814542                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.756731                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                27959517     35.86%     35.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38805458     49.78%     85.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9119923     11.70%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2000986      2.57%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   24012      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    5709      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    1678      0.00%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    7439      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   33115      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            77957837                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1455589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1742945                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11646802                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.545375                       # Inst execution rate
system.cpu1.iew.exec_refs                    14531885                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3925639                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22522393                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10530636                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             33517                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           928298                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5043176                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50625059                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10606246                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1069929                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43310064                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 29429                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1413662                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1502915                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1566256                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        45861                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             115                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5077233                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2660625                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       772232                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        970713                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21705536                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40108374                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740539                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16073799                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.505058                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40999409                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62781761                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25404265                       # number of integer regfile writes
system.cpu1.ipc                              0.321735                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.321735                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            51782      0.12%      0.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29521318     66.52%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 666      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10702637     24.12%     90.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4103310      9.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44379993                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     343476                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007739                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 299904     87.31%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 41731     12.15%     99.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1841      0.54%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44671687                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         167288806                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40108374                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         75666210                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50517110                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44379993                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             107949                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25041138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           227507                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         36670                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15089171                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     77957837                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.569282                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.897878                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           46779942     60.01%     60.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22918083     29.40%     89.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5601013      7.18%     96.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1271748      1.63%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             927875      1.19%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             113374      0.15%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             267925      0.34%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              64296      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              13581      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       77957837                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.558847                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            66352                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           11287                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10530636                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5043176                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    963                       # number of misc regfile reads
system.cpu1.numCycles                        79413426                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10674171                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24519236                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16113869                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                192570                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7317969                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                672348                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1305                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80211669                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53561397                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32727381                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39261531                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 35273                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1502915                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1394418                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16613512                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        80211669                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3961768                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             31891                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1257678                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         32212                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   124383440                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105129971                       # The number of ROB writes
system.cpu1.timesIdled                          15972                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.728051                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15400628                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15442624                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1355516                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17671732                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              6953                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13429                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6476                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17730122                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1036                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1945                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1327046                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7048656                       # Number of branches committed
system.cpu2.commit.bw_lim_events               411769                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          73348                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       23957815                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25313943                       # Number of instructions committed
system.cpu2.commit.committedOps              25348760                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     73407149                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.345317                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.974285                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59280044     80.76%     80.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9220946     12.56%     93.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2487940      3.39%     96.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       972413      1.32%     98.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       393978      0.54%     98.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       497375      0.68%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       121032      0.16%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        21652      0.03%     99.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       411769      0.56%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     73407149                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11623                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25286235                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5421382                       # Number of loads committed
system.cpu2.commit.membars                      52181                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        52181      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17656699     69.66%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5423327     21.39%     91.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2216133      8.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25348760                       # Class of committed instruction
system.cpu2.commit.refs                       7639460                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25313943                       # Number of Instructions Simulated
system.cpu2.committedOps                     25348760                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.098203                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.098203                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             29598286                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                28749                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13498894                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              53842011                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6326123                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39225820                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1328137                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                69094                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               590910                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17730122                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5383423                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     69866633                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                32503                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      61498166                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2713214                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.226070                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5846016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15407581                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.784138                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77069276                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.800723                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.761762                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28549121     37.04%     37.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37442328     48.58%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9358882     12.14%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1587916      2.06%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   24941      0.03%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13507      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   57065      0.07%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6523      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28993      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77069276                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1358455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1544354                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11437240                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.541530                       # Inst execution rate
system.cpu2.iew.exec_refs                    14145098                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3648094                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22658496                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10326286                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             42210                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           756995                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4507061                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49293418                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10497004                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           945274                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42471006                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 35515                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1385897                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1328137                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1551810                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        60636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             108                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4904904                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2288983                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       588602                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        955752                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21309041                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39348824                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.735502                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15672834                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.501721                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40170086                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61447882                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25061783                       # number of integer regfile writes
system.cpu2.ipc                              0.322768                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.322768                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            53262      0.12%      0.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29028502     66.86%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 796      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10588927     24.39%     91.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3744513      8.62%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43416280                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     391128                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009009                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 333864     85.36%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     85.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 55979     14.31%     99.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1285      0.33%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43754146                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         164524231                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39348824                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73238087                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49168294                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43416280                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             125124                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23944658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           231267                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         51776                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14149909                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77069276                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.563341                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.905737                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           46776461     60.69%     60.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22238820     28.86%     89.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5420179      7.03%     96.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1134476      1.47%     98.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1030869      1.34%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              88565      0.11%     99.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             304474      0.40%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              62927      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              12505      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77069276                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.553583                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            50167                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            2037                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10326286                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4507061                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1081                       # number of misc regfile reads
system.cpu2.numCycles                        78427731                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    11659745                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24620563                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16056141                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                197114                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7674010                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                610357                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1442                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             77444222                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              51880300                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32174758                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38080544                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 36302                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1328137                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1325168                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16118617                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        77444222                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4040854                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             41112                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1157699                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         41146                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   122294168                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102275445                       # The number of ROB writes
system.cpu2.timesIdled                          15817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.601630                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               14366820                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14424282                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           968619                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15687979                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10152                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12221                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2069                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15744129                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          955                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2034                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           954731                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7049663                       # Number of branches committed
system.cpu3.commit.bw_lim_events               708361                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          77653                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20612669                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25132361                       # Number of instructions committed
system.cpu3.commit.committedOps              25169360                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     69674188                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.361244                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.103474                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     57098339     81.95%     81.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8095362     11.62%     93.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1831122      2.63%     96.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       937924      1.35%     97.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       264158      0.38%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       587628      0.84%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       122736      0.18%     98.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        28558      0.04%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       708361      1.02%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     69674188                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11563                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25103578                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5416822                       # Number of loads committed
system.cpu3.commit.membars                      55452                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        55452      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17663320     70.18%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5418856     21.53%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031312      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25169360                       # Class of committed instruction
system.cpu3.commit.refs                       7450168                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25132361                       # Number of Instructions Simulated
system.cpu3.committedOps                     25169360                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.949937                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.949937                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             29933085                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                14033                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12822420                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49248475                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6363607                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34908661                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                955801                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                34642                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               586099                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15744129                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5948203                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     65396823                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                33022                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      55533362                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1939378                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.212360                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6380728                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          14376972                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.749045                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          72747253                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.765611                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.755319                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29031589     39.91%     39.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33171350     45.60%     85.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9439702     12.98%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  999623      1.37%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   24051      0.03%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7113      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   34260      0.05%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    7373      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   32192      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            72747253                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1391635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1121286                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10809607                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.542694                       # Inst execution rate
system.cpu3.iew.exec_refs                    13398579                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3341163                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               22786638                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9696423                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             40094                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           435018                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3871602                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           45769169                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10057416                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           747014                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             40234749                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 59392                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1335307                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                955801                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1510525                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        76587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              69                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4279601                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1838256                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       363491                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        757795                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20674607                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37394778                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.723970                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14967792                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.504388                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38044857                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58247948                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23869985                       # number of integer regfile writes
system.cpu3.ipc                              0.338990                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.338990                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            56510      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27390127     66.83%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 270      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.97% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10142243     24.75%     91.72% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3392333      8.28%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              40981763                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     510227                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012450                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 417449     81.82%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     81.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 91717     17.98%     99.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1061      0.21%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41435480                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         155437223                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37394778                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         66368990                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  45644804                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 40981763                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             124365                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20599809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           216217                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         46712                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     11867457                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     72747253                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.563344                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.952709                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45072678     61.96%     61.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20101761     27.63%     89.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4835839      6.65%     96.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             991809      1.36%     97.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1120411      1.54%     99.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             125952      0.17%     99.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             389985      0.54%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              88961      0.12%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              19857      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       72747253                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.552770                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            65886                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            8330                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9696423                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3871602                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1058                       # number of misc regfile reads
system.cpu3.numCycles                        74138888                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15948639                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               24693424                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16058207                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                165510                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7349697                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                595707                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1723                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             70979013                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              47646852                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           30009250                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34147762                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 43503                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                955801                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1274048                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                13951043                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        70979013                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4326521                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             38393                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1253544                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         38622                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   114741044                       # The number of ROB reads
system.cpu3.rob.rob_writes                   94637341                       # The number of ROB writes
system.cpu3.timesIdled                          15717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           152085                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                66462                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              326445                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              14684                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 38249                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2101379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4173183                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       121232                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33724                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2123779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1995969                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4337736                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2029693                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1648155                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       929829                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1142278                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4161                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3125                       # Transaction distribution
system.membus.trans_dist::ReadExReq            444719                       # Transaction distribution
system.membus.trans_dist::ReadExResp           444473                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1648156                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           915                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6265811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6265811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    193437248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               193437248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6242                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2101076                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2101076    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2101076                       # Request fanout histogram
system.membus.respLayer1.occupancy        11112017819                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8394838620                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                964                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          483                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12165136.645963                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   18606005.337672                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          483    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     90745500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            483                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39213624500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5875761000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5366520                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5366520                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5366520                       # number of overall hits
system.cpu2.icache.overall_hits::total        5366520                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16903                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16903                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16903                       # number of overall misses
system.cpu2.icache.overall_misses::total        16903                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1079303000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1079303000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1079303000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1079303000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5383423                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5383423                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5383423                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5383423                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003140                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003140                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003140                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003140                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63852.748033                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63852.748033                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63852.748033                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63852.748033                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1132                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.166667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15844                       # number of writebacks
system.cpu2.icache.writebacks::total            15844                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1059                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1059                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1059                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1059                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15844                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15844                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15844                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15844                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    997231000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    997231000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    997231000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    997231000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002943                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002943                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62940.608432                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62940.608432                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62940.608432                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62940.608432                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15844                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5366520                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5366520                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16903                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16903                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1079303000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1079303000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5383423                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5383423                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003140                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003140                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63852.748033                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63852.748033                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1059                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1059                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15844                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15844                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    997231000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    997231000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002943                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002943                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62940.608432                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62940.608432                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            6020884                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15876                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           379.244394                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10782690                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10782690                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6907815                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6907815                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6907815                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6907815                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5399821                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5399821                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5399821                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5399821                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 462193643797                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 462193643797                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 462193643797                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 462193643797                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12307636                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12307636                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12307636                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12307636                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.438737                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.438737                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.438737                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.438737                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85594.252809                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85594.252809                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85594.252809                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85594.252809                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1503517                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      4013337                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            19189                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          44533                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.353067                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    90.120517                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       495613                       # number of writebacks
system.cpu2.dcache.writebacks::total           495613                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4900812                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4900812                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4900812                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4900812                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       499009                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       499009                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       499009                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       499009                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54813187988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54813187988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54813187988                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54813187988                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.040545                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040545                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.040545                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040545                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 109844.086956                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109844.086956                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 109844.086956                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109844.086956                       # average overall mshr miss latency
system.cpu2.dcache.replacements                495613                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5468037                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5468037                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4641607                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4641607                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 403582764500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 403582764500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10109644                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10109644                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.459127                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.459127                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86948.930510                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86948.930510                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4253926                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4253926                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       387681                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       387681                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43007360000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43007360000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.038348                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038348                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110934.918141                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110934.918141                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1439778                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1439778                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       758214                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       758214                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  58610879297                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  58610879297                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2197992                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2197992                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.344958                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.344958                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77301.235927                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77301.235927                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       646886                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       646886                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111328                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111328                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  11805827988                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  11805827988                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050650                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050650                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 106045.451171                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 106045.451171                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18084                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18084                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          753                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          753                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     22738000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     22738000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.039975                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.039975                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 30196.547145                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30196.547145                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          155                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          155                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          598                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          598                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16874500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16874500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.031746                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.031746                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 28218.227425                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28218.227425                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17182                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17182                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          816                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          816                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6520000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6520000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        17998                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17998                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.045338                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.045338                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7990.196078                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7990.196078                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          797                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          797                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      5812000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5812000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.044283                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.044283                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7292.346299                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7292.346299                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1167000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1167000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1078000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1078000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          629                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            629                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1316                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1316                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     12972500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     12972500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1945                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1945                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.676607                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.676607                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  9857.522796                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  9857.522796                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1314                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1314                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     11651500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     11651500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.675578                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.675578                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  8867.199391                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  8867.199391                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.494955                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7447565                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           499984                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.895607                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.494955                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984217                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984217                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25192789                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25192789                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1068                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          535                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    14991043.925234                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   29434826.698505                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          535    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    193231500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            535                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    37069177000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8020208500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5931529                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5931529                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5931529                       # number of overall hits
system.cpu3.icache.overall_hits::total        5931529                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16673                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16673                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16673                       # number of overall misses
system.cpu3.icache.overall_misses::total        16673                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1084821500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1084821500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1084821500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1084821500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5948202                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5948202                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5948202                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5948202                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002803                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002803                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002803                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002803                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65064.565465                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65064.565465                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65064.565465                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65064.565465                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1985                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    68.448276                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15661                       # number of writebacks
system.cpu3.icache.writebacks::total            15661                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1012                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1012                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1012                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1012                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15661                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15661                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15661                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15661                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1004272500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1004272500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1004272500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1004272500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002633                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002633                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002633                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002633                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64125.694400                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64125.694400                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64125.694400                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64125.694400                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15661                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5931529                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5931529                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16673                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16673                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1084821500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1084821500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5948202                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5948202                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002803                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002803                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65064.565465                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65064.565465                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1012                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1012                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15661                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15661                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1004272500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1004272500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002633                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002633                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64125.694400                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64125.694400                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6401730                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15693                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           407.935385                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11912065                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11912065                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5943757                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5943757                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5943757                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5943757                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5549838                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5549838                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5549838                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5549838                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 479012785795                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 479012785795                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 479012785795                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 479012785795                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11493595                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11493595                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11493595                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11493595                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.482864                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.482864                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.482864                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.482864                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86311.129405                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86311.129405                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86311.129405                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86311.129405                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1536435                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5547241                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19601                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          60693                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    78.385542                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    91.398366                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496381                       # number of writebacks
system.cpu3.dcache.writebacks::total           496381                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5049934                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5049934                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5049934                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5049934                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       499904                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       499904                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       499904                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       499904                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55307412465                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55307412465                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55307412465                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55307412465                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043494                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043494                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043494                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043494                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 110636.067055                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 110636.067055                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 110636.067055                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 110636.067055                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496381                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4720382                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4720382                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4761010                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4761010                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 415893328500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 415893328500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9481392                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9481392                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.502143                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.502143                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87354.012804                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87354.012804                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4372493                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4372493                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388517                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388517                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43013182000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43013182000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040977                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040977                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110711.196679                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110711.196679                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1223375                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1223375                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       788828                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       788828                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  63119457295                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  63119457295                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012203                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012203                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.392022                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.392022                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80016.755611                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80016.755611                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       677441                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       677441                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111387                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111387                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12294230465                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12294230465                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055356                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055356                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 110374.015505                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 110374.015505                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        19010                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19010                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          822                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          822                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     31108500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     31108500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.041448                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.041448                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 37844.890511                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 37844.890511                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          175                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          647                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          647                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     20641500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     20641500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.032624                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.032624                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 31903.400309                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31903.400309                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18221                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18221                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          698                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          698                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      4911500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4911500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18919                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18919                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.036894                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.036894                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7036.532951                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7036.532951                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          684                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          684                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      4290500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4290500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.036154                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.036154                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6272.660819                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6272.660819                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       866500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       866500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       803500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       803500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          650                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            650                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1384                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1384                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15093498                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15093498                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2034                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2034                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.680433                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.680433                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 10905.706647                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 10905.706647                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1384                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1384                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13709498                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13709498                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.680433                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.680433                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  9905.706647                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  9905.706647                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.312275                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6486563                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           500842                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.951316                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.312275                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.978509                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978509                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23569577                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23569577                       # Number of data accesses
system.cpu0.numPwrStateTransitions                388                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          194                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4327077.319588                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11292549.314018                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          194    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     72175500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            194                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    44249932500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    839453000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4597156                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4597156                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4597156                       # number of overall hits
system.cpu0.icache.overall_hits::total        4597156                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77144                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77144                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77144                       # number of overall misses
system.cpu0.icache.overall_misses::total        77144                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5385390495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5385390495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5385390495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5385390495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4674300                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4674300                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4674300                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4674300                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016504                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016504                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016504                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016504                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69809.583312                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69809.583312                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69809.583312                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69809.583312                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        18419                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              246                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.873984                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72145                       # number of writebacks
system.cpu0.icache.writebacks::total            72145                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4992                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4992                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4992                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4992                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72152                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72152                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72152                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72152                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5022186496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5022186496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5022186496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5022186496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015436                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015436                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015436                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015436                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69605.644972                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69605.644972                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69605.644972                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69605.644972                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72145                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4597156                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4597156                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77144                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77144                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5385390495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5385390495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4674300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4674300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016504                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016504                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69809.583312                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69809.583312                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4992                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4992                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72152                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72152                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5022186496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5022186496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015436                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015436                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69605.644972                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69605.644972                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999173                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4670802                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72183                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.707784                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999173                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9420751                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9420751                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7748429                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7748429                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7748429                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7748429                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5491944                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5491944                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5491944                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5491944                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 465730296979                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 465730296979                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 465730296979                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 465730296979                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13240373                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13240373                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13240373                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13240373                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.414788                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.414788                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.414788                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.414788                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 84802.448273                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 84802.448273                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 84802.448273                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 84802.448273                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2085879                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2668240                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            36590                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29098                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.006805                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.698399                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       548482                       # number of writebacks
system.cpu0.dcache.writebacks::total           548482                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4940767                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4940767                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4940767                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4940767                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       551177                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       551177                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       551177                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       551177                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  58293174627                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  58293174627                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  58293174627                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  58293174627                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041629                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041629                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041629                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041629                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 105761.261132                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105761.261132                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 105761.261132                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105761.261132                       # average overall mshr miss latency
system.cpu0.dcache.replacements                548482                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5984112                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5984112                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4487108                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4487108                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 390310444500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 390310444500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10471220                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10471220                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.428518                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.428518                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86984.856282                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86984.856282                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4084413                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4084413                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       402695                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       402695                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  43777888000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  43777888000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038457                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038457                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 108712.271074                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 108712.271074                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1764317                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1764317                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1004836                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1004836                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  75419852479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  75419852479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2769153                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2769153                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.362868                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.362868                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75056.877420                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75056.877420                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       856354                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       856354                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148482                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148482                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  14515286627                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14515286627                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053620                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053620                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 97757.887333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 97757.887333                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16542                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16542                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     24811500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     24811500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        17701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.065477                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.065477                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21407.679034                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21407.679034                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          932                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          932                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          227                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          227                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2853000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2853000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012824                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012824                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12568.281938                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12568.281938                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15651                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15651                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1487                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1487                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19360500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19360500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17138                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17138                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.086766                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.086766                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 13019.838601                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13019.838601                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1474                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1474                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17895500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17895500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.086008                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.086008                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 12140.773406                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12140.773406                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       105500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       105500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        96500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        96500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1375                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1375                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          822                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          822                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9908500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9908500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2197                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2197                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.374147                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.374147                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12054.136253                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12054.136253                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          821                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          821                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9086500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9086500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.373691                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.373691                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11067.600487                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11067.600487                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.932101                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8336375                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           551136                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.125804                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.932101                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997878                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997878                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27105922                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27105922                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15597                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               33698                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5528                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               14759                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6017                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               12235                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5854                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               13514                       # number of demand (read+write) hits
system.l2.demand_hits::total                   107202                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15597                       # number of overall hits
system.l2.overall_hits::.cpu0.data              33698                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5528                       # number of overall hits
system.l2.overall_hits::.cpu1.data              14759                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6017                       # number of overall hits
system.l2.overall_hits::.cpu2.data              12235                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5854                       # number of overall hits
system.l2.overall_hits::.cpu3.data              13514                       # number of overall hits
system.l2.overall_hits::total                  107202                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56550                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            510965                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10532                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            482115                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9827                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            483924                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            483407                       # number of demand (read+write) misses
system.l2.demand_misses::total                2047127                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56550                       # number of overall misses
system.l2.overall_misses::.cpu0.data           510965                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10532                       # number of overall misses
system.l2.overall_misses::.cpu1.data           482115                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9827                       # number of overall misses
system.l2.overall_misses::.cpu2.data           483924                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9807                       # number of overall misses
system.l2.overall_misses::.cpu3.data           483407                       # number of overall misses
system.l2.overall_misses::total               2047127                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4730718977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  56956712366                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    964643490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  53664626320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    893776480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53869777825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    903741990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54344882845                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     226328880293                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4730718977                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  56956712366                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    964643490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  53664626320                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    893776480                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53869777825                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    903741990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54344882845                       # number of overall miss cycles
system.l2.overall_miss_latency::total    226328880293                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72147                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          544663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16060                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          496874                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15844                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          496159                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15661                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496921                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2154329                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72147                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         544663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16060                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         496874                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15844                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         496159                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15661                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496921                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2154329                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.783816                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.938131                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.655791                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.970296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.620235                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.975341                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.626205                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.972805                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.950239                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.783816                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.938131                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.655791                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.970296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.620235                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.975341                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.626205                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.972805                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.950239                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83655.507993                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111468.911503                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91591.672047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111310.841438                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90951.102066                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111318.673645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92152.747017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112420.554202                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110559.276632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83655.507993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111468.911503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91591.672047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111310.841438                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90951.102066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111318.673645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92152.747017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112420.554202                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110559.276632                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              47408                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2069                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.913485                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     28181                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              929828                       # number of writebacks
system.l2.writebacks::total                    929828                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1017                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           5939                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4395                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1572                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4439                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1485                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4319                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1791                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               24957                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1017                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          5939                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4395                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1572                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4439                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1485                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4319                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1791                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              24957                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       505026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       480543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       482439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       481616                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2022170                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       505026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       480543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       482439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       481616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        70959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2093129                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4099035984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  51474443392                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    527155999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  48733140839                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    462279991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  48925969337                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    482790497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49394510360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 204099326399                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4099035984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  51474443392                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    527155999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  48733140839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    462279991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  48925969337                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    482790497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49394510360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   7778329238                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 211877655637                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.769720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.927227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.382130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.967133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.340066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.972348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.350425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.969200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.938654                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.769720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.927227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.382130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.967133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.340066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.972348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.350425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.969200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.971592                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73812.615634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101924.343285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85897.995600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101412.653683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85798.068114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101413.793945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87972.029337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102559.944769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100930.844785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73812.615634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101924.343285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85897.995600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101412.653683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85798.068114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101413.793945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87972.029337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102559.944769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 109617.233022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101225.321343                       # average overall mshr miss latency
system.l2.replacements                        4098157                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938758                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938758                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       938758                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938758                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1156655                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1156655                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1156655                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1156655                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        70959                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          70959                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   7778329238                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   7778329238                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 109617.233022                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 109617.233022                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             166                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             117                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             142                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  459                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           160                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           144                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           154                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                592                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1979000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       308000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       246000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       336000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2869000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          194                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          310                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          271                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          276                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1051                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.824742                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.464516                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.568266                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.485507                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.563273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12368.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2138.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1597.402597                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2507.462687                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4846.283784                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          160                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          143                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          154                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           590                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3222000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2905500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3106500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2680500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11914500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.824742                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.461290                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.568266                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.481884                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.561370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20137.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20318.181818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20172.077922                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20154.135338                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20194.067797                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           100                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           107                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            75                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            71                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                353                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          428                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          101                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              638                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3475500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       150000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       300000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       237000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4162500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          528                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          158                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          176                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          129                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            991                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.810606                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.322785                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.573864                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.449612                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.643794                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  8120.327103                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2941.176471                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2970.297030                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4086.206897                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6524.294671                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          427                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           50                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          101                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          636                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8549000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1020000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2023000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1175500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     12767500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.808712                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.316456                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.573864                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.449612                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.641776                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20021.077283                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20029.702970                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20267.241379                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20074.685535                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            17241                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3288                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2924                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26226                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         127162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         107632                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         107299                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         107646                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              449739                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14014923456                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11646315433                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11590270935                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12082820439                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   49334330263                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       144403                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            475965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.880605                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.974883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.970268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.973555                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.944899                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110213.141159                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108204.952365                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 108018.443182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112245.884092                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109695.468401                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         4990                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          115                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          120                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          150                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5375                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       122172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       107517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       107179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       107496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         444364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12420864463                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10562633436                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10509864939                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  10996904441                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  44490267279                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.846049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.973842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.969183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.972199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.933606                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101667.030604                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98241.519350                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 98058.994197                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 102300.592031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100121.223319                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15597                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5528                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6017                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5854                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              32996                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10532                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            86716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4730718977                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    964643490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    893776480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    903741990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7492880937                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16060                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119712                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.783816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.655791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.620235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.626205                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.724372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83655.507993                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91591.672047                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90951.102066                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92152.747017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86407.132905                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1017                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4395                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4439                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4319                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14170                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55533                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5488                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        72546                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4099035984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    527155999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    462279991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    482790497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5571262471                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.769720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.382130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.340066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.350425                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.606004                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73812.615634                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85897.995600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85798.068114                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87972.029337                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76796.273688                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        16457                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        11986                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         8947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        10590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       383803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       374483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       376625                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       375761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1510672                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  42941788910                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42018310887                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  42279506890                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42262062406                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 169501669093                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       400260                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       386469                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       385572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.958884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.968986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.976796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.972590                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.969217                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111884.974609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112203.520285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112258.896489                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112470.592760                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112202.827015                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          949                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1457                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1365                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1641                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         5412                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       382854                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       373026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       375260                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       374120                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1505260                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39053578929                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38170507403                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38416104398                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38397605919                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 154037796649                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.956513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.965216                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.973255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.968342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.965745                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102006.453972                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102326.667318                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102371.967164                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102634.464661                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102333.016654                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1997                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2030                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1126                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           45                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           44                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1248                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     27738998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        14999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       223500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     27977497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3123                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           46                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           53                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3278                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.360551                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.717391                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.803571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.830189                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.380720                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 24634.989343                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   454.515152                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  5079.545455                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22417.866186                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          343                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          346                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          783                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           45                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          902                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     15438983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       663494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       901997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       851995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     17856469                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.250720                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.695652                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.803571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.792453                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.275168                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19717.730524                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20734.187500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20044.377778                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20285.595238                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19796.528825                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.996596                       # Cycle average of tags in use
system.l2.tags.total_refs                     4298469                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4100584                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.048258                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.014186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.402723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.666081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.203317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.889363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.176789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.899956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.167549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.678085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     1.898549                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.484597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.119783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.107646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.107812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.104345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.029665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999947                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38141024                       # Number of tag accesses
system.l2.tags.data_accesses                 38141024                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3554112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      32328256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        392768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30754880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        344832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30876224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        351232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      30823488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      4502400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133928192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3554112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       392768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       344832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       351232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4642944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59509056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59509056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         505129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         480545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         482441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         481617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        70350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2092628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       929829                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             929829                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         78823696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        716981517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8710875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        682086918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          7647742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        684778106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          7789683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        683608518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     99854987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2970282041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     78823696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8710875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      7647742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      7789683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        102971995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1319801886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1319801886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1319801886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        78823696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       716981517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8710875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       682086918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         7647742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       684778106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         7789683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       683608518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     99854987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4290083927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    928213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    501703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    479555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    481496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    480807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     70258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000112379750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56537                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56537                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3854769                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             876637                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2092629                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     929829                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2092629                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   929829                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6263                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1616                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            123584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            137508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            132387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            126143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            148125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            129305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            136482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            128395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            131934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            126137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           139602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           126794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           126561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           124867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           123798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            57967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56655                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  86730350824                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10431830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            125849713324                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41570.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60320.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1223969                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  846949                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2092629                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               929829                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  284584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  374555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  390370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  352981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  266484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  172720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  101889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   31670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  11353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  55305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  61236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  66200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  67245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  60687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  59382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  58993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  58815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       943652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    204.453337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.887346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.843320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       487188     51.63%     51.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       309698     32.82%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16882      1.79%     86.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12031      1.27%     87.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9532      1.01%     88.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7966      0.84%     89.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6606      0.70%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5548      0.59%     90.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        88201      9.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       943652                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.901074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.595156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.893327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           3469      6.14%      6.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         26114     46.19%     52.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         12233     21.64%     73.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          7480     13.23%     87.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3550      6.28%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2019      3.57%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1094      1.94%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          241      0.43%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           85      0.15%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           52      0.09%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           47      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           36      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           28      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           43      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           28      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           14      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56537                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.417656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.366668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.431721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50414     89.17%     89.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              886      1.57%     90.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1239      2.19%     92.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1060      1.87%     94.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              912      1.61%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              657      1.16%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              523      0.93%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              386      0.68%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              206      0.36%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              112      0.20%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               49      0.09%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               36      0.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               23      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               17      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56537                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133527424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  400832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59405120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133928256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59509056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2961.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1317.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2970.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1319.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45089464500                       # Total gap between requests
system.mem_ctrls.avgGap                      14918.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3554176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     32108992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       392768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30691520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       344832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30815744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       351232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     30771648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      4496512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59405120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 78825115.059507742524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 712118642.645950436592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8710874.979655688629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 680681709.445785164833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 7647742.282937077805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 683436770.279337644577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 7789682.562872806564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 682458801.750580430031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 99724401.877244472504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1317496775.377433300018                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       505129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       480545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       482441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       481617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        70350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       929829                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1802764575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30564804435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    271143284                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28832006823                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    237318287                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28941769042                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    253811021                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29427615628                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   5518480229                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1173349366866                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32462.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60508.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44181.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59998.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44045.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59990.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46248.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61101.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     78443.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1261898.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3363268440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1787615775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7314480180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2410178400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3559380240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20303309940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        216799680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        38955032655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        863.951287                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    283967266                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1505660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43299758234                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3374413980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1793543565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7582173060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2435051700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3559380240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20290332750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        227727840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39262623135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        870.773081                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    319882983                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1505660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43263842517                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                924                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          463                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11626141.468683                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   16016778.026412                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          463    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     82605500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            463                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39706482000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5382903500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4570072                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4570072                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4570072                       # number of overall hits
system.cpu1.icache.overall_hits::total        4570072                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16928                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16928                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16928                       # number of overall misses
system.cpu1.icache.overall_misses::total        16928                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1135676998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1135676998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1135676998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1135676998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4587000                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4587000                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4587000                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4587000                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003690                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003690                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003690                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003690                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67088.669542                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67088.669542                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67088.669542                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67088.669542                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3417                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    62.127273                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16060                       # number of writebacks
system.cpu1.icache.writebacks::total            16060                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          868                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          868                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          868                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          868                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16060                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16060                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16060                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16060                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1061972500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1061972500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1061972500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1061972500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003501                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003501                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003501                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003501                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66125.311333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66125.311333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66125.311333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66125.311333                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16060                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4570072                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4570072                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16928                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16928                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1135676998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1135676998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4587000                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4587000                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003690                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003690                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67088.669542                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67088.669542                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          868                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          868                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16060                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16060                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1061972500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1061972500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003501                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003501                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66125.311333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66125.311333                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5020400                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16092                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           311.981109                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9190060                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9190060                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7420684                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7420684                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7420684                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7420684                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5252188                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5252188                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5252188                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5252188                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 448654987930                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 448654987930                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 448654987930                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 448654987930                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12672872                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12672872                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12672872                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12672872                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.414443                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.414443                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.414443                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.414443                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85422.492099                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85422.492099                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85422.492099                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85422.492099                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1522480                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2657151                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19485                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          28751                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.136002                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.419429                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       496124                       # number of writebacks
system.cpu1.dcache.writebacks::total           496124                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4752635                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4752635                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4752635                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4752635                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       499553                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       499553                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       499553                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       499553                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54628052467                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54628052467                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54628052467                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54628052467                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039419                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039419                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039419                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039419                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109353.867291                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109353.867291                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109353.867291                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109353.867291                       # average overall mshr miss latency
system.cpu1.dcache.replacements                496124                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5817762                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5817762                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4492056                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4492056                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 388992836500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 388992836500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10309818                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10309818                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.435707                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.435707                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86595.722872                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86595.722872                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4103646                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4103646                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       388410                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       388410                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42773930500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42773930500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037674                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037674                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110125.718957                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110125.718957                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1602922                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1602922                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       760132                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       760132                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  59662151430                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  59662151430                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2363054                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2363054                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.321674                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.321674                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78489.198494                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78489.198494                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       648989                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       648989                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111143                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111143                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11854121967                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11854121967                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047034                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047034                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106656.487291                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106656.487291                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        17479                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17479                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          750                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          750                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28274000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28274000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        18229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.041143                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.041143                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37698.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37698.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          213                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          213                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          537                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          537                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     19708500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     19708500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029459                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029459                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36701.117318                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36701.117318                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16688                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16688                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          783                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          783                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5300500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5300500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        17471                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17471                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.044817                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.044817                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6769.476373                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6769.476373                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          767                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          767                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      4615500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4615500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.043901                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.043901                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6017.601043                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6017.601043                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1180500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1180500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1098500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1098500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          647                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            647                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1245                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1245                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14735999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14735999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1892                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1892                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.658034                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.658034                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11836.143775                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11836.143775                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1243                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1243                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13490999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13490999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.656977                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.656977                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10853.579244                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10853.579244                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.467348                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7959501                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           500378                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.906976                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.467348                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.983355                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983355                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25921274                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25921274                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45089385500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1689014                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           22                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1868586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1217551                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3168329                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           123996                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4559                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3479                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8038                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          243                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          243                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           479383                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          479383                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119716                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1569320                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3278                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3278                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       216443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1650696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1495645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1494031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1496427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6495937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9234688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     69961280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2055680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63551808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2028032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63473472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2004608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63571328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              275880896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4242483                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60426368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6402829                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.354537                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.550443                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4285764     66.94%     66.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2032709     31.75%     98.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31527      0.49%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  37042      0.58%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  15787      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6402829                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4325925981                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         751402373                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          26014555                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         752642525                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25668219                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         825082911                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108786035                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         751997352                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          26309089                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
