// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "01/08/2019 12:55:06"
                                                                                
// Verilog Test Bench template for design : Machine
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ns/ 1 ps
module Machine_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg clock;
reg [31:0] In;
reg power;
// wires                                               
wire [15:0]  Out;

// assign statements (if any)                          
Machine i1 (
// port map - connection between master ports and signals/registers   
	.clock(clock),
	.In(In),
	.Out(Out),
	.power(power)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
clock <= 0;
In <= 32'b0000_0000_0000_0000_0000_0000_0000_0000;
power <= 0;
                                                       
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
#0
power <= 1;
In <= 32'b001000_01000_01000_0000_0000_0000_0001;
#1000
In <= 32'b000000_01000_01001_01001_00000_100000;
#1000
In <= 32'b000000_01000_01001_01000_00000_100010;
#1000
In <= 32'b000000_01000_01001_01011_00000_100101;
#1000
In <= 32'b000000_01000_01001_01100_00000_100100;
#1000
In <= 32'b001101_01000_01011_0101_0101_0101_0101;
#1000
In <= 32'b001100_01000_01100_0101_0101_0101_0101;
#1000



                                                       
@eachvec;                                              
// --> end                                             
end

always begin
	#100
	clock <= ~clock;
end
                                                    
endmodule

