//Author: TrongTran
//Date: 2019


module pc (clk, rst_n, PC_IN, PC_OUT);

   parameter PC_WIDTH = 32;

   input clk;
   input rst_n;
   input  [PC_WIDTH-1:0] PC_IN;
   output [PC_WIDTH-1:0] PC_OUT;
   reg    [PC_WIDTH-1:0] PC_OUT;
   always @ (posedge clk or negedge rst_n) begin
      if (!rst_n) begin
         PC_OUT <= 32'h0000_0000;
      end else begin
         PC_OUT <= PC_IN;
      end
   end

endmodule
