# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 4807175378 # Weave simulation time
 time: # Simulator time breakdown
  init: 917553107
  bound: 36780376019
  weave: 5965285890
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 124777 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 1247772275 # Simulated unhalted cycles
   cCycles: 287600396 # Cycles due to contention stalls
   instrs: 1000002478 # Simulated instructions
   uops: 1001587257 # Retired micro-ops
   bbls: 111116654 # Basic blocks
   approxInstrs: 46 # Instrs with approx uop decoding
   mispredBranches: 483 # Mispredicted branches
   condBranches: 110786083 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 111185478 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 175 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 1668 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1667 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 196824 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 219000528 # Filtered GETS hits
   fhGETX: 100890343 # Filtered GETX hits
   hGETS: 3503182 # GETS hits
   hGETX: 3329849 # GETX hits
   mGETS: 146927 # GETS misses
   mGETXIM: 6892017 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 3386055 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 824228512 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 8265 # GETS hits
   hGETX: 371 # GETX hits
   mGETS: 140330 # GETS misses
   mGETXIM: 6891646 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 93855 # Clean evictions (from lower level)
   PUTX: 3558522 # Dirty evictions (from lower level)
   INV: 5039652 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 768100440 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 49515 # GETS hits
   hGETX: 10673 # GETX hits
   mGETS: 90815 # GETS misses
   mGETXIM: 6880973 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 79389 # Clean evictions (from lower level)
   PUTX: 1908839 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 627460920 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 1757501 # Read requests
   wr: 1735392 # Write requests
   rdlat: 233293296 # Total latency experienced by read requests
   wrlat: 238249795 # Total latency experienced by write requests
   rdhits: 17 # Read row hits
   wrhits: 1002 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 1726071
    14: 4217
    15: 2729
    16: 1768
    17: 591
    18: 495
    19: 544
    20: 917
    21: 632
    22: 622
    23: 520
    24: 391
    25: 470
    26: 188
    27: 279
    28: 353
    29: 144
    30: 162
    31: 192
    32: 314
    33: 3081
    34: 1422
    35: 2026
    36: 654
    37: 1948
    38: 3617
    39: 417
    40: 576
    41: 1370
    42: 567
    43: 77
    44: 28
    45: 32
    46: 16
    47: 19
    48: 9
    49: 7
    50: 7
    51: 0
    52: 7
    53: 3
    54: 4
    55: 2
    56: 4
    57: 1
    58: 2
    59: 0
    60: 2
    61: 1
    62: 0
    63: 0
    64: 2
    65: 0
    66: 0
    67: 0
    68: 1
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 1744891 # Read requests
   wr: 1725762 # Write requests
   rdlat: 231383314 # Total latency experienced by read requests
   wrlat: 235552422 # Total latency experienced by write requests
   rdhits: 8 # Read row hits
   wrhits: 605 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 1719050
    14: 2715
    15: 1837
    16: 849
    17: 366
    18: 262
    19: 314
    20: 411
    21: 340
    22: 305
    23: 270
    24: 228
    25: 450
    26: 132
    27: 240
    28: 321
    29: 150
    30: 154
    31: 200
    32: 259
    33: 2978
    34: 1375
    35: 2496
    36: 765
    37: 1840
    38: 3441
    39: 408
    40: 624
    41: 1391
    42: 540
    43: 73
    44: 9
    45: 11
    46: 12
    47: 10
    48: 5
    49: 5
    50: 3
    51: 9
    52: 14
    53: 3
    54: 5
    55: 2
    56: 5
    57: 2
    58: 4
    59: 1
    60: 2
    61: 1
    62: 0
    63: 1
    64: 0
    65: 1
    66: 1
    67: 1
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 1735872 # Read requests
   wr: 1717966 # Write requests
   rdlat: 229868756 # Total latency experienced by read requests
   wrlat: 233190640 # Total latency experienced by write requests
   rdhits: 8 # Read row hits
   wrhits: 258 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 2
    13: 1715146
    14: 1618
    15: 717
    16: 343
    17: 97
    18: 109
    19: 86
    20: 165
    21: 129
    22: 113
    23: 56
    24: 71
    25: 295
    26: 59
    27: 158
    28: 243
    29: 68
    30: 99
    31: 124
    32: 295
    33: 3458
    34: 1380
    35: 2008
    36: 732
    37: 1864
    38: 3374
    39: 442
    40: 608
    41: 1313
    42: 581
    43: 81
    44: 13
    45: 12
    46: 6
    47: 0
    48: 0
    49: 1
    50: 2
    51: 3
    52: 1
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 1733506 # Read requests
   wr: 1715966 # Write requests
   rdlat: 229340633 # Total latency experienced by read requests
   wrlat: 232747399 # Total latency experienced by write requests
   rdhits: 8 # Read row hits
   wrhits: 218 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 3
    13: 1714552
    14: 1406
    15: 646
    16: 113
    17: 14
    18: 61
    19: 76
    20: 56
    21: 30
    22: 34
    23: 23
    24: 17
    25: 300
    26: 62
    27: 131
    28: 225
    29: 76
    30: 117
    31: 135
    32: 230
    33: 2894
    34: 1338
    35: 2156
    36: 662
    37: 1760
    38: 3578
    39: 358
    40: 521
    41: 1330
    42: 525
    43: 56
    44: 6
    45: 11
    46: 1
    47: 1
    48: 1
    49: 0
    50: 0
    51: 0
    52: 1
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 124777
  rqSzHist: # Run queue size histogram
   0: 124777
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 1247772275
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 1000002478
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 6561301751 # Weave simulation time
 time: # Simulator time breakdown
  init: 877072864
  bound: 38609183024
  weave: 7879330716
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 124820 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 1248202227 # Simulated unhalted cycles
   cCycles: 287749588 # Cycles due to contention stalls
   instrs: 1000006942 # Simulated instructions
   uops: 1001591721 # Retired micro-ops
   bbls: 111117150 # Basic blocks
   approxInstrs: 46 # Instrs with approx uop decoding
   mispredBranches: 483 # Mispredicted branches
   condBranches: 110786579 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 111185984 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 174 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 1660 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1659 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 195880 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 219001512 # Filtered GETS hits
   fhGETX: 100890805 # Filtered GETX hits
   hGETS: 3503207 # GETS hits
   hGETX: 3329852 # GETX hits
   mGETS: 146910 # GETS misses
   mGETXIM: 6892048 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 3409253 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 824659454 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 5685 # GETS hits
   hGETX: 337 # GETX hits
   mGETS: 142885 # GETS misses
   mGETXIM: 6891711 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 91915 # Clean evictions (from lower level)
   PUTX: 3537278 # Dirty evictions (from lower level)
   INV: 5067134 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 768530390 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 48108 # GETS hits
   hGETX: 10505 # GETX hits
   mGETS: 94777 # GETS misses
   mGETXIM: 6881206 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 78388 # Clean evictions (from lower level)
   PUTX: 1884978 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 627838470 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 1758243 # Read requests
   wr: 1735345 # Write requests
   rdlat: 233448049 # Total latency experienced by read requests
   wrlat: 238088204 # Total latency experienced by write requests
   rdhits: 14 # Read row hits
   wrhits: 936 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 1
    10: 0
    11: 0
    12: 0
    13: 1726619
    14: 4254
    15: 2757
    16: 1649
    17: 674
    18: 523
    19: 595
    20: 872
    21: 643
    22: 553
    23: 442
    24: 369
    25: 467
    26: 189
    27: 266
    28: 327
    29: 178
    30: 187
    31: 184
    32: 320
    33: 3186
    34: 1407
    35: 2122
    36: 687
    37: 2018
    38: 3565
    39: 389
    40: 604
    41: 1360
    42: 579
    43: 86
    44: 21
    45: 23
    46: 14
    47: 19
    48: 10
    49: 11
    50: 8
    51: 6
    52: 12
    53: 6
    54: 6
    55: 11
    56: 5
    57: 2
    58: 2
    59: 4
    60: 6
    61: 2
    62: 0
    63: 0
    64: 1
    65: 0
    66: 0
    67: 0
    68: 1
    69: 1
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 1746273 # Read requests
   wr: 1725774 # Write requests
   rdlat: 231524082 # Total latency experienced by read requests
   wrlat: 235397845 # Total latency experienced by write requests
   rdhits: 12 # Read row hits
   wrhits: 622 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 1
    11: 0
    12: 0
    13: 1720415
    14: 2825
    15: 1790
    16: 878
    17: 358
    18: 285
    19: 315
    20: 471
    21: 356
    22: 343
    23: 256
    24: 224
    25: 450
    26: 145
    27: 232
    28: 314
    29: 155
    30: 172
    31: 173
    32: 242
    33: 3003
    34: 1372
    35: 2482
    36: 731
    37: 1739
    38: 3479
    39: 404
    40: 599
    41: 1354
    42: 555
    43: 67
    44: 17
    45: 13
    46: 8
    47: 6
    48: 4
    49: 2
    50: 1
    51: 2
    52: 3
    53: 3
    54: 9
    55: 1
    56: 2
    57: 3
    58: 0
    59: 3
    60: 2
    61: 1
    62: 0
    63: 2
    64: 1
    65: 2
    66: 0
    67: 0
    68: 0
    69: 0
    70: 2
    71: 0
    72: 1
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 1736996 # Read requests
   wr: 1717996 # Write requests
   rdlat: 229918792 # Total latency experienced by read requests
   wrlat: 233122795 # Total latency experienced by write requests
   rdhits: 7 # Read row hits
   wrhits: 276 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 1716721
    14: 1622
    15: 703
    16: 327
    17: 100
    18: 103
    19: 105
    20: 170
    21: 112
    22: 113
    23: 41
    24: 77
    25: 290
    26: 44
    27: 140
    28: 242
    29: 59
    30: 81
    31: 138
    32: 303
    33: 3349
    34: 1397
    35: 1903
    36: 710
    37: 1841
    38: 3428
    39: 375
    40: 508
    41: 1339
    42: 539
    43: 78
    44: 9
    45: 12
    46: 3
    47: 5
    48: 3
    49: 1
    50: 1
    51: 1
    52: 0
    53: 1
    54: 2
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 1734454 # Read requests
   wr: 1715947 # Write requests
   rdlat: 229547454 # Total latency experienced by read requests
   wrlat: 232710556 # Total latency experienced by write requests
   rdhits: 13 # Read row hits
   wrhits: 226 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 4
    13: 1715232
    14: 1380
    15: 620
    16: 88
    17: 28
    18: 62
    19: 87
    20: 48
    21: 29
    22: 25
    23: 22
    24: 23
    25: 294
    26: 57
    27: 146
    28: 244
    29: 85
    30: 102
    31: 138
    32: 255
    33: 2918
    34: 1324
    35: 2152
    36: 655
    37: 1839
    38: 3596
    39: 407
    40: 627
    41: 1372
    42: 522
    43: 49
    44: 5
    45: 15
    46: 4
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 124820
  rqSzHist: # Run queue size histogram
   0: 124820
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 1248202227
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 1000006942
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
