diff --git a/arch/arm/boot/dts/mt7623.dtsi b/arch/arm/boot/dts/mt7623.dtsi
index efca23c2..ee961282 100644
--- a/arch/arm/boot/dts/mt7623.dtsi
+++ b/arch/arm/boot/dts/mt7623.dtsi
@@ -13,6 +13,7 @@
 #include <dt-bindings/power/mt2701-power.h>
 #include <dt-bindings/gpio/gpio.h>
 #include <dt-bindings/phy/phy.h>
+#include <dt-bindings/memory/mt2701-larb-port.h>
 #include <dt-bindings/reset/mt2701-resets.h>
 #include <dt-bindings/thermal/thermal.h>
 
@@ -22,6 +23,11 @@
 	#address-cells = <2>;
 	#size-cells = <2>;
 
+  aliases {
+  	rdma0 = &rdma0;
+  	rdma1 = &rdma1;
+  };
+
 	cpu_opp_table: opp-table {
 		compatible = "operating-points-v2";
 		opp-shared;
@@ -279,6 +285,17 @@
 		clock-names = "system-clk", "rtc-clk";
 	};
 
+  smi_common: smi@1000c000 {
+  	compatible = "mediatek,mt7623-smi-common",
+  		           "mediatek,mt2701-smi-common";
+		reg = <0 0x1000c000 0 0x1000>;
+		clocks = <&infracfg CLK_INFRA_SMI>,
+			 <&mmsys CLK_MM_SMI_COMMON>,
+			 <&infracfg CLK_INFRA_SMI>;
+		clock-names = "apb", "smi", "async";
+		power-domains = <&scpsys MT2701_POWER_DOMAIN_DISP>;
+	};
+
 	pwrap: pwrap@1000d000 {
 		compatible = "mediatek,mt7623-pwrap",
 			     "mediatek,mt2701-pwrap";
@@ -292,6 +309,27 @@
 		clock-names = "spi", "wrap";
 	};
 
+	mipi_tx0: mipi-dphy@10010000 {
+		compatible = "mediatek,mt7623-mipi-tx",
+			     "mediatek,mt2701-mipi-tx";
+		reg = <0 0x10010000 0 0x90>;
+		clocks = <&clk26m>;
+		clock-output-names = "mipi_tx0_pll";
+		#clock-cells = <0>;
+		#phy-cells = <0>;
+		status = "disabled";
+	};
+
+  cec: cec@10012000 {
+    compatible = "mediatek,mt8173-cec",
+  		     "mediatek,mt7623-cec",
+  		     "mediatek,mt2701-cec";
+  	reg = <0 0x10012000 0 0xbc>;
+  	interrupts = <GIC_SPI 182 IRQ_TYPE_LEVEL_LOW>;
+  	clocks = <&infracfg CLK_INFRA_CEC>;
+  	status = "disabled";
+  };
+
 	cir: cir@10013000 {
 		compatible = "mediatek,mt7623-cir";
 		reg = <0 0x10013000 0 0x1000>;
@@ -310,6 +348,17 @@
 		reg = <0 0x10200100 0 0x1c>;
 	};
 
+  iommu: mmsys_iommu@10205000 {
+  	compatible = "mediatek,mt7623-m4u",
+  		     "mediatek,mt2701-m4u";
+  	reg = <0 0x10205000 0 0x1000>;
+  	interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_LOW>;
+  	clocks = <&infracfg CLK_INFRA_M4U>;
+  	clock-names = "bclk";
+  	mediatek,larbs = <&larb0 &larb1 &larb2>;
+  	#iommu-cells = <1>;
+  };
+
 	efuse: efuse@10206000 {
 		compatible = "mediatek,mt7623-efuse",
 			     "mediatek,mt8173-efuse";
@@ -329,6 +378,18 @@
 		#clock-cells = <1>;
 	};
 
+  hdmi_phy: phy@10209100 {
+  	compatible = "mediatek,mt7623-hdmi-phy",
+  		     "mediatek,mt2701-hdmi-phy";
+  	reg = <0 0x10209100 0 0x24>;
+  	clocks = <&apmixedsys CLK_APMIXED_HDMI_REF>;
+  	clock-names = "pll_ref";
+  	clock-output-names = "hdmitx_dig_cts";
+  	#clock-cells = <0>;
+  	#phy-cells = <0>;
+  	status = "disabled";
+  };
+
 	rng: rng@1020f000 {
 		compatible = "mediatek,mt7623-rng";
 		reg = <0 0x1020f000 0 0x1000>;
@@ -475,6 +536,17 @@
 		status = "disabled";
 	};
 
+  hdmiddc0: i2c@11013000 {
+  	compatible = "mediatek,mt8173-hdmi-ddc",
+  		     "mediatek,mt7623-hdmi-ddc",
+  		     "mediatek,mt2701-hdmi-ddc";
+  	interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_LOW>;
+  	reg = <0 0x11013000 0 0x1C>;
+  	clocks = <&pericfg CLK_PERI_I2C3>;
+  	clock-names = "ddc-i2c";
+  	status = "disabled";
+  };
+
 	thermal: thermal@1100b000 {
 		#thermal-sensor-cells = <1>;
 		compatible = "mediatek,mt7623-thermal",
@@ -720,6 +792,201 @@
 		clock-names = "wifi-dma";
 	};
 
+	mmsys: syscon@14000000 {
+		compatible = "mediatek,mt7623-mmsys",
+					"mediatek,mt2701-mmsys",
+					"syscon";
+		reg = <0 0x14000000 0 0x1000>;
+		#clock-cells = <1>;
+	};
+
+	display_components: dispsys@14000000 {
+		compatible = "mediatek,mt7623-mmsys",
+					"mediatek,mt2701-mmsys";
+		reg = <0 0x14000000 0 0x1000>;
+		power-domains = <&scpsys MT2701_POWER_DOMAIN_DISP>;
+	};
+
+	ovl@14007000 {
+		compatible = "mediatek,mt7623-disp-ovl",
+					"mediatek,mt2701-disp-ovl";
+		reg = <0 0x14007000 0 0x1000>;
+		interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_LOW>;
+		clocks = <&mmsys CLK_MM_DISP_OVL>;
+		iommus = <&iommu MT2701_M4U_PORT_DISP_OVL_0>;
+		mediatek,larb = <&larb0>;
+	};
+
+	rdma0: rdma@14008000 {
+		compatible = "mediatek,mt7623-disp-rdma",
+					"mediatek,mt2701-disp-rdma";
+		reg = <0 0x14008000 0 0x1000>;
+		interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_LOW>;
+		clocks = <&mmsys CLK_MM_DISP_RDMA>;
+		iommus = <&iommu MT2701_M4U_PORT_DISP_RDMA>;
+		mediatek,larb = <&larb0>;
+	};
+
+	wdma@14009000 {
+		compatible = "mediatek,mt7623-disp-wdma",
+					"mediatek,mt2701-disp-wdma";
+		reg = <0 0x14009000 0 0x1000>;
+		interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_LOW>;
+		clocks = <&mmsys CLK_MM_DISP_WDMA>;
+		iommus = <&iommu MT2701_M4U_PORT_DISP_WDMA>;
+		mediatek,larb = <&larb0>;
+	};
+
+	bls: bls@1400a000 {
+		compatible = "mediatek,mt7623-disp-pwm",
+					"mediatek,mt2701-disp-pwm";
+		reg = <0 0x1400a000 0 0x1000>;
+		#pwm-cells = <2>;
+		clocks = <&mmsys CLK_MM_MDP_BLS_26M>,
+			<&mmsys CLK_MM_DISP_BLS>;
+		clock-names = "main", "mm";
+ 		status = "disabled";
+	};
+
+	color@1400b000 {
+		compatible = "mediatek,mt7623-disp-color",
+					"mediatek,mt2701-disp-color";
+		reg = <0 0x1400b000 0 0x1000>;
+		interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_LOW>;
+		clocks = <&mmsys CLK_MM_DISP_COLOR>;
+	};
+
+	dsi: dsi@1400c000 {
+		compatible = "mediatek,mt7623-dsi",
+					"mediatek,mt2701-dsi";
+		reg = <0 0x1400c000 0 0x1000>;
+		interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_LOW>;
+		clocks = <&mmsys CLK_MM_DSI_ENGINE>,
+			<&mmsys CLK_MM_DSI_DIG>,
+			<&mipi_tx0>;
+		clock-names = "engine", "digital", "hs";
+		phys = <&mipi_tx0>;
+		phy-names = "dphy";
+		status = "disabled";
+	};
+
+	mutex: mutex@1400e000 {
+		compatible = "mediatek,mt7623-disp-mutex",
+					"mediatek,mt2701-disp-mutex";
+		reg = <0 0x1400e000 0 0x1000>;
+		interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_LOW>;
+		clocks = <&mmsys CLK_MM_MUTEX_32K>;
+	};
+
+	larb0: larb@14010000 {
+		compatible = "mediatek,mt7623-smi-larb",
+					"mediatek,mt2701-smi-larb";
+		reg = <0 0x14010000 0 0x1000>;
+		mediatek,smi = <&smi_common>;
+		mediatek,larb-id = <0>;
+		clocks = <&mmsys CLK_MM_SMI_LARB0>,
+			 <&mmsys CLK_MM_SMI_LARB0>;
+		clock-names = "apb", "smi";
+		power-domains = <&scpsys MT2701_POWER_DOMAIN_DISP>;
+	};
+
+	rdma1: rdma@14012000 {
+		compatible = "mediatek,mt7623-disp-rdma",
+					"mediatek,mt2701-disp-rdma";
+		reg = <0 0x14012000 0 0x1000>;
+		interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_LOW>;
+		clocks = <&mmsys CLK_MM_DISP_RDMA1>;
+		iommus = <&iommu MT2701_M4U_PORT_DISP_RDMA1>;
+		mediatek,larb = <&larb0>;
+	};
+
+	dpi0: dpi@14014000 {
+		compatible = "mediatek,mt7623-dpi",
+					"mediatek,mt2701-dpi";
+		reg = <0 0x14014000 0 0x1000>;
+		interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_LOW>;
+		clocks = <&mmsys CLK_MM_DPI1_DIGL>,
+			 <&mmsys CLK_MM_DPI1_ENGINE>,
+			 <&topckgen CLK_TOP_TVDPLL>;
+		clock-names = "pixel", "engine", "pll";
+		status = "disabled";
+	};
+
+	hdmi0: hdmi@14015000 {
+		compatible = "mediatek,mt8173-hdmi",
+					"mediatek,mt7623-hdmi",
+					"mediatek,mt2701-hdmi";
+		reg = <0 0x14015000 0 0x400>;
+		clocks = <&mmsys CLK_MM_HDMI_PIXEL>,
+			<&mmsys CLK_MM_HDMI_PLL>,
+			<&mmsys CLK_MM_HDMI_AUDIO>,
+			<&mmsys CLK_MM_HDMI_SPDIF>;
+		clock-names = "pixel", "pll", "bclk", "spdif";
+		phys = <&hdmi_phy>;
+		phy-names = "hdmi";
+		mediatek,syscon-hdmi = <&mmsys 0x900>;
+		cec = <&cec>;
+		ddc-i2c-bus = <&hdmiddc0>;
+		assigned-clocks = <&topckgen CLK_TOP_HDMI_SEL>;
+		assigned-clock-parents = <&hdmi_phy>;
+		status = "disabled";
+	};
+
+	imgsys: syscon@15000000 {
+		compatible = "mediatek,mt7623-imgsys",
+					"mediatek,mt2701-imgsys",
+					"syscon";
+		reg = <0 0x15000000 0 0x1000>;
+		#clock-cells = <1>;
+	};
+
+	larb2: larb@15001000 {
+		compatible = "mediatek,mt7623-smi-larb",
+					"mediatek,mt2701-smi-larb";
+		reg = <0 0x15001000 0 0x1000>;
+		mediatek,smi = <&smi_common>;
+		mediatek,larb-id = <2>;
+		clocks = <&imgsys CLK_IMG_SMI_COMM>,
+			 <&imgsys CLK_IMG_SMI_COMM>;
+		clock-names = "apb", "smi";
+		power-domains = <&scpsys MT2701_POWER_DOMAIN_ISP>;
+	};
+
+	jpegdec: jpegdec@15004000 {
+		compatible = "mediatek,mt7623-jpgdec",
+					"mediatek,mt2701-jpgdec";
+		reg = <0 0x15004000 0 0x1000>;
+		interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_LOW>;
+		clocks =  <&imgsys CLK_IMG_JPGDEC_SMI>,
+			  <&imgsys CLK_IMG_JPGDEC>;
+		clock-names = "jpgdec-smi",
+					"jpgdec";
+		power-domains = <&scpsys MT2701_POWER_DOMAIN_ISP>;
+		mediatek,larb = <&larb2>;
+		iommus = <&iommu MT2701_M4U_PORT_JPGDEC_WDMA>,
+			<&iommu MT2701_M4U_PORT_JPGDEC_BSDMA>;
+	};
+
+	vdecsys: syscon@16000000 {
+		compatible = "mediatek,mt7623-vdecsys",
+					"mediatek,mt2701-vdecsys",
+					"syscon";
+		reg = <0 0x16000000 0 0x1000>;
+		#clock-cells = <1>;
+	};
+
+  larb1: larb@16010000 {
+  	compatible = "mediatek,mt7623-smi-larb",
+  				"mediatek,mt2701-smi-larb";
+  	reg = <0 0x16010000 0 0x1000>;
+  	mediatek,smi = <&smi_common>;
+  	mediatek,larb-id = <1>;
+  	clocks = <&vdecsys CLK_VDEC_CKGEN>,
+  		<&vdecsys CLK_VDEC_LARB>;
+  	clock-names = "apb", "smi";
+  	power-domains = <&scpsys MT2701_POWER_DOMAIN_VDEC>;
+  };
+
 	hifsys: syscon@1a000000 {
 		compatible = "mediatek,mt7623-hifsys",
 			     "mediatek,mt2701-hifsys",
@@ -974,6 +1241,14 @@
 		power-domains = <&scpsys MT2701_POWER_DOMAIN_ETH>;
 		status = "disabled";
 	};
+
+	bdpsys: syscon@1c000000 {
+		compatible = "mediatek,mt7623-bdpsys",
+			     "mediatek,mt2701-bdpsys",
+			     "syscon";
+		reg = <0 0x1c000000 0 0x1000>;
+		#clock-cells = <1>;
+	};
 };
 
 &pio {
diff --git a/arch/arm/boot/dts/mt7623n-bananapi-bpi-r2.dts b/arch/arm/boot/dts/mt7623n-bananapi-bpi-r2.dts
index c2385cfe..96cb6b5c 100644
--- a/arch/arm/boot/dts/mt7623n-bananapi-bpi-r2.dts
+++ b/arch/arm/boot/dts/mt7623n-bananapi-bpi-r2.dts
@@ -130,6 +130,15 @@
 	status = "okay";
 };
 
+&bls {
+	status = "okay";
+	port {
+		bls_out: endpoint {
+			remote-endpoint = <&dpi0_in>;
+		};
+	};
+};
+
 &cir {
 	pinctrl-names = "default";
 	pinctrl-0 = <&cir_pins_a>;
@@ -238,6 +247,49 @@
 	};
 };
 
+&cec {
+	status = "okay";
+};
+
+&hdmi_phy {
+	mediatek,ibias = <0xa>;
+	mediatek,ibias_up = <0x1c>;
+	status = "okay";
+};
+
+&hdmiddc0 {
+	status = "okay";
+};
+
+&dpi0 {
+	status = "okay";
+	port {
+		dpi0_out: endpoint {
+			remote-endpoint = <&hdmi0_in>;
+		};
+
+		dpi0_in: endpoint@1 {
+			remote-endpoint = <&bls_out>;
+		};
+	};
+};
+
+&hdmi0 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&hdmi_pin>;
+	ports {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		port@0 {
+			reg = <0>;
+			hdmi0_in: endpoint {
+				remote-endpoint = <&dpi0_out>;
+			};
+		};
+	};
+};
+
 &i2c0 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&i2c0_pins_a>;
@@ -316,6 +368,35 @@
 				bias-disable;
 		};
 	};
+
+  hdmi_pin: htplg {
+  	pins1 {
+  		pinmux = <MT7623_PIN_123_HTPLG_FUNC_HTPLG>;
+  		input-enable;
+  		bias-pull-down;
+  	};
+  };
+
+  mipi_dsi_pin: mipi_dsi_pin {
+  	pins_cmd_dat {
+  		pinmux = <MT7623_PIN_100_MIPI_TDP0_FUNC_TDP0>,
+  			 <MT7623_PIN_99_MIPI_TDN0_FUNC_TDN0>,
+  			 <MT7623_PIN_98_MIPI_TDP1_FUNC_TDP1>,
+  			 <MT7623_PIN_97_MIPI_TDN1_FUNC_TDN1>,
+  			 <MT7623_PIN_96_MIPI_TCP_FUNC_TCP>,
+  			 <MT7623_PIN_95_MIPI_TCN_FUNC_TCN>,
+  			 <MT7623_PIN_94_MIPI_TDP2_FUNC_TDP2>,
+  			 <MT7623_PIN_93_MIPI_TDN2_FUNC_TDN2>,
+  			 <MT7623_PIN_92_MIPI_TDP3_FUNC_TDP3>,
+  			 <MT7623_PIN_91_MIPI_TDN3_FUNC_TDN3>;
+  	};
+  };
+
+  	pwm_bls_gpio: pwm_bls_gpio {
+  	pins_cmd_dat {
+  		pinmux = <MT7623_PIN_203_PWM0_FUNC_DISP_PWM>;
+  	};
+  };
 };
 &consys {
 	mediatek,pwrap-regmap = <&pwrap>;
