//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	eigenBatch3dKernel
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.global .align 1 .b8 $str[16] = {99, 111, 104, 101, 114, 101, 110, 99, 101, 32, 61, 32, 37, 102, 10, 0};
.global .align 1 .b8 $str$1[121] = {71, 101, 116, 10, 32, 105, 100, 120, 58, 32, 37, 100, 44, 32, 102, 114, 97, 109, 101, 58, 32, 37, 100, 44, 32, 108, 97, 121, 101, 114, 58, 32, 37, 100, 44, 32, 108, 121, 97, 121, 101, 114, 83, 105, 122, 101, 58, 32, 37, 100, 44, 32, 10, 99, 111, 108, 58, 32, 37, 100, 44, 32, 114, 111, 119, 58, 32, 37, 100, 44, 32, 112, 97, 103, 101, 58, 32, 37, 100, 44, 32, 119, 111, 114, 100, 58, 32, 37, 100, 44, 32, 108, 100, 58, 32, 37, 100, 44, 32, 108, 100, 108, 100, 58, 32, 37, 100, 44, 32, 108, 100, 80, 116, 114, 58, 32, 37, 100, 10, 10, 0};
.global .align 1 .b8 $str$2[37] = {10, 77, 97, 116, 114, 105, 120, 58, 10, 37, 102, 32, 37, 102, 32, 37, 102, 10, 37, 102, 32, 37, 102, 32, 37, 102, 10, 37, 102, 32, 37, 102, 32, 37, 102, 10, 0};
.global .align 1 .b8 $str$3[14] = {40, 37, 102, 44, 32, 37, 102, 44, 32, 37, 102, 41, 10, 0};
.global .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};
.global .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry eigenBatch3dKernel(
	.param .u32 eigenBatch3dKernel_param_0,
	.param .u64 eigenBatch3dKernel_param_1,
	.param .u64 eigenBatch3dKernel_param_2,
	.param .u32 eigenBatch3dKernel_param_3,
	.param .u32 eigenBatch3dKernel_param_4,
	.param .u64 eigenBatch3dKernel_param_5,
	.param .u64 eigenBatch3dKernel_param_6,
	.param .u32 eigenBatch3dKernel_param_7,
	.param .u32 eigenBatch3dKernel_param_8,
	.param .u64 eigenBatch3dKernel_param_9,
	.param .u64 eigenBatch3dKernel_param_10,
	.param .u32 eigenBatch3dKernel_param_11,
	.param .u32 eigenBatch3dKernel_param_12,
	.param .u64 eigenBatch3dKernel_param_13,
	.param .u64 eigenBatch3dKernel_param_14,
	.param .u32 eigenBatch3dKernel_param_15,
	.param .u32 eigenBatch3dKernel_param_16,
	.param .u64 eigenBatch3dKernel_param_17,
	.param .u64 eigenBatch3dKernel_param_18,
	.param .u32 eigenBatch3dKernel_param_19,
	.param .u32 eigenBatch3dKernel_param_20,
	.param .u64 eigenBatch3dKernel_param_21,
	.param .u64 eigenBatch3dKernel_param_22,
	.param .u32 eigenBatch3dKernel_param_23,
	.param .u32 eigenBatch3dKernel_param_24,
	.param .u64 eigenBatch3dKernel_param_25,
	.param .u64 eigenBatch3dKernel_param_26,
	.param .u32 eigenBatch3dKernel_param_27,
	.param .u32 eigenBatch3dKernel_param_28,
	.param .u64 eigenBatch3dKernel_param_29,
	.param .u64 eigenBatch3dKernel_param_30,
	.param .u32 eigenBatch3dKernel_param_31,
	.param .u32 eigenBatch3dKernel_param_32,
	.param .u64 eigenBatch3dKernel_param_33,
	.param .u64 eigenBatch3dKernel_param_34,
	.param .u32 eigenBatch3dKernel_param_35,
	.param .u32 eigenBatch3dKernel_param_36,
	.param .u64 eigenBatch3dKernel_param_37,
	.param .u64 eigenBatch3dKernel_param_38,
	.param .u32 eigenBatch3dKernel_param_39,
	.param .u32 eigenBatch3dKernel_param_40,
	.param .u64 eigenBatch3dKernel_param_41,
	.param .u32 eigenBatch3dKernel_param_42,
	.param .u32 eigenBatch3dKernel_param_43,
	.param .f64 eigenBatch3dKernel_param_44
)
{
	.local .align 8 .b8 	__local_depot0[192];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<133>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<250>;
	.reg .f64 	%fd<741>;
	.reg .b64 	%rd<242>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r63, [eigenBatch3dKernel_param_0];
	ld.param.u64 	%rd35, [eigenBatch3dKernel_param_41];
	ld.param.f64 	%fd192, [eigenBatch3dKernel_param_44];
	add.u64 	%rd36, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd4, %SPL, 72;
	mov.u32 	%r64, %ntid.x;
	mov.u32 	%r65, %ctaid.x;
	mov.u32 	%r66, %tid.x;
	mad.lo.s32 	%r1, %r65, %r64, %r66;
	setp.ge.s32 	%p3, %r1, %r63;
	@%p3 bra 	$L__BB0_180;

	ld.param.u64 	%rd234, [eigenBatch3dKernel_param_2];
	ld.param.u32 	%r238, [eigenBatch3dKernel_param_3];
	cvta.to.global.u64 	%rd6, %rd35;
	ld.global.u32 	%r2, [%rd6+16];
	div.s32 	%r67, %r1, %r2;
	ld.global.u32 	%r68, [%rd6+8];
	rem.s32 	%r3, %r67, %r68;
	mul.lo.s32 	%r69, %r68, %r2;
	div.s32 	%r4, %r1, %r69;
	ld.global.u32 	%r70, [%rd6];
	rem.s32 	%r5, %r1, %r70;
	mul.lo.s32 	%r71, %r67, %r2;
	sub.s32 	%r72, %r1, %r71;
	div.s32 	%r6, %r72, %r70;
	add.s32 	%r240, %r2, %r70;
	setp.eq.s32 	%p4, %r1, %r240;
	mad.lo.s32 	%r73, %r4, %r238, %r3;
	cvta.to.global.u64 	%rd41, %rd234;
	mul.wide.s32 	%rd42, %r73, 4;
	add.s64 	%rd7, %rd41, %rd42;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_3;

$L__BB0_2:
	ld.param.u32 	%r230, [eigenBatch3dKernel_param_4];
	ld.param.u32 	%r229, [eigenBatch3dKernel_param_3];
	ld.global.u32 	%r74, [%rd7];
	st.local.v2.u32 	[%rd1], {%r1, %r4};
	st.local.v2.u32 	[%rd1+8], {%r3, %r2};
	st.local.v2.u32 	[%rd1+16], {%r6, %r5};
	mad.lo.s32 	%r75, %r4, %r230, %r3;
	mad.lo.s32 	%r76, %r74, %r6, %r5;
	st.local.v2.u32 	[%rd1+24], {%r75, %r76};
	st.local.v2.u32 	[%rd1+32], {%r74, %r229};
	st.local.u32 	[%rd1+40], %r230;
	mov.u64 	%rd45, $str$1;
	cvta.global.u64 	%rd46, %rd45;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd36;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r77, [retval0+0];
	} // callseq 0
	ld.global.u32 	%r78, [%rd6];
	ld.global.u32 	%r79, [%rd6+16];
	add.s32 	%r240, %r78, %r79;

$L__BB0_3:
	ld.param.u64 	%rd217, [eigenBatch3dKernel_param_17];
	ld.param.u64 	%rd216, [eigenBatch3dKernel_param_6];
	ld.param.u64 	%rd215, [eigenBatch3dKernel_param_1];
	ld.param.u64 	%rd211, [eigenBatch3dKernel_param_22];
	ld.param.u32 	%r228, [eigenBatch3dKernel_param_23];
	ld.param.u64 	%rd210, [eigenBatch3dKernel_param_21];
	ld.param.u32 	%r227, [eigenBatch3dKernel_param_24];
	ld.param.u64 	%rd209, [eigenBatch3dKernel_param_18];
	ld.param.u32 	%r226, [eigenBatch3dKernel_param_19];
	ld.param.u32 	%r225, [eigenBatch3dKernel_param_20];
	ld.param.u64 	%rd208, [eigenBatch3dKernel_param_14];
	ld.param.u32 	%r224, [eigenBatch3dKernel_param_15];
	ld.param.u64 	%rd207, [eigenBatch3dKernel_param_13];
	ld.param.u32 	%r223, [eigenBatch3dKernel_param_16];
	ld.param.u64 	%rd206, [eigenBatch3dKernel_param_10];
	ld.param.u32 	%r222, [eigenBatch3dKernel_param_11];
	ld.param.u64 	%rd205, [eigenBatch3dKernel_param_9];
	ld.param.u32 	%r221, [eigenBatch3dKernel_param_12];
	ld.param.u32 	%r220, [eigenBatch3dKernel_param_7];
	ld.param.u64 	%rd204, [eigenBatch3dKernel_param_5];
	ld.param.u32 	%r219, [eigenBatch3dKernel_param_8];
	ld.param.u32 	%r218, [eigenBatch3dKernel_param_42];
	ld.param.u32 	%r217, [eigenBatch3dKernel_param_4];
	mul.lo.s32 	%r80, %r5, %r218;
	mul.lo.s32 	%r81, %r6, %r218;
	mad.lo.s32 	%r82, %r4, %r217, %r3;
	cvta.to.global.u64 	%rd47, %rd215;
	mul.wide.s32 	%rd48, %r82, 8;
	add.s64 	%rd49, %rd47, %rd48;
	ld.global.u32 	%r83, [%rd7];
	mad.lo.s32 	%r84, %r83, %r81, %r80;
	ld.global.u64 	%rd50, [%rd49];
	mul.wide.s32 	%rd51, %r84, 8;
	add.s64 	%rd52, %rd50, %rd51;
	ld.f64 	%fd193, [%rd52];
	mad.lo.s32 	%r85, %r4, %r219, %r3;
	cvta.to.global.u64 	%rd53, %rd204;
	mul.wide.s32 	%rd54, %r85, 8;
	add.s64 	%rd55, %rd53, %rd54;
	mad.lo.s32 	%r86, %r4, %r220, %r3;
	cvta.to.global.u64 	%rd56, %rd216;
	mul.wide.s32 	%rd57, %r86, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.u32 	%r87, [%rd58];
	mad.lo.s32 	%r88, %r87, %r81, %r80;
	ld.global.u64 	%rd59, [%rd55];
	mul.wide.s32 	%rd60, %r88, 8;
	add.s64 	%rd61, %rd59, %rd60;
	ld.f64 	%fd194, [%rd61];
	mad.lo.s32 	%r89, %r4, %r221, %r3;
	cvta.to.global.u64 	%rd62, %rd205;
	mul.wide.s32 	%rd63, %r89, 8;
	add.s64 	%rd64, %rd62, %rd63;
	mad.lo.s32 	%r90, %r4, %r222, %r3;
	cvta.to.global.u64 	%rd65, %rd206;
	mul.wide.s32 	%rd66, %r90, 4;
	add.s64 	%rd67, %rd65, %rd66;
	ld.global.u32 	%r91, [%rd67];
	mad.lo.s32 	%r92, %r91, %r81, %r80;
	ld.global.u64 	%rd68, [%rd64];
	mul.wide.s32 	%rd69, %r92, 8;
	add.s64 	%rd70, %rd68, %rd69;
	ld.f64 	%fd195, [%rd70];
	mad.lo.s32 	%r93, %r4, %r223, %r3;
	cvta.to.global.u64 	%rd71, %rd207;
	mul.wide.s32 	%rd72, %r93, 8;
	add.s64 	%rd73, %rd71, %rd72;
	mad.lo.s32 	%r94, %r4, %r224, %r3;
	cvta.to.global.u64 	%rd74, %rd208;
	mul.wide.s32 	%rd75, %r94, 4;
	add.s64 	%rd76, %rd74, %rd75;
	ld.global.u32 	%r95, [%rd76];
	mad.lo.s32 	%r96, %r95, %r81, %r80;
	ld.global.u64 	%rd77, [%rd73];
	mul.wide.s32 	%rd78, %r96, 8;
	add.s64 	%rd79, %rd77, %rd78;
	ld.f64 	%fd196, [%rd79];
	mad.lo.s32 	%r97, %r4, %r225, %r3;
	cvta.to.global.u64 	%rd80, %rd217;
	mul.wide.s32 	%rd81, %r97, 8;
	add.s64 	%rd82, %rd80, %rd81;
	mad.lo.s32 	%r98, %r4, %r226, %r3;
	cvta.to.global.u64 	%rd83, %rd209;
	mul.wide.s32 	%rd84, %r98, 4;
	add.s64 	%rd85, %rd83, %rd84;
	ld.global.u32 	%r99, [%rd85];
	mad.lo.s32 	%r100, %r99, %r81, %r80;
	ld.global.u64 	%rd86, [%rd82];
	mul.wide.s32 	%rd87, %r100, 8;
	add.s64 	%rd88, %rd86, %rd87;
	ld.f64 	%fd197, [%rd88];
	mad.lo.s32 	%r101, %r4, %r227, %r3;
	cvta.to.global.u64 	%rd89, %rd210;
	mul.wide.s32 	%rd90, %r101, 8;
	add.s64 	%rd91, %rd89, %rd90;
	mad.lo.s32 	%r102, %r4, %r228, %r3;
	cvta.to.global.u64 	%rd92, %rd211;
	mul.wide.s32 	%rd93, %r102, 4;
	add.s64 	%rd94, %rd92, %rd93;
	ld.global.u32 	%r103, [%rd94];
	mad.lo.s32 	%r104, %r103, %r81, %r80;
	ld.global.u64 	%rd95, [%rd91];
	mul.wide.s32 	%rd96, %r104, 8;
	add.s64 	%rd97, %rd95, %rd96;
	ld.f64 	%fd198, [%rd97];
	add.s64 	%rd8, %rd4, 72;
	st.local.f64 	[%rd4+72], %fd192;
	abs.f64 	%fd199, %fd193;
	setp.le.f64 	%p5, %fd199, %fd192;
	selp.f64 	%fd1, 0d0000000000000000, %fd193, %p5;
	st.local.f64 	[%rd4], %fd1;
	abs.f64 	%fd200, %fd194;
	setp.le.f64 	%p6, %fd200, %fd192;
	selp.f64 	%fd718, 0d0000000000000000, %fd194, %p6;
	st.local.f64 	[%rd4+24], %fd718;
	st.local.f64 	[%rd4+8], %fd718;
	abs.f64 	%fd201, %fd195;
	setp.le.f64 	%p7, %fd201, %fd192;
	selp.f64 	%fd719, 0d0000000000000000, %fd195, %p7;
	st.local.f64 	[%rd4+48], %fd719;
	st.local.f64 	[%rd4+16], %fd719;
	abs.f64 	%fd202, %fd196;
	setp.le.f64 	%p8, %fd202, %fd192;
	selp.f64 	%fd4, 0d0000000000000000, %fd196, %p8;
	st.local.f64 	[%rd4+32], %fd4;
	abs.f64 	%fd203, %fd197;
	setp.le.f64 	%p9, %fd203, %fd192;
	selp.f64 	%fd5, 0d0000000000000000, %fd197, %p9;
	st.local.f64 	[%rd4+56], %fd5;
	st.local.f64 	[%rd4+40], %fd5;
	abs.f64 	%fd204, %fd198;
	setp.le.f64 	%p10, %fd204, %fd192;
	selp.f64 	%fd6, 0d0000000000000000, %fd198, %p10;
	st.local.f64 	[%rd4+64], %fd6;
	setp.ne.s32 	%p11, %r1, %r240;
	@%p11 bra 	$L__BB0_5;

	add.u64 	%rd241, %SP, 0;
	add.u64 	%rd240, %SP, 0;
	add.u64 	%rd239, %SPL, 0;
	st.local.f64 	[%rd239], %fd1;
	st.local.f64 	[%rd239+8], %fd718;
	st.local.f64 	[%rd239+16], %fd719;
	st.local.f64 	[%rd239+24], %fd718;
	st.local.f64 	[%rd239+32], %fd4;
	st.local.f64 	[%rd239+40], %fd5;
	st.local.f64 	[%rd239+48], %fd719;
	st.local.f64 	[%rd239+56], %fd5;
	st.local.f64 	[%rd239+64], %fd6;
	mov.u64 	%rd100, $str$2;
	cvta.global.u64 	%rd101, %rd100;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd101;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd240;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r105, [retval0+0];
	} // callseq 1

$L__BB0_5:
	add.u64 	%rd212, %SPL, 152;
	add.s64 	%rd9, %rd212, 24;
	st.local.f64 	[%rd212+24], %fd192;
	add.f64 	%fd205, %fd1, %fd4;
	add.f64 	%fd206, %fd205, %fd6;
	neg.f64 	%fd207, %fd206;
	mul.f64 	%fd208, %fd5, %fd5;
	mul.f64 	%fd209, %fd4, %fd6;
	sub.f64 	%fd210, %fd209, %fd208;
	fma.rn.f64 	%fd211, %fd1, %fd6, %fd210;
	mul.f64 	%fd212, %fd719, %fd719;
	sub.f64 	%fd213, %fd211, %fd212;
	fma.rn.f64 	%fd214, %fd1, %fd4, %fd213;
	mul.f64 	%fd215, %fd718, %fd718;
	sub.f64 	%fd216, %fd214, %fd215;
	mul.f64 	%fd217, %fd1, %fd210;
	mul.f64 	%fd218, %fd5, %fd719;
	mul.f64 	%fd219, %fd718, %fd6;
	sub.f64 	%fd220, %fd219, %fd218;
	mul.f64 	%fd221, %fd718, %fd220;
	sub.f64 	%fd222, %fd217, %fd221;
	mul.f64 	%fd223, %fd4, %fd719;
	mul.f64 	%fd224, %fd718, %fd5;
	sub.f64 	%fd225, %fd224, %fd223;
	fma.rn.f64 	%fd226, %fd719, %fd225, %fd222;
	neg.f64 	%fd227, %fd226;
	mul.f64 	%fd702, %fd206, 0d3FD5555555555555;
	fma.rn.f64 	%fd228, %fd702, %fd207, %fd216;
	mul.f64 	%fd8, %fd228, 0d3FD5555555555555;
	div.rn.f64 	%fd229, %fd206, 0dC02B000000000000;
	mul.f64 	%fd230, %fd216, 0dBFD5555555555555;
	fma.rn.f64 	%fd231, %fd229, %fd207, %fd230;
	fma.rn.f64 	%fd9, %fd231, %fd207, %fd227;
	setp.ltu.f64 	%p12, %fd8, 0dBE112E0BE826D695;
	@%p12 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;

$L__BB0_7:
	neg.f64 	%fd232, %fd8;
	sqrt.rn.f64 	%fd233, %fd232;
	add.f64 	%fd10, %fd233, %fd233;
	mul.f64 	%fd234, %fd8, %fd10;
	neg.f64 	%fd235, %fd234;
	fma.rn.f64 	%fd236, %fd10, %fd8, %fd235;
	sub.f64 	%fd237, %fd234, %fd236;
	div.rn.f64 	%fd11, %fd9, %fd237;
	setp.gt.f64 	%p13, %fd11, 0d3FEFFFFDE7210BE9;
	@%p13 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_8;

$L__BB0_49:
	add.f64 	%fd683, %fd233, %fd233;
	mov.f64 	%fd402, 0d3FF0000000000000;
	fma.rn.f64 	%fd704, %fd683, %fd402, %fd702;
	st.local.f64 	[%rd9+-24], %fd704;
	mov.f64 	%fd403, 0dBFE0000000000000;
	fma.rn.f64 	%fd702, %fd683, %fd403, %fd702;
	st.local.f64 	[%rd9+-8], %fd702;
	st.local.f64 	[%rd9+-16], %fd702;
	mov.f64 	%fd703, %fd702;
	bra.uni 	$L__BB0_50;

$L__BB0_6:
	st.local.f64 	[%rd9+-24], %fd702;
	st.local.f64 	[%rd9+-16], %fd702;
	st.local.f64 	[%rd9+-8], %fd702;
	mov.f64 	%fd703, %fd702;
	mov.f64 	%fd704, %fd702;

$L__BB0_50:
	setp.geu.f64 	%p38, %fd704, %fd703;
	mov.f64 	%fd710, %fd703;
	@%p38 bra 	$L__BB0_52;

	st.local.f64 	[%rd9+-24], %fd703;
	st.local.f64 	[%rd9+-16], %fd704;
	mov.f64 	%fd710, %fd704;
	mov.f64 	%fd704, %fd703;

$L__BB0_52:
	setp.geu.f64 	%p39, %fd704, %fd702;
	mov.f64 	%fd707, %fd704;
	@%p39 bra 	$L__BB0_54;

	st.local.f64 	[%rd9+-24], %fd702;
	st.local.f64 	[%rd9+-8], %fd704;
	mov.f64 	%fd707, %fd702;
	mov.f64 	%fd702, %fd704;

$L__BB0_54:
	setp.geu.f64 	%p40, %fd710, %fd702;
	mov.f64 	%fd709, %fd702;
	@%p40 bra 	$L__BB0_56;

	st.local.f64 	[%rd9+-16], %fd702;
	st.local.f64 	[%rd9+-8], %fd710;
	mov.f64 	%fd709, %fd710;
	mov.f64 	%fd710, %fd702;

$L__BB0_56:
	ld.param.f64 	%fd676, [eigenBatch3dKernel_param_44];
	setp.le.f64 	%p41, %fd707, %fd676;
	mov.f64 	%fd711, 0d0000000000000000;
	@%p41 bra 	$L__BB0_58;

	sub.f64 	%fd405, %fd707, %fd710;
	add.f64 	%fd406, %fd707, %fd710;
	add.f64 	%fd407, %fd406, %fd709;
	div.rn.f64 	%fd711, %fd405, %fd407;

$L__BB0_58:
	ld.param.u32 	%r231, [eigenBatch3dKernel_param_43];
	ld.param.f64 	%fd723, [eigenBatch3dKernel_param_44];
	ld.param.u64 	%rd196, [eigenBatch3dKernel_param_30];
	ld.param.u32 	%r206, [eigenBatch3dKernel_param_31];
	ld.param.u64 	%rd195, [eigenBatch3dKernel_param_29];
	ld.param.u32 	%r205, [eigenBatch3dKernel_param_32];
	add.u64 	%rd193, %SPL, 152;
	mad.lo.s32 	%r139, %r4, %r205, %r3;
	cvta.to.global.u64 	%rd114, %rd195;
	mul.wide.s32 	%rd115, %r139, 8;
	add.s64 	%rd116, %rd114, %rd115;
	mad.lo.s32 	%r140, %r4, %r206, %r3;
	cvta.to.global.u64 	%rd117, %rd196;
	mul.wide.s32 	%rd118, %r140, 4;
	add.s64 	%rd119, %rd117, %rd118;
	ld.global.u32 	%r141, [%rd119];
	mad.lo.s32 	%r142, %r141, %r6, %r5;
	ld.global.u64 	%rd120, [%rd116];
	mul.wide.s32 	%rd121, %r142, 4;
	add.s64 	%rd122, %rd120, %rd121;
	cvt.rn.f32.f64 	%f6, %fd711;
	st.f32 	[%rd122], %f6;
	mul.wide.s32 	%rd123, %r231, 8;
	add.s64 	%rd124, %rd193, %rd123;
	ld.local.f64 	%fd408, [%rd124];
	sub.f64 	%fd119, %fd1, %fd408;
	st.local.f64 	[%rd8+-72], %fd119;
	sub.f64 	%fd93, %fd4, %fd408;
	st.local.f64 	[%rd8+-40], %fd93;
	sub.f64 	%fd409, %fd6, %fd408;
	st.local.f64 	[%rd8+-8], %fd409;
	abs.f64 	%fd410, %fd119;
	abs.f64 	%fd411, %fd410;
	abs.f64 	%fd720, %fd718;
	setp.gt.f64 	%p43, %fd720, %fd411;
	selp.u32 	%r143, 1, 0, %p43;
	selp.f64 	%fd412, %fd720, %fd411, %p43;
	abs.f64 	%fd413, %fd719;
	setp.gt.f64 	%p44, %fd413, %fd412;
	selp.b32 	%r27, 2, %r143, %p44;
	selp.f64 	%fd414, %fd413, %fd412, %p44;
	setp.le.f64 	%p45, %fd414, %fd723;
	mov.pred 	%p131, 0;
	@%p45 bra 	$L__BB0_94;

	ld.param.f64 	%fd723, [eigenBatch3dKernel_param_44];
	setp.eq.s32 	%p46, %r27, 0;
	mov.f64 	%fd712, %fd719;
	mov.f64 	%fd713, %fd718;
	@%p46 bra 	$L__BB0_61;

	mul.wide.u32 	%rd125, %r27, 24;
	add.s64 	%rd126, %rd4, %rd125;
	ld.local.f64 	%fd84, [%rd126];
	st.local.f64 	[%rd126], %fd119;
	st.local.f64 	[%rd8+-72], %fd84;
	ld.local.f64 	%fd713, [%rd126+8];
	st.local.f64 	[%rd126+8], %fd718;
	st.local.f64 	[%rd8+-64], %fd713;
	ld.local.f64 	%fd712, [%rd126+16];
	st.local.f64 	[%rd126+16], %fd719;
	st.local.f64 	[%rd8+-56], %fd712;
	ld.local.f64 	%fd718, [%rd8+-48];
	ld.local.f64 	%fd93, [%rd8+-40];
	ld.local.f64 	%fd723, [%rd8];
	mov.f64 	%fd119, %fd84;

$L__BB0_61:
	div.rn.f64 	%fd96, %fd718, %fd119;
	mov.u64 	%rd127, 0;
	st.local.u64 	[%rd8+-48], %rd127;
	abs.f64 	%fd97, %fd93;
	setp.gtu.f64 	%p47, %fd97, %fd723;
	@%p47 bra 	$L__BB0_64;

	abs.f64 	%fd415, %fd713;
	setp.gtu.f64 	%p48, %fd415, %fd723;
	@%p48 bra 	$L__BB0_64;
	bra.uni 	$L__BB0_63;

$L__BB0_64:
	@%p47 bra 	$L__BB0_66;
	bra.uni 	$L__BB0_65;

$L__BB0_66:
	abs.f64 	%fd420, %fd713;
	setp.gtu.f64 	%p50, %fd420, %fd723;
	neg.f64 	%fd718, %fd93;
	@%p50 bra 	$L__BB0_68;
	bra.uni 	$L__BB0_67;

$L__BB0_68:
	fma.rn.f64 	%fd718, %fd96, %fd713, %fd718;
	st.local.f64 	[%rd8+-40], %fd718;
	bra.uni 	$L__BB0_69;

$L__BB0_8:
	setp.lt.f64 	%p14, %fd11, 0dBFEFFFFDE7210BE9;
	@%p14 bra 	$L__BB0_48;
	bra.uni 	$L__BB0_9;

$L__BB0_48:
	add.f64 	%fd682, %fd233, %fd233;
	mov.f64 	%fd400, 0dBFF0000000000000;
	fma.rn.f64 	%fd704, %fd682, %fd400, %fd702;
	st.local.f64 	[%rd9+-24], %fd704;
	mov.f64 	%fd401, 0d3FE0000000000000;
	fma.rn.f64 	%fd702, %fd682, %fd401, %fd702;
	st.local.f64 	[%rd9+-8], %fd702;
	st.local.f64 	[%rd9+-16], %fd702;
	mov.f64 	%fd703, %fd702;
	bra.uni 	$L__BB0_50;

$L__BB0_65:
	mul.f64 	%fd417, %fd96, %fd713;
	neg.f64 	%fd418, %fd417;
	fma.rn.f64 	%fd419, %fd96, %fd713, %fd418;
	sub.f64 	%fd718, %fd417, %fd419;
	st.local.f64 	[%rd8+-40], %fd718;
	bra.uni 	$L__BB0_69;

$L__BB0_63:
	mov.f64 	%fd718, 0d0000000000000000;
	mov.u64 	%rd128, 0;
	st.local.u64 	[%rd8+-40], %rd128;
	bra.uni 	$L__BB0_69;

$L__BB0_9:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd11;
	}
	abs.f64 	%fd12, %fd11;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd12;
	}
	setp.lt.s32 	%p15, %r106, 1071801958;
	@%p15 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_10;

$L__BB0_17:
	mul.f64 	%fd285, %fd12, %fd12;
	mov.f64 	%fd286, 0dBFB3823B180754AF;
	mov.f64 	%fd287, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd288, %fd287, %fd285, %fd286;
	mov.f64 	%fd289, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd290, %fd288, %fd285, %fd289;
	mov.f64 	%fd291, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd292, %fd290, %fd285, %fd291;
	mov.f64 	%fd293, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd294, %fd292, %fd285, %fd293;
	mov.f64 	%fd295, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd296, %fd294, %fd285, %fd295;
	mov.f64 	%fd297, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd298, %fd296, %fd285, %fd297;
	mov.f64 	%fd299, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd300, %fd298, %fd285, %fd299;
	mov.f64 	%fd301, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd302, %fd300, %fd285, %fd301;
	mov.f64 	%fd303, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd304, %fd302, %fd285, %fd303;
	mov.f64 	%fd305, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd306, %fd304, %fd285, %fd305;
	mov.f64 	%fd307, 0d3FB333333320F91B;
	fma.rn.f64 	%fd308, %fd306, %fd285, %fd307;
	mov.f64 	%fd309, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd310, %fd308, %fd285, %fd309;
	mul.f64 	%fd311, %fd285, %fd310;
	fma.rn.f64 	%fd20, %fd311, %fd12, %fd12;
	setp.lt.s32 	%p19, %r10, 0;
	@%p19 bra 	$L__BB0_19;

	mov.f64 	%fd312, 0dBC91A62633145C07;
	add.rn.f64 	%fd313, %fd20, %fd312;
	neg.f64 	%fd314, %fd313;
	mov.f64 	%fd315, 0d3FF921FB54442D18;
	add.rn.f64 	%fd689, %fd315, %fd314;
	bra.uni 	$L__BB0_20;

$L__BB0_67:
	st.local.f64 	[%rd8+-40], %fd718;

$L__BB0_69:
	ld.local.f64 	%fd102, [%rd8+-32];
	abs.f64 	%fd103, %fd102;
	setp.gtu.f64 	%p51, %fd103, %fd723;
	@%p51 bra 	$L__BB0_72;

	abs.f64 	%fd421, %fd712;
	setp.gtu.f64 	%p52, %fd421, %fd723;
	@%p52 bra 	$L__BB0_72;
	bra.uni 	$L__BB0_71;

$L__BB0_72:
	@%p51 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_73;

$L__BB0_74:
	abs.f64 	%fd426, %fd712;
	setp.gtu.f64 	%p54, %fd426, %fd723;
	neg.f64 	%fd719, %fd102;
	@%p54 bra 	$L__BB0_76;
	bra.uni 	$L__BB0_75;

$L__BB0_76:
	fma.rn.f64 	%fd719, %fd96, %fd712, %fd719;
	st.local.f64 	[%rd8+-32], %fd719;
	bra.uni 	$L__BB0_77;

$L__BB0_73:
	mul.f64 	%fd423, %fd96, %fd712;
	neg.f64 	%fd424, %fd423;
	fma.rn.f64 	%fd425, %fd96, %fd712, %fd424;
	sub.f64 	%fd719, %fd423, %fd425;
	st.local.f64 	[%rd8+-32], %fd719;
	bra.uni 	$L__BB0_77;

$L__BB0_71:
	mov.f64 	%fd719, 0d0000000000000000;
	mov.u64 	%rd129, 0;
	st.local.u64 	[%rd8+-32], %rd129;
	bra.uni 	$L__BB0_77;

$L__BB0_75:
	st.local.f64 	[%rd8+-32], %fd719;

$L__BB0_77:
	mov.u64 	%rd130, 4607182418800017408;
	st.local.u64 	[%rd8+-72], %rd130;
	rcp.rn.f64 	%fd427, %fd119;
	mul.f64 	%fd108, %fd427, %fd713;
	st.local.f64 	[%rd8+-64], %fd108;
	mul.f64 	%fd109, %fd427, %fd712;
	st.local.f64 	[%rd8+-56], %fd109;
	ld.local.f64 	%fd110, [%rd8+-24];
	mov.u64 	%rd131, 0;
	st.local.u64 	[%rd8+-24], %rd131;
	ld.local.f64 	%fd111, [%rd8+-16];
	abs.f64 	%fd112, %fd111;
	setp.gtu.f64 	%p55, %fd112, %fd723;
	@%p55 bra 	$L__BB0_80;

	abs.f64 	%fd428, %fd108;
	setp.gtu.f64 	%p56, %fd428, %fd723;
	@%p56 bra 	$L__BB0_80;
	bra.uni 	$L__BB0_79;

$L__BB0_80:
	@%p55 bra 	$L__BB0_82;
	bra.uni 	$L__BB0_81;

$L__BB0_82:
	abs.f64 	%fd433, %fd108;
	setp.gtu.f64 	%p58, %fd433, %fd723;
	neg.f64 	%fd113, %fd111;
	@%p58 bra 	$L__BB0_84;
	bra.uni 	$L__BB0_83;

$L__BB0_84:
	fma.rn.f64 	%fd434, %fd110, %fd108, %fd113;
	st.local.f64 	[%rd8+-16], %fd434;
	bra.uni 	$L__BB0_85;

$L__BB0_81:
	mul.f64 	%fd429, %fd110, %fd108;
	neg.f64 	%fd430, %fd429;
	fma.rn.f64 	%fd431, %fd110, %fd108, %fd430;
	sub.f64 	%fd432, %fd429, %fd431;
	st.local.f64 	[%rd8+-16], %fd432;
	bra.uni 	$L__BB0_85;

$L__BB0_79:
	mov.u64 	%rd132, 0;
	st.local.u64 	[%rd8+-16], %rd132;
	bra.uni 	$L__BB0_85;

$L__BB0_83:
	st.local.f64 	[%rd8+-16], %fd113;

$L__BB0_85:
	ld.local.f64 	%fd114, [%rd8+-8];
	abs.f64 	%fd115, %fd114;
	setp.gtu.f64 	%p59, %fd115, %fd723;
	@%p59 bra 	$L__BB0_88;

	abs.f64 	%fd435, %fd109;
	setp.gtu.f64 	%p60, %fd435, %fd723;
	@%p60 bra 	$L__BB0_88;
	bra.uni 	$L__BB0_87;

$L__BB0_88:
	@%p59 bra 	$L__BB0_90;
	bra.uni 	$L__BB0_89;

$L__BB0_90:
	abs.f64 	%fd440, %fd109;
	setp.gtu.f64 	%p62, %fd440, %fd723;
	neg.f64 	%fd116, %fd114;
	@%p62 bra 	$L__BB0_92;
	bra.uni 	$L__BB0_91;

$L__BB0_92:
	fma.rn.f64 	%fd441, %fd110, %fd109, %fd116;
	st.local.f64 	[%rd8+-8], %fd441;
	bra.uni 	$L__BB0_93;

$L__BB0_89:
	mul.f64 	%fd436, %fd110, %fd109;
	neg.f64 	%fd437, %fd436;
	fma.rn.f64 	%fd438, %fd110, %fd109, %fd437;
	sub.f64 	%fd439, %fd436, %fd438;
	st.local.f64 	[%rd8+-8], %fd439;
	bra.uni 	$L__BB0_93;

$L__BB0_87:
	mov.u64 	%rd133, 0;
	st.local.u64 	[%rd8+-8], %rd133;
	bra.uni 	$L__BB0_93;

$L__BB0_91:
	st.local.f64 	[%rd8+-8], %fd116;

$L__BB0_93:
	mov.f64 	%fd119, 0d3FF0000000000000;
	mov.u64 	%rd134, 4607182418800017408;
	st.local.u64 	[%rd8+-72], %rd134;
	st.local.f64 	[%rd8+-64], %fd108;
	st.local.f64 	[%rd8+-56], %fd109;
	abs.f64 	%fd720, %fd718;
	mov.pred 	%p131, -1;

$L__BB0_94:
	selp.b32 	%r144, 2, 1, %p131;
	cvt.u64.u32 	%rd10, %r144;
	mul.wide.s32 	%rd135, %r144, 24;
	add.s64 	%rd136, %rd4, %rd135;
	add.s64 	%rd11, %rd136, 8;
	ld.local.f64 	%fd728, [%rd136+8];
	abs.f64 	%fd443, %fd728;
	abs.f64 	%fd444, %fd720;
	setp.gt.f64 	%p64, %fd443, %fd444;
	selp.u32 	%r28, 1, 0, %p131;
	selp.b32 	%r247, %r144, %r28, %p64;
	selp.f64 	%fd725, %fd443, %fd444, %p64;
	@%p131 bra 	$L__BB0_96;

	cvt.u32.u64 	%r145, %rd10;
	add.s32 	%r146, %r145, 1;
	ld.local.f64 	%fd445, [%rd11+24];
	abs.f64 	%fd446, %fd445;
	setp.gt.f64 	%p65, %fd446, %fd725;
	selp.b32 	%r247, %r146, %r247, %p65;
	selp.f64 	%fd725, %fd446, %fd725, %p65;

$L__BB0_96:
	setp.le.f64 	%p67, %fd725, %fd723;
	mov.pred 	%p132, 0;
	@%p67 bra 	$L__BB0_117;

	mul.wide.u32 	%rd137, %r28, 24;
	add.s64 	%rd138, %rd4, %rd137;
	add.s64 	%rd12, %rd138, 8;
	setp.eq.s32 	%p68, %r247, %r28;
	@%p68 bra 	$L__BB0_99;

	mul.wide.u32 	%rd139, %r247, 24;
	add.s64 	%rd140, %rd4, %rd139;
	ld.local.f64 	%fd127, [%rd140+8];
	st.local.f64 	[%rd140+8], %fd718;
	st.local.f64 	[%rd12], %fd127;
	ld.local.f64 	%fd128, [%rd140+16];
	st.local.f64 	[%rd140+16], %fd719;
	st.local.f64 	[%rd12+8], %fd128;
	ld.local.f64 	%fd728, [%rd11];
	mov.f64 	%fd719, %fd128;
	mov.f64 	%fd718, %fd127;

$L__BB0_99:
	div.rn.f64 	%fd133, %fd728, %fd718;
	mov.u64 	%rd141, 0;
	st.local.u64 	[%rd11], %rd141;
	ld.local.f64 	%fd134, [%rd11+8];
	abs.f64 	%fd135, %fd134;
	setp.gtu.f64 	%p69, %fd135, %fd723;
	@%p69 bra 	$L__BB0_102;

	abs.f64 	%fd447, %fd719;
	setp.gtu.f64 	%p70, %fd447, %fd723;
	@%p70 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_101;

$L__BB0_102:
	@%p69 bra 	$L__BB0_104;
	bra.uni 	$L__BB0_103;

$L__BB0_104:
	abs.f64 	%fd452, %fd719;
	setp.gtu.f64 	%p72, %fd452, %fd723;
	neg.f64 	%fd136, %fd134;
	@%p72 bra 	$L__BB0_106;
	bra.uni 	$L__BB0_105;

$L__BB0_106:
	fma.rn.f64 	%fd453, %fd133, %fd719, %fd136;
	st.local.f64 	[%rd11+8], %fd453;
	bra.uni 	$L__BB0_107;

$L__BB0_103:
	mul.f64 	%fd448, %fd133, %fd719;
	neg.f64 	%fd449, %fd448;
	fma.rn.f64 	%fd450, %fd133, %fd719, %fd449;
	sub.f64 	%fd451, %fd448, %fd450;
	st.local.f64 	[%rd11+8], %fd451;
	bra.uni 	$L__BB0_107;

$L__BB0_101:
	mov.u64 	%rd142, 0;
	st.local.u64 	[%rd11+8], %rd142;
	bra.uni 	$L__BB0_107;

$L__BB0_105:
	st.local.f64 	[%rd11+8], %fd136;

$L__BB0_107:
	ld.local.f64 	%fd454, [%rd12];
	rcp.rn.f64 	%fd455, %fd454;
	mov.u64 	%rd143, 4607182418800017408;
	st.local.u64 	[%rd12], %rd143;
	ld.local.f64 	%fd456, [%rd12+8];
	mul.f64 	%fd137, %fd455, %fd456;
	st.local.f64 	[%rd12+8], %fd137;
	mov.pred 	%p132, -1;
	@%p131 bra 	$L__BB0_117;

	ld.local.f64 	%fd138, [%rd11+24];
	mov.u64 	%rd144, 0;
	st.local.u64 	[%rd11+24], %rd144;
	ld.local.f64 	%fd139, [%rd11+32];
	abs.f64 	%fd140, %fd139;
	setp.gtu.f64 	%p74, %fd140, %fd723;
	@%p74 bra 	$L__BB0_111;

	abs.f64 	%fd457, %fd137;
	setp.gtu.f64 	%p75, %fd457, %fd723;
	@%p75 bra 	$L__BB0_111;
	bra.uni 	$L__BB0_110;

$L__BB0_111:
	@%p74 bra 	$L__BB0_113;
	bra.uni 	$L__BB0_112;

$L__BB0_113:
	abs.f64 	%fd462, %fd137;
	setp.gtu.f64 	%p77, %fd462, %fd723;
	neg.f64 	%fd141, %fd139;
	@%p77 bra 	$L__BB0_115;
	bra.uni 	$L__BB0_114;

$L__BB0_115:
	fma.rn.f64 	%fd463, %fd138, %fd137, %fd141;
	st.local.f64 	[%rd11+32], %fd463;
	bra.uni 	$L__BB0_116;

$L__BB0_112:
	mul.f64 	%fd458, %fd138, %fd137;
	neg.f64 	%fd459, %fd458;
	fma.rn.f64 	%fd460, %fd138, %fd137, %fd459;
	sub.f64 	%fd461, %fd458, %fd460;
	st.local.f64 	[%rd11+32], %fd461;
	bra.uni 	$L__BB0_116;

$L__BB0_10:
	mov.f64 	%fd238, 0d3FF0000000000000;
	sub.f64 	%fd13, %fd238, %fd12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd13;
	}
	setp.lt.s32 	%p16, %r11, 1;
	@%p16 bra 	$L__BB0_12;

	add.s32 	%r107, %r11, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r108, %temp}, %fd13;
	}
	mov.b64 	%fd239, {%r108, %r107};
	rsqrt.approx.ftz.f64 	%fd240, %fd239;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd240;
	}
	add.s32 	%r110, %r109, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r111, %temp}, %fd240;
	}
	mov.b64 	%fd241, {%r111, %r110};
	mul.f64 	%fd242, %fd239, %fd240;
	neg.f64 	%fd243, %fd242;
	fma.rn.f64 	%fd244, %fd242, %fd243, %fd239;
	fma.rn.f64 	%fd245, %fd244, %fd241, %fd242;
	neg.f64 	%fd246, %fd245;
	fma.rn.f64 	%fd247, %fd245, %fd246, %fd239;
	fma.rn.f64 	%fd249, %fd240, %fd246, %fd238;
	fma.rn.f64 	%fd250, %fd249, %fd241, %fd241;
	fma.rn.f64 	%fd251, %fd247, %fd250, %fd245;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r112}, %fd251;
	}
	add.s32 	%r113, %r112, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r114, %temp}, %fd251;
	}
	mov.b64 	%fd252, {%r114, %r113};
	mov.f64 	%fd253, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd254, 0d3EC715B371155F70;
	fma.rn.f64 	%fd255, %fd254, %fd13, %fd253;
	mov.f64 	%fd256, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd257, %fd255, %fd13, %fd256;
	mov.f64 	%fd258, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd259, %fd257, %fd13, %fd258;
	mov.f64 	%fd260, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd261, %fd259, %fd13, %fd260;
	mov.f64 	%fd262, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd263, %fd261, %fd13, %fd262;
	mov.f64 	%fd264, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd265, %fd263, %fd13, %fd264;
	mov.f64 	%fd266, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd267, %fd265, %fd13, %fd266;
	mov.f64 	%fd268, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd269, %fd267, %fd13, %fd268;
	mov.f64 	%fd270, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd271, %fd269, %fd13, %fd270;
	mov.f64 	%fd272, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd273, %fd271, %fd13, %fd272;
	mov.f64 	%fd274, 0d3F9333333333329C;
	fma.rn.f64 	%fd275, %fd273, %fd13, %fd274;
	mov.f64 	%fd276, 0d3FB5555555555555;
	fma.rn.f64 	%fd277, %fd275, %fd13, %fd276;
	mul.f64 	%fd278, %fd13, %fd277;
	fma.rn.f64 	%fd689, %fd278, %fd252, %fd252;
	bra.uni 	$L__BB0_13;

$L__BB0_110:
	mov.u64 	%rd145, 0;
	st.local.u64 	[%rd11+32], %rd145;
	bra.uni 	$L__BB0_116;

$L__BB0_114:
	st.local.f64 	[%rd11+32], %fd141;

$L__BB0_116:
	ld.local.f64 	%fd464, [%rd12];
	rcp.rn.f64 	%fd465, %fd464;
	mov.u64 	%rd146, 4607182418800017408;
	st.local.u64 	[%rd12], %rd146;
	ld.local.f64 	%fd466, [%rd12+8];
	mul.f64 	%fd467, %fd465, %fd466;
	st.local.f64 	[%rd12+8], %fd467;

$L__BB0_117:
	not.pred 	%p79, %p132;
	selp.u32 	%r148, 1, 0, %p79;
	not.pred 	%p80, %p131;
	selp.u32 	%r149, 1, 0, %p80;
	add.s32 	%r32, %r149, %r148;
	selp.u32 	%r150, 1, 0, %p132;
	add.s32 	%r33, %r28, %r150;
	mul.wide.u32 	%rd147, %r33, 24;
	add.s64 	%rd148, %rd4, %rd147;
	add.s64 	%rd13, %rd148, 16;
	ld.local.f64 	%fd142, [%rd148+16];
	abs.f64 	%fd468, %fd142;
	abs.f64 	%fd729, %fd468;
	setp.gt.u32 	%p81, %r33, 1;
	mov.u32 	%r248, %r33;
	@%p81 bra 	$L__BB0_120;

	add.s32 	%r151, %r33, 1;
	ld.local.f64 	%fd469, [%rd13+24];
	abs.f64 	%fd470, %fd469;
	setp.gt.f64 	%p82, %fd470, %fd729;
	selp.b32 	%r248, %r151, %r33, %p82;
	selp.f64 	%fd729, %fd470, %fd729, %p82;
	setp.gt.u32 	%p83, %r151, 1;
	@%p83 bra 	$L__BB0_120;

	add.s32 	%r152, %r33, 2;
	ld.local.f64 	%fd471, [%rd13+48];
	abs.f64 	%fd472, %fd471;
	setp.gt.f64 	%p84, %fd472, %fd729;
	selp.b32 	%r248, %r152, %r248, %p84;
	selp.f64 	%fd729, %fd472, %fd729, %p84;

$L__BB0_120:
	setp.le.f64 	%p85, %fd729, %fd723;
	mov.u32 	%r249, 1;
	@%p85 bra 	$L__BB0_126;

	setp.eq.s32 	%p86, %r248, %r33;
	@%p86 bra 	$L__BB0_123;

	mul.wide.u32 	%rd149, %r248, 24;
	add.s64 	%rd150, %rd4, %rd149;
	ld.local.f64 	%fd473, [%rd150+16];
	st.local.f64 	[%rd150+16], %fd142;
	st.local.f64 	[%rd13], %fd473;

$L__BB0_123:
	mov.u32 	%r249, 0;
	@%p81 bra 	$L__BB0_126;

	add.s32 	%r156, %r33, 1;
	mov.u64 	%rd151, 0;
	st.local.u64 	[%rd13+24], %rd151;
	mov.u64 	%rd152, 4607182418800017408;
	st.local.u64 	[%rd13], %rd152;
	setp.gt.u32 	%p88, %r156, 1;
	@%p88 bra 	$L__BB0_126;

	st.local.u64 	[%rd13+48], %rd151;
	st.local.u64 	[%rd13], %rd152;

$L__BB0_126:
	add.s32 	%r158, %r32, %r249;
	cvt.u16.u32 	%rs1, %r158;
	setp.eq.s16 	%p89, %rs1, 1;
	mov.f64 	%fd731, 0d0000000000000000;
	mov.f64 	%fd732, 0d3FF0000000000000;
	@%p89 bra 	$L__BB0_145;

	setp.eq.s16 	%p90, %rs1, 2;
	@%p90 bra 	$L__BB0_133;

	setp.ne.s16 	%p91, %rs1, 3;
	@%p91 bra 	$L__BB0_149;

	ld.param.u32 	%r232, [eigenBatch3dKernel_param_43];
	setp.eq.s32 	%p92, %r232, 2;
	@%p92 bra 	$L__BB0_132;

	ld.param.u32 	%r233, [eigenBatch3dKernel_param_43];
	setp.ne.s32 	%p93, %r233, 1;
	mov.f64 	%fd730, %fd731;
	@%p93 bra 	$L__BB0_149;

	mov.f64 	%fd732, 0d0000000000000000;
	mov.f64 	%fd479, 0d3FF0000000000000;
	mov.f64 	%fd730, %fd731;
	mov.f64 	%fd731, %fd479;
	bra.uni 	$L__BB0_149;

$L__BB0_145:
	abs.f64 	%fd514, %fd119;
	setp.le.f64 	%p102, %fd514, 0d3EB0C6F7A0B5ED8D;
	mov.f64 	%fd730, %fd731;
	@%p102 bra 	$L__BB0_149;

	ld.local.f64 	%fd155, [%rd8+-40];
	abs.f64 	%fd515, %fd155;
	setp.gtu.f64 	%p103, %fd515, 0d3EB0C6F7A0B5ED8D;
	@%p103 bra 	$L__BB0_148;
	bra.uni 	$L__BB0_147;

$L__BB0_148:
	ld.local.f64 	%fd521, [%rd8+-32];
	neg.f64 	%fd522, %fd521;
	div.rn.f64 	%fd731, %fd522, %fd155;
	ld.local.f64 	%fd523, [%rd8+-56];
	neg.f64 	%fd524, %fd523;
	ld.local.f64 	%fd525, [%rd8+-64];
	mul.f64 	%fd526, %fd731, %fd525;
	sub.f64 	%fd527, %fd524, %fd526;
	div.rn.f64 	%fd732, %fd527, %fd119;
	mov.f64 	%fd730, 0d3FF0000000000000;
	bra.uni 	$L__BB0_149;

$L__BB0_133:
	abs.f64 	%fd484, %fd119;
	setp.gtu.f64 	%p94, %fd484, 0d3EB0C6F7A0B5ED8D;
	@%p94 bra 	$L__BB0_138;
	bra.uni 	$L__BB0_134;

$L__BB0_138:
	ld.param.u32 	%r235, [eigenBatch3dKernel_param_43];
	setp.eq.s32 	%p98, %r235, 0;
	@%p98 bra 	$L__BB0_143;

	ld.param.u32 	%r236, [eigenBatch3dKernel_param_43];
	setp.eq.s32 	%p99, %r236, 1;
	@%p99 bra 	$L__BB0_142;

	ld.param.u32 	%r237, [eigenBatch3dKernel_param_43];
	setp.ne.s32 	%p100, %r237, 2;
	@%p100 bra 	$L__BB0_149;

	ld.local.f64 	%fd497, [%rd8+-56];
	neg.f64 	%fd498, %fd497;
	div.rn.f64 	%fd732, %fd498, %fd119;
	mov.f64 	%fd730, 0d3FF0000000000000;
	bra.uni 	$L__BB0_149;

$L__BB0_134:
	ld.param.u32 	%r234, [eigenBatch3dKernel_param_43];
	ld.local.f64 	%fd147, [%rd8+-64];
	abs.f64 	%fd485, %fd147;
	setp.gtu.f64 	%p95, %fd485, 0d3EB0C6F7A0B5ED8D;
	and.b32  	%r38, %r234, 1;
	@%p95 bra 	$L__BB0_136;
	bra.uni 	$L__BB0_135;

$L__BB0_136:
	setp.ne.s32 	%p97, %r38, 0;
	mov.f64 	%fd730, %fd731;
	@%p97 bra 	$L__BB0_149;

	ld.local.f64 	%fd492, [%rd8+-56];
	neg.f64 	%fd493, %fd492;
	div.rn.f64 	%fd731, %fd493, %fd147;
	mov.f64 	%fd732, 0d0000000000000000;
	mov.f64 	%fd730, 0d3FF0000000000000;
	bra.uni 	$L__BB0_149;

$L__BB0_132:
	mov.f64 	%fd732, 0d0000000000000000;
	mov.f64 	%fd730, 0d3FF0000000000000;
	bra.uni 	$L__BB0_149;

$L__BB0_147:
	ld.local.f64 	%fd518, [%rd8+-64];
	neg.f64 	%fd519, %fd518;
	div.rn.f64 	%fd732, %fd519, %fd119;
	mov.f64 	%fd517, 0d3FF0000000000000;
	mov.f64 	%fd730, %fd731;
	mov.f64 	%fd731, %fd517;
	bra.uni 	$L__BB0_149;

$L__BB0_135:
	setp.eq.s32 	%p96, %r38, 0;
	selp.f64 	%fd148, 0d0000000000000000, 0d3FF0000000000000, %p96;
	selp.f64 	%fd732, 0d3FF0000000000000, 0d0000000000000000, %p96;
	mov.f64 	%fd730, %fd731;
	mov.f64 	%fd731, %fd148;
	bra.uni 	$L__BB0_149;

$L__BB0_142:
	ld.local.f64 	%fd501, [%rd8+-64];
	neg.f64 	%fd502, %fd501;
	div.rn.f64 	%fd732, %fd502, %fd119;
	mov.f64 	%fd500, 0d3FF0000000000000;
	mov.f64 	%fd730, %fd731;
	mov.f64 	%fd731, %fd500;
	bra.uni 	$L__BB0_149;

$L__BB0_143:
	ld.local.f64 	%fd153, [%rd8+-64];
	abs.f64 	%fd506, %fd153;
	setp.ltu.f64 	%p101, %fd506, 0d3EB0C6F7A0B5ED8D;
	mov.f64 	%fd732, 0d0000000000000000;
	mov.f64 	%fd504, 0d3FF0000000000000;
	mov.f64 	%fd730, %fd731;
	mov.f64 	%fd731, %fd504;
	@%p101 bra 	$L__BB0_149;

	ld.local.f64 	%fd509, [%rd8+-56];
	neg.f64 	%fd510, %fd509;
	div.rn.f64 	%fd731, %fd510, %fd153;
	mov.f64 	%fd730, %fd504;

$L__BB0_149:
	mul.f64 	%fd528, %fd731, %fd731;
	fma.rn.f64 	%fd529, %fd732, %fd732, %fd528;
	fma.rn.f64 	%fd530, %fd730, %fd730, %fd529;
	cvt.rn.f32.f64 	%f7, %fd530;
	sqrt.rn.f32 	%f1, %f7;
	setp.leu.f32 	%p104, %f1, 0f00000000;
	@%p104 bra 	$L__BB0_153;

	cvt.f64.f32 	%fd531, %f1;
	rcp.rn.f64 	%fd532, %fd531;
	mul.f64 	%fd732, %fd532, %fd732;
	mul.f64 	%fd731, %fd532, %fd731;
	mul.f64 	%fd730, %fd532, %fd730;
	setp.lt.f64 	%p105, %fd731, 0d0000000000000000;
	@%p105 bra 	$L__BB0_152;

	setp.neu.f64 	%p106, %fd731, 0d0000000000000000;
	setp.geu.f64 	%p107, %fd732, 0d0000000000000000;
	or.pred  	%p108, %p106, %p107;
	@%p108 bra 	$L__BB0_153;

$L__BB0_152:
	neg.f64 	%fd732, %fd732;
	neg.f64 	%fd731, %fd731;
	neg.f64 	%fd730, %fd730;

$L__BB0_153:
	ld.param.u64 	%rd198, [eigenBatch3dKernel_param_41];
	cvta.to.global.u64 	%rd197, %rd198;
	mov.u32 	%r210, %tid.x;
	mov.u32 	%r209, %ntid.x;
	mov.u32 	%r208, %ctaid.x;
	mad.lo.s32 	%r207, %r208, %r209, %r210;
	ld.global.u32 	%r159, [%rd197];
	ld.global.u32 	%r160, [%rd197+16];
	add.s32 	%r161, %r159, %r160;
	setp.ne.s32 	%p109, %r207, %r161;
	@%p109 bra 	$L__BB0_157;

	add.u64 	%rd232, %SPL, 0;
	add.u64 	%rd218, %SP, 0;
	st.local.f64 	[%rd232], %fd732;
	st.local.f64 	[%rd232+8], %fd731;
	st.local.f64 	[%rd232+16], %fd730;
	mov.u64 	%rd157, $str$3;
	cvta.global.u64 	%rd158, %rd157;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd158;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd218;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r162, [retval0+0];
	} // callseq 5
	mov.f64 	%fd736, 0d0000000000000000;
	@%p41 bra 	$L__BB0_156;

	sub.f64 	%fd534, %fd707, %fd710;
	add.f64 	%fd535, %fd707, %fd710;
	add.f64 	%fd536, %fd535, %fd709;
	div.rn.f64 	%fd736, %fd534, %fd536;

$L__BB0_156:
	add.u64 	%rd159, %SP, 184;
	add.u64 	%rd160, %SPL, 184;
	st.local.f64 	[%rd160], %fd736;
	mov.u64 	%rd161, $str;
	cvta.global.u64 	%rd162, %rd161;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd162;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd159;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r163, [retval0+0];
	} // callseq 6

$L__BB0_157:
	ld.param.u64 	%rd214, [eigenBatch3dKernel_param_25];
	ld.param.u64 	%rd199, [eigenBatch3dKernel_param_26];
	ld.param.u32 	%r212, [eigenBatch3dKernel_param_27];
	ld.param.u32 	%r211, [eigenBatch3dKernel_param_28];
	mad.lo.s32 	%r164, %r4, %r211, %r3;
	cvta.to.global.u64 	%rd163, %rd214;
	mul.wide.s32 	%rd164, %r164, 8;
	add.s64 	%rd165, %rd163, %rd164;
	mad.lo.s32 	%r165, %r4, %r212, %r3;
	cvta.to.global.u64 	%rd166, %rd199;
	mul.wide.s32 	%rd167, %r165, 4;
	add.s64 	%rd168, %rd166, %rd167;
	ld.global.u32 	%r166, [%rd168];
	mul.lo.s32 	%r167, %r166, %r6;
	cvt.s64.s32 	%rd169, %r167;
	mul.lo.s32 	%r168, %r5, 3;
	cvt.s64.s32 	%rd170, %r168;
	add.s64 	%rd171, %rd169, %rd170;
	ld.global.u64 	%rd172, [%rd165];
	shl.b64 	%rd173, %rd171, 2;
	add.s64 	%rd174, %rd172, %rd173;
	cvt.rn.f32.f64 	%f9, %fd732;
	st.f32 	[%rd174], %f9;
	cvt.rn.f32.f64 	%f10, %fd731;
	st.f32 	[%rd174+4], %f10;
	cvt.rn.f32.f64 	%f11, %fd730;
	st.f32 	[%rd174+8], %f11;
	mul.f64 	%fd537, %fd731, %fd731;
	fma.rn.f64 	%fd173, %fd732, %fd732, %fd537;
	setp.le.f64 	%p111, %fd173, 0d3EE4F8B588E368F1;
	mov.f32 	%f15, 0f7FC00000;
	@%p111 bra 	$L__BB0_164;

	abs.f64 	%fd174, %fd732;
	setp.eq.f64 	%p112, %fd174, 0d0000000000000000;
	abs.f64 	%fd175, %fd731;
	setp.eq.f64 	%p113, %fd175, 0d0000000000000000;
	and.pred  	%p114, %p112, %p113;
	@%p114 bra 	$L__BB0_162;
	bra.uni 	$L__BB0_159;

$L__BB0_162:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r181}, %fd732;
	}
	setp.lt.s32 	%p122, %r181, 0;
	selp.f64 	%fd590, 0d400921FB54442D18, 0d0000000000000000, %p122;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r182, %temp}, %fd590;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r183}, %fd590;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r184}, %fd731;
	}
	and.b32  	%r185, %r184, -2147483648;
	or.b32  	%r186, %r183, %r185;
	mov.b64 	%fd737, {%r182, %r186};
	bra.uni 	$L__BB0_163;

$L__BB0_159:
	setp.eq.f64 	%p115, %fd174, 0d7FF0000000000000;
	setp.eq.f64 	%p116, %fd175, 0d7FF0000000000000;
	and.pred  	%p117, %p115, %p116;
	@%p117 bra 	$L__BB0_161;
	bra.uni 	$L__BB0_160;

$L__BB0_161:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r175}, %fd732;
	}
	setp.lt.s32 	%p121, %r175, 0;
	selp.f64 	%fd589, 0d4002D97C7F3321D2, 0d3FE921FB54442D18, %p121;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r176, %temp}, %fd589;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r177}, %fd589;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r178}, %fd731;
	}
	and.b32  	%r179, %r178, -2147483648;
	or.b32  	%r180, %r177, %r179;
	mov.b64 	%fd737, {%r176, %r180};
	bra.uni 	$L__BB0_163;

$L__BB0_160:
	max.f64 	%fd538, %fd175, %fd174;
	min.f64 	%fd539, %fd175, %fd174;
	div.rn.f64 	%fd540, %fd539, %fd538;
	mul.f64 	%fd541, %fd540, %fd540;
	mov.f64 	%fd542, 0d3F2D3B63DBB65B49;
	mov.f64 	%fd543, 0dBEF53E1D2A25FF7E;
	fma.rn.f64 	%fd544, %fd543, %fd541, %fd542;
	mov.f64 	%fd545, 0dBF5312788DDE082E;
	fma.rn.f64 	%fd546, %fd544, %fd541, %fd545;
	mov.f64 	%fd547, 0d3F6F9690C8249315;
	fma.rn.f64 	%fd548, %fd546, %fd541, %fd547;
	mov.f64 	%fd549, 0dBF82CF5AABC7CF0D;
	fma.rn.f64 	%fd550, %fd548, %fd541, %fd549;
	mov.f64 	%fd551, 0d3F9162B0B2A3BFDE;
	fma.rn.f64 	%fd552, %fd550, %fd541, %fd551;
	mov.f64 	%fd553, 0dBF9A7256FEB6FC6B;
	fma.rn.f64 	%fd554, %fd552, %fd541, %fd553;
	mov.f64 	%fd555, 0d3FA171560CE4A489;
	fma.rn.f64 	%fd556, %fd554, %fd541, %fd555;
	mov.f64 	%fd557, 0dBFA4F44D841450E4;
	fma.rn.f64 	%fd558, %fd556, %fd541, %fd557;
	mov.f64 	%fd559, 0d3FA7EE3D3F36BB95;
	fma.rn.f64 	%fd560, %fd558, %fd541, %fd559;
	mov.f64 	%fd561, 0dBFAAD32AE04A9FD1;
	fma.rn.f64 	%fd562, %fd560, %fd541, %fd561;
	mov.f64 	%fd563, 0d3FAE17813D66954F;
	fma.rn.f64 	%fd564, %fd562, %fd541, %fd563;
	mov.f64 	%fd565, 0dBFB11089CA9A5BCD;
	fma.rn.f64 	%fd566, %fd564, %fd541, %fd565;
	mov.f64 	%fd567, 0d3FB3B12B2DB51738;
	fma.rn.f64 	%fd568, %fd566, %fd541, %fd567;
	mov.f64 	%fd569, 0dBFB745D022F8DC5C;
	fma.rn.f64 	%fd570, %fd568, %fd541, %fd569;
	mov.f64 	%fd571, 0d3FBC71C709DFE927;
	fma.rn.f64 	%fd572, %fd570, %fd541, %fd571;
	mov.f64 	%fd573, 0dBFC2492491FA1744;
	fma.rn.f64 	%fd574, %fd572, %fd541, %fd573;
	mov.f64 	%fd575, 0d3FC99999999840D2;
	fma.rn.f64 	%fd576, %fd574, %fd541, %fd575;
	mov.f64 	%fd577, 0dBFD555555555544C;
	fma.rn.f64 	%fd578, %fd576, %fd541, %fd577;
	mul.f64 	%fd579, %fd541, %fd578;
	fma.rn.f64 	%fd580, %fd579, %fd540, %fd540;
	mov.f64 	%fd581, 0d3FF921FB54442D18;
	sub.f64 	%fd582, %fd581, %fd580;
	setp.gt.f64 	%p118, %fd175, %fd174;
	selp.f64 	%fd583, %fd582, %fd580, %p118;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r169}, %fd732;
	}
	setp.lt.s32 	%p119, %r169, 0;
	mov.f64 	%fd584, 0d400921FB54442D18;
	sub.f64 	%fd585, %fd584, %fd583;
	selp.f64 	%fd586, %fd585, %fd583, %p119;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r170, %temp}, %fd586;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd586;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r172}, %fd731;
	}
	and.b32  	%r173, %r172, -2147483648;
	or.b32  	%r174, %r171, %r173;
	mov.b64 	%fd587, {%r170, %r174};
	add.f64 	%fd588, %fd174, %fd175;
	setp.le.f64 	%p120, %fd588, 0d7FF0000000000000;
	selp.f64 	%fd737, %fd587, %fd588, %p120;

$L__BB0_163:
	cvt.rn.f32.f64 	%f15, %fd737;

$L__BB0_164:
	ld.param.u64 	%rd201, [eigenBatch3dKernel_param_34];
	ld.param.u32 	%r214, [eigenBatch3dKernel_param_35];
	ld.param.u64 	%rd200, [eigenBatch3dKernel_param_33];
	ld.param.u32 	%r213, [eigenBatch3dKernel_param_36];
	mad.lo.s32 	%r187, %r4, %r213, %r3;
	cvta.to.global.u64 	%rd175, %rd200;
	mul.wide.s32 	%rd176, %r187, 8;
	add.s64 	%rd177, %rd175, %rd176;
	mad.lo.s32 	%r188, %r4, %r214, %r3;
	cvta.to.global.u64 	%rd178, %rd201;
	mul.wide.s32 	%rd179, %r188, 4;
	add.s64 	%rd180, %rd178, %rd179;
	ld.global.u32 	%r189, [%rd180];
	mad.lo.s32 	%r190, %r189, %r6, %r5;
	ld.global.u64 	%rd181, [%rd177];
	mul.wide.s32 	%rd182, %r190, 4;
	add.s64 	%rd183, %rd181, %rd182;
	st.f32 	[%rd183], %f15;
	setp.ge.f64 	%p123, %fd730, 0d3FEFFFEB074A771D;
	mov.f32 	%f16, 0f00000000;
	@%p123 bra 	$L__BB0_179;

	setp.le.f64 	%p124, %fd730, 0dBFEFFFEB074A771D;
	mov.f32 	%f16, 0f40490FDB;
	@%p124 bra 	$L__BB0_179;

	fma.rn.f64 	%fd591, %fd730, %fd730, %fd173;
	setp.le.f64 	%p125, %fd591, 0d3EE4F8B588E368F1;
	mov.f32 	%f16, 0f7FC00000;
	@%p125 bra 	$L__BB0_179;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd730;
	}
	abs.f64 	%fd180, %fd730;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r191}, %fd180;
	}
	setp.lt.s32 	%p126, %r191, 1071801958;
	@%p126 bra 	$L__BB0_175;
	bra.uni 	$L__BB0_168;

$L__BB0_175:
	mul.f64 	%fd639, %fd180, %fd180;
	mov.f64 	%fd640, 0dBFB3823B180754AF;
	mov.f64 	%fd641, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd642, %fd641, %fd639, %fd640;
	mov.f64 	%fd643, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd644, %fd642, %fd639, %fd643;
	mov.f64 	%fd645, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd646, %fd644, %fd639, %fd645;
	mov.f64 	%fd647, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd648, %fd646, %fd639, %fd647;
	mov.f64 	%fd649, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd650, %fd648, %fd639, %fd649;
	mov.f64 	%fd651, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd652, %fd650, %fd639, %fd651;
	mov.f64 	%fd653, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd654, %fd652, %fd639, %fd653;
	mov.f64 	%fd655, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd656, %fd654, %fd639, %fd655;
	mov.f64 	%fd657, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd658, %fd656, %fd639, %fd657;
	mov.f64 	%fd659, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd660, %fd658, %fd639, %fd659;
	mov.f64 	%fd661, 0d3FB333333320F91B;
	fma.rn.f64 	%fd662, %fd660, %fd639, %fd661;
	mov.f64 	%fd663, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd664, %fd662, %fd639, %fd663;
	mul.f64 	%fd665, %fd639, %fd664;
	fma.rn.f64 	%fd188, %fd665, %fd180, %fd180;
	setp.lt.s32 	%p130, %r39, 0;
	@%p130 bra 	$L__BB0_177;

	mov.f64 	%fd666, 0dBC91A62633145C07;
	add.rn.f64 	%fd667, %fd188, %fd666;
	neg.f64 	%fd668, %fd667;
	mov.f64 	%fd669, 0d3FF921FB54442D18;
	add.rn.f64 	%fd740, %fd669, %fd668;
	bra.uni 	$L__BB0_178;

$L__BB0_168:
	mov.f64 	%fd592, 0d3FF0000000000000;
	sub.f64 	%fd181, %fd592, %fd180;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd181;
	}
	setp.lt.s32 	%p127, %r40, 1;
	@%p127 bra 	$L__BB0_170;

	add.s32 	%r192, %r40, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r193, %temp}, %fd181;
	}
	mov.b64 	%fd593, {%r193, %r192};
	rsqrt.approx.ftz.f64 	%fd594, %fd593;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r194}, %fd594;
	}
	add.s32 	%r195, %r194, -1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r196, %temp}, %fd594;
	}
	mov.b64 	%fd595, {%r196, %r195};
	mul.f64 	%fd596, %fd593, %fd594;
	neg.f64 	%fd597, %fd596;
	fma.rn.f64 	%fd598, %fd596, %fd597, %fd593;
	fma.rn.f64 	%fd599, %fd598, %fd595, %fd596;
	neg.f64 	%fd600, %fd599;
	fma.rn.f64 	%fd601, %fd599, %fd600, %fd593;
	fma.rn.f64 	%fd603, %fd594, %fd600, %fd592;
	fma.rn.f64 	%fd604, %fd603, %fd595, %fd595;
	fma.rn.f64 	%fd605, %fd601, %fd604, %fd599;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r197}, %fd605;
	}
	add.s32 	%r198, %r197, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r199, %temp}, %fd605;
	}
	mov.b64 	%fd606, {%r199, %r198};
	mov.f64 	%fd607, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd608, 0d3EC715B371155F70;
	fma.rn.f64 	%fd609, %fd608, %fd181, %fd607;
	mov.f64 	%fd610, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd611, %fd609, %fd181, %fd610;
	mov.f64 	%fd612, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd613, %fd611, %fd181, %fd612;
	mov.f64 	%fd614, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd615, %fd613, %fd181, %fd614;
	mov.f64 	%fd616, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd617, %fd615, %fd181, %fd616;
	mov.f64 	%fd618, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd619, %fd617, %fd181, %fd618;
	mov.f64 	%fd620, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd621, %fd619, %fd181, %fd620;
	mov.f64 	%fd622, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd623, %fd621, %fd181, %fd622;
	mov.f64 	%fd624, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd625, %fd623, %fd181, %fd624;
	mov.f64 	%fd626, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd627, %fd625, %fd181, %fd626;
	mov.f64 	%fd628, 0d3F9333333333329C;
	fma.rn.f64 	%fd629, %fd627, %fd181, %fd628;
	mov.f64 	%fd630, 0d3FB5555555555555;
	fma.rn.f64 	%fd631, %fd629, %fd181, %fd630;
	mul.f64 	%fd632, %fd181, %fd631;
	fma.rn.f64 	%fd740, %fd632, %fd606, %fd606;
	bra.uni 	$L__BB0_171;

$L__BB0_19:
	mov.f64 	%fd316, 0d3C91A62633145C07;
	add.rn.f64 	%fd317, %fd20, %fd316;
	mov.f64 	%fd318, 0d3FF921FB54442D18;
	add.rn.f64 	%fd689, %fd318, %fd317;
	bra.uni 	$L__BB0_20;

$L__BB0_12:
	mov.f64 	%fd279, 0d0000000000000000;
	mul.rn.f64 	%fd689, %fd12, %fd279;

$L__BB0_13:
	abs.f64 	%fd686, %fd11;
	mov.f64 	%fd685, 0d3FF0000000000000;
	sub.f64 	%fd684, %fd685, %fd686;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r239}, %fd684;
	}
	setp.gt.s32 	%p17, %r239, -1;
	@%p17 bra 	$L__BB0_15;

	mov.f64 	%fd280, 0d7FF0000000000000;
	mul.rn.f64 	%fd689, %fd689, %fd280;

$L__BB0_15:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r204}, %fd11;
	}
	setp.gt.s32 	%p18, %r204, -1;
	@%p18 bra 	$L__BB0_20;

	mov.f64 	%fd281, 0dBCA1A62633145C07;
	add.rn.f64 	%fd282, %fd689, %fd281;
	neg.f64 	%fd283, %fd282;
	mov.f64 	%fd284, 0d400921FB54442D18;
	add.rn.f64 	%fd689, %fd284, %fd283;

$L__BB0_20:
	mul.f64 	%fd24, %fd689, 0d3FD5555555555555;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r115, %temp}, %fd24;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd24;
	}
	and.b32  	%r117, %r116, 2147483647;
	setp.eq.s32 	%p20, %r117, 2146435072;
	setp.eq.s32 	%p21, %r115, 0;
	and.pred  	%p22, %p21, %p20;
	@%p22 bra 	$L__BB0_24;
	bra.uni 	$L__BB0_21;

$L__BB0_24:
	mov.f64 	%fd328, 0d0000000000000000;
	mul.rn.f64 	%fd691, %fd24, %fd328;
	mov.u32 	%r242, 1;
	bra.uni 	$L__BB0_25;

$L__BB0_21:
	add.u64 	%rd235, %SPL, 0;
	mul.f64 	%fd319, %fd24, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r241, %fd319;
	st.local.u32 	[%rd235], %r241;
	cvt.rn.f64.s32 	%fd320, %r241;
	neg.f64 	%fd321, %fd320;
	mov.f64 	%fd322, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd323, %fd321, %fd322, %fd24;
	mov.f64 	%fd324, 0d3C91A62633145C00;
	fma.rn.f64 	%fd325, %fd321, %fd324, %fd323;
	mov.f64 	%fd326, 0d397B839A252049C0;
	fma.rn.f64 	%fd691, %fd321, %fd326, %fd325;
	abs.f64 	%fd327, %fd24;
	setp.ltu.f64 	%p23, %fd327, 0d41E0000000000000;
	@%p23 bra 	$L__BB0_23;

	add.u64 	%rd237, %SPL, 0;
	add.u64 	%rd219, %SP, 0;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd24;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd219;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd691, [retval0+0];
	} // callseq 2
	ld.local.u32 	%r241, [%rd237];

$L__BB0_23:
	add.s32 	%r242, %r241, 1;

$L__BB0_25:
	and.b32  	%r119, %r242, 1;
	shl.b32 	%r120, %r242, 3;
	and.b32  	%r121, %r120, 8;
	setp.eq.s32 	%p24, %r119, 0;
	selp.f64 	%fd329, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p24;
	mul.wide.s32 	%rd103, %r121, 8;
	mov.u64 	%rd104, __cudart_sin_cos_coeffs;
	add.s64 	%rd105, %rd104, %rd103;
	ld.global.nc.f64 	%fd330, [%rd105+8];
	mul.rn.f64 	%fd30, %fd691, %fd691;
	fma.rn.f64 	%fd331, %fd329, %fd30, %fd330;
	ld.global.nc.f64 	%fd332, [%rd105+16];
	fma.rn.f64 	%fd333, %fd331, %fd30, %fd332;
	ld.global.nc.f64 	%fd334, [%rd105+24];
	fma.rn.f64 	%fd335, %fd333, %fd30, %fd334;
	ld.global.nc.f64 	%fd336, [%rd105+32];
	fma.rn.f64 	%fd337, %fd335, %fd30, %fd336;
	ld.global.nc.f64 	%fd338, [%rd105+40];
	fma.rn.f64 	%fd339, %fd337, %fd30, %fd338;
	ld.global.nc.f64 	%fd340, [%rd105+48];
	fma.rn.f64 	%fd31, %fd339, %fd30, %fd340;
	fma.rn.f64 	%fd693, %fd31, %fd691, %fd691;
	@%p24 bra 	$L__BB0_27;

	mov.f64 	%fd341, 0d3FF0000000000000;
	fma.rn.f64 	%fd693, %fd31, %fd30, %fd341;

$L__BB0_27:
	and.b32  	%r122, %r242, 2;
	setp.eq.s32 	%p25, %r122, 0;
	@%p25 bra 	$L__BB0_29;

	mov.f64 	%fd342, 0d0000000000000000;
	mov.f64 	%fd343, 0dBFF0000000000000;
	fma.rn.f64 	%fd693, %fd693, %fd343, %fd342;

$L__BB0_29:
	add.f64 	%fd679, %fd233, %fd233;
	fma.rn.f64 	%fd704, %fd679, %fd693, %fd702;
	mov.f64 	%fd344, 0d400921FB54442D18;
	mov.f64 	%fd345, 0d4000000000000000;
	fma.rn.f64 	%fd346, %fd345, %fd344, %fd689;
	mul.f64 	%fd38, %fd346, 0d3FD5555555555555;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r123, %temp}, %fd38;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd38;
	}
	and.b32  	%r125, %r124, 2147483647;
	setp.eq.s32 	%p26, %r125, 2146435072;
	setp.eq.s32 	%p27, %r123, 0;
	and.pred  	%p28, %p27, %p26;
	@%p28 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_30;

$L__BB0_33:
	mov.f64 	%fd356, 0d0000000000000000;
	mul.rn.f64 	%fd695, %fd38, %fd356;
	mov.u32 	%r244, 1;
	bra.uni 	$L__BB0_34;

$L__BB0_30:
	add.u64 	%rd222, %SPL, 0;
	mul.f64 	%fd347, %fd38, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r243, %fd347;
	st.local.u32 	[%rd222], %r243;
	cvt.rn.f64.s32 	%fd348, %r243;
	neg.f64 	%fd349, %fd348;
	mov.f64 	%fd350, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd351, %fd349, %fd350, %fd38;
	mov.f64 	%fd352, 0d3C91A62633145C00;
	fma.rn.f64 	%fd353, %fd349, %fd352, %fd351;
	mov.f64 	%fd354, 0d397B839A252049C0;
	fma.rn.f64 	%fd695, %fd349, %fd354, %fd353;
	abs.f64 	%fd355, %fd38;
	setp.ltu.f64 	%p29, %fd355, 0d41E0000000000000;
	@%p29 bra 	$L__BB0_32;

	add.u64 	%rd224, %SPL, 0;
	add.u64 	%rd220, %SP, 0;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd38;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd220;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd695, [retval0+0];
	} // callseq 3
	ld.local.u32 	%r243, [%rd224];

$L__BB0_32:
	add.s32 	%r244, %r243, 1;

$L__BB0_34:
	mov.u64 	%rd226, __cudart_sin_cos_coeffs;
	and.b32  	%r127, %r244, 1;
	shl.b32 	%r128, %r244, 3;
	and.b32  	%r129, %r128, 8;
	setp.eq.s32 	%p30, %r127, 0;
	selp.f64 	%fd357, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p30;
	mul.wide.s32 	%rd107, %r129, 8;
	add.s64 	%rd109, %rd226, %rd107;
	ld.global.nc.f64 	%fd358, [%rd109+8];
	mul.rn.f64 	%fd44, %fd695, %fd695;
	fma.rn.f64 	%fd359, %fd357, %fd44, %fd358;
	ld.global.nc.f64 	%fd360, [%rd109+16];
	fma.rn.f64 	%fd361, %fd359, %fd44, %fd360;
	ld.global.nc.f64 	%fd362, [%rd109+24];
	fma.rn.f64 	%fd363, %fd361, %fd44, %fd362;
	ld.global.nc.f64 	%fd364, [%rd109+32];
	fma.rn.f64 	%fd365, %fd363, %fd44, %fd364;
	ld.global.nc.f64 	%fd366, [%rd109+40];
	fma.rn.f64 	%fd367, %fd365, %fd44, %fd366;
	ld.global.nc.f64 	%fd368, [%rd109+48];
	fma.rn.f64 	%fd45, %fd367, %fd44, %fd368;
	fma.rn.f64 	%fd697, %fd45, %fd695, %fd695;
	@%p30 bra 	$L__BB0_36;

	mov.f64 	%fd369, 0d3FF0000000000000;
	fma.rn.f64 	%fd697, %fd45, %fd44, %fd369;

$L__BB0_36:
	and.b32  	%r130, %r244, 2;
	setp.eq.s32 	%p31, %r130, 0;
	@%p31 bra 	$L__BB0_38;

	mov.f64 	%fd370, 0d0000000000000000;
	mov.f64 	%fd371, 0dBFF0000000000000;
	fma.rn.f64 	%fd697, %fd697, %fd371, %fd370;

$L__BB0_38:
	add.f64 	%fd680, %fd233, %fd233;
	fma.rn.f64 	%fd703, %fd680, %fd697, %fd702;
	mov.f64 	%fd372, 0d400921FB54442D18;
	mov.f64 	%fd373, 0d4010000000000000;
	fma.rn.f64 	%fd374, %fd373, %fd372, %fd689;
	mul.f64 	%fd52, %fd374, 0d3FD5555555555555;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r131, %temp}, %fd52;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r132}, %fd52;
	}
	and.b32  	%r133, %r132, 2147483647;
	setp.eq.s32 	%p32, %r133, 2146435072;
	setp.eq.s32 	%p33, %r131, 0;
	and.pred  	%p34, %p33, %p32;
	@%p34 bra 	$L__BB0_42;
	bra.uni 	$L__BB0_39;

$L__BB0_42:
	mov.f64 	%fd384, 0d0000000000000000;
	mul.rn.f64 	%fd699, %fd52, %fd384;
	mov.u32 	%r246, 1;
	bra.uni 	$L__BB0_43;

$L__BB0_39:
	add.u64 	%rd227, %SPL, 0;
	mul.f64 	%fd375, %fd52, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r245, %fd375;
	st.local.u32 	[%rd227], %r245;
	cvt.rn.f64.s32 	%fd376, %r245;
	neg.f64 	%fd377, %fd376;
	mov.f64 	%fd378, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd379, %fd377, %fd378, %fd52;
	mov.f64 	%fd380, 0d3C91A62633145C00;
	fma.rn.f64 	%fd381, %fd377, %fd380, %fd379;
	mov.f64 	%fd382, 0d397B839A252049C0;
	fma.rn.f64 	%fd699, %fd377, %fd382, %fd381;
	abs.f64 	%fd383, %fd52;
	setp.ltu.f64 	%p35, %fd383, 0d41E0000000000000;
	@%p35 bra 	$L__BB0_41;

	add.u64 	%rd229, %SPL, 0;
	add.u64 	%rd221, %SP, 0;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd52;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd221;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd699, [retval0+0];
	} // callseq 4
	ld.local.u32 	%r245, [%rd229];

$L__BB0_41:
	add.s32 	%r246, %r245, 1;

$L__BB0_43:
	mov.u64 	%rd231, __cudart_sin_cos_coeffs;
	and.b32  	%r135, %r246, 1;
	shl.b32 	%r136, %r246, 3;
	and.b32  	%r137, %r136, 8;
	setp.eq.s32 	%p36, %r135, 0;
	selp.f64 	%fd385, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p36;
	mul.wide.s32 	%rd111, %r137, 8;
	add.s64 	%rd113, %rd231, %rd111;
	ld.global.nc.f64 	%fd386, [%rd113+8];
	mul.rn.f64 	%fd58, %fd699, %fd699;
	fma.rn.f64 	%fd387, %fd385, %fd58, %fd386;
	ld.global.nc.f64 	%fd388, [%rd113+16];
	fma.rn.f64 	%fd389, %fd387, %fd58, %fd388;
	ld.global.nc.f64 	%fd390, [%rd113+24];
	fma.rn.f64 	%fd391, %fd389, %fd58, %fd390;
	ld.global.nc.f64 	%fd392, [%rd113+32];
	fma.rn.f64 	%fd393, %fd391, %fd58, %fd392;
	ld.global.nc.f64 	%fd394, [%rd113+40];
	fma.rn.f64 	%fd395, %fd393, %fd58, %fd394;
	ld.global.nc.f64 	%fd396, [%rd113+48];
	fma.rn.f64 	%fd59, %fd395, %fd58, %fd396;
	fma.rn.f64 	%fd701, %fd59, %fd699, %fd699;
	@%p36 bra 	$L__BB0_45;

	mov.f64 	%fd397, 0d3FF0000000000000;
	fma.rn.f64 	%fd701, %fd59, %fd58, %fd397;

$L__BB0_45:
	and.b32  	%r138, %r246, 2;
	setp.eq.s32 	%p37, %r138, 0;
	@%p37 bra 	$L__BB0_47;

	mov.f64 	%fd398, 0d0000000000000000;
	mov.f64 	%fd399, 0dBFF0000000000000;
	fma.rn.f64 	%fd701, %fd701, %fd399, %fd398;

$L__BB0_47:
	add.f64 	%fd681, %fd233, %fd233;
	st.local.f64 	[%rd9+-24], %fd704;
	st.local.f64 	[%rd9+-16], %fd703;
	fma.rn.f64 	%fd702, %fd681, %fd701, %fd702;
	st.local.f64 	[%rd9+-8], %fd702;
	bra.uni 	$L__BB0_50;

$L__BB0_177:
	mov.f64 	%fd670, 0d3C91A62633145C07;
	add.rn.f64 	%fd671, %fd188, %fd670;
	mov.f64 	%fd672, 0d3FF921FB54442D18;
	add.rn.f64 	%fd740, %fd672, %fd671;
	bra.uni 	$L__BB0_178;

$L__BB0_170:
	mov.f64 	%fd633, 0d0000000000000000;
	mul.rn.f64 	%fd740, %fd180, %fd633;

$L__BB0_171:
	setp.gt.s32 	%p128, %r40, -1;
	@%p128 bra 	$L__BB0_173;

	mov.f64 	%fd634, 0d7FF0000000000000;
	mul.rn.f64 	%fd740, %fd740, %fd634;

$L__BB0_173:
	setp.gt.s32 	%p129, %r39, -1;
	@%p129 bra 	$L__BB0_178;

	mov.f64 	%fd635, 0dBCA1A62633145C07;
	add.rn.f64 	%fd636, %fd740, %fd635;
	neg.f64 	%fd637, %fd636;
	mov.f64 	%fd638, 0d400921FB54442D18;
	add.rn.f64 	%fd740, %fd638, %fd637;

$L__BB0_178:
	cvt.rn.f32.f64 	%f16, %fd740;

$L__BB0_179:
	ld.param.u64 	%rd203, [eigenBatch3dKernel_param_38];
	ld.param.u32 	%r216, [eigenBatch3dKernel_param_39];
	ld.param.u64 	%rd202, [eigenBatch3dKernel_param_37];
	ld.param.u32 	%r215, [eigenBatch3dKernel_param_40];
	mad.lo.s32 	%r200, %r4, %r215, %r3;
	cvta.to.global.u64 	%rd184, %rd202;
	mul.wide.s32 	%rd185, %r200, 8;
	add.s64 	%rd186, %rd184, %rd185;
	mad.lo.s32 	%r201, %r4, %r216, %r3;
	cvta.to.global.u64 	%rd187, %rd203;
	mul.wide.s32 	%rd188, %r201, 4;
	add.s64 	%rd189, %rd187, %rd188;
	ld.global.u32 	%r202, [%rd189];
	mad.lo.s32 	%r203, %r202, %r6, %r5;
	ld.global.u64 	%rd190, [%rd186];
	mul.wide.s32 	%rd191, %r203, 4;
	add.s64 	%rd192, %rd190, %rd191;
	st.f32 	[%rd192], %f16;

$L__BB0_180:
	ret;

}
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<33>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<80>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd18, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	bfe.u32 	%r2, %r1, 20, 11;
	setp.eq.s32 	%p1, %r2, 2047;
	@%p1 bra 	$L__BB1_7;

	add.s32 	%r3, %r2, -1024;
	shr.u32 	%r10, %r3, 6;
	mov.u32 	%r11, 16;
	sub.s32 	%r12, %r11, %r10;
	mov.u32 	%r13, 15;
	sub.s32 	%r4, %r13, %r10;
	mov.u32 	%r14, 19;
	sub.s32 	%r15, %r14, %r10;
	setp.gt.s32 	%p2, %r12, 14;
	selp.b32 	%r5, 18, %r15, %p2;
	setp.gt.s32 	%p3, %r12, %r5;
	mov.u64 	%rd77, 0;
	mov.u32 	%r32, %r4;
	@%p3 bra 	$L__BB1_4;

	add.s32 	%r16, %r4, -15;
	mul.wide.s32 	%rd22, %r16, 8;
	mov.u64 	%rd23, __cudart_i2opi_d;
	add.s64 	%rd24, %rd23, %rd22;
	add.s64 	%rd75, %rd24, 120;
	mov.b64 	%rd25, %fd4;
	shl.b64 	%rd26, %rd25, 11;
	or.b64  	%rd3, %rd26, -9223372036854775808;
	mov.u64 	%rd74, %rd1;
	mov.u32 	%r32, %r4;

$L__BB1_3:
	.pragma "nounroll";
	ld.global.nc.u64 	%rd27, [%rd75];
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi, %clo, %chi;
	mov.b64 	{%alo,%ahi}, %rd27;
	mov.b64 	{%blo,%bhi}, %rd3;
	mov.b64 	{%clo,%chi}, %rd77;
	mad.lo.cc.u32 	%r0, %alo, %blo, %clo;
	madc.hi.cc.u32 	%r1, %alo, %blo, %chi;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd28, {%r0,%r1};
	mov.b64 	%rd77, {%r2,%r3};
	}
	st.local.u64 	[%rd74], %rd28;
	add.s64 	%rd75, %rd75, 8;
	add.s64 	%rd74, %rd74, 8;
	add.s32 	%r32, %r32, 1;
	setp.lt.s32 	%p4, %r32, %r5;
	@%p4 bra 	$L__BB1_3;

$L__BB1_4:
	sub.s32 	%r17, %r32, %r4;
	mul.wide.s32 	%rd29, %r17, 8;
	add.s64 	%rd30, %rd1, %rd29;
	st.local.u64 	[%rd30], %rd77;
	ld.local.u64 	%rd79, [%rd1+16];
	ld.local.u64 	%rd78, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32 	%p5, %r9, 0;
	@%p5 bra 	$L__BB1_6;

	mov.u32 	%r18, 64;
	sub.s32 	%r19, %r18, %r9;
	shl.b64 	%rd31, %rd78, %r9;
	shr.u64 	%rd32, %rd79, %r19;
	or.b64  	%rd78, %rd31, %rd32;
	shl.b64 	%rd33, %rd79, %r9;
	ld.local.u64 	%rd34, [%rd1+8];
	shr.u64 	%rd35, %rd34, %r19;
	or.b64  	%rd79, %rd35, %rd33;

$L__BB1_6:
	and.b32  	%r20, %r1, -2147483648;
	shr.u64 	%rd36, %rd78, 62;
	cvt.u32.u64 	%r21, %rd36;
	shr.u64 	%rd37, %rd79, 62;
	shl.b64 	%rd38, %rd78, 2;
	or.b64  	%rd39, %rd37, %rd38;
	shr.u64 	%rd40, %rd78, 61;
	cvt.u32.u64 	%r22, %rd40;
	and.b32  	%r23, %r22, 1;
	add.s32 	%r24, %r23, %r21;
	neg.s32 	%r25, %r24;
	setp.eq.s32 	%p6, %r20, 0;
	selp.b32 	%r26, %r24, %r25, %p6;
	cvta.to.local.u64 	%rd41, %rd18;
	mov.u64 	%rd42, 0;
	st.local.u32 	[%rd41], %r26;
	setp.eq.s32 	%p7, %r23, 0;
	shl.b64 	%rd43, %rd79, 2;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd42;
	mov.b64 	{%a2,%a3}, %rd42;
	mov.b64 	{%b0,%b1}, %rd43;
	mov.b64 	{%b2,%b3}, %rd39;
	sub.cc.u32 	%r0, %a0, %b0;
	subc.cc.u32 	%r1, %a1, %b1;
	subc.cc.u32 	%r2, %a2, %b2;
	subc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd44, {%r0,%r1};
	mov.b64 	%rd45, {%r2,%r3};
	}
	selp.b64 	%rd46, %rd39, %rd45, %p7;
	selp.b64 	%rd47, %rd43, %rd44, %p7;
	xor.b32  	%r27, %r20, -2147483648;
	selp.b32 	%r28, %r20, %r27, %p7;
	clz.b64 	%r29, %rd46;
	cvt.u64.u32 	%rd48, %r29;
	setp.eq.s64 	%p8, %rd48, 0;
	shl.b64 	%rd49, %rd46, %r29;
	mov.u64 	%rd50, 64;
	sub.s64 	%rd51, %rd50, %rd48;
	cvt.u32.u64 	%r30, %rd51;
	shr.u64 	%rd52, %rd47, %r30;
	or.b64  	%rd53, %rd52, %rd49;
	selp.b64 	%rd54, %rd46, %rd53, %p8;
	mov.u64 	%rd55, -3958705157555305931;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi;
	mov.b64 	{%alo,%ahi}, %rd54;
	mov.b64 	{%blo,%bhi}, %rd55;
	mul.lo.u32 	%r0, %alo, %blo;
	mul.hi.u32 	%r1, %alo, %blo;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd56, {%r0,%r1};
	mov.b64 	%rd57, {%r2,%r3};
	}
	setp.gt.s64 	%p9, %rd57, 0;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd56;
	mov.b64 	{%a2,%a3}, %rd57;
	mov.b64 	{%b0,%b1}, %rd56;
	mov.b64 	{%b2,%b3}, %rd57;
	add.cc.u32 	%r0, %a0, %b0;
	addc.cc.u32 	%r1, %a1, %b1;
	addc.cc.u32 	%r2, %a2, %b2;
	addc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd58, {%r0,%r1};
	mov.b64 	%rd59, {%r2,%r3};
	}
	selp.b64 	%rd60, %rd59, %rd57, %p9;
	selp.u64 	%rd61, 1, 0, %p9;
	add.s64 	%rd62, %rd48, %rd61;
	cvt.u64.u32 	%rd63, %r28;
	shl.b64 	%rd64, %rd63, 32;
	shl.b64 	%rd65, %rd62, 52;
	mov.u64 	%rd66, 4602678819172646912;
	sub.s64 	%rd67, %rd66, %rd65;
	add.s64 	%rd68, %rd60, 1;
	shr.u64 	%rd69, %rd68, 10;
	add.s64 	%rd70, %rd69, 1;
	shr.u64 	%rd71, %rd70, 1;
	add.s64 	%rd72, %rd67, %rd71;
	or.b64  	%rd73, %rd72, %rd64;
	mov.b64 	%fd4, %rd73;

$L__BB1_7:
	st.param.f64 	[func_retval0+0], %fd4;
	ret;

}

