// Seed: 844767738
module module_0 (
    input tri0 id_0
);
  assign id_2 = "";
  wire id_3;
  module_2 modCall_1 ();
  wire id_5;
  assign module_1.id_2 = 0;
  wire id_6;
endmodule
module module_1 (
    input logic   id_0,
    input supply0 id_1,
    input uwire   id_2
);
  always id_4 <= id_0;
  module_0 modCall_1 (id_2);
endmodule
module module_2;
  id_1(
      id_2
  );
  module_4 modCall_1 ();
  wire id_3;
  assign module_3.id_0 = 0;
endmodule
module module_3 (
    input  tri1 id_0,
    output tri  id_1
);
  assign id_1 = -1 == id_0;
  module_2 modCall_1 ();
  wire id_3;
endmodule
module module_4;
  parameter id_1 = ~1;
  wand id_2, id_3;
  assign id_2 = -1 + 1;
  wire id_4;
  id_5(
      id_4
  );
  wire id_6;
endmodule
