DSCH 3.5
VERSION 16-Apr-19 12:53:30 PM
BB(25,-30,75,90)
SYM  #mem8x8
BB(25,-30,75,90)
TITLE 37 -15  #Mem8x8
MODEL 865
PROP   01100010 00100001 00100000 00000000 00000000 00000000 00000000 00000000                                                                                                                          
REC(37,-5,20,40,r)
VIS 3
PIN(25,-10,0.000,0.000)Addr2
PIN(25,0,0.000,0.000)Addr1
PIN(25,10,0.000,0.000)Addr0
PIN(25,25,0.000,0.000)Din7
PIN(25,35,0.000,0.000)Din6
PIN(25,45,0.000,0.000)Din5
PIN(25,55,0.000,0.000)Din4
PIN(25,65,0.000,0.000)Din3
PIN(25,75,0.000,0.000)Din2
PIN(25,85,0.000,0.000)Din1
PIN(25,95,0.000,0.000)Din0
PIN(45,-30,0.000,0.000)WriteMem
PIN(55,-30,0.000,0.000)ReadMem
PIN(75,25,0.003,0.002)Dout7
PIN(75,35,0.003,0.002)Dout6
PIN(75,45,0.003,0.002)Dout5
PIN(75,55,0.003,0.002)Dout4
PIN(75,65,0.003,0.002)Dout3
PIN(75,75,0.003,0.002)Dout2
PIN(75,85,0.003,0.002)Dout1
PIN(75,95,0.003,0.002)Dout0
LIG(75,85,65,85)
LIG(65,75,65,85)
LIG(75,75,65,75)
LIG(65,65,65,75)
LIG(75,65,65,65)
LIG(65,85,65,95)
LIG(35,100,65,100)
LIG(35,95,35,100)
LIG(75,95,65,95)
LIG(25,95,35,95)
LIG(55,-20,65,-20)
LIG(55,-30,55,-20)
LIG(45,-20,55,-20)
LIG(45,-30,45,-20)
LIG(65,55,65,65)
LIG(75,55,65,55)
LIG(65,45,65,55)
LIG(65,45,75,45)
LIG(65,35,65,45)
LIG(75,35,65,35)
LIG(65,25,65,35)
LIG(65,25,75,25)
LIG(65,-20,65,25)
LIG(35,-20,45,-20)
LIG(35,85,35,95)
LIG(25,85,35,85)
LIG(35,75,35,85)
LIG(25,75,35,75)
LIG(35,65,35,75)
LIG(25,65,35,65)
LIG(35,55,35,65)
LIG(25,55,35,55)
LIG(35,45,35,55)
LIG(25,45,35,45)
LIG(35,35,35,45)
LIG(25,35,35,35)
LIG(35,25,35,35)
LIG(35,10,35,25)
LIG(35,0,35,10)
LIG(35,-10,35,0)
LIG(35,-20,35,-10)
LIG(25,25,35,25)
LIG(25,10,35,10)
LIG(25,0,35,0)
LIG(65,95,65,100)
LIG(25,-10,35,-10)
FSYM
FFIG C:\Facultate\Anul 4\Semestrul II\VLSI\proiectVLSI\VSM-mem8x8macro.sch
