Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec  8 13:04:08 2024
| Host         : IT-RDIA-NSH running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file FPGA_timing_summary_routed.rpt -pb FPGA_timing_summary_routed.pb -rpx FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cir/fsm/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cir/fsm/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: moni/vga_timing/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.255        0.000                      0                 9343        0.049        0.000                      0                 9343        3.750        0.000                       0                  1275  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.255        0.000                      0                 9328        0.049        0.000                      0                 9328        3.750        0.000                       0                  1275  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.221        0.000                      0                   15        0.630        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_12288_12351_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 0.456ns (4.666%)  route 9.317ns (95.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.688     5.290    cir/x_counter/clk
    SLICE_X5Y125         FDCE                                         r  cir/x_counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDCE (Prop_fdce_C_Q)         0.456     5.746 r  cir/x_counter/counter_reg[2]/Q
                         net (fo=1507, routed)        9.317    15.063    moni/video_mem/ram_reg_12288_12351_0_2/ADDRD2
    SLICE_X2Y153         RAMD64E                                      r  moni/video_mem/ram_reg_12288_12351_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.764    15.186    moni/video_mem/ram_reg_12288_12351_0_2/WCLK
    SLICE_X2Y153         RAMD64E                                      r  moni/video_mem/ram_reg_12288_12351_0_2/RAMA/CLK
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y153         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.318    moni/video_mem/ram_reg_12288_12351_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -15.063    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_12288_12351_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 0.456ns (4.666%)  route 9.317ns (95.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.688     5.290    cir/x_counter/clk
    SLICE_X5Y125         FDCE                                         r  cir/x_counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDCE (Prop_fdce_C_Q)         0.456     5.746 r  cir/x_counter/counter_reg[2]/Q
                         net (fo=1507, routed)        9.317    15.063    moni/video_mem/ram_reg_12288_12351_0_2/ADDRD2
    SLICE_X2Y153         RAMD64E                                      r  moni/video_mem/ram_reg_12288_12351_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.764    15.186    moni/video_mem/ram_reg_12288_12351_0_2/WCLK
    SLICE_X2Y153         RAMD64E                                      r  moni/video_mem/ram_reg_12288_12351_0_2/RAMB/CLK
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y153         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.318    moni/video_mem/ram_reg_12288_12351_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -15.063    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_12288_12351_0_2/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 0.456ns (4.666%)  route 9.317ns (95.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.688     5.290    cir/x_counter/clk
    SLICE_X5Y125         FDCE                                         r  cir/x_counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDCE (Prop_fdce_C_Q)         0.456     5.746 r  cir/x_counter/counter_reg[2]/Q
                         net (fo=1507, routed)        9.317    15.063    moni/video_mem/ram_reg_12288_12351_0_2/ADDRD2
    SLICE_X2Y153         RAMD64E                                      r  moni/video_mem/ram_reg_12288_12351_0_2/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.764    15.186    moni/video_mem/ram_reg_12288_12351_0_2/WCLK
    SLICE_X2Y153         RAMD64E                                      r  moni/video_mem/ram_reg_12288_12351_0_2/RAMC/CLK
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y153         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.318    moni/video_mem/ram_reg_12288_12351_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -15.063    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_12288_12351_0_2/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 0.456ns (4.666%)  route 9.317ns (95.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.688     5.290    cir/x_counter/clk
    SLICE_X5Y125         FDCE                                         r  cir/x_counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDCE (Prop_fdce_C_Q)         0.456     5.746 r  cir/x_counter/counter_reg[2]/Q
                         net (fo=1507, routed)        9.317    15.063    moni/video_mem/ram_reg_12288_12351_0_2/ADDRD2
    SLICE_X2Y153         RAMD64E                                      r  moni/video_mem/ram_reg_12288_12351_0_2/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.764    15.186    moni/video_mem/ram_reg_12288_12351_0_2/WCLK
    SLICE_X2Y153         RAMD64E                                      r  moni/video_mem/ram_reg_12288_12351_0_2/RAMD/CLK
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y153         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.318    moni/video_mem/ram_reg_12288_12351_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -15.063    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_13120_13183_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.456ns (4.804%)  route 9.036ns (95.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.688     5.290    cir/x_counter/clk
    SLICE_X5Y125         FDCE                                         r  cir/x_counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDCE (Prop_fdce_C_Q)         0.456     5.746 r  cir/x_counter/counter_reg[2]/Q
                         net (fo=1507, routed)        9.036    14.782    moni/video_mem/ram_reg_13120_13183_0_2/ADDRD2
    SLICE_X2Y156         RAMD64E                                      r  moni/video_mem/ram_reg_13120_13183_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.764    15.186    moni/video_mem/ram_reg_13120_13183_0_2/WCLK
    SLICE_X2Y156         RAMD64E                                      r  moni/video_mem/ram_reg_13120_13183_0_2/RAMA/CLK
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y156         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.318    moni/video_mem/ram_reg_13120_13183_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -14.782    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_13120_13183_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.456ns (4.804%)  route 9.036ns (95.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.688     5.290    cir/x_counter/clk
    SLICE_X5Y125         FDCE                                         r  cir/x_counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDCE (Prop_fdce_C_Q)         0.456     5.746 r  cir/x_counter/counter_reg[2]/Q
                         net (fo=1507, routed)        9.036    14.782    moni/video_mem/ram_reg_13120_13183_0_2/ADDRD2
    SLICE_X2Y156         RAMD64E                                      r  moni/video_mem/ram_reg_13120_13183_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.764    15.186    moni/video_mem/ram_reg_13120_13183_0_2/WCLK
    SLICE_X2Y156         RAMD64E                                      r  moni/video_mem/ram_reg_13120_13183_0_2/RAMB/CLK
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y156         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.318    moni/video_mem/ram_reg_13120_13183_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -14.782    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_13120_13183_0_2/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.456ns (4.804%)  route 9.036ns (95.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.688     5.290    cir/x_counter/clk
    SLICE_X5Y125         FDCE                                         r  cir/x_counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDCE (Prop_fdce_C_Q)         0.456     5.746 r  cir/x_counter/counter_reg[2]/Q
                         net (fo=1507, routed)        9.036    14.782    moni/video_mem/ram_reg_13120_13183_0_2/ADDRD2
    SLICE_X2Y156         RAMD64E                                      r  moni/video_mem/ram_reg_13120_13183_0_2/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.764    15.186    moni/video_mem/ram_reg_13120_13183_0_2/WCLK
    SLICE_X2Y156         RAMD64E                                      r  moni/video_mem/ram_reg_13120_13183_0_2/RAMC/CLK
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y156         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.318    moni/video_mem/ram_reg_13120_13183_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -14.782    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_13120_13183_0_2/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.456ns (4.804%)  route 9.036ns (95.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.688     5.290    cir/x_counter/clk
    SLICE_X5Y125         FDCE                                         r  cir/x_counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDCE (Prop_fdce_C_Q)         0.456     5.746 r  cir/x_counter/counter_reg[2]/Q
                         net (fo=1507, routed)        9.036    14.782    moni/video_mem/ram_reg_13120_13183_0_2/ADDRD2
    SLICE_X2Y156         RAMD64E                                      r  moni/video_mem/ram_reg_13120_13183_0_2/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.764    15.186    moni/video_mem/ram_reg_13120_13183_0_2/WCLK
    SLICE_X2Y156         RAMD64E                                      r  moni/video_mem/ram_reg_13120_13183_0_2/RAMD/CLK
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y156         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.318    moni/video_mem/ram_reg_13120_13183_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -14.782    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_12480_12543_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 0.456ns (4.881%)  route 8.886ns (95.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.688     5.290    cir/x_counter/clk
    SLICE_X5Y125         FDCE                                         r  cir/x_counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDCE (Prop_fdce_C_Q)         0.456     5.746 r  cir/x_counter/counter_reg[2]/Q
                         net (fo=1507, routed)        8.886    14.632    moni/video_mem/ram_reg_12480_12543_0_2/ADDRD2
    SLICE_X2Y157         RAMD64E                                      r  moni/video_mem/ram_reg_12480_12543_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.763    15.185    moni/video_mem/ram_reg_12480_12543_0_2/WCLK
    SLICE_X2Y157         RAMD64E                                      r  moni/video_mem/ram_reg_12480_12543_0_2/RAMA/CLK
                         clock pessimism              0.188    15.373    
                         clock uncertainty           -0.035    15.338    
    SLICE_X2Y157         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.317    moni/video_mem/ram_reg_12480_12543_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_12480_12543_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 0.456ns (4.881%)  route 8.886ns (95.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.688     5.290    cir/x_counter/clk
    SLICE_X5Y125         FDCE                                         r  cir/x_counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDCE (Prop_fdce_C_Q)         0.456     5.746 r  cir/x_counter/counter_reg[2]/Q
                         net (fo=1507, routed)        8.886    14.632    moni/video_mem/ram_reg_12480_12543_0_2/ADDRD2
    SLICE_X2Y157         RAMD64E                                      r  moni/video_mem/ram_reg_12480_12543_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.763    15.185    moni/video_mem/ram_reg_12480_12543_0_2/WCLK
    SLICE_X2Y157         RAMD64E                                      r  moni/video_mem/ram_reg_12480_12543_0_2/RAMB/CLK
                         clock pessimism              0.188    15.373    
                         clock uncertainty           -0.035    15.338    
    SLICE_X2Y157         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.317    moni/video_mem/ram_reg_12480_12543_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                  0.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_4416_4479_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.719%)  route 0.161ns (53.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.557     1.476    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cir/x_counter/counter_reg[3]/Q
                         net (fo=1506, routed)        0.161     1.778    moni/video_mem/ram_reg_4416_4479_0_2/ADDRD3
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     1.990    moni/video_mem/ram_reg_4416_4479_0_2/WCLK
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X14Y126        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.729    moni/video_mem/ram_reg_4416_4479_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_4416_4479_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.719%)  route 0.161ns (53.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.557     1.476    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cir/x_counter/counter_reg[3]/Q
                         net (fo=1506, routed)        0.161     1.778    moni/video_mem/ram_reg_4416_4479_0_2/ADDRD3
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     1.990    moni/video_mem/ram_reg_4416_4479_0_2/WCLK
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMB/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X14Y126        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.729    moni/video_mem/ram_reg_4416_4479_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_4416_4479_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.719%)  route 0.161ns (53.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.557     1.476    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cir/x_counter/counter_reg[3]/Q
                         net (fo=1506, routed)        0.161     1.778    moni/video_mem/ram_reg_4416_4479_0_2/ADDRD3
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     1.990    moni/video_mem/ram_reg_4416_4479_0_2/WCLK
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMC/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X14Y126        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.729    moni/video_mem/ram_reg_4416_4479_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_4416_4479_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.719%)  route 0.161ns (53.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.557     1.476    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cir/x_counter/counter_reg[3]/Q
                         net (fo=1506, routed)        0.161     1.778    moni/video_mem/ram_reg_4416_4479_0_2/ADDRD3
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     1.990    moni/video_mem/ram_reg_4416_4479_0_2/WCLK
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMD/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X14Y126        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.729    moni/video_mem/ram_reg_4416_4479_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_4416_4479_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.291%)  route 0.129ns (47.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.557     1.476    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cir/x_counter/counter_reg[4]/Q
                         net (fo=1505, routed)        0.129     1.746    moni/video_mem/ram_reg_4416_4479_0_2/ADDRD4
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     1.990    moni/video_mem/ram_reg_4416_4479_0_2/WCLK
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X14Y126        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.689    moni/video_mem/ram_reg_4416_4479_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_4416_4479_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.291%)  route 0.129ns (47.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.557     1.476    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cir/x_counter/counter_reg[4]/Q
                         net (fo=1505, routed)        0.129     1.746    moni/video_mem/ram_reg_4416_4479_0_2/ADDRD4
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     1.990    moni/video_mem/ram_reg_4416_4479_0_2/WCLK
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMB/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X14Y126        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.689    moni/video_mem/ram_reg_4416_4479_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_4416_4479_0_2/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.291%)  route 0.129ns (47.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.557     1.476    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cir/x_counter/counter_reg[4]/Q
                         net (fo=1505, routed)        0.129     1.746    moni/video_mem/ram_reg_4416_4479_0_2/ADDRD4
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     1.990    moni/video_mem/ram_reg_4416_4479_0_2/WCLK
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMC/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X14Y126        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.689    moni/video_mem/ram_reg_4416_4479_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_4416_4479_0_2/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.291%)  route 0.129ns (47.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.557     1.476    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cir/x_counter/counter_reg[4]/Q
                         net (fo=1505, routed)        0.129     1.746    moni/video_mem/ram_reg_4416_4479_0_2/ADDRD4
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     1.990    moni/video_mem/ram_reg_4416_4479_0_2/WCLK
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMD/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X14Y126        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.689    moni/video_mem/ram_reg_4416_4479_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_4416_4479_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.557     1.476    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cir/x_counter/counter_reg[0]/Q
                         net (fo=1509, routed)        0.253     1.870    moni/video_mem/ram_reg_4416_4479_0_2/ADDRD0
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     1.990    moni/video_mem/ram_reg_4416_4479_0_2/WCLK
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X14Y126        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.799    moni/video_mem/ram_reg_4416_4479_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moni/video_mem/ram_reg_4416_4479_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.557     1.476    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cir/x_counter/counter_reg[0]/Q
                         net (fo=1509, routed)        0.253     1.870    moni/video_mem/ram_reg_4416_4479_0_2/ADDRD0
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     1.990    moni/video_mem/ram_reg_4416_4479_0_2/WCLK
    SLICE_X14Y126        RAMD64E                                      r  moni/video_mem/ram_reg_4416_4479_0_2/RAMB/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X14Y126        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.799    moni/video_mem/ram_reg_4416_4479_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y125    cir/fsm/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y125    cir/fsm/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X15Y126   cir/x_counter/counter_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X15Y126   cir/x_counter/counter_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y125    cir/x_counter/counter_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X15Y126   cir/x_counter/counter_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X15Y126   cir/x_counter/counter_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y125    cir/x_counter/counter_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y125    cir/x_counter/counter_reg[6]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y151   moni/video_mem/ram_reg_19008_19071_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y151   moni/video_mem/ram_reg_19008_19071_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y152    moni/video_mem/ram_reg_11904_11967_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y152    moni/video_mem/ram_reg_11904_11967_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y150   moni/video_mem/ram_reg_19136_19199_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y150   moni/video_mem/ram_reg_19136_19199_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y150   moni/video_mem/ram_reg_19136_19199_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y150   moni/video_mem/ram_reg_19136_19199_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y152    moni/video_mem/ram_reg_11904_11967_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y152    moni/video_mem/ram_reg_11904_11967_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y131   moni/video_mem/ram_reg_4160_4223_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y131   moni/video_mem/ram_reg_4160_4223_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y131   moni/video_mem/ram_reg_4160_4223_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y131   moni/video_mem/ram_reg_4160_4223_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y129   moni/video_mem/ram_reg_4224_4287_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y141   moni/video_mem/ram_reg_768_831_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y141   moni/video_mem/ram_reg_768_831_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y141   moni/video_mem/ram_reg_768_831_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y141   moni/video_mem/ram_reg_768_831_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y129   moni/video_mem/ram_reg_4224_4287_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.704ns (13.188%)  route 4.634ns (86.812%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.612     5.214    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  cir/x_counter/counter_reg[3]/Q
                         net (fo=1506, routed)        3.222     8.892    cir/x_counter/counter_reg[3]_0
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.016 f  cir/x_counter/counter[7]_i_4/O
                         net (fo=1, routed)           0.642     9.658    cir/x_counter/counter[7]_i_4_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I0_O)        0.124     9.782 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.770    10.553    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X15Y126        FDCE                                         f  cir/x_counter/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.493    14.915    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[0]/C
                         clock pessimism              0.299    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X15Y126        FDCE (Recov_fdce_C_CLR)     -0.405    14.774    cir/x_counter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.704ns (13.188%)  route 4.634ns (86.812%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.612     5.214    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  cir/x_counter/counter_reg[3]/Q
                         net (fo=1506, routed)        3.222     8.892    cir/x_counter/counter_reg[3]_0
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.016 f  cir/x_counter/counter[7]_i_4/O
                         net (fo=1, routed)           0.642     9.658    cir/x_counter/counter[7]_i_4_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I0_O)        0.124     9.782 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.770    10.553    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X15Y126        FDCE                                         f  cir/x_counter/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.493    14.915    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[1]/C
                         clock pessimism              0.299    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X15Y126        FDCE (Recov_fdce_C_CLR)     -0.405    14.774    cir/x_counter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.704ns (13.188%)  route 4.634ns (86.812%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.612     5.214    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  cir/x_counter/counter_reg[3]/Q
                         net (fo=1506, routed)        3.222     8.892    cir/x_counter/counter_reg[3]_0
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.016 f  cir/x_counter/counter[7]_i_4/O
                         net (fo=1, routed)           0.642     9.658    cir/x_counter/counter[7]_i_4_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I0_O)        0.124     9.782 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.770    10.553    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X15Y126        FDCE                                         f  cir/x_counter/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.493    14.915    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[3]/C
                         clock pessimism              0.299    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X15Y126        FDCE (Recov_fdce_C_CLR)     -0.405    14.774    cir/x_counter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.704ns (13.188%)  route 4.634ns (86.812%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.612     5.214    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  cir/x_counter/counter_reg[3]/Q
                         net (fo=1506, routed)        3.222     8.892    cir/x_counter/counter_reg[3]_0
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.016 f  cir/x_counter/counter[7]_i_4/O
                         net (fo=1, routed)           0.642     9.658    cir/x_counter/counter[7]_i_4_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I0_O)        0.124     9.782 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.770    10.553    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X15Y126        FDCE                                         f  cir/x_counter/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.493    14.915    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[4]/C
                         clock pessimism              0.299    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X15Y126        FDCE (Recov_fdce_C_CLR)     -0.405    14.774    cir/x_counter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 0.704ns (13.206%)  route 4.627ns (86.794%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.612     5.214    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  cir/x_counter/counter_reg[3]/Q
                         net (fo=1506, routed)        3.222     8.892    cir/x_counter/counter_reg[3]_0
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.016 f  cir/x_counter/counter[7]_i_4/O
                         net (fo=1, routed)           0.642     9.658    cir/x_counter/counter[7]_i_4_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I0_O)        0.124     9.782 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.763    10.545    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X4Y125         FDCE                                         f  cir/x_counter/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.570    14.992    cir/x_counter/clk
    SLICE_X4Y125         FDCE                                         r  cir/x_counter/counter_reg[6]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X4Y125         FDCE (Recov_fdce_C_CLR)     -0.405    14.811    cir/x_counter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 0.704ns (13.206%)  route 4.627ns (86.794%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.612     5.214    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  cir/x_counter/counter_reg[3]/Q
                         net (fo=1506, routed)        3.222     8.892    cir/x_counter/counter_reg[3]_0
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.016 f  cir/x_counter/counter[7]_i_4/O
                         net (fo=1, routed)           0.642     9.658    cir/x_counter/counter[7]_i_4_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I0_O)        0.124     9.782 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.763    10.545    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X4Y125         FDCE                                         f  cir/x_counter/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.570    14.992    cir/x_counter/clk
    SLICE_X4Y125         FDCE                                         r  cir/x_counter/counter_reg[7]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X4Y125         FDCE (Recov_fdce_C_CLR)     -0.405    14.811    cir/x_counter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 0.704ns (13.216%)  route 4.623ns (86.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.612     5.214    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  cir/x_counter/counter_reg[3]/Q
                         net (fo=1506, routed)        3.222     8.892    cir/x_counter/counter_reg[3]_0
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.016 f  cir/x_counter/counter[7]_i_4/O
                         net (fo=1, routed)           0.642     9.658    cir/x_counter/counter[7]_i_4_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I0_O)        0.124     9.782 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.759    10.541    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X5Y125         FDCE                                         f  cir/x_counter/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.570    14.992    cir/x_counter/clk
    SLICE_X5Y125         FDCE                                         r  cir/x_counter/counter_reg[2]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X5Y125         FDCE (Recov_fdce_C_CLR)     -0.405    14.811    cir/x_counter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 cir/x_counter/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 0.704ns (13.216%)  route 4.623ns (86.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.612     5.214    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDCE (Prop_fdce_C_Q)         0.456     5.670 r  cir/x_counter/counter_reg[3]/Q
                         net (fo=1506, routed)        3.222     8.892    cir/x_counter/counter_reg[3]_0
    SLICE_X5Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.016 f  cir/x_counter/counter[7]_i_4/O
                         net (fo=1, routed)           0.642     9.658    cir/x_counter/counter[7]_i_4_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I0_O)        0.124     9.782 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.759    10.541    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X5Y125         FDCE                                         f  cir/x_counter/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.570    14.992    cir/x_counter/clk
    SLICE_X5Y125         FDCE                                         r  cir/x_counter/counter_reg[5]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X5Y125         FDCE (Recov_fdce_C_CLR)     -0.405    14.811    cir/x_counter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 cir/y_counter/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/y_counter/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.842ns (26.450%)  route 2.341ns (73.550%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.691     5.293    cir/y_counter/clk
    SLICE_X5Y127         FDCE                                         r  cir/y_counter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDCE (Prop_fdce_C_Q)         0.419     5.712 f  cir/y_counter/counter_reg[4]/Q
                         net (fo=8, routed)           1.072     6.784    cir/y_counter/counter_reg[4]_0
    SLICE_X5Y127         LUT4 (Prop_lut4_I2_O)        0.299     7.083 f  cir/y_counter/counter[6]_i_6/O
                         net (fo=1, routed)           0.290     7.373    cir/y_counter/counter[6]_i_6_n_0
    SLICE_X5Y126         LUT5 (Prop_lut5_I3_O)        0.124     7.497 f  cir/y_counter/counter[6]_i_3/O
                         net (fo=7, routed)           0.979     8.477    cir/y_counter/counter[6]_i_3_n_0
    SLICE_X5Y127         FDCE                                         f  cir/y_counter/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.573    14.995    cir/y_counter/clk
    SLICE_X5Y127         FDCE                                         r  cir/y_counter/counter_reg[3]/C
                         clock pessimism              0.298    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y127         FDCE (Recov_fdce_C_CLR)     -0.405    14.853    cir/y_counter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 cir/y_counter/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/y_counter/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.842ns (26.450%)  route 2.341ns (73.550%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.691     5.293    cir/y_counter/clk
    SLICE_X5Y127         FDCE                                         r  cir/y_counter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDCE (Prop_fdce_C_Q)         0.419     5.712 f  cir/y_counter/counter_reg[4]/Q
                         net (fo=8, routed)           1.072     6.784    cir/y_counter/counter_reg[4]_0
    SLICE_X5Y127         LUT4 (Prop_lut4_I2_O)        0.299     7.083 f  cir/y_counter/counter[6]_i_6/O
                         net (fo=1, routed)           0.290     7.373    cir/y_counter/counter[6]_i_6_n_0
    SLICE_X5Y126         LUT5 (Prop_lut5_I3_O)        0.124     7.497 f  cir/y_counter/counter[6]_i_3/O
                         net (fo=7, routed)           0.979     8.477    cir/y_counter/counter[6]_i_3_n_0
    SLICE_X5Y127         FDCE                                         f  cir/y_counter/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        1.573    14.995    cir/y_counter/clk
    SLICE_X5Y127         FDCE                                         r  cir/y_counter/counter_reg[4]/C
                         clock pessimism              0.298    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y127         FDCE (Recov_fdce_C_CLR)     -0.405    14.853    cir/y_counter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.750%)  route 0.365ns (66.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.584     1.503    cir/x_counter/clk
    SLICE_X4Y125         FDCE                                         r  cir/x_counter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  cir/x_counter/counter_reg[6]/Q
                         net (fo=6, routed)           0.097     1.742    cir/x_counter/counter_reg[6]_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I4_O)        0.045     1.787 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.268     2.055    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X5Y125         FDCE                                         f  cir/x_counter/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.851     2.017    cir/x_counter/clk
    SLICE_X5Y125         FDCE                                         r  cir/x_counter/counter_reg[2]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X5Y125         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    cir/x_counter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.750%)  route 0.365ns (66.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.584     1.503    cir/x_counter/clk
    SLICE_X4Y125         FDCE                                         r  cir/x_counter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  cir/x_counter/counter_reg[6]/Q
                         net (fo=6, routed)           0.097     1.742    cir/x_counter/counter_reg[6]_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I4_O)        0.045     1.787 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.268     2.055    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X5Y125         FDCE                                         f  cir/x_counter/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.851     2.017    cir/x_counter/clk
    SLICE_X5Y125         FDCE                                         r  cir/x_counter/counter_reg[5]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X5Y125         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    cir/x_counter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.486%)  route 0.369ns (66.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.584     1.503    cir/x_counter/clk
    SLICE_X4Y125         FDCE                                         r  cir/x_counter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  cir/x_counter/counter_reg[6]/Q
                         net (fo=6, routed)           0.097     1.742    cir/x_counter/counter_reg[6]_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I4_O)        0.045     1.787 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.272     2.059    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X4Y125         FDCE                                         f  cir/x_counter/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.851     2.017    cir/x_counter/clk
    SLICE_X4Y125         FDCE                                         r  cir/x_counter/counter_reg[6]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X4Y125         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    cir/x_counter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.486%)  route 0.369ns (66.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.584     1.503    cir/x_counter/clk
    SLICE_X4Y125         FDCE                                         r  cir/x_counter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  cir/x_counter/counter_reg[6]/Q
                         net (fo=6, routed)           0.097     1.742    cir/x_counter/counter_reg[6]_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I4_O)        0.045     1.787 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.272     2.059    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X4Y125         FDCE                                         f  cir/x_counter/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.851     2.017    cir/x_counter/clk
    SLICE_X4Y125         FDCE                                         r  cir/x_counter/counter_reg[7]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X4Y125         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    cir/x_counter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.116%)  route 0.432ns (69.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.584     1.503    cir/x_counter/clk
    SLICE_X4Y125         FDCE                                         r  cir/x_counter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  cir/x_counter/counter_reg[6]/Q
                         net (fo=6, routed)           0.097     1.742    cir/x_counter/counter_reg[6]_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I4_O)        0.045     1.787 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.334     2.121    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X15Y126        FDCE                                         f  cir/x_counter/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     1.990    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[0]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X15Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.418    cir/x_counter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.116%)  route 0.432ns (69.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.584     1.503    cir/x_counter/clk
    SLICE_X4Y125         FDCE                                         r  cir/x_counter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  cir/x_counter/counter_reg[6]/Q
                         net (fo=6, routed)           0.097     1.742    cir/x_counter/counter_reg[6]_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I4_O)        0.045     1.787 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.334     2.121    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X15Y126        FDCE                                         f  cir/x_counter/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     1.990    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[1]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X15Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.418    cir/x_counter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.116%)  route 0.432ns (69.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.584     1.503    cir/x_counter/clk
    SLICE_X4Y125         FDCE                                         r  cir/x_counter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  cir/x_counter/counter_reg[6]/Q
                         net (fo=6, routed)           0.097     1.742    cir/x_counter/counter_reg[6]_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I4_O)        0.045     1.787 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.334     2.121    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X15Y126        FDCE                                         f  cir/x_counter/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     1.990    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[3]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X15Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.418    cir/x_counter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 cir/x_counter/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/x_counter/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.116%)  route 0.432ns (69.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.584     1.503    cir/x_counter/clk
    SLICE_X4Y125         FDCE                                         r  cir/x_counter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  cir/x_counter/counter_reg[6]/Q
                         net (fo=6, routed)           0.097     1.742    cir/x_counter/counter_reg[6]_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I4_O)        0.045     1.787 f  cir/x_counter/counter[7]_i_2/O
                         net (fo=8, routed)           0.334     2.121    cir/x_counter/counter[7]_i_2_n_0
    SLICE_X15Y126        FDCE                                         f  cir/x_counter/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.825     1.990    cir/x_counter/clk
    SLICE_X15Y126        FDCE                                         r  cir/x_counter/counter_reg[4]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X15Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.418    cir/x_counter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 cir/y_counter/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/y_counter/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.005%)  route 0.529ns (73.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.585     1.504    cir/y_counter/clk
    SLICE_X5Y126         FDCE                                         r  cir/y_counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  cir/y_counter/counter_reg[2]/Q
                         net (fo=10, routed)          0.231     1.877    cir/y_counter/counter_reg[2]_0
    SLICE_X5Y126         LUT5 (Prop_lut5_I0_O)        0.045     1.922 f  cir/y_counter/counter[6]_i_3/O
                         net (fo=7, routed)           0.298     2.220    cir/y_counter/counter[6]_i_3_n_0
    SLICE_X5Y126         FDCE                                         f  cir/y_counter/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.852     2.018    cir/y_counter/clk
    SLICE_X5Y126         FDCE                                         r  cir/y_counter/counter_reg[0]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X5Y126         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    cir/y_counter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 cir/y_counter/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cir/y_counter/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.005%)  route 0.529ns (73.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.585     1.504    cir/y_counter/clk
    SLICE_X5Y126         FDCE                                         r  cir/y_counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  cir/y_counter/counter_reg[2]/Q
                         net (fo=10, routed)          0.231     1.877    cir/y_counter/counter_reg[2]_0
    SLICE_X5Y126         LUT5 (Prop_lut5_I0_O)        0.045     1.922 f  cir/y_counter/counter[6]_i_3/O
                         net (fo=7, routed)           0.298     2.220    cir/y_counter/counter[6]_i_3_n_0
    SLICE_X5Y126         FDCE                                         f  cir/y_counter/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1274, routed)        0.852     2.018    cir/y_counter/clk
    SLICE_X5Y126         FDCE                                         r  cir/y_counter/counter_reg[1]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X5Y126         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    cir/y_counter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.807    





