<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p138" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_138{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_138{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_138{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_138{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_138{left:80px;bottom:874px;letter-spacing:0.17px;}
#t6_138{left:145px;bottom:874px;letter-spacing:0.15px;word-spacing:0.06px;}
#t7_138{left:145px;bottom:847px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t8_138{left:145px;bottom:830px;letter-spacing:-0.16px;}
#t9_138{left:145px;bottom:811px;}
#ta_138{left:182px;bottom:811px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tb_138{left:145px;bottom:791px;}
#tc_138{left:182px;bottom:791px;letter-spacing:-0.12px;word-spacing:0.02px;}
#td_138{left:145px;bottom:771px;}
#te_138{left:182px;bottom:771px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tf_138{left:145px;bottom:743px;letter-spacing:-0.1px;word-spacing:-0.41px;}
#tg_138{left:145px;bottom:727px;letter-spacing:-0.13px;word-spacing:0.01px;}
#th_138{left:193px;bottom:693px;letter-spacing:0.13px;}
#ti_138{left:145px;bottom:673px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#tj_138{left:145px;bottom:629px;letter-spacing:-0.12px;}
#tk_138{left:145px;bottom:612px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tl_138{left:145px;bottom:595px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#tm_138{left:145px;bottom:568px;letter-spacing:-0.11px;word-spacing:-0.11px;}
#tn_138{left:145px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#to_138{left:145px;bottom:534px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tp_138{left:145px;bottom:517px;letter-spacing:-0.12px;word-spacing:-0.86px;}
#tq_138{left:145px;bottom:500px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_138{left:145px;bottom:483px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ts_138{left:145px;bottom:456px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_138{left:145px;bottom:439px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tu_138{left:145px;bottom:422px;letter-spacing:-0.11px;}
#tv_138{left:145px;bottom:406px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tw_138{left:80px;bottom:363px;letter-spacing:0.14px;}
#tx_138{left:145px;bottom:363px;letter-spacing:0.17px;}
#ty_138{left:169px;bottom:336px;letter-spacing:-0.27px;}
#tz_138{left:210px;bottom:336px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t10_138{left:359px;bottom:336px;letter-spacing:-0.23px;word-spacing:-0.03px;}
#t11_138{left:359px;bottom:321px;letter-spacing:-0.23px;word-spacing:-0.02px;}
#t12_138{left:359px;bottom:307px;letter-spacing:-0.23px;word-spacing:-0.03px;}
#t13_138{left:359px;bottom:292px;letter-spacing:-0.23px;word-spacing:-0.03px;}
#t14_138{left:169px;bottom:262px;letter-spacing:-0.27px;}
#t15_138{left:210px;bottom:262px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t16_138{left:359px;bottom:262px;letter-spacing:-0.24px;word-spacing:-0.01px;}
#t17_138{left:359px;bottom:248px;letter-spacing:-0.22px;word-spacing:-0.02px;}
#t18_138{left:359px;bottom:233px;letter-spacing:-0.24px;word-spacing:0.01px;}
#t19_138{left:359px;bottom:218px;letter-spacing:-0.24px;word-spacing:-0.02px;}
#t1a_138{left:169px;bottom:189px;letter-spacing:-0.27px;}
#t1b_138{left:210px;bottom:189px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t1c_138{left:359px;bottom:189px;letter-spacing:-0.24px;word-spacing:-0.01px;}
#t1d_138{left:359px;bottom:174px;letter-spacing:-0.23px;word-spacing:-0.02px;}
#t1e_138{left:359px;bottom:159px;letter-spacing:-0.24px;word-spacing:0.01px;}
#t1f_138{left:359px;bottom:144px;letter-spacing:-0.24px;}
#t1g_138{left:169px;bottom:100px;letter-spacing:-0.27px;}
#t1h_138{left:210px;bottom:100px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t1i_138{left:359px;bottom:100px;letter-spacing:-0.23px;word-spacing:-0.03px;}

.s1_138{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_138{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_138{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_138{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_138{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.s6_138{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s7_138{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.t.v0_138{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts138" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg138Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg138" style="-webkit-user-select: none;"><object width="825" height="990" data="138/138.svg" type="image/svg+xml" id="pdf138" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_138" class="t s1_138">The ARM Instruction Set </span>
<span id="t2_138" class="t s2_138">A3-30 </span><span id="t3_138" class="t s1_138">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_138" class="t s2_138">ARM DDI 0100I </span>
<span id="t5_138" class="t s3_138">A3.15 </span><span id="t6_138" class="t s3_138">Coprocessor instructions </span>
<span id="t7_138" class="t s4_138">The ARM instruction set provides three types of instruction for communicating with coprocessors. These </span>
<span id="t8_138" class="t s4_138">allow: </span>
<span id="t9_138" class="t s4_138">• </span><span id="ta_138" class="t s4_138">the ARM processor to initiate a coprocessor data processing operation </span>
<span id="tb_138" class="t s4_138">• </span><span id="tc_138" class="t s4_138">ARM registers to be transferred to and from coprocessor registers </span>
<span id="td_138" class="t s4_138">• </span><span id="te_138" class="t s4_138">the ARM processor to generate addresses for the coprocessor Load and Store instructions. </span>
<span id="tf_138" class="t s4_138">The instruction set distinguishes up to 16 coprocessors with a 4-bit field in each coprocessor instruction, so </span>
<span id="tg_138" class="t s4_138">each coprocessor is assigned a particular number. </span>
<span id="th_138" class="t s5_138">Note </span>
<span id="ti_138" class="t s4_138">One coprocessor can use more than one of the 16 numbers if a large coprocessor instruction set is required. </span>
<span id="tj_138" class="t s4_138">Coprocessors execute the same instruction stream as ARM, ignoring ARM instructions and coprocessor </span>
<span id="tk_138" class="t s4_138">instructions for other coprocessors. Coprocessor instructions that cannot be executed by coprocessor </span>
<span id="tl_138" class="t s4_138">hardware cause an Undefined Instruction exception, allowing software emulation of coprocessor hardware. </span>
<span id="tm_138" class="t s4_138">A coprocessor can partially execute an instruction and then cause an exception. This is useful for handling </span>
<span id="tn_138" class="t s4_138">run-time-generated exceptions, like divide-by-zero or overflow. However, the partial execution is internal to </span>
<span id="to_138" class="t s4_138">the coprocessor and is not visible to the ARM processor. As far as the ARM processor is concerned, the </span>
<span id="tp_138" class="t s4_138">instruction is held at the start of its execution and completes without exception if allowed to begin execution. </span>
<span id="tq_138" class="t s4_138">Any decision on whether to execute the instruction or cause an exception is taken within the coprocessor </span>
<span id="tr_138" class="t s4_138">before the ARM processor is allowed to start executing the instruction. </span>
<span id="ts_138" class="t s4_138">Not all fields in coprocessor instructions are used by the ARM processor. Coprocessor register specifiers </span>
<span id="tt_138" class="t s4_138">and opcodes are defined by individual coprocessors. Therefore, only generic instruction mnemonics are </span>
<span id="tu_138" class="t s4_138">provided for coprocessor instructions. Assembler macros can be used to transform custom coprocessor </span>
<span id="tv_138" class="t s4_138">mnemonics into these generic mnemonics, or to regenerate the opcodes manually. </span>
<span id="tw_138" class="t s6_138">A3.15.1 </span><span id="tx_138" class="t s6_138">Examples </span>
<span id="ty_138" class="t v0_138 s7_138">CDP </span><span id="tz_138" class="t v0_138 s7_138">p5, 2, c12, c10, c3, 4 </span><span id="t10_138" class="t v0_138 s7_138">; Coproc 5 data operation </span>
<span id="t11_138" class="t v0_138 s7_138">; opcode 1 = 2, opcode 2 = 4 </span>
<span id="t12_138" class="t v0_138 s7_138">; destination register is 12 </span>
<span id="t13_138" class="t v0_138 s7_138">; source registers are 10 and 3 </span>
<span id="t14_138" class="t v0_138 s7_138">MRC </span><span id="t15_138" class="t v0_138 s7_138">p15, 5, R4, c0, c2, 3 </span><span id="t16_138" class="t v0_138 s7_138">; Coproc 15 transfer to ARM register </span>
<span id="t17_138" class="t v0_138 s7_138">; opcode 1 = 5, opcode 2 = 3 </span>
<span id="t18_138" class="t v0_138 s7_138">; ARM destination register = R4 </span>
<span id="t19_138" class="t v0_138 s7_138">; coproc source registers are 0 and 2 </span>
<span id="t1a_138" class="t v0_138 s7_138">MCR </span><span id="t1b_138" class="t v0_138 s7_138">p14, 1, R7, c7, c12, 6 </span><span id="t1c_138" class="t v0_138 s7_138">; ARM register transfer to Coproc 14 </span>
<span id="t1d_138" class="t v0_138 s7_138">; opcode 1 = 1, opcode 2 = 6 </span>
<span id="t1e_138" class="t v0_138 s7_138">; ARM source register = R7 </span>
<span id="t1f_138" class="t v0_138 s7_138">; coproc dest registers are 7 and 12 </span>
<span id="t1g_138" class="t v0_138 s7_138">LDC </span><span id="t1h_138" class="t v0_138 s7_138">p6, CR1, [R4] </span><span id="t1i_138" class="t v0_138 s7_138">; Load from memory to coprocessor 6 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
