# do single_cycle_computer_lab_3.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:51 on May 08,2022
# vlog -work work single_cycle_computer_lab_3.vo 
# -- Compiling module single_cycle_computer_all
# 
# Top level modules:
# 	single_cycle_computer_all
# End time: 22:06:53 on May 08,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:53 on May 08,2022
# vlog -work work Waveform8.vwf.vt 
# -- Compiling module single_cycle_computer_all_vlg_vec_tst
# 
# Top level modules:
# 	single_cycle_computer_all_vlg_vec_tst
# End time: 22:06:53 on May 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.single_cycle_computer_all_vlg_vec_tst 
# Start time: 22:06:53 on May 08,2022
# Loading work.single_cycle_computer_all_vlg_vec_tst
# Loading work.single_cycle_computer_all
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 25389 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
# Simulation time: 0 ps
# ** Note: $finish    : Waveform8.vwf.vt(50)
#    Time: 1 us  Iteration: 0  Instance: /single_cycle_computer_all_vlg_vec_tst
# End time: 22:07:01 on May 08,2022, Elapsed time: 0:00:08
# Errors: 0, Warnings: 1
