Hocam 1. prpjemiz master branch'inde bulunuyor bilginize. SaygÄ±larÄ±mÄ±zla
# Lab4 - Register File and ALU Design (OpenLane ASIC Flow)

This project implements a 32-register file and a 2-bit opcode ALU using Verilog, synthesized and placed-routed using the OpenLane flow.

## ğŸ”§ Module Details

### âœ… RegisterFile:
- 32 registers (32-bit)
- 3 addresses (A1, A2, A3)
- Write Enable (`WE3`)
- Input: `WD3`
- Outputs: `RD1`, `RD2`

### âœ… ALU:
- 4 operations based on 2-bit opcode:
  - `00`: ADD
  - `01`: SUB
  - `10`: SHIFTL
  - `11`: SHIFTR

## ğŸ§ª Simulation Plan
- Write test values to register10 and register15
- Perform ADD, SUB, SHIFTL, SHIFTR via ALU
- Store result in register20

## ğŸ› ï¸ OpenLane Flow Steps

1. Place the design files under:
OpenLane/designs/lab4/
â”œâ”€â”€ config.json
â”œâ”€â”€ pin_order.cfg
â”œâ”€â”€ README.md
â”œâ”€â”€ run.log
â””â”€â”€ src/
â”œâ”€â”€ lab4.v
â””â”€â”€ lab4.sdc

2. Run the following commands in your terminal:

```bash
cd ~/OpenLane
make mount
./flow.tcl -design lab4


The results will be created under:
OpenLane/designs/lab4/runs/<timestamp>/
