

================================================================
== Vitis HLS Report for 'SgdLR_Pipeline_STREAM_OUT'
================================================================
* Date:           Tue Dec 17 15:07:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.400 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STREAM_OUT  |      512|      512|         9|          8|          1|    64|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      177|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      201|    -|
|Register             |        -|     -|      480|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      480|      378|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln209_fu_240_p2    |         +|   0|  0|  14|           7|           1|
    |icmp_ln209_fu_234_p2   |      icmp|   0|  0|  11|           7|           8|
    |or_ln214_10_fu_369_p2  |        or|   0|  0|  10|          10|           4|
    |or_ln214_11_fu_379_p2  |        or|   0|  0|  10|          10|           4|
    |or_ln214_12_fu_389_p2  |        or|   0|  0|  10|          10|           4|
    |or_ln214_13_fu_399_p2  |        or|   0|  0|  10|          10|           4|
    |or_ln214_14_fu_409_p2  |        or|   0|  0|  10|          10|           4|
    |or_ln214_1_fu_279_p2   |        or|   0|  0|  10|          10|           2|
    |or_ln214_2_fu_289_p2   |        or|   0|  0|  10|          10|           2|
    |or_ln214_3_fu_299_p2   |        or|   0|  0|  10|          10|           3|
    |or_ln214_4_fu_309_p2   |        or|   0|  0|  10|          10|           3|
    |or_ln214_5_fu_319_p2   |        or|   0|  0|  10|          10|           3|
    |or_ln214_6_fu_329_p2   |        or|   0|  0|  10|          10|           3|
    |or_ln214_7_fu_339_p2   |        or|   0|  0|  10|          10|           4|
    |or_ln214_8_fu_349_p2   |        or|   0|  0|  10|          10|           4|
    |or_ln214_9_fu_359_p2   |        or|   0|  0|  10|          10|           4|
    |or_ln214_fu_263_p2     |        or|   0|  0|  10|          10|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 177|         165|          60|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|    7|         14|
    |i_fu_72                      |   9|          2|    7|         14|
    |theta_local_V_address0       |  49|          9|   10|         90|
    |theta_local_V_address1       |  49|          9|   10|         90|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 201|         39|   39|        225|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |i_1_reg_453                    |   7|   0|    7|          0|
    |i_fu_72                        |   7|   0|    7|          0|
    |icmp_ln209_reg_458             |   1|   0|    1|          0|
    |theta_local_V_load_10_reg_590  |  32|   0|   32|          0|
    |theta_local_V_load_11_reg_595  |  32|   0|   32|          0|
    |theta_local_V_load_12_reg_610  |  32|   0|   32|          0|
    |theta_local_V_load_13_reg_615  |  32|   0|   32|          0|
    |theta_local_V_load_1_reg_495   |  32|   0|   32|          0|
    |theta_local_V_load_2_reg_510   |  32|   0|   32|          0|
    |theta_local_V_load_3_reg_515   |  32|   0|   32|          0|
    |theta_local_V_load_4_reg_530   |  32|   0|   32|          0|
    |theta_local_V_load_5_reg_535   |  32|   0|   32|          0|
    |theta_local_V_load_6_reg_550   |  32|   0|   32|          0|
    |theta_local_V_load_7_reg_555   |  32|   0|   32|          0|
    |theta_local_V_load_8_reg_570   |  32|   0|   32|          0|
    |theta_local_V_load_9_reg_575   |  32|   0|   32|          0|
    |theta_local_V_load_reg_490     |  32|   0|   32|          0|
    |tmp_6_reg_462                  |   6|   0|   10|          4|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 480|   0|  484|          4|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_STREAM_OUT|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_STREAM_OUT|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_STREAM_OUT|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_STREAM_OUT|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_STREAM_OUT|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_STREAM_OUT|  return value|
|theta_address0          |  out|    6|   ap_memory|                      theta|         array|
|theta_ce0               |  out|    1|   ap_memory|                      theta|         array|
|theta_we0               |  out|    1|   ap_memory|                      theta|         array|
|theta_d0                |  out|  512|   ap_memory|                      theta|         array|
|theta_local_V_address0  |  out|   10|   ap_memory|              theta_local_V|         array|
|theta_local_V_ce0       |  out|    1|   ap_memory|              theta_local_V|         array|
|theta_local_V_q0        |   in|   32|   ap_memory|              theta_local_V|         array|
|theta_local_V_address1  |  out|   10|   ap_memory|              theta_local_V|         array|
|theta_local_V_ce1       |  out|    1|   ap_memory|              theta_local_V|         array|
|theta_local_V_q1        |   in|   32|   ap_memory|              theta_local_V|         array|
+------------------------+-----+-----+------------+---------------------------+--------------+

