C:/IC_contest_modelsim/ic_contest/2011/IRB.v {1 {vlog -work work -stats=none C:/IC_contest_modelsim/ic_contest/2011/IRB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module IRB

Top level modules:
	IRB

} {} {}} C:/IC_contest_modelsim/ic_contest/2011/IROM.v {0 {vlog -work work -stats=none C:/IC_contest_modelsim/ic_contest/2011/IROM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module IROM
-- Compiling module irom
** Error: C:/IC_contest_modelsim/ic_contest/2011/IROM.v(153): (vlog-2163) Macro `IMAGE is undefined.

} {5.0 6.0} {}} C:/IC_contest_modelsim/ic_contest/2011/testfixture.v {0 {vlog -work work -stats=none C:/IC_contest_modelsim/ic_contest/2011/testfixture.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module IRB
-- Compiling module IROM
-- Compiling module irom
** Error: ** while parsing file included at C:/IC_contest_modelsim/ic_contest/2011/testfixture.v(18)
** at IROM.v(153): (vlog-2163) Macro `IMAGE is undefined.
-- Compiling module test
** Error: C:/IC_contest_modelsim/ic_contest/2011/testfixture.v(66): (vlog-2163) Macro `CMD is undefined.
** Error: C:/IC_contest_modelsim/ic_contest/2011/testfixture.v(67): (vlog-2163) Macro `EXPECT is undefined.

} {6.0 7.0 9.0 11.0} {}}
