xrun(64): 20.09-s017: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s017: Started on Mar 22, 2025 at 01:11:18 PDT
xrun
	-define INITIALIZE_MEMORY
	-xminitialize 0
	+gui
	+access+rwc
	+xm64bit
	+xmstatus
	+xmtimescale+1ns/1ps
	+xmoveride_timescale
	-v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v
	./netlist/fullchip_tb.v
	-v ./netlist/core.out.v
	-v ./netlist/fullchip.v
	-v ./netlist/fifo_depth8.v
	-v ./netlist/fifo_mux_8_1.v
	-v ./netlist/fifo_mux_2_1.v

   User defined plus("+") options:
	+xmoveride_timescale

xrun: *W,FILOD: The file /home/linux/ieng6/ee260bwi25/myeoh/finalProject/ece260_project/gate_sim/netlist/core.out.v is out of date, the exec xmvlog will be re-invoked.
file: ./netlist/core.out.v
file: ./netlist/core.out.v
	module core.core:v
		errors: 0, warnings: 0
xmvlog: Memory Usage - Current physical: 33.7M, Current virtual: 105.3M
xmvlog: CPU Usage - 0.1s system + 4.0s user = 4.1s total (4.1s, 98.6% cpu)
		Caching library 'fullchip' ....... Done
		Caching library 'fifo_depth8' ....... Done
		Caching library 'fifo_mux_2_1' ....... Done
		Caching library 'fifo_mux_8_1' ....... Done
		Caching library 'worklib' ....... Done
		Caching library 'core' ....... Done
		Caching library 'tcbn65gplus' ....... Done
	Elaborating the design hierarchy:
fullchip #(.bw(bw), .bw_psum(bw_psum), .col(col), .pr(pr)) fullchip_instance (
                                                                           |
xmelab: *W,CUVWSP (./netlist/fullchip_tb.v,83|75): 2 output ports were not connected:
xmelab: (./netlist/fullchip.v,3): core_out0
xmelab: (./netlist/fullchip.v,3): core_out1

  DFSND1 load_ready_q_reg ( .D(n22), .CP(clk), .SDN(n1), .QN(n16) );
                        |
xmelab: *W,CUVWSP (./netlist/core.out.v,4899|24): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,7690): Q

  DFSND1 load_ready_q_reg ( .D(n85), .CP(clk), .SDN(n1), .QN(n15) );
                        |
xmelab: *W,CUVWSP (./netlist/core.out.v,9948|24): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,7690): Q

  DFCND1 cnt_q_reg_2_ ( .D(n16), .CP(clk), .CDN(n1), .QN(n13) );
                    |
xmelab: *W,CUVWSP (./netlist/core.out.v,12498|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): Q

  DFSND1 load_ready_q_reg ( .D(n83), .CP(clk), .SDN(n1), .QN(n13) );
                        |
xmelab: *W,CUVWSP (./netlist/core.out.v,14993|24): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,7690): Q

  DFCND1 cnt_q_reg_0_ ( .D(n81), .CP(clk), .CDN(n1), .QN(n6) );
                    |
xmelab: *W,CUVWSP (./netlist/core.out.v,14994|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): Q

  DFSND1 load_ready_q_reg ( .D(n150), .CP(clk), .SDN(n67), .QN(n80) );
                        |
xmelab: *W,CUVWSP (./netlist/core.out.v,20112|24): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,7690): Q

  DFCND1 cnt_q_reg_0_ ( .D(n148), .CP(clk), .CDN(n67), .QN(n73) );
                    |
xmelab: *W,CUVWSP (./netlist/core.out.v,20113|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): Q

  ofifo_col8_bw20 ofifo_mac ( .clk(clk), .in(array_out), .out(fifo_mac_out), 
                          |
xmelab: *W,CUVWSP (./netlist/core.out.v,161619|26): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,24678): o_valid
xmelab: (./netlist/core.out.v,24678): o_full

  fifo_depth8_bw20_simd1_7 col_idx_0__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,24686|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,20687): o_full
xmelab: (./netlist/core.out.v,20688): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n79), .CP(rd_clk), .CDN(n2), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,20736|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw20_simd1_6 col_idx_1__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,24689|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,21215): o_full
xmelab: (./netlist/core.out.v,21216): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n79), .CP(rd_clk), .CDN(n2), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,21264|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw20_simd1_5 col_idx_2__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,24692|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,24394): o_full
xmelab: (./netlist/core.out.v,24395): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n82), .CP(rd_clk), .CDN(n128), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,24444|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw20_simd1_4 col_idx_3__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,24695|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,23865): o_full
xmelab: (./netlist/core.out.v,23866): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n82), .CP(rd_clk), .CDN(n128), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,23915|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw20_simd1_3 col_idx_4__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,24698|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,23336): o_full
xmelab: (./netlist/core.out.v,23337): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n82), .CP(rd_clk), .CDN(n128), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,23386|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw20_simd1_2 col_idx_5__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,24701|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,22807): o_full
xmelab: (./netlist/core.out.v,22808): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n82), .CP(rd_clk), .CDN(n128), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,22857|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw20_simd1_1 col_idx_6__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,24704|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,22278): o_full
xmelab: (./netlist/core.out.v,22279): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n82), .CP(rd_clk), .CDN(n128), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,22328|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw20_simd1_0 col_idx_7__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,24707|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,21746): o_full
xmelab: (./netlist/core.out.v,21747): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n82), .CP(rd_clk), .CDN(n128), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,21796|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw24_simd1 fifo_sum ( .rd_clk(clk), .wr_clk(clk), .in({1'b0, 
                                |
xmelab: *W,CUVWSP (./netlist/core.out.v,161621|32): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,24998): o_full
xmelab: (./netlist/core.out.v,24999): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n87), .CP(rd_clk), .CDN(n2), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,25057|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw160_simd1 fifo_abs ( .rd_clk(clk), .wr_clk(clk), .in(
                                 |
xmelab: *W,CUVWSP (./netlist/core.out.v,161629|33): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,26456): o_full
xmelab: (./netlist/core.out.v,26457): o_empty

  DFSND1 load_ready_q_reg ( .D(n22), .CP(clk), .SDN(n1), .QN(n16) );
                        |
xmelab: *W,CUVWSP (./netlist/core.out.v,98899|24): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,7690): Q

  DFCND1 cnt_q_reg_2_ ( .D(n15), .CP(clk), .CDN(n1), .QN(n13) );
                    |
xmelab: *W,CUVWSP (./netlist/core.out.v,111355|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): Q

  DFSND1 load_ready_q_reg ( .D(n21), .CP(clk), .SDN(n1), .QN(n15) );
                        |
xmelab: *W,CUVWSP (./netlist/core.out.v,123803|24): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,7690): Q

  DFSND1 load_ready_q_reg ( .D(n185), .CP(clk), .SDN(n163), .QN(n179) );
                        |
xmelab: *W,CUVWSP (./netlist/core.out.v,148728|24): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,7690): Q

  ofifo_col8_bw32 ofifo_mac2 ( .clk(clk), .in(mac2_out), .out(outmem_in), .rd(
                           |
xmelab: *W,CUVWSP (./netlist/core.out.v,161652|27): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,154932): o_valid
xmelab: (./netlist/core.out.v,154932): o_full

  fifo_depth8_bw32_simd1_7 col_idx_0__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,154940|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,149618): o_full
xmelab: (./netlist/core.out.v,149619): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n74), .CP(rd_clk), .CDN(n4), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,149646|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw32_simd1_6 col_idx_1__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,154943|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,150322): o_full
xmelab: (./netlist/core.out.v,150323): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n74), .CP(rd_clk), .CDN(n4), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,150350|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw32_simd1_5 col_idx_2__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,154946|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,154557): o_full
xmelab: (./netlist/core.out.v,154558): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n81), .CP(rd_clk), .CDN(n126), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,154586|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw32_simd1_4 col_idx_3__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,154949|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,153852): o_full
xmelab: (./netlist/core.out.v,153853): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n81), .CP(rd_clk), .CDN(n126), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,153881|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw32_simd1_3 col_idx_4__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,154952|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,153147): o_full
xmelab: (./netlist/core.out.v,153148): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n81), .CP(rd_clk), .CDN(n126), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,153176|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw32_simd1_2 col_idx_5__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,154955|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,152442): o_full
xmelab: (./netlist/core.out.v,152443): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n81), .CP(rd_clk), .CDN(n126), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,152471|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw32_simd1_1 col_idx_6__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,154958|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,151737): o_full
xmelab: (./netlist/core.out.v,151738): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n81), .CP(rd_clk), .CDN(n126), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,151766|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

  fifo_depth8_bw32_simd1_0 col_idx_7__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                  |
xmelab: *W,CUVWSP (./netlist/core.out.v,154961|50): 2 output ports were not connected:
xmelab: (./netlist/core.out.v,151029): o_full
xmelab: (./netlist/core.out.v,151030): o_empty

  DFCND1 rd_ptr_reg_0_ ( .D(n81), .CP(rd_clk), .CDN(n126), .Q(rd_ptr[0]) );
                     |
xmelab: *W,CUVWSP (./netlist/core.out.v,151058|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

	Top level design units:
		fullchip_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.fullchip_tb:v <0x392522e1>
			streams:  48, words: 77532
		fullchip.fullchip:v <0x23cd9ae2>
			streams:   1, words:  2949
		core.mac_array_col8_bw20_bw_psum32_pr8:v <0x57b7a14d>
			streams:   0, words:     0
		core.fifo_mux_8_1_bw24_simd1:v <0x0ab77a68>
			streams:   0, words:     0
		core.fifo_depth8_bw24_simd1:v <0x2a09e328>
			streams:   0, words:     0
		core.mac_array_col8_bw8_bw_psum20_pr8:v <0x1e249516>
			streams:   0, words:     0
		core.core:v <0x53d491f0>
			streams:   0, words:     0
		tcbn65gplus.FA1D2:v <0x3183ed1f>
			streams:   0, words:     0
		tcbn65gplus.HA1D0:v <0x21f3d3ab>
			streams:   0, words:     0
		tcbn65gplus.XNR4D0:v <0x2db2fdb1>
			streams:   0, words:     0
		tcbn65gplus.XNR4D0:v <0x33b57d68>
			streams:   0, words:     0
		tcbn65gplus.XOR4D0:v <0x22642d0a>
			streams:   0, words:     0
		tcbn65gplus.FCICOND1:v <0x7dff51ce>
			streams:   0, words:     0
		tcbn65gplus.XNR2D0:v <0x0b166b0c>
			streams:   0, words:     0
		tcbn65gplus.XOR3D0:v <0x20693180>
			streams:   0, words:     0
		tcbn65gplus.CKMUX2D0:v <0x0c1543e1>
			streams:   0, words:     0
		tcbn65gplus.FA1D1:v <0x54e068f8>
			streams:   0, words:     0
		tcbn65gplus.EDFCNQD1:v <0x2e31f1d9>
			streams:   0, words:     0
		tcbn65gplus.FA1D1:v <0x07f4fc78>
			streams:   0, words:     0
		tcbn65gplus.MUX2ND0:v <0x62f856ea>
			streams:   0, words:     0
		tcbn65gplus.EDFCNQD1:v <0x68af578c>
			streams:   0, words:     0
		tcbn65gplus.MUX2D0:v <0x48ec7697>
			streams:   0, words:     0
		tcbn65gplus.DFSNQD1:v <0x52011fc0>
			streams:   0, words:     0
		tcbn65gplus.EDFQD1:v <0x675ea67f>
			streams:   0, words:     0
		tcbn65gplus.DFCND1:v <0x45292d76>
			streams:   0, words:     0
		tcbn65gplus.DFCND1:v <0x07627f5c>
			streams:   0, words:     0
		tcbn65gplus.MUX2D0:v <0x2f8128bb>
			streams:   0, words:     0
		tcbn65gplus.DFQD1:v <0x73430d59>
			streams:   0, words:     0
		tcbn65gplus.EDFQD1:v <0x0033f853>
			streams:   0, words:     0
		tcbn65gplus.DFSND1:v <0x342309fc>
			streams:   0, words:     0
		tcbn65gplus.DFCNQD1:v <0x626419a0>
			streams:   0, words:     0
		tcbn65gplus.DFCNQD1:v <0x0509478c>
			streams:   0, words:     0
		tcbn65gplus.FA1D0:v <0x4111e99a>
			streams:   0, words:     0
		tcbn65gplus.MUX2ND0:v <0x059508c6>
			streams:   0, words:     0
		tcbn65gplus.FA1D0:v <0x12057d1a>
			streams:   0, words:     0
		tcbn65gplus.CMPE42D1:v <0x13d28b6c>
			streams:   0, words:     0
		fifo_depth8.fifo_depth8:v <0x1599982f>
			streams:  24, words:  7569
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:               175128     319
		UDPs:                  100500       3
		Primitives:            496250       9
		Timing outputs:        203118     138
		Registers:              30166      68
		Scalar wires:          234896       -
		Expanded wires:           686      23
		Always blocks:              5       3
		Initial blocks:            25      23
		Cont. assignments:         24      28
		Pseudo assignments:        23      14
		Timing checks:         256120       -
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.fullchip_tb:v
xmelab: Memory Usage - Final: 201.9M, Peak: 252.7M, Peak virtual: 376.3M
xmelab: CPU Usage - 0.5s system + 21.3s user = 21.8s total (22.0s, 98.9% cpu)

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /software/ECE/XCELIUM-2009/tools/xcelium/files/xmsimrc
xcelium> run
##### Q data txt reading #####
##### K data txt reading 0 #####
##### K data txt reading 1 #####
##### V data txt reading #####
##### Feed in data for Q  #####
---------------------------------------------------
     -5 |      7 |     -5 |     -7 |     -1 |      6 |      1 |      2 |
     -4 |      7 |     -2 |     -5 |     -3 |      4 |      1 |     -3 |
     -4 |     -1 |     -4 |     -4 |     -1 |      0 |      5 |      2 |
     -3 |      3 |      6 |     -4 |      6 |      2 |      1 |      6 |
     -8 |      5 |     -2 |      6 |      2 |      1 |     -3 |      4 |
     -2 |     -1 |     -2 |     -6 |     -1 |      4 |      0 |      2 |
      5 |     -7 |     -1 |      3 |      2 |      1 |     -7 |      6 |
      5 |     -8 |     -3 |      6 |      0 |     -2 |      6 |     -1 |
---------------------------------------------------
##### Feed in data for K 0 #####
---------------------------------------------------
     -2 |      1 |      7 |     -3 |     -8 |      3 |     -8 |     -6 |
      6 |     -4 |      6 |     -2 |     -1 |     -6 |     -4 |      6 |
      3 |     -2 |     -6 |     -1 |      1 |     -7 |     -6 |      6 |
      7 |     -2 |     -4 |      6 |     -8 |      1 |     -2 |     -7 |
      7 |     -1 |      6 |     -8 |     -5 |      5 |     -1 |     -5 |
     -4 |     -2 |      5 |      1 |     -2 |     -8 |      7 |      7 |
      0 |      5 |     -4 |     -5 |      6 |     -1 |     -4 |     -4 |
     -8 |     -1 |     -2 |     -8 |     -4 |      5 |     -1 |     -7 |
---------------------------------------------------
##### Feed in data for K 1 #####
---------------------------------------------------
     -4 |     -4 |      1 |     -1 |     -2 |     -3 |     -2 |      5 |
      5 |      2 |     -1 |     -3 |     -4 |     -5 |      2 |     -8 |
      6 |      7 |     -1 |     -3 |      2 |     -3 |      2 |      1 |
      1 |      1 |      2 |     -8 |     -4 |     -3 |      1 |     -7 |
     -3 |      1 |      3 |     -1 |     -4 |     -5 |     -2 |      1 |
     -4 |     -7 |     -5 |     -8 |     -5 |     -4 |      0 |      6 |
     -7 |     -1 |      2 |      3 |     -8 |      1 |      4 |      7 |
     -6 |     -2 |      5 |      1 |     -5 |     -5 |     -6 |     -6 |
---------------------------------------------------
##### Feed in data for V #####
---------------------------------------------------
      2 |     -1 |     -7 |     -7 |     -3 |     -2 |     -5 |      6 |
      3 |     -3 |      5 |      3 |      5 |      1 |      4 |     -4 |
     -6 |     -1 |     -8 |     -2 |      4 |     -5 |      3 |      5 |
      5 |      1 |      5 |     -3 |     -7 |     -4 |     -5 |      1 |
     -8 |      3 |     -7 |     -2 |     -4 |     -6 |      6 |     -4 |
      4 |     -2 |      1 |      1 |     -2 |     -6 |     -1 |     -3 |
     -7 |      7 |      4 |     -8 |      4 |     -1 |      1 |     -8 |
      6 |      5 |     -7 |     -5 |     -3 |     -4 |      0 |     -6 |
---------------------------------------------------
##### Qmem writing  #####
##### Kmem writing #####
##### Vmem writing #####
##### K data loading to processor #####
##### execute #####
##### Executing normalizations #####
##### V data loading to processor #####
##### Executing norm * value #####
##### Storing result from 2nd OFIFO to OUTMEM #####
##### OUTMEM TO OUT #####
Core Output |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |
---------------------------------------------------
Core Output |        -391 |         232 |        -261 |        -252 |        -966 |        -654 |        -608 |        -988 |        -804 |         -50 |          50 |        -586 |        -777 |       -1192 |       -1066 |       -1396 |
---------------------------------------------------
Core Output |        -933 |         563 |        -702 |          24 |        -621 |         172 |        -615 |        -246 |        -463 |         383 |        -512 |          33 |       -2006 |       -1035 |        -656 |       -1116 |
---------------------------------------------------
Core Output |        -658 |         540 |        -672 |        -988 |       -1210 |       -1238 |       -1014 |       -1028 |        -276 |         310 |        -558 |        -354 |       -2004 |        -656 |       -1712 |        -678 |
---------------------------------------------------
Core Output |        -442 |        -134 |        -349 |         196 |        -472 |        -450 |         -19 |        -126 |       -2588 |        1255 |       -1454 |       -1008 |       -1650 |        -310 |       -2400 |       -1908 |
---------------------------------------------------
Core Output |       -1870 |         766 |        -727 |        -673 |        -271 |        -418 |        -212 |        -447 |       -1329 |        1183 |         300 |       -1501 |       -1181 |        -540 |         458 |        -653 |
---------------------------------------------------
Core Output |        -688 |         383 |        -880 |        -761 |       -1527 |       -1229 |        -709 |       -1060 |        -144 |         197 |         628 |        -859 |       -1591 |        -919 |       -1849 |       -1701 |
---------------------------------------------------
Core Output |       -1219 |         604 |        -845 |        -233 |       -1027 |        -259 |        -651 |        -564 |        -903 |         314 |        -887 |         523 |       -1468 |        -630 |          75 |       -1232 |
---------------------------------------------------
Core Output |        -503 |         353 |          26 |        -311 |        -948 |        -312 |        -438 |        -939 |        -978 |        1285 |        -577 |        -550 |       -2118 |        -186 |       -2881 |        -979 |
---------------------------------------------------
Simulation complete via $finish(1) at time 2110 NS + 0
./netlist/fullchip_tb.v:598   #10 $finish;
xcelium> probe -create -shm fullchip_tb.fullchip_instance.core_instance0.out
Created default SHM database xcelium.shm
Created probe 1
xcelium> run
xmsim: *E,RNFNSH: Cannot continue simulation due to a previous $finish.
xcelium> reset
Loaded snapshot worklib.fullchip_tb:v
xcelium> run
##### Q data txt reading #####
##### K data txt reading 0 #####
##### K data txt reading 1 #####
##### V data txt reading #####
##### Feed in data for Q  #####
---------------------------------------------------
     -5 |      7 |     -5 |     -7 |     -1 |      6 |      1 |      2 |
     -4 |      7 |     -2 |     -5 |     -3 |      4 |      1 |     -3 |
     -4 |     -1 |     -4 |     -4 |     -1 |      0 |      5 |      2 |
     -3 |      3 |      6 |     -4 |      6 |      2 |      1 |      6 |
     -8 |      5 |     -2 |      6 |      2 |      1 |     -3 |      4 |
     -2 |     -1 |     -2 |     -6 |     -1 |      4 |      0 |      2 |
      5 |     -7 |     -1 |      3 |      2 |      1 |     -7 |      6 |
      5 |     -8 |     -3 |      6 |      0 |     -2 |      6 |     -1 |
---------------------------------------------------
##### Feed in data for K 0 #####
---------------------------------------------------
     -2 |      1 |      7 |     -3 |     -8 |      3 |     -8 |     -6 |
      6 |     -4 |      6 |     -2 |     -1 |     -6 |     -4 |      6 |
      3 |     -2 |     -6 |     -1 |      1 |     -7 |     -6 |      6 |
      7 |     -2 |     -4 |      6 |     -8 |      1 |     -2 |     -7 |
      7 |     -1 |      6 |     -8 |     -5 |      5 |     -1 |     -5 |
     -4 |     -2 |      5 |      1 |     -2 |     -8 |      7 |      7 |
      0 |      5 |     -4 |     -5 |      6 |     -1 |     -4 |     -4 |
     -8 |     -1 |     -2 |     -8 |     -4 |      5 |     -1 |     -7 |
---------------------------------------------------
##### Feed in data for K 1 #####
---------------------------------------------------
     -4 |     -4 |      1 |     -1 |     -2 |     -3 |     -2 |      5 |
      5 |      2 |     -1 |     -3 |     -4 |     -5 |      2 |     -8 |
      6 |      7 |     -1 |     -3 |      2 |     -3 |      2 |      1 |
      1 |      1 |      2 |     -8 |     -4 |     -3 |      1 |     -7 |
     -3 |      1 |      3 |     -1 |     -4 |     -5 |     -2 |      1 |
     -4 |     -7 |     -5 |     -8 |     -5 |     -4 |      0 |      6 |
     -7 |     -1 |      2 |      3 |     -8 |      1 |      4 |      7 |
     -6 |     -2 |      5 |      1 |     -5 |     -5 |     -6 |     -6 |
---------------------------------------------------
##### Feed in data for V #####
---------------------------------------------------
      2 |     -1 |     -7 |     -7 |     -3 |     -2 |     -5 |      6 |
      3 |     -3 |      5 |      3 |      5 |      1 |      4 |     -4 |
     -6 |     -1 |     -8 |     -2 |      4 |     -5 |      3 |      5 |
      5 |      1 |      5 |     -3 |     -7 |     -4 |     -5 |      1 |
     -8 |      3 |     -7 |     -2 |     -4 |     -6 |      6 |     -4 |
      4 |     -2 |      1 |      1 |     -2 |     -6 |     -1 |     -3 |
     -7 |      7 |      4 |     -8 |      4 |     -1 |      1 |     -8 |
      6 |      5 |     -7 |     -5 |     -3 |     -4 |      0 |     -6 |
---------------------------------------------------
##### Qmem writing  #####
##### Kmem writing #####
##### Vmem writing #####
##### K data loading to processor #####
##### execute #####
##### Executing normalizations #####
##### V data loading to processor #####
##### Executing norm * value #####
##### Storing result from 2nd OFIFO to OUTMEM #####
##### OUTMEM TO OUT #####
Core Output |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |
---------------------------------------------------
Core Output |        -391 |         232 |        -261 |        -252 |        -966 |        -654 |        -608 |        -988 |        -804 |         -50 |          50 |        -586 |        -777 |       -1192 |       -1066 |       -1396 |
---------------------------------------------------
Core Output |        -933 |         563 |        -702 |          24 |        -621 |         172 |        -615 |        -246 |        -463 |         383 |        -512 |          33 |       -2006 |       -1035 |        -656 |       -1116 |
---------------------------------------------------
Core Output |        -658 |         540 |        -672 |        -988 |       -1210 |       -1238 |       -1014 |       -1028 |        -276 |         310 |        -558 |        -354 |       -2004 |        -656 |       -1712 |        -678 |
---------------------------------------------------
Core Output |        -442 |        -134 |        -349 |         196 |        -472 |        -450 |         -19 |        -126 |       -2588 |        1255 |       -1454 |       -1008 |       -1650 |        -310 |       -2400 |       -1908 |
---------------------------------------------------
Core Output |       -1870 |         766 |        -727 |        -673 |        -271 |        -418 |        -212 |        -447 |       -1329 |        1183 |         300 |       -1501 |       -1181 |        -540 |         458 |        -653 |
---------------------------------------------------
Core Output |        -688 |         383 |        -880 |        -761 |       -1527 |       -1229 |        -709 |       -1060 |        -144 |         197 |         628 |        -859 |       -1591 |        -919 |       -1849 |       -1701 |
---------------------------------------------------
Core Output |       -1219 |         604 |        -845 |        -233 |       -1027 |        -259 |        -651 |        -564 |        -903 |         314 |        -887 |         523 |       -1468 |        -630 |          75 |       -1232 |
---------------------------------------------------
Core Output |        -503 |         353 |          26 |        -311 |        -948 |        -312 |        -438 |        -939 |        -978 |        1285 |        -577 |        -550 |       -2118 |        -186 |       -2881 |        -979 |
---------------------------------------------------
Simulation complete via $finish(1) at time 2110 NS + 0
./netlist/fullchip_tb.v:598   #10 $finish;
xcelium> run
xmsim: *E,RNFNSH: Cannot continue simulation due to a previous $finish.
xcelium> probe -create -shm fullchip_tb.fullchip_instance.core_instance0.clk fullchip_tb.fullchip_instance.core_instance0.pmem_out fullchip_tb.fullchip_instance.core_instance1.pmem_out fullchip_tb.fullchip_instance.core_instance1.out
Created probe 2
xcelium> reset
Loaded snapshot worklib.fullchip_tb:v
xcelium> run
##### Q data txt reading #####
##### K data txt reading 0 #####
##### K data txt reading 1 #####
##### V data txt reading #####
##### Feed in data for Q  #####
---------------------------------------------------
     -5 |      7 |     -5 |     -7 |     -1 |      6 |      1 |      2 |
     -4 |      7 |     -2 |     -5 |     -3 |      4 |      1 |     -3 |
     -4 |     -1 |     -4 |     -4 |     -1 |      0 |      5 |      2 |
     -3 |      3 |      6 |     -4 |      6 |      2 |      1 |      6 |
     -8 |      5 |     -2 |      6 |      2 |      1 |     -3 |      4 |
     -2 |     -1 |     -2 |     -6 |     -1 |      4 |      0 |      2 |
      5 |     -7 |     -1 |      3 |      2 |      1 |     -7 |      6 |
      5 |     -8 |     -3 |      6 |      0 |     -2 |      6 |     -1 |
---------------------------------------------------
##### Feed in data for K 0 #####
---------------------------------------------------
     -2 |      1 |      7 |     -3 |     -8 |      3 |     -8 |     -6 |
      6 |     -4 |      6 |     -2 |     -1 |     -6 |     -4 |      6 |
      3 |     -2 |     -6 |     -1 |      1 |     -7 |     -6 |      6 |
      7 |     -2 |     -4 |      6 |     -8 |      1 |     -2 |     -7 |
      7 |     -1 |      6 |     -8 |     -5 |      5 |     -1 |     -5 |
     -4 |     -2 |      5 |      1 |     -2 |     -8 |      7 |      7 |
      0 |      5 |     -4 |     -5 |      6 |     -1 |     -4 |     -4 |
     -8 |     -1 |     -2 |     -8 |     -4 |      5 |     -1 |     -7 |
---------------------------------------------------
##### Feed in data for K 1 #####
---------------------------------------------------
     -4 |     -4 |      1 |     -1 |     -2 |     -3 |     -2 |      5 |
      5 |      2 |     -1 |     -3 |     -4 |     -5 |      2 |     -8 |
      6 |      7 |     -1 |     -3 |      2 |     -3 |      2 |      1 |
      1 |      1 |      2 |     -8 |     -4 |     -3 |      1 |     -7 |
     -3 |      1 |      3 |     -1 |     -4 |     -5 |     -2 |      1 |
     -4 |     -7 |     -5 |     -8 |     -5 |     -4 |      0 |      6 |
     -7 |     -1 |      2 |      3 |     -8 |      1 |      4 |      7 |
     -6 |     -2 |      5 |      1 |     -5 |     -5 |     -6 |     -6 |
---------------------------------------------------
##### Feed in data for V #####
---------------------------------------------------
      2 |     -1 |     -7 |     -7 |     -3 |     -2 |     -5 |      6 |
      3 |     -3 |      5 |      3 |      5 |      1 |      4 |     -4 |
     -6 |     -1 |     -8 |     -2 |      4 |     -5 |      3 |      5 |
      5 |      1 |      5 |     -3 |     -7 |     -4 |     -5 |      1 |
     -8 |      3 |     -7 |     -2 |     -4 |     -6 |      6 |     -4 |
      4 |     -2 |      1 |      1 |     -2 |     -6 |     -1 |     -3 |
     -7 |      7 |      4 |     -8 |      4 |     -1 |      1 |     -8 |
      6 |      5 |     -7 |     -5 |     -3 |     -4 |      0 |     -6 |
---------------------------------------------------
##### Qmem writing  #####
##### Kmem writing #####
##### Vmem writing #####
##### K data loading to processor #####
##### execute #####
##### Executing normalizations #####
##### V data loading to processor #####
##### Executing norm * value #####
##### Storing result from 2nd OFIFO to OUTMEM #####
##### OUTMEM TO OUT #####
Core Output |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |           x |
---------------------------------------------------
Core Output |        -391 |         232 |        -261 |        -252 |        -966 |        -654 |        -608 |        -988 |        -804 |         -50 |          50 |        -586 |        -777 |       -1192 |       -1066 |       -1396 |
---------------------------------------------------
Core Output |        -933 |         563 |        -702 |          24 |        -621 |         172 |        -615 |        -246 |        -463 |         383 |        -512 |          33 |       -2006 |       -1035 |        -656 |       -1116 |
---------------------------------------------------
Core Output |        -658 |         540 |        -672 |        -988 |       -1210 |       -1238 |       -1014 |       -1028 |        -276 |         310 |        -558 |        -354 |       -2004 |        -656 |       -1712 |        -678 |
---------------------------------------------------
Core Output |        -442 |        -134 |        -349 |         196 |        -472 |        -450 |         -19 |        -126 |       -2588 |        1255 |       -1454 |       -1008 |       -1650 |        -310 |       -2400 |       -1908 |
---------------------------------------------------
Core Output |       -1870 |         766 |        -727 |        -673 |        -271 |        -418 |        -212 |        -447 |       -1329 |        1183 |         300 |       -1501 |       -1181 |        -540 |         458 |        -653 |
---------------------------------------------------
Core Output |        -688 |         383 |        -880 |        -761 |       -1527 |       -1229 |        -709 |       -1060 |        -144 |         197 |         628 |        -859 |       -1591 |        -919 |       -1849 |       -1701 |
---------------------------------------------------
Core Output |       -1219 |         604 |        -845 |        -233 |       -1027 |        -259 |        -651 |        -564 |        -903 |         314 |        -887 |         523 |       -1468 |        -630 |          75 |       -1232 |
---------------------------------------------------
Core Output |        -503 |         353 |          26 |        -311 |        -948 |        -312 |        -438 |        -939 |        -978 |        1285 |        -577 |        -550 |       -2118 |        -186 |       -2881 |        -979 |
---------------------------------------------------
Simulation complete via $finish(1) at time 2110 NS + 0
./netlist/fullchip_tb.v:598   #10 $finish;
xcelium> ^C
xcelium> exit
xmsim: Memory Usage - Final: 544.0M, Peak: 547.5M, Peak virtual: 1011.5M
xmsim: Main Thread CPU Usage - 18.0s system + 40.2s user = 58.2s total
xmsim: CPU Usage - 18.0s system + 39.9s user = 57.9s total (930.7s, 6.2% cpu)
TOOL:	xrun(64)	20.09-s017: Exiting on Mar 22, 2025 at 01:27:15 PDT  (total: 00:15:57)
