# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a100tcsg324-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/sean/ipassurance/dt/vga_dt/vga_dt.cache/wt [current_project]
set_property parent.project_path /home/sean/ipassurance/dt/vga_dt/vga_dt.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib {
  /home/sean/ipassurance/dt/vga_dt/vga_dt.srcs/sources_1/imports/vivado_playground/opencores/bilinearDemosaic/src/registerDelay.v
  /home/sean/ipassurance/dt/vga_dt/vga_dt.srcs/sources_1/imports/vivado_playground/opencores/bilinearDemosaic/src/bilinearDemosaic.v
  /home/sean/ipassurance/dt/vga_dt/vga_dt.srcs/sources_1/imports/vivado_playground/opencores/streamScaler/src/scaler.v
  /home/sean/ipassurance/dt/vga_dt/vga_dt.srcs/sources_1/imports/ooc_vga/ooc_vga_impl.v
  /home/sean/ipassurance/dt/vga_dt/vga_dt.srcs/sources_1/imports/vivado_playground/maybetop/maybetop.srcs/sources_1/new/top.v
}
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/sean/ipassurance/dt/vga_dt/vga_dt.srcs/constrs_1/imports/xdc/top.xdc
set_property used_in_implementation false [get_files /home/sean/ipassurance/dt/vga_dt/vga_dt.srcs/constrs_1/imports/xdc/top.xdc]


synth_design -top top -part xc7a100tcsg324-1 -flatten_hierarchy full


write_checkpoint -force -noxdef top.dcp

catch { report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb }
