
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1

# Written on Wed Mar 10 11:55:13 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                     Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       System                                    200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                          
0 -       Top|Clk                                   200.0 MHz     5.000         inferred     Inferred_clkgroup_2     274  
                                                                                                                          
0 -       reveal_coretop|jtck_inferred_clock[0]     200.0 MHz     5.000         inferred     Inferred_clkgroup_1     242  
                                                                                                                          
0 -       Top|Clk_FPGA                              200.0 MHz     5.000         inferred     Inferred_clkgroup_0     24   
==========================================================================================================================


Clock Load Summary
******************

                                          Clock     Source                                                 Clock Pin                                                   Non-clock Pin                                                      Non-clock Pin                                                     
Clock                                     Load      Pin                                                    Seq Example                                                 Seq Example                                                        Comb Example                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                    0         -                                                      -                                                           -                                                                  -                                                                 
                                                                                                                                                                                                                                                                                                            
Top|Clk                                   274       Clk(port)                                              top_reveal_coretop_instance.core0.tm_u.sample_en_d.C        top_reveal_coretop_instance.core0.tm_u.trace_din_d[27:0].D[27]     Clkanalys.I[0](keepbuf)                                           
                                                                                                                                                                                                                                                                                                            
reveal_coretop|jtck_inferred_clock[0]     242       top_reveal_coretop_instance.jtag0.jtck(jtagconn16)     top_reveal_coretop_instance.core0.tm_u.tm_first_rd_d1.C     -                                                                  top_reveal_coretop_instance.core0.tm_u.genblk4\.un1_jtck.I[0](inv)
                                                                                                                                                                                                                                                                                                            
Top|Clk_FPGA                              24        Clk_FPGA(port)                                         sLed.C                                                      -                                                                  -                                                                 
============================================================================================================================================================================================================================================================================================================
