

================================================================
== Vitis HLS Report for 'case_1_Pipeline_L_s6_1'
================================================================
* Date:           Fri Jan 23 09:54:33 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_componentsolution_tmp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.360 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       35|       35|  0.420 us|  0.420 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_s6_1  |       33|       33|         3|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m18 = alloca i32 1" [cc/case_1.cc:22]   --->   Operation 6 'alloca' 'm18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_s6_0 = alloca i32 1" [cc/case_1.cc:330]   --->   Operation 7 'alloca' 'i_s6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul_i1557_31_cast929_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %mul_i1557_31_cast929"   --->   Operation 8 'read' 'mul_i1557_31_cast929_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_ln321_90_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln321_90"   --->   Operation 9 'read' 'add_ln321_90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_i1557_31_cast929_cast = sext i3 %mul_i1557_31_cast929_read"   --->   Operation 10 'sext' 'mul_i1557_31_cast929_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_8, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln330 = store i6 0, i6 %i_s6_0" [cc/case_1.cc:330]   --->   Operation 12 'store' 'store_ln330' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %add_ln321_90_read, i32 %m18" [cc/case_1.cc:22]   --->   Operation 13 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc1273"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_s6_0_1 = load i6 %i_s6_0" [cc/case_1.cc:330]   --->   Operation 15 'load' 'i_s6_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.82ns)   --->   "%icmp_ln330 = icmp_eq  i6 %i_s6_0_1, i6 32" [cc/case_1.cc:330]   --->   Operation 16 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.82ns)   --->   "%add_ln330 = add i6 %i_s6_0_1, i6 1" [cc/case_1.cc:330]   --->   Operation 17 'add' 'add_ln330' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln330 = br i1 %icmp_ln330, void %fpga_resource_hint.for.inc1273.16, void %for.end1275.exitStub" [cc/case_1.cc:330]   --->   Operation 18 'br' 'br_ln330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i6 %i_s6_0_1" [cc/case_1.cc:330]   --->   Operation 19 'zext' 'zext_ln330' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_data_8_addr = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln330" [cc/case_1.cc:331]   --->   Operation 20 'getelementptr' 'in_data_8_addr' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%in_data_8_load = load i5 %in_data_8_addr" [cc/case_1.cc:331]   --->   Operation 21 'load' 'in_data_8_load' <Predicate = (!icmp_ln330)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln330 = store i6 %add_ln330, i6 %i_s6_0" [cc/case_1.cc:330]   --->   Operation 22 'store' 'store_ln330' <Predicate = (!icmp_ln330)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 23 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load = load i5 %in_data_8_addr" [cc/case_1.cc:331]   --->   Operation 23 'load' 'in_data_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%m18_load = load i32 %m18"   --->   Operation 53 'load' 'm18_load' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %m18_31_out, i32 %m18_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln330)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.36>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%m18_load_1 = load i32 %m18" [cc/case_1.cc:332]   --->   Operation 24 'load' 'm18_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln966 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:966]   --->   Operation 25 'specpipeline' 'specpipeline_ln966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [cc/case_1.cc:22]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [cc/case_1.cc:330]   --->   Operation 27 'specloopname' 'specloopname_ln330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [cc/case_1.cc:330]   --->   Operation 28 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln331 = sext i3 %in_data_8_load" [cc/case_1.cc:331]   --->   Operation 29 'sext' 'sext_ln331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.22ns)   --->   "%m152 = mul i6 %sext_ln331, i6 %mul_i1557_31_cast929_cast" [cc/case_1.cc:331]   --->   Operation 30 'mul' 'm152' <Predicate = true> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:77]   --->   Operation 31 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specfucore_ln75 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:75]   --->   Operation 32 'specfucore' 'specfucore_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specfucore_ln556 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:556]   --->   Operation 33 'specfucore' 'specfucore_ln556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specfucore_ln524 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:524]   --->   Operation 34 'specfucore' 'specfucore_ln524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specfucore_ln486 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:486]   --->   Operation 35 'specfucore' 'specfucore_ln486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specfucore_ln452 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:452]   --->   Operation 36 'specfucore' 'specfucore_ln452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:42]   --->   Operation 37 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specfucore_ln417 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:417]   --->   Operation 38 'specfucore' 'specfucore_ln417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specfucore_ln383 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:383]   --->   Operation 39 'specfucore' 'specfucore_ln383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specfucore_ln348 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:348]   --->   Operation 40 'specfucore' 'specfucore_ln348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specfucore_ln314 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:314]   --->   Operation 41 'specfucore' 'specfucore_ln314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specfucore_ln280 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:280]   --->   Operation 42 'specfucore' 'specfucore_ln280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specfucore_ln247 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:247]   --->   Operation 43 'specfucore' 'specfucore_ln247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specfucore_ln215 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:215]   --->   Operation 44 'specfucore' 'specfucore_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specfucore_ln181 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:181]   --->   Operation 45 'specfucore' 'specfucore_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specfucore_ln149 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:149]   --->   Operation 46 'specfucore' 'specfucore_ln149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specfucore_ln111 = specfucore void @_ssdm_op_SpecFUCore, i6 %m152, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:111]   --->   Operation 47 'specfucore' 'specfucore_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%rend94656 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [cc/case_1.cc:331]   --->   Operation 48 'specregionend' 'rend94656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln332 = sext i6 %m152" [cc/case_1.cc:332]   --->   Operation 49 'sext' 'sext_ln332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.55ns)   --->   "%m18_1 = add i32 %sext_ln332, i32 %m18_load_1" [cc/case_1.cc:332]   --->   Operation 50 'add' 'm18_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18_1, i32 %m18" [cc/case_1.cc:22]   --->   Operation 51 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln330 = br void %for.inc1273" [cc/case_1.cc:330]   --->   Operation 52 'br' 'br_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln321_90]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mul_i1557_31_cast929]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m18_31_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m18                       (alloca           ) [ 0111]
i_s6_0                    (alloca           ) [ 0100]
mul_i1557_31_cast929_read (read             ) [ 0000]
add_ln321_90_read         (read             ) [ 0000]
mul_i1557_31_cast929_cast (sext             ) [ 0111]
specinterface_ln0         (specinterface    ) [ 0000]
store_ln330               (store            ) [ 0000]
store_ln22                (store            ) [ 0000]
br_ln0                    (br               ) [ 0000]
i_s6_0_1                  (load             ) [ 0000]
icmp_ln330                (icmp             ) [ 0110]
add_ln330                 (add              ) [ 0000]
br_ln330                  (br               ) [ 0000]
zext_ln330                (zext             ) [ 0000]
in_data_8_addr            (getelementptr    ) [ 0110]
store_ln330               (store            ) [ 0000]
in_data_8_load            (load             ) [ 0101]
m18_load_1                (load             ) [ 0000]
specpipeline_ln966        (specpipeline     ) [ 0000]
speclooptripcount_ln22    (speclooptripcount) [ 0000]
specloopname_ln330        (specloopname     ) [ 0000]
rbegin                    (specregionbegin  ) [ 0000]
sext_ln331                (sext             ) [ 0000]
m152                      (mul              ) [ 0000]
specfucore_ln77           (specfucore       ) [ 0000]
specfucore_ln75           (specfucore       ) [ 0000]
specfucore_ln556          (specfucore       ) [ 0000]
specfucore_ln524          (specfucore       ) [ 0000]
specfucore_ln486          (specfucore       ) [ 0000]
specfucore_ln452          (specfucore       ) [ 0000]
specfucore_ln42           (specfucore       ) [ 0000]
specfucore_ln417          (specfucore       ) [ 0000]
specfucore_ln383          (specfucore       ) [ 0000]
specfucore_ln348          (specfucore       ) [ 0000]
specfucore_ln314          (specfucore       ) [ 0000]
specfucore_ln280          (specfucore       ) [ 0000]
specfucore_ln247          (specfucore       ) [ 0000]
specfucore_ln215          (specfucore       ) [ 0000]
specfucore_ln181          (specfucore       ) [ 0000]
specfucore_ln149          (specfucore       ) [ 0000]
specfucore_ln111          (specfucore       ) [ 0000]
rend94656                 (specregionend    ) [ 0000]
sext_ln332                (sext             ) [ 0000]
m18_1                     (add              ) [ 0000]
store_ln22                (store            ) [ 0000]
br_ln330                  (br               ) [ 0000]
m18_load                  (load             ) [ 0000]
write_ln0                 (write            ) [ 0000]
ret_ln0                   (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln321_90">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln321_90"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_i1557_31_cast929">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_i1557_31_cast929"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m18_31_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m18_31_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="m18_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m18/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_s6_0_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_s6_0/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mul_i1557_31_cast929_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="3" slack="0"/>
<pin id="69" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_i1557_31_cast929_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_ln321_90_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln321_90_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln0_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="in_data_8_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="6" slack="0"/>
<pin id="89" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_8_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_8_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mul_i1557_31_cast929_cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_i1557_31_cast929_cast/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln330_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln22_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_s6_0_1_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_s6_0_1/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln330_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="0" index="1" bw="6" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln330_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln330/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln330_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln330/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln330_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="m18_load_1_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m18_load_1/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln331_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="1"/>
<pin id="142" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln331/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="m152_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="2"/>
<pin id="146" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m152/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln332_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln332/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="m18_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m18_1/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln22_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="m18_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m18_load/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="m18_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m18 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_s6_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_s6_0 "/>
</bind>
</comp>

<comp id="182" class="1005" name="mul_i1557_31_cast929_cast_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="2"/>
<pin id="184" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="mul_i1557_31_cast929_cast "/>
</bind>
</comp>

<comp id="187" class="1005" name="icmp_ln330_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln330 "/>
</bind>
</comp>

<comp id="191" class="1005" name="in_data_8_addr_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="1"/>
<pin id="193" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_data_8_addr "/>
</bind>
</comp>

<comp id="196" class="1005" name="in_data_8_load_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="1"/>
<pin id="198" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_data_8_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="56" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="66" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="72" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="112" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="136"><net_src comp="121" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="143" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="137" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="170"><net_src comp="58" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="62" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="185"><net_src comp="98" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="190"><net_src comp="115" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="85" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="199"><net_src comp="92" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="140" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m18_31_out | {2 }
 - Input state : 
	Port: case_1_Pipeline_L_s6_1 : add_ln321_90 | {1 }
	Port: case_1_Pipeline_L_s6_1 : in_data_8 | {1 2 }
	Port: case_1_Pipeline_L_s6_1 : mul_i1557_31_cast929 | {1 }
  - Chain level:
	State 1
		store_ln330 : 1
		i_s6_0_1 : 1
		icmp_ln330 : 2
		add_ln330 : 2
		br_ln330 : 3
		zext_ln330 : 2
		in_data_8_addr : 3
		in_data_8_load : 4
		store_ln330 : 3
	State 2
		write_ln0 : 1
	State 3
		m152 : 1
		specfucore_ln77 : 2
		specfucore_ln75 : 2
		specfucore_ln556 : 2
		specfucore_ln524 : 2
		specfucore_ln486 : 2
		specfucore_ln452 : 2
		specfucore_ln42 : 2
		specfucore_ln417 : 2
		specfucore_ln383 : 2
		specfucore_ln348 : 2
		specfucore_ln314 : 2
		specfucore_ln280 : 2
		specfucore_ln247 : 2
		specfucore_ln215 : 2
		specfucore_ln181 : 2
		specfucore_ln149 : 2
		specfucore_ln111 : 2
		rend94656 : 1
		sext_ln332 : 2
		m18_1 : 3
		store_ln22 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|    add   |           add_ln330_fu_121           |    0    |    0    |    14   |
|          |             m18_1_fu_152             |    0    |    0    |    39   |
|----------|--------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln330_fu_115          |    0    |    0    |    14   |
|----------|--------------------------------------|---------|---------|---------|
|    mul   |              m152_fu_143             |    0    |    0    |    13   |
|----------|--------------------------------------|---------|---------|---------|
|   read   | mul_i1557_31_cast929_read_read_fu_66 |    0    |    0    |    0    |
|          |     add_ln321_90_read_read_fu_72     |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |         write_ln0_write_fu_78        |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |    mul_i1557_31_cast929_cast_fu_98   |    0    |    0    |    0    |
|   sext   |           sext_ln331_fu_140          |    0    |    0    |    0    |
|          |           sext_ln332_fu_148          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   zext   |           zext_ln330_fu_127          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    0    |    0    |    80   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|          i_s6_0_reg_175         |    6   |
|        icmp_ln330_reg_187       |    1   |
|      in_data_8_addr_reg_191     |    5   |
|      in_data_8_load_reg_196     |    3   |
|           m18_reg_167           |   32   |
|mul_i1557_31_cast929_cast_reg_182|    6   |
+---------------------------------+--------+
|              Total              |   53   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_92 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   10   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   80   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |    9   |
|  Register |    -   |    -   |   53   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   53   |   89   |
+-----------+--------+--------+--------+--------+
