
---------- Begin Simulation Statistics ----------
final_tick                                27718914375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    363                       # Simulator instruction rate (inst/s)
host_mem_usage                               10650972                       # Number of bytes of host memory used
host_op_rate                                      373                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40403.34                       # Real time elapsed on the host
host_tick_rate                                 412664                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14652605                       # Number of instructions simulated
sim_ops                                      15052582                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016673                       # Number of seconds simulated
sim_ticks                                 16672999375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.624127                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   88026                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               111958                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1071                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7995                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            121339                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11663                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           13976                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2313                       # Number of indirect misses.
system.cpu.branchPred.lookups                  206168                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   34189                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1601                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1320721                       # Number of instructions committed
system.cpu.committedOps                       1407593                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.427763                       # CPI: cycles per instruction
system.cpu.discardedOps                         23759                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             996124                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            173558                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            83874                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1679053                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.411902                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1014                       # number of quiesce instructions executed
system.cpu.numCycles                          3206398                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1014                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1086135     77.16%     77.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3181      0.23%     77.39% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::MemRead                 189510     13.46%     90.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite                128767      9.15%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1407593                       # Class of committed instruction
system.cpu.quiesceCycles                     23470401                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1527345                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2360                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              458018                       # Transaction distribution
system.membus.trans_dist::ReadResp             458978                       # Transaction distribution
system.membus.trans_dist::WriteReq             275321                       # Transaction distribution
system.membus.trans_dist::WriteResp            275321                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          616                       # Transaction distribution
system.membus.trans_dist::CleanEvict              437                       # Transaction distribution
system.membus.trans_dist::ReadExReq               338                       # Transaction distribution
system.membus.trans_dist::ReadExResp              338                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            277                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           683                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1446458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1446458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1470327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       135680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46286316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46286316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46439724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            735376                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000030                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005470                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  735354    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              735376                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1999933250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20426500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              609890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3950375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16983274                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2844851755                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1388750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       585216                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       585216                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       974765                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       974765                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        65616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2924544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2985984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3119962                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1049576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1704936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46792704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47775744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49684100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5250374625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             31.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          3443860                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          770                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4240660310                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2731181000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3930666                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19653332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2948000                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3930666                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30462665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3930666                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2948000                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6878666                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3930666                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19653332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6878666                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6878666                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37341332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2948000                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6878666                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9826666                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2948000                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013615                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3961615                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2948000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9826666                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013615                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13788281                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       456989                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       456989                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       266240                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       266240                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12328                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1431552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1446458                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       394216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45809664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46286316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       891265                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       891265    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       891265                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2162070750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2551172000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33205056                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8071888                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1928655983                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     23583999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39306665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1991546647                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39306665                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39366642                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     78673307                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1967962648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62950641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39306665                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2070219954                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16580608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48889856                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30212096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48168960                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       518144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8466432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       944128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5433344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35375998                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1902442583                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    994458623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2932277205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1077002619                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1812037254                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2889039873                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35375998                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2979445203                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2806495877                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5821317078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17728                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17728                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          277                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          301                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1063276                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        92125                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1155401                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1063276                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1063276                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1063276                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        92125                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1155401                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29229056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29310764                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16580608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17078784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       456704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              457986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          616                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       259072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             266856                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1753077256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3827026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1757977874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2364542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     23583999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    994458623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3930666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1024337830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2364542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     23643976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2747535879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3930666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3827026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2782315704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    715698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006376358250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          619                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          619                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              826164                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             283677                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      457986                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     266856                       # Number of write requests accepted
system.mem_ctrls.readBursts                    457986                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   266856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     79                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16670                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14910173535                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2289535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26930232285                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32561.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58811.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       730                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   427243                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  248456                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                457985                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               266856                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  402893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.207295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.003968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.222702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1021      2.08%      2.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1102      2.25%      4.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          696      1.42%      5.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          672      1.37%      7.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1171      2.39%      9.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          628      1.28%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          644      1.31%     12.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          753      1.53%     13.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42388     86.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49075                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     739.765751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    944.236233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           361     58.32%     58.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.32%     58.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.16%     58.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.16%     58.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.32%     59.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           67     10.82%     70.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.32%     70.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.16%     70.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.16%     70.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.16%     70.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          175     28.27%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.48%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           619                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     431.116317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    103.492216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    490.691269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            336     54.28%     54.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      2.26%     56.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      1.29%     57.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.16%     58.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.32%     58.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.65%     58.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.16%     59.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.16%     59.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.16%     59.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.16%     59.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.16%     59.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      1.94%     61.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          237     38.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           619                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29306048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17079104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29310764                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17078784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1757.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1024.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1757.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1024.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16672736875                       # Total gap between requests
system.mem_ctrls.avgGap                      23001.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29224064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16579520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59977.210908999987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1752777850.146113872528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1013614.864362099790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3823187.332183294930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2448989.475836287253                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 23583998.964793339372                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 994393367.809983491898                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3930666.494132223073                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       456704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          616                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       259072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1043665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26870260500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18933930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39994190                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17238455120                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5123165735                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 291407321655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2356584635                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     52183.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58835.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71448.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40114.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27984505.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    833848.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1124812.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2301352.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24217792.425000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16903152.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        832847456.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       370892310.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     159618091.499999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     236276865.975018                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     150411836.699998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1791167505.599964                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        107.429231                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7779513330                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    901950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7992933045                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2028                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1014                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     14466856.015779                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    84432925.489932                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1014    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       488625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1014                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13049522375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14669392000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       410427                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           410427                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       410427                       # number of overall hits
system.cpu.icache.overall_hits::total          410427                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          277                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            277                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          277                       # number of overall misses
system.cpu.icache.overall_misses::total           277                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12023750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12023750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12023750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12023750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       410704                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       410704                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       410704                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       410704                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000674                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000674                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000674                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000674                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43407.039711                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43407.039711                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43407.039711                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43407.039711                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          277                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          277                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11585750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11585750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11585750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11585750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000674                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000674                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000674                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000674                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41825.812274                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41825.812274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41825.812274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41825.812274                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       410427                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          410427                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          277                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           277                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12023750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12023750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       410704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       410704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43407.039711                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43407.039711                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11585750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11585750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41825.812274                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41825.812274                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           425.140799                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              379870                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                89                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4268.202247                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   425.140799                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.830353                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.830353                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            821685                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           821685                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       309029                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           309029                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       309029                       # number of overall hits
system.cpu.dcache.overall_hits::total          309029                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1324                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1324                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1324                       # number of overall misses
system.cpu.dcache.overall_misses::total          1324                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97201750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97201750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97201750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97201750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       310353                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       310353                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       310353                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       310353                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004266                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004266                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004266                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004266                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73415.219033                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73415.219033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73415.219033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73415.219033                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          616                       # number of writebacks
system.cpu.dcache.writebacks::total               616                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10110                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10110                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73591875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73591875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73591875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73591875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22343250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22343250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003290                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003290                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003290                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003290                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72078.232125                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72078.232125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72078.232125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72078.232125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.014837                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.014837                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    964                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       190728                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          190728                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     50121500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     50121500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       191412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       191412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73277.046784                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73277.046784                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1029                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1029                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     48995625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48995625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22343250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22343250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71735.907760                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71735.907760                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21713.556851                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21713.556851                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       118301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         118301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47080250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47080250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       118941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       118941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73562.890625                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73562.890625                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9081                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9081                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24596250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24596250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72769.970414                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72769.970414                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.193300                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              300622                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               964                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            311.848548                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.193300                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1242433                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1242433                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27718914375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27719000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    363                       # Simulator instruction rate (inst/s)
host_mem_usage                               10650972                       # Number of bytes of host memory used
host_op_rate                                      373                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40403.44                       # Real time elapsed on the host
host_tick_rate                                 412665                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14652614                       # Number of instructions simulated
sim_ops                                      15052597                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016673                       # Number of seconds simulated
sim_ticks                                 16673085000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.623104                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   88028                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               111962                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1072                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7997                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            121339                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11663                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           13976                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2313                       # Number of indirect misses.
system.cpu.branchPred.lookups                  206174                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   34191                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1601                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1320730                       # Number of instructions committed
system.cpu.committedOps                       1407608                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.427851                       # CPI: cycles per instruction
system.cpu.discardedOps                         23766                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             996141                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            173558                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            83877                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1679146                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.411887                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1014                       # number of quiesce instructions executed
system.cpu.numCycles                          3206535                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1014                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1086143     77.16%     77.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3181      0.23%     77.39% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.39% # Class of committed instruction
system.cpu.op_class_0::MemRead                 189516     13.46%     90.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite                128767      9.15%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1407608                       # Class of committed instruction
system.cpu.quiesceCycles                     23470401                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1527389                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2362                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              458018                       # Transaction distribution
system.membus.trans_dist::ReadResp             458979                       # Transaction distribution
system.membus.trans_dist::WriteReq             275321                       # Transaction distribution
system.membus.trans_dist::WriteResp            275321                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          617                       # Transaction distribution
system.membus.trans_dist::CleanEvict              437                       # Transaction distribution
system.membus.trans_dist::ReadExReq               338                       # Transaction distribution
system.membus.trans_dist::ReadExResp              338                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            277                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           684                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1446458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1446458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1470330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       135808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46286316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46286316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46439852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            735377                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000030                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005470                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  735355    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              735377                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1999940500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20426500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              609890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3950375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16989024                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2844851755                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1388750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       585216                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       585216                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       974765                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       974765                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        65616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2924544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2985984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3119962                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1049576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1704936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46792704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47775744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49684100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5250374625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             31.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          3443860                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          770                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4240660310                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2731181000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3930646                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19653232                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2947985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3930646                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30462509                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3930646                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2947985                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6878631                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3930646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19653232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6878631                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6878631                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37341140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2947985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6878631                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9826616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2947985                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013610                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3961594                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2947985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9826616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013610                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13788210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       456989                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       456989                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       266240                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       266240                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12328                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1431552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1446458                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       394216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45809664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46286316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       891265                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       891265    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       891265                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2162070750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2551172000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33205056                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8071888                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1928646078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     23583878                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39306463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1991536419                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39306463                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39366440                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     78672903                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1967952541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62950318                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39306463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2070209322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16580608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48889856                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30212096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48168960                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       518144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8466432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       944128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5433344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35375817                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1902432813                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    994453516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2932262146                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1076997088                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1812027948                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2889025036                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35375817                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2979429902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2806481464                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5821287182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17728                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17728                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          277                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          301                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1063271                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        92125                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1155395                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1063271                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1063271                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1063271                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        92125                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1155395                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29229056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29310828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16580608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17078848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       456704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              457987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          617                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       259072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             266857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1753068253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3830845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1757972685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2368368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     23583878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    994453516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3930646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1024336408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2368368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     23643855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2747521769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3930646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3830845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2782309093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    715698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006376358250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          619                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          619                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              826167                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             283677                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      457987                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     266857                       # Number of write requests accepted
system.mem_ctrls.readBursts                    457987                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   266857                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     79                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16670                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14910173535                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2289540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26930258535                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32561.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58811.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       730                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   427244                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  248456                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                457986                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               266857                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  402893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.207295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.003968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.222702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1021      2.08%      2.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1102      2.25%      4.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          696      1.42%      5.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          672      1.37%      7.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1171      2.39%      9.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          628      1.28%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          644      1.31%     12.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          753      1.53%     13.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42388     86.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49075                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     739.765751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    944.236233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           361     58.32%     58.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.32%     58.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.16%     58.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.16%     58.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.32%     59.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           67     10.82%     70.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.32%     70.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.16%     70.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.16%     70.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.16%     70.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          175     28.27%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.48%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           619                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     431.116317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    103.492216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    490.691269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            336     54.28%     54.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      2.26%     56.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      1.29%     57.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.16%     58.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.32%     58.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.65%     58.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.16%     59.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.16%     59.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.16%     59.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.16%     59.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.16%     59.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      1.94%     61.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          237     38.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           619                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29306112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17079104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29310828                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17078848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1757.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1024.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1757.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1024.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16673076875                       # Total gap between requests
system.mem_ctrls.avgGap                      23002.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29224064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16579520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59976.902894695253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1752768848.716359376907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1013609.658920349786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3827006.219904714730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2448976.898996196687                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 23583877.848640486598                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 994388261.080657839775                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3930646.308106747922                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       456704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          617                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       259072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1043665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26870260500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18933930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40020440                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17238455120                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5123165735                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 291407321655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2356584635                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     52183.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58835.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71448.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40100.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27939149.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    833848.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1124812.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2301352.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24217792.425000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16903152.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           832849275                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       370892310.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     159618091.499999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     236279163.525018                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     150411836.699998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1791171621.899964                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        107.428926                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7779513330                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    901950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7993018670                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2028                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1014                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     14466856.015779                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    84432925.489932                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1014    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       488625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1014                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13049608000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14669392000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       410439                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           410439                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       410439                       # number of overall hits
system.cpu.icache.overall_hits::total          410439                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          277                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            277                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          277                       # number of overall misses
system.cpu.icache.overall_misses::total           277                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12023750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12023750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12023750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12023750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       410716                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       410716                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       410716                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       410716                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000674                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000674                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000674                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000674                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43407.039711                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43407.039711                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43407.039711                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43407.039711                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          277                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          277                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11585750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11585750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11585750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11585750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000674                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000674                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000674                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000674                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41825.812274                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41825.812274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41825.812274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41825.812274                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       410439                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          410439                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          277                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           277                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12023750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12023750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       410716                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       410716                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43407.039711                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43407.039711                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11585750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11585750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41825.812274                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41825.812274                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           425.140813                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4419477                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               517                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8548.311412                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   425.140813                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.830353                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.830353                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            821709                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           821709                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       309033                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           309033                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       309033                       # number of overall hits
system.cpu.dcache.overall_hits::total          309033                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1325                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1325                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1325                       # number of overall misses
system.cpu.dcache.overall_misses::total          1325                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97261750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97261750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97261750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97261750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       310358                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       310358                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       310358                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       310358                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004269                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004269                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004269                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004269                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73405.094340                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73405.094340                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73405.094340                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73405.094340                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          617                       # number of writebacks
system.cpu.dcache.writebacks::total               617                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10110                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10110                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73650625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73650625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73650625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73650625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22343250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22343250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003293                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003293                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003293                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003293                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72065.190802                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72065.190802                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72065.190802                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72065.190802                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.014837                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.014837                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    965                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       190732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          190732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     50181500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     50181500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       191417                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       191417                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003579                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003579                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73257.664234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73257.664234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1029                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1029                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     49054375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49054375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22343250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22343250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71716.922515                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71716.922515                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21713.556851                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21713.556851                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       118301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         118301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47080250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47080250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       118941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       118941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73562.890625                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73562.890625                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9081                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9081                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24596250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24596250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72769.970414                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72769.970414                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.193356                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              591927                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1474                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            401.578697                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.193356                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1242454                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1242454                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27719000000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
