Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date             : Fri May 17 16:04:31 2024
| Host             : LAPTOP-4DC9UOE4 running 64-bit major release  (build 9200)
| Command          : report_power -file kria_top_wrapper_power_routed.rpt -pb kria_top_wrapper_power_summary_routed.pb -rpx kria_top_wrapper_power_routed.rpx
| Design           : kria_top_wrapper
| Device           : xck26-sfvc784-2LV-c
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.086        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.783        |
| Device Static (W)        | 0.303        |
| Effective TJA (C/W)      | 2.3          |
| Max Ambient (C)          | 77.8         |
| Junction Temperature (C) | 32.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.047 |        3 |       --- |             --- |
| CLB Logic                |     0.127 |    50680 |       --- |             --- |
|   LUT as Logic           |     0.074 |    23046 |    117120 |           19.68 |
|   LUT as Distributed RAM |     0.045 |     1380 |     57600 |            2.40 |
|   CARRY8                 |     0.004 |     1457 |     14640 |            9.95 |
|   Register               |     0.003 |    14649 |    234240 |            6.25 |
|   LUT as Shift Register  |    <0.001 |      266 |     57600 |            0.46 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |     3037 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      245 |    117120 |            0.21 |
| Signals                  |     0.091 |    38839 |       --- |             --- |
| Block RAM                |     0.091 |     71.5 |       144 |           49.65 |
| DSPs                     |     0.008 |       29 |      1248 |            2.32 |
| PS8                      |     2.419 |        1 |       --- |             --- |
| Static Power             |     0.303 |          |           |                 |
|   PS Static              |     0.000 |          |           |                 |
|   PL Static              |     0.303 |          |           |                 |
| Total                    |     3.086 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.720 |     0.582 |       0.492 |      0.090 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.037 |       0.000 |      0.037 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.013 |       0.012 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.075 |       0.000 |      0.075 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.031 |       0.000 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.965 |       0.965 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.221 |       0.221 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.726 |       0.726 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.069 |       0.069 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.592 |       0.592 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+--------------------------------------------------------+-----------------+
| Clock    | Domain                                                 | Constraint (ns) |
+----------+--------------------------------------------------------+-----------------+
| clk_pl_0 | kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |             7.0 |
+----------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| kria_top_wrapper           |     2.783 |
|   kria_top_i               |     2.783 |
|     axi_bram_ctrl_0        |     0.002 |
|       U0                   |     0.002 |
|     axi_bram_ctrl_0_bram   |     0.031 |
|       U0                   |     0.031 |
|     axi_bram_ctrl_1        |     0.002 |
|       U0                   |     0.002 |
|     axi_bram_ctrl_1_bram   |     0.016 |
|       U0                   |     0.016 |
|     axi_bram_ctrl_2        |     0.002 |
|       U0                   |     0.002 |
|     axi_bram_ctrl_2_bram   |     0.020 |
|       U0                   |     0.020 |
|     axi_cdma_0             |     0.004 |
|       U0                   |     0.004 |
|     axi_smc                |     0.108 |
|       inst                 |     0.108 |
|     bram_mux_0             |     0.001 |
|       inst                 |     0.001 |
|     bram_mux_1             |     0.002 |
|       inst                 |     0.002 |
|     bram_mux_2             |     0.001 |
|       inst                 |     0.001 |
|     dct_processor_0        |     0.148 |
|       inst                 |     0.148 |
|     ps8_0_axi_periph       |     0.008 |
|       s00_couplers         |     0.007 |
|     register_bank_0        |     0.003 |
|       inst                 |     0.003 |
|     steganography_proces_0 |     0.014 |
|       inst                 |     0.014 |
|     zynq_ultra_ps_e_0      |     2.420 |
|       inst                 |     2.420 |
+----------------------------+-----------+


