/dts-v1/;
#define CONFIG_ARCH_RTD129X
#include "../../../../../include/soc/realtek/memory.h"

/memreserve/ SYS_BOOTCODE_MEMBASE       SYS_BOOTCODE_MEMSIZE        ; /* 0x00000000 ~ 0x00030000 */
/memreserve/ RPC_COMM_PHYS              RPC_COMM_SIZE               ; /* 0x0001f000 ~ 0x0001ffff */

/memreserve/ ION_MEDIA_HEAP_PHYS1       ION_MEDIA_HEAP_SIZE1        ; /* 0x02900000 ~ 0x08cfffff */
/memreserve/ ACPU_FIREWARE_PHYS         ACPU_FIREWARE_SIZE          ; /* 0x01b00000 ~ 0x01efffff */
/memreserve/ ION_AUDIO_HEAP_PHYS        ION_AUDIO_HEAP_SIZE         ; /* 0x02600000 ~ 0x028fffff */
/memreserve/ RPC_RINGBUF_PHYS           RPC_RINGBUF_SIZE            ; /* 0x01ffe000 ~ 0x02001fff */
/memreserve/ ION_MEDIA_HEAP_PHYS2       ION_MEDIA_HEAP_SIZE2        ; /* 0x10100000 ~ 0x132fffff */
/memreserve/ ACPU_IDMEM_PHYS            ACPU_IDMEM_SIZE             ; /* 0x10000000 ~ 0x10013fff */

#include "rtd-1296-MM.dtsi"
#include "rtd-129x-dvfs.dtsi"

/ {
	model= "Realtek_RTD1296";
	compatible = "Realtek,rtd-1296";

	aliases {
		serial0 = &uart0;
		serial2 = &uart2;
		i2c0	= &i2c_0;
		i2c4	= &i2c_4;
	};

	chosen {
		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 loglevel=7";
		compatible = "Realtek,rtk1295-cma_info";
		/* NOTE ---------------------------------------------------------------------------------------------*/
		/* <flag size base>                                                                                  */
		/* flag: reserved                                                                                    */
		/* size: unit is byte                                                                                */
		/* base: unit is byte                                                                                */
		/* --------------------------------------------------------------------------------------------------*/
		/* Array size not over 8;                                                                            */
		/* You may change the max array size in KConfig, max CMA array size is CONFIG_CMA_AREAS+1            */
		/* If cma-region-enable is enabled<1>, kernel driver will use cma-region-info to initial CMA memory. */
		/* If cma-region-enable is disabled<0>, kernel driver will use cma= to initial CMA memory.           */
		/* if both setting is loaded, cma-region-info had higher priority.                                   */
		/* --------------------------------------------------------------------------------------------------*/
		cma-region-enable = <1>;
		cma-region-info = <0x00000000 0x02000000 0x20000000>;
		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>, <0x00000000 0x12c00000 0x20000000>;*/
	};

	memory {
		device_type = "memory";
		reg = <0 0x80000000>;	/* 2048 MB */
	};

	mem_remap {
		compatible = "Realtek,rtk1295-mem_remap";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		rbus {
			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
		};
		common {
			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
		};

		ringbuf {
			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
		};
	};
    
	rtk,ion {
		compatible = "Realtek,rtk-ion";
		status = "okay";
		#address-cells = <1>;
		#size-cells = <0>;
		rtk,ion-heap@0 {    /* SYSTEM_HEAP */
			compatible = "Realtek,rtk-ion-reserve";
			reg = <0>;
			rtk,memory-reservation-size = <0x0>;
		};
		rtk,ion-heap@1 {    /* System contig */
			compatible = "Realtek,rtk-ion-reserve";
			reg = <1>;
			rtk,memory-reservation-size = <0x0>;
		};
		rtk,ion-heap@4 {    /* DMA_HEAP */
			compatible = "Realtek,rtk-ion-reserve";
			reg = <4>;
			rtk,memory-reservation-size = <0x0>;
		};
		rtk,ion-heap@8 {    /* Audio */
			compatible = "Realtek,rtk-ion-reserve";
			reg = <8>;
			rtk,memory-reserve = <
					ION_AUDIO_HEAP_PHYS ION_AUDIO_HEAP_SIZE ION_AUDIO_HEAP_FLAG
				>;
		};
		rtk,ion-heap@7 {    /* TYPE_MEDIA */
			compatible = "Realtek,rtk-ion-reserve";
			reg = <7>;
			rtk,memory-reserve = <
					ION_MEDIA_HEAP_PHYS1 ION_MEDIA_HEAP_SIZE1 ION_MEDIA_HEAP_FLAG1
					ION_MEDIA_HEAP_PHYS2 ION_MEDIA_HEAP_SIZE2 ION_MEDIA_HEAP_FLAG2
				>;
		};
	};

	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
		//gpios = <&rtk_misc_gpio 8 0 0>;
		/* install button, input, default N/A */
	};

	rtk_iso_gpio: rtk_iso_gpio@98007100 {
		//gpios = <&rtk_iso_gpio 21 1 0>;
		/* igpio21, output, default low */
	};

	timer {
		clock-frequency = <27000000>;
	};

	timer0@9801b000 {
		clock-frequency = <27000000>;
	};

	uart0: serial0@98007800 {
		clock-frequency = <27000000>;
	};

	uart2: serial2@9801B400 {
		compatible = "snps,dw-apb-uart";
		interrupt-parent = <&mux_intc>;
		reg = <0x9801B400 0x100>,
		      <0x9801B00c 0x100>;
		interrupts-st-mask = <0x100>;
		interrupts = <0 8>, <0 13>; /*UR2_INT and UR2_TO_INT*/
		reg-shift = <2>;
		reg-io-width = <4>;
		clocks = <&clk_enable_2 27>;
		resets = <&rst2 27>;
		/* This value must be overriden by the board. */
		clock-frequency = <432000000>;
		status = "okay";
        };

	pcie@9804E000 {
		compatible = "Realtek,rtd1295-pcie-slot1";
		reg = <0x9804E000 0x00001000
		       0x9804F000 0x00001000
		       0x9801C600 0x00000100
		       0x9801A000 0x00000300
		       0x98012000 0x00001000>;
		interrupt-names = "rtk-pcie1-intr";
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 0>;
		interrupt-map = <0 0 0 0 &gic GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
		bus-range = <0x00 0xff>;
		linux,pci-domain = <0>;
		device_type = "pci";
		gpios = <&rtk_misc_gpio 18 1 1 >;
		#size-cells = <2>;
		#address-cells = <3>;
		num-lanes = <1>;
		ranges = <0x02000000 0x00000000 0xC0000000  0xC0000000 0x00000000 0x01000000
			  0x01000000 0x00000000 0x00030000  0x00030000 0x00000000 0x00010000>;
		status = "okay";
	};

	pcie2@9803B000 {
		compatible = "Realtek,rtd1295-pcie-slot2";
		reg = <0x9803B000 0x00001000
		       0x9803C000 0x00001000
		       0x9801C600 0x00000100
		       0x9801A000 0x00000300
		       0x98012000 0x00001000>;
		interrupt-names = "rtk-pcie2-intr";
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 0>;
		interrupt-map = <0 0 0 0 &gic GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
		bus-range = <0x00 0xff>;
		linux,pci-domain = <1>;
		device_type = "pci";
		gpios = <&rtk_misc_gpio 20 1 1>;
		#size-cells = <2>;
		#address-cells = <3>;
		num-lanes = <1>;
		ranges = <0x02000000 0x00000000 0xC1000000  0xC1000000 0x00000000 0x01000000
			  0x01000000 0x00000000 0x00040000  0x00040000 0x00000000 0x00010000>;
		speed-mode = <1>; // 0:GEN1, 1:GEN2
		status = "okay";
	};

	i2c_4: i2c@0x9801BA00 {
		compatible = "Realtek,rtk-i2c";
		reg = <0x9801BA00 0x400>;
		interrupt-parent = <&mux_intc>;
		interrupts = <0 15>;
		i2c-num = <4>;
		status = "okay";
		#address-cells = <1>;
		#size-cells = <0>;

		rtc@32 {
			compatible = "epson,rx8010";
			reg = <0x32>;
		};
	};

	nic: gmac@98016000 {
		compatible = "Realtek,r8168";
		reg = <0x98016000 0x1000>, <0x98007000 0x1000>;
		interrupts = <0 22 4>;
		rtl-config = <1>;
		mac-version = <42>;    /* RTL_GIGA_MAC_VER_42 */
		rtl-features = <2>;    /* BIT(2) GMii */
		iso-gpios = <&rtk_iso_gpio 31 1 1>;
		led-cfg = <0x00F4>;
		status = "okay";
	};

	pwm: pwm@980070D0 {
		compatible = "Realtek,rtd1295-pwm";
		#pwm-cells = <2>;
		reg = <0x980070D0 0xC>;
		status = "okay";
		pwm_0 {
			enable = <0>;
			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
			clksrc_div = <0x1>;  //default OSD: from 0x0 to 0xf
			duty_rate = <100>;  //default duty_rate 0 ~ 100
		};
		pwm_1 {
			enable = <1>;
			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
			clksrc_div = <0x1>;  //default OSD: from 0x0 to 0xf
			duty_rate = <100>;  //default duty_rate 0 ~ 100
		};
		pwm_2 {
			enable = <1>;
			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
			clksrc_div = <0x1>;  //default OSD: from 0x0 to 0xf
			duty_rate = <100>;  //default duty_rate 0 ~ 100
		};
		pwm_3 {
			enable = <0>;
			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
			clksrc_div = <0x1>;  //default OSD: from 0x0 to 0xf
			duty_rate = <100>;  //default duty_rate 0 ~ 100
		};
	};

	power-management {
		compatible = "Realtek,power-management";
		/* GPIO Wakeup */
		wakeup-gpio-enable = /* (0) disable (1) enable */
			<1>; /* Wakeup from CPU_WAKE : enable */
		wakeup-gpio-list = /* <&rtk_iso_gpio {num} {force input (0) } {default N/A (0)] }> */
			<&rtk_iso_gpio 23 0 0>; /* CPU_WAKE wakeup host pin */
		wakeup-gpio-activity = /* (0) active low (1) active high*/
			<1>; /* CPU_WAKE : high activity */
	};
};
