

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-192e696560217fbde0ca32c0b7f1cb04a8d61fd3_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          1 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
0432c3650aa69d307243153c4577b046  /home/gpuser/Documents/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_K7mBUj
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_nkwWp7"
Running: cat _ptx_nkwWp7 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_KmwiVU
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_KmwiVU --output-file  /dev/null 2> _ptx_nkwWp7info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_nkwWp7 _ptx2_KmwiVU _ptx_nkwWp7info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 11814
gpu_sim_insn = 1245376
gpu_ipc =     105.4153
gpu_tot_sim_cycle = 234218
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       5.3172
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2846
partiton_reqs_in_parallel = 259908
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.1097
partiton_reqs_in_parallel_util = 259908
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 11814
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =      17.8111 GB/Sec
L2_BW_total  =       0.8984 GB/Sec
gpu_total_sim_rate=177910

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5222
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 333
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16033	W0_Idle:27329	W0_Scoreboard:74345	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 81 
maxdqlatency = 0 
maxmflatency = 1791 
averagemflatency = 1005 
max_icnt2mem_latency = 1550 
max_icnt2sh_latency = 234217 
mrq_lat_table:160 	30 	51 	97 	58 	123 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	74 	260 	517 	1284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	125 	31 	33 	2 	199 	29 	513 	466 	822 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	499 	1052 	559 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	7 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      1493      1497      2181      2184         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      1493      1496      2182      2182         0         0         0      7490      2440      6460         0         0         0         0 
dram[2]:         0         0      1493      1497      2181      6130     10307         0     11281         0         0         0         0         0         0         0 
dram[3]:         0         0      1493      1497      2181      2182         0      7739      8595         0         0         0     11801         0         0         0 
dram[4]:         0         0      1493      1496      2181      2183      6803         0         0         0         0      6349         0         0       228       789 
dram[5]:         0         0      1493      1494      2181      2186      9451         0      9773         0         0         0     10355         0      2702      1752 
dram[6]:         0         0      1493      1494      2181      2183         0         0         0      7205      8061     10527         0         0         0     10356 
dram[7]:         0         0      1493      1494      2181      2186         0         0      4690         0         0         0         0         0         0         0 
dram[8]:         0         0      7088      1496      2181      2183         0         0         0         0      8917         0         0         0         0         0 
dram[9]:         0         0      1493      1497      2181      2186         0         0      5636         0         0         0         0         0         0         0 
dram[10]:         0         0      1493      1496      2181      2183     11713         0         0         0      7725         0         0         0         0     11179 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 15.000000  8.500000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000      -nan  4.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan  2.000000 
dram[7]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 14.000000 14.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 560/74 = 7.567567
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        15        15         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         8         8        15        15         0         0         0         1         2         1         0         0         0         0 
dram[2]:         0         0         8         8        15        16         1         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         9         9        15        15         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         9         9        15        15         1         0         0         0         0         1         0         0         1         1 
dram[5]:         0         0         9         9        15        15         1         0         1         0         0         0         1         0         1         1 
dram[6]:         0         0         9         9        14        14         0         0         0         1         1         1         0         0         0         1 
dram[7]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0        10         9        14        14         0         0         0         0         1         0         0         0         0         0 
dram[9]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         9         9        14        14         1         0         0         0         1         0         0         0         0         1 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/47 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none        3297      3348      4362      4514    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none        3628      3689      4406      4582    none      none      none         473      2342       394    none      none      none      none  
dram[2]:     none      none        3661      3717      4427      4198       170    none         250    none      none      none      none      none      none      none  
dram[3]:     none      none        3580      3627      4392      4562    none         144       170    none      none      none         170    none      none      none  
dram[4]:     none      none        3527      3603      4435      4569       558    none      none      none      none         352    none      none           0         0
dram[5]:     none      none        3532      3603      4440      4554       170    none         352    none      none      none         201    none           0         0
dram[6]:     none      none        3535      3606      4617      4771    none      none      none         352       352       250    none      none      none         630
dram[7]:     none      none        3533      3592      4309      4462    none      none        1144    none      none      none      none      none      none      none  
dram[8]:     none      none        2929      3580      4322      4467    none      none      none      none         352    none      none      none      none      none  
dram[9]:     none      none        3523      3586      4346      4464    none      none        1843    none      none      none      none      none      none      none  
dram[10]:     none      none        3520      3573      4326      4458       119    none      none      none         170    none      none      none      none         236
maximum mf latency per bank:
dram[0]:        252         0      1336      1340      1369      1415         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0      1351      1372      1373      1430         0         0         0       947       904       788         0         0         0         0
dram[2]:          0         0      1365      1371      1395      1791       341         0       250         0         0         0         0         0         0         0
dram[3]:          0         0      1348      1357      1404      1447         0       341       341         0         0         0       341         0         0         0
dram[4]:          0         0      1347      1362      1405      1449      1117         0         0         0         0       352         0         0         0         0
dram[5]:          0         0      1343      1355      1410      1458       341         0       352         0         0         0       402         0         0         0
dram[6]:          0         0      1347      1353      1376      1427         0         0         0       352       352       250         0         0         0      1260
dram[7]:          0         0      1342      1352      1375      1415         0         0      1144         0         0         0         0         0         0         0
dram[8]:          0         0      1343      1350      1371      1427         0         0         0         0       352         0         0         0         0         0
dram[9]:          0         0      1338      1350      1386      1421         0         0       933         0         0         0         0         0         0         0
dram[10]:          0         0      1339      1347      1370      1409       239         0         0         0       341         0         0         0         0       472
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21936 n_nop=21743 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.01714
n_activity=440 dram_eff=0.8545
bk0: 4a 21918i bk1: 0a 21937i bk2: 32a 21862i bk3: 32a 21812i bk4: 60a 21784i bk5: 60a 21673i bk6: 0a 21934i bk7: 0a 21935i bk8: 0a 21935i bk9: 0a 21935i bk10: 0a 21936i bk11: 0a 21936i bk12: 0a 21936i bk13: 0a 21936i bk14: 0a 21936i bk15: 0a 21936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0924508
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21936 n_nop=21725 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.01842
n_activity=572 dram_eff=0.7063
bk0: 0a 21937i bk1: 0a 21938i bk2: 32a 21862i bk3: 32a 21805i bk4: 60a 21773i bk5: 60a 21654i bk6: 0a 21937i bk7: 0a 21937i bk8: 0a 21937i bk9: 4a 21911i bk10: 8a 21885i bk11: 4a 21908i bk12: 0a 21934i bk13: 0a 21934i bk14: 0a 21935i bk15: 0a 21935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.10403
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21936 n_nop=21730 n_act=7 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.01805
n_activity=532 dram_eff=0.7444
bk0: 0a 21937i bk1: 0a 21938i bk2: 32a 21862i bk3: 32a 21806i bk4: 60a 21766i bk5: 64a 21618i bk6: 4a 21909i bk7: 0a 21934i bk8: 4a 21916i bk9: 0a 21935i bk10: 0a 21935i bk11: 0a 21936i bk12: 0a 21936i bk13: 0a 21936i bk14: 0a 21936i bk15: 0a 21937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100064
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc02c4400, atomic=0 1 entries : 0x7f8c7c82c340 :  mf: uid= 50823, sid01:w00, part=3, addr=0xc02c4440, load , size=32, unknown  status = IN_PARTITION_DRAM (234217), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21936 n_nop=21718 n_act=7 n_pre=0 n_req=56 n_rd=207 n_write=4 bw_util=0.01924
n_activity=560 dram_eff=0.7536
bk0: 0a 21937i bk1: 0a 21938i bk2: 36a 21854i bk3: 36a 21797i bk4: 60a 21768i bk5: 60a 21662i bk6: 0a 21935i bk7: 8a 21892i bk8: 4a 21909i bk9: 0a 21933i bk10: 0a 21936i bk11: 0a 21936i bk12: 3a 21912i bk13: 0a 21936i bk14: 0a 21936i bk15: 0a 21936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0815098
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21936 n_nop=21719 n_act=8 n_pre=0 n_req=53 n_rd=208 n_write=1 bw_util=0.01906
n_activity=596 dram_eff=0.7013
bk0: 0a 21935i bk1: 0a 21939i bk2: 36a 21855i bk3: 36a 21792i bk4: 60a 21772i bk5: 60a 21665i bk6: 4a 21909i bk7: 0a 21935i bk8: 0a 21935i bk9: 0a 21935i bk10: 0a 21936i bk11: 4a 21916i bk12: 0a 21934i bk13: 0a 21936i bk14: 4a 21916i bk15: 4a 21915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0877097
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21936 n_nop=21713 n_act=9 n_pre=0 n_req=55 n_rd=212 n_write=2 bw_util=0.01951
n_activity=616 dram_eff=0.6948
bk0: 0a 21935i bk1: 0a 21937i bk2: 36a 21854i bk3: 36a 21792i bk4: 60a 21770i bk5: 60a 21660i bk6: 4a 21909i bk7: 0a 21933i bk8: 4a 21917i bk9: 0a 21936i bk10: 0a 21937i bk11: 0a 21937i bk12: 4a 21911i bk13: 0a 21935i bk14: 4a 21916i bk15: 4a 21915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.10672
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21936 n_nop=21727 n_act=8 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.01833
n_activity=560 dram_eff=0.7179
bk0: 0a 21935i bk1: 0a 21936i bk2: 36a 21853i bk3: 36a 21795i bk4: 56a 21771i bk5: 56a 21672i bk6: 0a 21936i bk7: 0a 21937i bk8: 0a 21937i bk9: 4a 21917i bk10: 4a 21917i bk11: 4a 21916i bk12: 0a 21935i bk13: 0a 21935i bk14: 0a 21935i bk15: 4a 21910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0938184
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21936 n_nop=21743 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.01714
n_activity=460 dram_eff=0.8174
bk0: 0a 21937i bk1: 0a 21938i bk2: 36a 21855i bk3: 36a 21791i bk4: 56a 21775i bk5: 56a 21686i bk6: 0a 21935i bk7: 0a 21935i bk8: 4a 21916i bk9: 0a 21934i bk10: 0a 21935i bk11: 0a 21935i bk12: 0a 21935i bk13: 0a 21935i bk14: 0a 21936i bk15: 0a 21936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0804158
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21936 n_nop=21736 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.0176
n_activity=512 dram_eff=0.7539
bk0: 0a 21936i bk1: 0a 21939i bk2: 40a 21817i bk3: 36a 21798i bk4: 56a 21779i bk5: 56a 21681i bk6: 0a 21935i bk7: 0a 21936i bk8: 0a 21936i bk9: 0a 21936i bk10: 4a 21917i bk11: 0a 21935i bk12: 0a 21935i bk13: 0a 21935i bk14: 0a 21935i bk15: 0a 21935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0723468
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21936 n_nop=21743 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.01714
n_activity=440 dram_eff=0.8545
bk0: 0a 21937i bk1: 0a 21938i bk2: 36a 21855i bk3: 36a 21797i bk4: 56a 21783i bk5: 56a 21677i bk6: 0a 21935i bk7: 0a 21935i bk8: 4a 21916i bk9: 0a 21934i bk10: 0a 21935i bk11: 0a 21935i bk12: 0a 21935i bk13: 0a 21935i bk14: 0a 21936i bk15: 0a 21936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0826495
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21936 n_nop=21730 n_act=7 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.01814
n_activity=520 dram_eff=0.7654
bk0: 0a 21935i bk1: 0a 21937i bk2: 36a 21854i bk3: 36a 21800i bk4: 56a 21774i bk5: 56a 21674i bk6: 4a 21910i bk7: 0a 21935i bk8: 0a 21935i bk9: 0a 21935i bk10: 4a 21910i bk11: 0a 21934i bk12: 0a 21935i bk13: 0a 21936i bk14: 0a 21936i bk15: 4a 21910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0825128

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[7]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 28, Miss_rate = 0.280, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 124, Miss = 25, Miss_rate = 0.202, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[12]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.9187
	minimum = 6
	maximum = 96
Network latency average = 19.0372
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.7965
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00375841
	minimum = 0.00287806 (at node 0)
	maximum = 0.00541753 (at node 1)
Accepted packet rate average = 0.00375841
	minimum = 0.00287806 (at node 0)
	maximum = 0.00541753 (at node 1)
Injected flit rate average = 0.00587717
	minimum = 0.00287806 (at node 0)
	maximum = 0.0141364 (at node 37)
Accepted flit rate average= 0.00587717
	minimum = 0.00389385 (at node 29)
	maximum = 0.0106658 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.9187 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 19.0372 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.7965 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00375841 (1 samples)
	minimum = 0.00287806 (1 samples)
	maximum = 0.00541753 (1 samples)
Accepted packet rate average = 0.00375841 (1 samples)
	minimum = 0.00287806 (1 samples)
	maximum = 0.00541753 (1 samples)
Injected flit rate average = 0.00587717 (1 samples)
	minimum = 0.00287806 (1 samples)
	maximum = 0.0141364 (1 samples)
Accepted flit rate average = 0.00587717 (1 samples)
	minimum = 0.00389385 (1 samples)
	maximum = 0.0106658 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 177910 (inst/sec)
gpgpu_simulation_rate = 33459 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2094
gpu_sim_insn = 1114192
gpu_ipc =     532.0879
gpu_tot_sim_cycle = 458462
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       5.1467
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 66
gpu_stall_icnt2sh    = 7225
partiton_reqs_in_parallel = 46002
partiton_reqs_in_parallel_total    = 259908
partiton_level_parallism =      21.9685
partiton_level_parallism_total  =       0.6673
partiton_reqs_in_parallel_util = 46002
partiton_reqs_in_parallel_util_total    = 259908
gpu_sim_cycle_parition_util = 2094
gpu_tot_sim_cycle_parition_util    = 11814
partiton_level_parallism_util =      21.9685
partiton_level_parallism_util_total  =      21.9953
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =      96.6851 GB/Sec
L2_BW_total  =       0.9006 GB/Sec
gpu_total_sim_rate=196630

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.1267
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37686
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5230
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 337
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20326	W0_Idle:50513	W0_Scoreboard:101640	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 1791 
averagemflatency = 679 
max_icnt2mem_latency = 1550 
max_icnt2sh_latency = 458461 
mrq_lat_table:375 	60 	100 	135 	84 	216 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	280 	2122 	529 	1284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	505 	114 	96 	2 	1777 	61 	513 	466 	822 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	832 	1762 	1505 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	10 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      1493      1497      2181      2184      1007      1007      1023      1025         0         0         0         0         0         0 
dram[1]:         0         0      1493      1496      2182      2182       970       973      1033      7490      2440      6460         0         0         0         0 
dram[2]:         0         0      1493      1497      2181      6130     10307       981     11281       993         0         0         0         0         0         0 
dram[3]:         0         0      1493      1497      2181      2182       987      7739      8595      1000         0         0     11801         0         0         0 
dram[4]:         0         0      1493      1496      2181      2183      6803       971       975      1022         0      6349         0         0       228       789 
dram[5]:         0         0      1493      1494      2181      2186      9451       982      9773      1038         0         0     10355         0      2702      1752 
dram[6]:         0         0      1493      1494      2181      2183       994       967       971      7205      8061     10527         0         0       292     10356 
dram[7]:         0         0      1493      1494      2181      2186       987       991      4690      1040         0         0         0         0         0         0 
dram[8]:         0         0      7088      1496      2181      2183       973       976      1035      1039      8917         0      1570         0         0         0 
dram[9]:         0         0      1493      1497      2181      2186       981       973      5636      1038         0         0         0         0         0         0 
dram[10]:         0         0      1493      1496      2181      2183     11713       988      1036      1039      7725         0         0         0         0     11179 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 16.000000  6.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 18.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  1.000000      -nan      -nan  1.000000  1.500000 
dram[7]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000  1.000000      -nan  7.000000      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  5.000000  5.000000  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 1073/111 = 9.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        16        16        16        16         6         6         0         0         0         0         0         0 
dram[1]:         0         0         8         8        16        16        16        16         6         6         2         1         0         0         0         0 
dram[2]:         0         0         8         8        16        17        16        16         7         6         0         0         0         0         0         0 
dram[3]:         0         0         9         9        16        16        16        16         6         6         0         0         1         0         0         0 
dram[4]:         0         0         9         9        16        16        16        16         6         6         0         1         0         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         7         6         0         0         1         0         1         1 
dram[6]:         0         0         9         9        16        16        16        16         6         7         1         1         0         0         1         2 
dram[7]:         0         0         9         9        16        16        16        16         7         6         0         0         0         0         0         0 
dram[8]:         0         0        10         9        16        16        16        16         6         6         1         0         1         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         0         0         0         0         0         0 
dram[10]:         0         0         9         9        16        16        16        16         5         5         1         0         0         0         0         1 
total reads: 1051
min_bank_accesses = 0!
chip skew: 100/93 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none        3297      3377      4198      4333      1383      1677      1476      1507    none      none      none      none      none      none  
dram[1]:     none      none        3657      3689      4213      4372      1376      1568      1441      1365      2342       394    none      none      none      none  
dram[2]:     none      none        3661      3717      4257      4041      1238      1505      1186      1397    none      none      none      none      none      none  
dram[3]:     none      none        3580      3627      4197      4353      1276      1299      1208      1415    none      none         170    none      none      none  
dram[4]:     none      none        3527      3603      4241      4360      1252      1450      1281      1412    none         584    none      none           0         0
dram[5]:     none      none        3532      3603      4243      4347      1223      1388      1240      1409    none      none         201    none           0         0
dram[6]:     none      none        3535      3606      4207      4327      1355      1501      1225      1264       584       482    none      none           0       420
dram[7]:     none      none        3559      3592      3934      4059      1338      1511      1420      1386    none      none      none      none      none      none  
dram[8]:     none      none        2929      3580      3954      4075      1336      1385      1348      1338       584    none         246    none      none      none  
dram[9]:     none      none        3523      3586      3985      4100      1374      1436      1616      1361    none      none      none      none      none      none  
dram[10]:     none      none        3546      3573      3963      4078      1251      1494      1413      1476       170    none      none      none      none         236
maximum mf latency per bank:
dram[0]:        252         0      1336      1340      1369      1415       419       496       472       524         0         0         0         0         0         0
dram[1]:          0         0      1351      1372      1373      1430       438       500       478       947       904       788         0         0         0         0
dram[2]:          0         0      1365      1371      1395      1791       415       458       450       543         0         0         0         0         0         0
dram[3]:          0         0      1348      1357      1404      1447       388       440       454       467         0         0       341         0         0         0
dram[4]:          0         0      1347      1362      1405      1449      1117       455       454       498         0       352         0         0         0         0
dram[5]:          0         0      1343      1355      1410      1458       382       437       473       494         0         0       402         0         0         0
dram[6]:          0         0      1347      1353      1376      1427       411       444       470       491       352       250         0         0         0      1260
dram[7]:          0         0      1342      1352      1375      1415       392       461      1144       515         0         0         0         0         0         0
dram[8]:          0         0      1343      1350      1371      1427       418       437       472       485       352         0       252         0         0         0
dram[9]:          0         0      1338      1350      1386      1421       448       458       933       478         0         0         0         0         0         0
dram[10]:          0         0      1339      1347      1370      1409       407       444       469       508       341         0         0         0         0       472
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25823 n_nop=25442 n_act=9 n_pre=0 n_req=93 n_rd=372 n_write=0 bw_util=0.02881
n_activity=842 dram_eff=0.8836
bk0: 4a 25805i bk1: 0a 25824i bk2: 32a 25749i bk3: 32a 25699i bk4: 64a 25663i bk5: 64a 25554i bk6: 64a 25653i bk7: 64a 25507i bk8: 24a 25507i bk9: 24a 25481i bk10: 0a 25821i bk11: 0a 25823i bk12: 0a 25823i bk13: 0a 25823i bk14: 0a 25823i bk15: 0a 25823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.194129
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25823 n_nop=25429 n_act=11 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.02959
n_activity=1009 dram_eff=0.7572
bk0: 0a 25823i bk1: 0a 25826i bk2: 32a 25751i bk3: 32a 25694i bk4: 64a 25654i bk5: 64a 25535i bk6: 64a 25658i bk7: 64a 25541i bk8: 24a 25558i bk9: 24a 25537i bk10: 8a 25770i bk11: 4a 25793i bk12: 0a 25820i bk13: 0a 25820i bk14: 0a 25821i bk15: 0a 25821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.171088
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25823 n_nop=25433 n_act=10 n_pre=2 n_req=96 n_rd=376 n_write=2 bw_util=0.02928
n_activity=950 dram_eff=0.7958
bk0: 0a 25824i bk1: 0a 25825i bk2: 32a 25750i bk3: 32a 25694i bk4: 64a 25600i bk5: 68a 25456i bk6: 64a 25645i bk7: 64a 25552i bk8: 28a 25515i bk9: 24a 25504i bk10: 0a 25820i bk11: 0a 25823i bk12: 0a 25823i bk13: 0a 25823i bk14: 0a 25823i bk15: 0a 25824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.146768
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25823 n_nop=25430 n_act=9 n_pre=0 n_req=99 n_rd=380 n_write=4 bw_util=0.02974
n_activity=975 dram_eff=0.7877
bk0: 0a 25825i bk1: 0a 25826i bk2: 36a 25742i bk3: 36a 25685i bk4: 64a 25648i bk5: 64a 25538i bk6: 64a 25651i bk7: 64a 25491i bk8: 24a 25493i bk9: 24a 25505i bk10: 0a 25821i bk11: 0a 25822i bk12: 4a 25797i bk13: 0a 25822i bk14: 0a 25822i bk15: 0a 25824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.138442
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25823 n_nop=25423 n_act=11 n_pre=0 n_req=98 n_rd=388 n_write=1 bw_util=0.03013
n_activity=1044 dram_eff=0.7452
bk0: 0a 25821i bk1: 0a 25826i bk2: 36a 25742i bk3: 36a 25680i bk4: 64a 25652i bk5: 64a 25545i bk6: 64a 25666i bk7: 64a 25550i bk8: 24a 25530i bk9: 24a 25560i bk10: 0a 25822i bk11: 4a 25802i bk12: 0a 25820i bk13: 0a 25822i bk14: 4a 25802i bk15: 4a 25801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.133524
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25823 n_nop=25418 n_act=11 n_pre=0 n_req=100 n_rd=392 n_write=2 bw_util=0.03052
n_activity=1047 dram_eff=0.7526
bk0: 0a 25822i bk1: 0a 25825i bk2: 36a 25742i bk3: 36a 25680i bk4: 64a 25645i bk5: 64a 25537i bk6: 64a 25649i bk7: 64a 25540i bk8: 28a 25489i bk9: 24a 25588i bk10: 0a 25822i bk11: 0a 25822i bk12: 4a 25796i bk13: 0a 25821i bk14: 4a 25802i bk15: 4a 25802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.141424
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25823 n_nop=25408 n_act=13 n_pre=1 n_req=101 n_rd=400 n_write=1 bw_util=0.03106
n_activity=1059 dram_eff=0.7573
bk0: 0a 25820i bk1: 0a 25823i bk2: 36a 25740i bk3: 36a 25682i bk4: 64a 25606i bk5: 64a 25546i bk6: 64a 25642i bk7: 64a 25500i bk8: 24a 25640i bk9: 28a 25518i bk10: 4a 25804i bk11: 4a 25803i bk12: 0a 25822i bk13: 0a 25823i bk14: 4a 25803i bk15: 8a 25724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.161949
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25823 n_nop=25435 n_act=8 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.02943
n_activity=888 dram_eff=0.8559
bk0: 0a 25824i bk1: 0a 25825i bk2: 36a 25742i bk3: 36a 25678i bk4: 64a 25649i bk5: 64a 25559i bk6: 64a 25643i bk7: 64a 25515i bk8: 28a 25549i bk9: 24a 25544i bk10: 0a 25821i bk11: 0a 25821i bk12: 0a 25821i bk13: 0a 25821i bk14: 0a 25822i bk15: 0a 25822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.149324
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25823 n_nop=25416 n_act=11 n_pre=1 n_req=104 n_rd=388 n_write=7 bw_util=0.03059
n_activity=1022 dram_eff=0.773
bk0: 0a 25822i bk1: 0a 25825i bk2: 40a 25704i bk3: 36a 25685i bk4: 64a 25651i bk5: 64a 25545i bk6: 64a 25658i bk7: 64a 25522i bk8: 24a 25587i bk9: 24a 25578i bk10: 4a 25802i bk11: 0a 25821i bk12: 4a 25777i bk13: 0a 25821i bk14: 0a 25821i bk15: 0a 25821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.117802
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25823 n_nop=25441 n_act=9 n_pre=1 n_req=93 n_rd=372 n_write=0 bw_util=0.02881
n_activity=861 dram_eff=0.8641
bk0: 0a 25824i bk1: 0a 25825i bk2: 36a 25742i bk3: 36a 25684i bk4: 64a 25657i bk5: 64a 25550i bk6: 64a 25635i bk7: 64a 25507i bk8: 24a 25570i bk9: 20a 25572i bk10: 0a 25819i bk11: 0a 25821i bk12: 0a 25821i bk13: 0a 25821i bk14: 0a 25822i bk15: 0a 25822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.127251
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25823 n_nop=25434 n_act=10 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.02935
n_activity=930 dram_eff=0.8151
bk0: 0a 25822i bk1: 0a 25824i bk2: 36a 25742i bk3: 36a 25688i bk4: 64a 25642i bk5: 64a 25538i bk6: 64a 25647i bk7: 64a 25525i bk8: 20a 25576i bk9: 20a 25564i bk10: 4a 25795i bk11: 0a 25820i bk12: 0a 25821i bk13: 0a 25822i bk14: 0a 25822i bk15: 4a 25796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.124579

========= L2 cache stats =========
L2_cache_bank[0]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 194, Miss = 50, Miss_rate = 0.258, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 221, Miss = 51, Miss_rate = 0.231, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 199, Miss = 50, Miss_rate = 0.251, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3188
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.8532
	minimum = 6
	maximum = 81
Network latency average = 14.9473
	minimum = 6
	maximum = 60
Slowest packet = 4441
Flit latency average = 15.3663
	minimum = 6
	maximum = 60
Slowest flit = 6944
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0204109
	minimum = 0.0157668 (at node 0)
	maximum = 0.0301003 (at node 41)
Accepted packet rate average = 0.0204109
	minimum = 0.0157668 (at node 0)
	maximum = 0.0301003 (at node 41)
Injected flit rate average = 0.031419
	minimum = 0.0157668 (at node 0)
	maximum = 0.0797898 (at node 41)
Accepted flit rate average= 0.031419
	minimum = 0.021978 (at node 33)
	maximum = 0.0492117 (at node 2)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.386 (2 samples)
	minimum = 6 (2 samples)
	maximum = 88.5 (2 samples)
Network latency average = 16.9922 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Flit latency average = 16.0814 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0120847 (2 samples)
	minimum = 0.00932245 (2 samples)
	maximum = 0.0177589 (2 samples)
Accepted packet rate average = 0.0120847 (2 samples)
	minimum = 0.00932245 (2 samples)
	maximum = 0.0177589 (2 samples)
Injected flit rate average = 0.0186481 (2 samples)
	minimum = 0.00932245 (2 samples)
	maximum = 0.0469631 (2 samples)
Accepted flit rate average = 0.0186481 (2 samples)
	minimum = 0.0129359 (2 samples)
	maximum = 0.0299387 (2 samples)
Injected packet size average = 1.54312 (2 samples)
Accepted packet size average = 1.54312 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 196630 (inst/sec)
gpgpu_simulation_rate = 38205 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 38216
gpu_sim_insn = 1246472
gpu_ipc =      32.6165
gpu_tot_sim_cycle = 719336
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       5.0130
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 66
gpu_stall_icnt2sh    = 7225
partiton_reqs_in_parallel = 840752
partiton_reqs_in_parallel_total    = 305910
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.5941
partiton_reqs_in_parallel_util = 840752
partiton_reqs_in_parallel_util_total    = 305910
gpu_sim_cycle_parition_util = 38216
gpu_tot_sim_cycle_parition_util    = 13908
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9987
partiton_replys_in_parallel = 2431
partiton_replys_in_parallel_total    = 4356
L2_BW  =       6.0294 GB/Sec
L2_BW_total  =       0.8943 GB/Sec
gpu_total_sim_rate=156784

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0824
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60911
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
90, 90, 89, 90, 89, 287, 89, 90, 90, 90, 90, 90, 90, 90, 90, 90, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5230
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 337
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26344	W0_Idle:231408	W0_Scoreboard:285658	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 24644 
averagemflatency = 519 
max_icnt2mem_latency = 24398 
max_icnt2sh_latency = 719335 
mrq_lat_table:491 	66 	110 	159 	84 	216 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2602 	2208 	530 	1286 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1693 	125 	96 	2 	2993 	61 	514 	466 	824 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3025 	1889 	1505 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	104 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	14 	6 	6 	0 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         7         0         4         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         4 
maximum service time to same row:
dram[0]:         0         0      1493     14588     10746     24350      1007      1007      1023      1025         0     13299         0         0     23937         0 
dram[1]:     36796     17880      1493     14113      2182      2182       970       973      1033      7490      2440      9282         0         0         0         0 
dram[2]:     16268         0     32079      1497      2181      6130     10307      6681     24308       993      8654     11263         0         0         0         0 
dram[3]:     25683     36472     36704     12229     14533      2182       987      7739      8595      1000     10394     14410     11801     11829      1243         0 
dram[4]:         0         0      1493     12764      2181      2183      6803       971     11864      1022     21882      6349     15109         0       228       789 
dram[5]:         0         0      1493      1494      2181      2186      9451       982      9773     36284     32099     12165     10355         0      2702      1752 
dram[6]:         0         0     11192      1494      2181      2183       994       967       971     26044      8061     10527         0         0       292     17925 
dram[7]:     37533         0      8564      1494      2181      2186       987      3104      4690      1040     17361     16195         0         0         0     31832 
dram[8]:     10914      1884      7088     11752      2181      2183       973       976      1035     23780      8917      9537     10543         0     35900     35812 
dram[9]:         0     13820     34116     32925      2181      2186       981       973      5636      1038     35089     16503     31832     23875         0         0 
dram[10]:      6884     10278     11470      1496      2181      2183     11713       988      1036      1039     17431     34100         0         0         0     11667 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  3.500000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  1.333333      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/185 = 6.643243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none        4134      3485      5157      4451      1435      1714      1476      1507    none         352    none      none         900    none  
dram[1]:        170       170      4497      4119      4890      5043      1384      1591      1441      1153      1343       676    none      none      none      none  
dram[2]:        170    none        3621      4497      4977      4690      1252      1836       937      1265       236       169    none      none      none      none  
dram[3]:        170       170      3637      3632      4346      5008      1299      1299      1056      1148       464      3878       871       169      2427    none  
dram[4]:     none      none        4340      3089      4923      4961      1279      1479      1399      1161       233       584       170    none           0         0
dram[5]:     none      none        4346      4372      4914      5011      1231      1388      1041      1116       250       349       396    none           0         0
dram[6]:     none      none        3587      4360      4840      4939      1355      1501      1118      1088       468       276    none      none           0       497
dram[7]:        170    none        3625      4357      4563      4683      1361      1727      1314      1237       352       238    none      none      none       25164
dram[8]:        170      3028      3675      3579      4585      4698      1336      1385      1205      1076       584       352       230    none         380       170
dram[9]:     none         170      3587      3596      4641      4747      1382      1452      1656      1361       250       313     25418       187    none      none  
dram[10]:       7939      8827      3938      4329      4587      4696      1264      1502      1339      1287       482       170    none      none      none        2887
maximum mf latency per bank:
dram[0]:        252         0      1336      1876      9114      1415       419       496       472       524         0       352         0         0       250         0
dram[1]:        341       341      1351      8865      1373      1430       438       500       478       947       904       788         0         0         0         0
dram[2]:        341         0      1365      1371      1395      1791       415      6116       450       543       345       341         0         0         0         0
dram[3]:        341       341      1348      1357      1404      1447       388       440       454       467       352      6618       341       341       734         0
dram[4]:          0         0      1347      1362      1405      3042      1117       455      3389       498       359       352       341         0         0         0
dram[5]:          0         0      1343      1355      1410      1458       382       437       473       494       250       352       402         0         0         0
dram[6]:          0         0      1347      1353      1376      1427       411       444       470       491       352       347         0         0         0      1260
dram[7]:        341         0      1342      1352      1375      1415       392      3363      1144       515       352       358         0         0         0     24644
dram[8]:        341      1335      1343      1350      1371      1427       418       437       472       485       352       352       347         0       250       341
dram[9]:          0       341      1338      1350      1386      1421       448       458       933       478       250       346     24638       341         0         0
dram[10]:       5985      7527      5870      1347      1370      1409       407       444       469       508       359       341         0         0         0     18437
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96783 n_nop=96366 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.008225
n_activity=1130 dram_eff=0.7044
bk0: 4a 96765i bk1: 0a 96784i bk2: 32a 96711i bk3: 40a 96591i bk4: 68a 96590i bk5: 68a 96474i bk6: 64a 96612i bk7: 64a 96466i bk8: 24a 96467i bk9: 24a 96441i bk10: 0a 96781i bk11: 4a 96764i bk12: 0a 96783i bk13: 0a 96784i bk14: 4a 96764i bk15: 0a 96782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0521683
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96783 n_nop=96342 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.0087
n_activity=1317 dram_eff=0.6393
bk0: 4a 96759i bk1: 4a 96760i bk2: 32a 96709i bk3: 40a 96584i bk4: 64a 96611i bk5: 64a 96493i bk6: 64a 96617i bk7: 64a 96501i bk8: 24a 96519i bk9: 32a 96484i bk10: 16a 96717i bk11: 8a 96722i bk12: 0a 96780i bk13: 0a 96781i bk14: 0a 96782i bk15: 0a 96782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0459585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96783 n_nop=96321 n_act=18 n_pre=7 n_req=116 n_rd=428 n_write=9 bw_util=0.009031
n_activity=1442 dram_eff=0.6061
bk0: 4a 96758i bk1: 0a 96783i bk2: 36a 96673i bk3: 32a 96653i bk4: 64a 96561i bk5: 68a 96420i bk6: 64a 96609i bk7: 68a 96484i bk8: 36a 96407i bk9: 28a 96456i bk10: 20a 96690i bk11: 8a 96736i bk12: 0a 96777i bk13: 0a 96782i bk14: 0a 96783i bk15: 0a 96784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0397177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc02eac00, atomic=0 1 entries : 0x7f8c7d66cad0 :  mf: uid=132813, sid27:w08, part=3, addr=0xc02eac60, load , size=32, unknown  status = IN_PARTITION_DRAM (719335), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96783 n_nop=96307 n_act=19 n_pre=4 n_req=122 n_rd=442 n_write=11 bw_util=0.009361
n_activity=1524 dram_eff=0.5945
bk0: 4a 96759i bk1: 4a 96761i bk2: 38a 96667i bk3: 40a 96605i bk4: 68a 96569i bk5: 64a 96495i bk6: 64a 96609i bk7: 64a 96452i bk8: 32a 96441i bk9: 32a 96454i bk10: 8a 96757i bk11: 8a 96731i bk12: 4a 96754i bk13: 8a 96740i bk14: 4a 96762i bk15: 0a 96783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0376822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96783 n_nop=96326 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.008969
n_activity=1449 dram_eff=0.599
bk0: 0a 96782i bk1: 0a 96788i bk2: 36a 96704i bk3: 44a 96588i bk4: 64a 96613i bk5: 68a 96474i bk6: 64a 96626i bk7: 64a 96511i bk8: 32a 96421i bk9: 32a 96504i bk10: 8a 96722i bk11: 4a 96758i bk12: 4a 96753i bk13: 0a 96781i bk14: 4a 96761i bk15: 4a 96761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.036122
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96783 n_nop=96349 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.008659
n_activity=1233 dram_eff=0.6796
bk0: 0a 96782i bk1: 0a 96785i bk2: 36a 96702i bk3: 36a 96640i bk4: 64a 96605i bk5: 64a 96497i bk6: 64a 96610i bk7: 64a 96501i bk8: 36a 96438i bk9: 28a 96513i bk10: 4a 96763i bk11: 8a 96754i bk12: 4a 96754i bk13: 0a 96779i bk14: 4a 96760i bk15: 4a 96760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0379199
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96783 n_nop=96328 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.008948
n_activity=1321 dram_eff=0.6556
bk0: 0a 96778i bk1: 0a 96782i bk2: 40a 96663i bk3: 36a 96642i bk4: 64a 96566i bk5: 64a 96507i bk6: 64a 96603i bk7: 64a 96461i bk8: 28a 96594i bk9: 32a 96441i bk10: 12a 96750i bk11: 8a 96725i bk12: 0a 96781i bk13: 0a 96782i bk14: 4a 96762i bk15: 12a 96646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.043954
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96783 n_nop=96340 n_act=16 n_pre=4 n_req=108 n_rd=420 n_write=3 bw_util=0.008741
n_activity=1292 dram_eff=0.6548
bk0: 4a 96757i bk1: 0a 96783i bk2: 40a 96664i bk3: 36a 96637i bk4: 64a 96608i bk5: 64a 96519i bk6: 64a 96604i bk7: 68a 96445i bk8: 32a 96502i bk9: 28a 96498i bk10: 4a 96763i bk11: 12a 96692i bk12: 0a 96778i bk13: 0a 96781i bk14: 0a 96783i bk15: 4a 96763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0402757
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96783 n_nop=96324 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.00901
n_activity=1396 dram_eff=0.6246
bk0: 4a 96755i bk1: 4a 96762i bk2: 40a 96660i bk3: 40a 96605i bk4: 64a 96608i bk5: 64a 96504i bk6: 64a 96617i bk7: 64a 96483i bk8: 28a 96541i bk9: 28a 96502i bk10: 4a 96764i bk11: 4a 96763i bk12: 8a 96701i bk13: 0a 96783i bk14: 4a 96763i bk15: 4a 96756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0321131
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96783 n_nop=96337 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.008783
n_activity=1300 dram_eff=0.6538
bk0: 0a 96784i bk1: 4a 96759i bk2: 40a 96663i bk3: 40a 96603i bk4: 64a 96613i bk5: 64a 96508i bk6: 64a 96595i bk7: 64a 96469i bk8: 28a 96525i bk9: 20a 96534i bk10: 4a 96763i bk11: 12a 96750i bk12: 4a 96763i bk13: 12a 96706i bk14: 0a 96779i bk15: 0a 96780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0344585
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96783 n_nop=96331 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.008907
n_activity=1341 dram_eff=0.6428
bk0: 4a 96761i bk1: 4a 96763i bk2: 44a 96655i bk3: 36a 96645i bk4: 64a 96600i bk5: 64a 96497i bk6: 64a 96607i bk7: 64a 96486i bk8: 24a 96530i bk9: 24a 96518i bk10: 12a 96717i bk11: 4a 96756i bk12: 0a 96781i bk13: 0a 96783i bk14: 0a 96783i bk15: 16a 96671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0336836

========= L2 cache stats =========
L2_cache_bank[0]: Access = 321, Miss = 49, Miss_rate = 0.153, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 324, Miss = 56, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 51, Miss_rate = 0.161, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 316, Miss = 53, Miss_rate = 0.168, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 325, Miss = 54, Miss_rate = 0.166, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 303, Miss = 54, Miss_rate = 0.178, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 303, Miss = 51, Miss_rate = 0.168, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6787
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1711
L2_total_cache_pending_hits = 3188
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=13893
icnt_total_pkts_simt_to_mem=6940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.66351
	minimum = 6
	maximum = 26
Network latency average = 7.62073
	minimum = 6
	maximum = 23
Slowest packet = 9551
Flit latency average = 7.21247
	minimum = 6
	maximum = 22
Slowest flit = 14627
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00127228
	minimum = 0.000837368 (at node 5)
	maximum = 0.00183174 (at node 22)
Accepted packet rate average = 0.00127228
	minimum = 0.000837368 (at node 5)
	maximum = 0.00183174 (at node 22)
Injected flit rate average = 0.00191391
	minimum = 0.000837368 (at node 5)
	maximum = 0.00351956 (at node 48)
Accepted flit rate average= 0.00191391
	minimum = 0.00130839 (at node 30)
	maximum = 0.00342797 (at node 22)
Injected packet length average = 1.50432
Accepted packet length average = 1.50432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.8118 (3 samples)
	minimum = 6 (3 samples)
	maximum = 67.6667 (3 samples)
Network latency average = 13.8684 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47.6667 (3 samples)
Flit latency average = 13.1251 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00848053 (3 samples)
	minimum = 0.00649409 (3 samples)
	maximum = 0.0124499 (3 samples)
Accepted packet rate average = 0.00848053 (3 samples)
	minimum = 0.00649409 (3 samples)
	maximum = 0.0124499 (3 samples)
Injected flit rate average = 0.01307 (3 samples)
	minimum = 0.00649409 (3 samples)
	maximum = 0.0324819 (3 samples)
Accepted flit rate average = 0.01307 (3 samples)
	minimum = 0.00906009 (3 samples)
	maximum = 0.0211018 (3 samples)
Injected packet size average = 1.54118 (3 samples)
Accepted packet size average = 1.54118 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 156784 (inst/sec)
gpgpu_simulation_rate = 31275 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1329
gpu_sim_insn = 1114592
gpu_ipc =     838.6697
gpu_tot_sim_cycle = 942815
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       5.0070
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 66
gpu_stall_icnt2sh    = 7225
partiton_reqs_in_parallel = 29238
partiton_reqs_in_parallel_total    = 1146662
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.2472
partiton_reqs_in_parallel_util = 29238
partiton_reqs_in_parallel_util_total    = 1146662
gpu_sim_cycle_parition_util = 1329
gpu_tot_sim_cycle_parition_util    = 52124
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9988
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6787
L2_BW  =     159.1858 GB/Sec
L2_BW_total  =       0.9067 GB/Sec
gpu_total_sim_rate=174838

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0628
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81621
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
132, 132, 131, 132, 131, 329, 131, 132, 147, 132, 132, 132, 132, 132, 132, 132, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5230
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 337
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30696	W0_Idle:239290	W0_Scoreboard:300050	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 24644 
averagemflatency = 429 
max_icnt2mem_latency = 24398 
max_icnt2sh_latency = 942814 
mrq_lat_table:491 	66 	110 	159 	84 	216 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4834 	2208 	530 	1286 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3465 	212 	96 	2 	3366 	61 	514 	466 	824 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4806 	2155 	1506 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	14 	6 	6 	0 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         7         0         4         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         4 
maximum service time to same row:
dram[0]:         0         0      1493     14588     10746     24350      1007      1007      1023      1025         0     13299         0         0     23937         0 
dram[1]:     36796     17880      1493     14113      2182      2182       970       973      1033      7490      2440      9282         0         0         0         0 
dram[2]:     16268         0     32079      1497      2181      6130     10307      6681     24308       993      8654     11263         0         0         0         0 
dram[3]:     25683     36472     36704     12229     14533      2182       987      7739      8595      1000     10394     14410     11801     11829      1243         0 
dram[4]:         0         0      1493     12764      2181      2183      6803       971     11864      1022     21882      6349     15109         0       228       789 
dram[5]:         0         0      1493      1494      2181      2186      9451       982      9773     36284     32099     12165     10355         0      2702      1752 
dram[6]:         0         0     11192      1494      2181      2183       994       967       971     26044      8061     10527         0         0       292     17925 
dram[7]:     37533         0      8564      1494      2181      2186       987      3104      4690      1040     17361     16195         0         0         0     31832 
dram[8]:     10914      1884      7088     11752      2181      2183       973       976      1035     23780      8917      9537     10543         0     35900     35812 
dram[9]:         0     13820     34116     32925      2181      2186       981       973      5636      1038     35089     16503     31832     23875         0         0 
dram[10]:      6884     10278     11470      1496      2181      2183     11713       988      1036      1039     17431     34100         0         0         0     11667 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  3.500000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  1.333333      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/185 = 6.643243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none        4134      3485      5251      4481      2021      2278      2203      2234    none         584    none      none         900    none  
dram[1]:        170       170      4526      4119      4938      5114      1946      2149      2167      1689      1459       753    none      none      none      none  
dram[2]:        170    none        3634      4497      5019      4733      1780      2365      1358      1884       335       169    none      none      none      none  
dram[3]:        170       170      3637      3632      4389      5085      1871      1796      1554      1661       812      3994       871       169      2427    none  
dram[4]:     none      none        4340      3107      4994      4992      1803      2035      1816      1705       311       584       170    none           0         0
dram[5]:     none      none        4346      4372      4947      5058      1756      1933      1511      1630       482       530       396    none           0         0
dram[6]:     none      none        3587      4412      4935      5019      1903      2047      1797      1619       700       276    none      none           0       497
dram[7]:        170    none        3637      4383      4654      4749      1921      2246      1906      1896       584       354    none      none      none       25164
dram[8]:        170      3028      3708      3612      4696      4780      1877      1924      1908      1666       584       584       897    none         380       170
dram[9]:     none         170      3587      3638      4735      4835      1954      2020      2195      2089       482       545     25418       187    none      none  
dram[10]:       7939      8827      3969      4329      4675      4798      1791      2061      2082      1947       598       170    none      none      none        2887
maximum mf latency per bank:
dram[0]:        252         0      1336      1876      9114      1415       419       496       472       524         0       352         0         0       250         0
dram[1]:        341       341      1351      8865      1373      1430       438       500       478       947       904       788         0         0         0         0
dram[2]:        341         0      1365      1371      1395      1791       415      6116       450       543       345       341         0         0         0         0
dram[3]:        341       341      1348      1357      1404      1447       388       440       454       467       352      6618       341       341       734         0
dram[4]:          0         0      1347      1362      1405      3042      1117       455      3389       498       359       352       341         0         0         0
dram[5]:          0         0      1343      1355      1410      1458       382       437       473       494       250       352       402         0         0         0
dram[6]:          0         0      1347      1353      1376      1427       411       444       470       491       352       347         0         0         0      1260
dram[7]:        341         0      1342      1352      1375      1415       392      3363      1144       515       352       358         0         0         0     24644
dram[8]:        341      1335      1343      1350      1371      1427       418       437       472       485       352       352       347         0       250       341
dram[9]:          0       341      1338      1350      1386      1421       448       458       933       478       250       346     24638       341         0         0
dram[10]:       5985      7527      5870      1347      1370      1409       407       444       469       508       359       341         0         0         0     18437
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99249 n_nop=98832 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.00802
n_activity=1130 dram_eff=0.7044
bk0: 4a 99231i bk1: 0a 99250i bk2: 32a 99177i bk3: 40a 99057i bk4: 68a 99056i bk5: 68a 98940i bk6: 64a 99078i bk7: 64a 98932i bk8: 24a 98933i bk9: 24a 98907i bk10: 0a 99247i bk11: 4a 99230i bk12: 0a 99249i bk13: 0a 99250i bk14: 4a 99230i bk15: 0a 99248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0508721
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99249 n_nop=98808 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.008484
n_activity=1317 dram_eff=0.6393
bk0: 4a 99225i bk1: 4a 99226i bk2: 32a 99175i bk3: 40a 99050i bk4: 64a 99077i bk5: 64a 98959i bk6: 64a 99083i bk7: 64a 98967i bk8: 24a 98985i bk9: 32a 98950i bk10: 16a 99183i bk11: 8a 99188i bk12: 0a 99246i bk13: 0a 99247i bk14: 0a 99248i bk15: 0a 99248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0448166
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99249 n_nop=98787 n_act=18 n_pre=7 n_req=116 n_rd=428 n_write=9 bw_util=0.008806
n_activity=1442 dram_eff=0.6061
bk0: 4a 99224i bk1: 0a 99249i bk2: 36a 99139i bk3: 32a 99119i bk4: 64a 99027i bk5: 68a 98886i bk6: 64a 99075i bk7: 68a 98950i bk8: 36a 98873i bk9: 28a 98922i bk10: 20a 99156i bk11: 8a 99202i bk12: 0a 99243i bk13: 0a 99248i bk14: 0a 99249i bk15: 0a 99250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0387309
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99249 n_nop=98771 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.009169
n_activity=1542 dram_eff=0.5901
bk0: 4a 99225i bk1: 4a 99227i bk2: 40a 99130i bk3: 40a 99071i bk4: 68a 99035i bk5: 64a 98961i bk6: 64a 99075i bk7: 64a 98918i bk8: 32a 98907i bk9: 32a 98920i bk10: 8a 99223i bk11: 8a 99197i bk12: 4a 99220i bk13: 8a 99206i bk14: 4a 99228i bk15: 0a 99249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.036746
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99249 n_nop=98792 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.008746
n_activity=1449 dram_eff=0.599
bk0: 0a 99248i bk1: 0a 99254i bk2: 36a 99170i bk3: 44a 99054i bk4: 64a 99079i bk5: 68a 98940i bk6: 64a 99092i bk7: 64a 98977i bk8: 32a 98887i bk9: 32a 98970i bk10: 8a 99188i bk11: 4a 99224i bk12: 4a 99219i bk13: 0a 99247i bk14: 4a 99227i bk15: 4a 99227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0352245
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99249 n_nop=98815 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.008443
n_activity=1233 dram_eff=0.6796
bk0: 0a 99248i bk1: 0a 99251i bk2: 36a 99168i bk3: 36a 99106i bk4: 64a 99071i bk5: 64a 98963i bk6: 64a 99076i bk7: 64a 98967i bk8: 36a 98904i bk9: 28a 98979i bk10: 4a 99229i bk11: 8a 99220i bk12: 4a 99220i bk13: 0a 99245i bk14: 4a 99226i bk15: 4a 99226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0369777
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99249 n_nop=98794 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.008726
n_activity=1321 dram_eff=0.6556
bk0: 0a 99244i bk1: 0a 99248i bk2: 40a 99129i bk3: 36a 99108i bk4: 64a 99032i bk5: 64a 98973i bk6: 64a 99069i bk7: 64a 98927i bk8: 28a 99060i bk9: 32a 98907i bk10: 12a 99216i bk11: 8a 99191i bk12: 0a 99247i bk13: 0a 99248i bk14: 4a 99228i bk15: 12a 99112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0428619
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99249 n_nop=98806 n_act=16 n_pre=4 n_req=108 n_rd=420 n_write=3 bw_util=0.008524
n_activity=1292 dram_eff=0.6548
bk0: 4a 99223i bk1: 0a 99249i bk2: 40a 99130i bk3: 36a 99103i bk4: 64a 99074i bk5: 64a 98985i bk6: 64a 99070i bk7: 68a 98911i bk8: 32a 98968i bk9: 28a 98964i bk10: 4a 99229i bk11: 12a 99158i bk12: 0a 99244i bk13: 0a 99247i bk14: 0a 99249i bk15: 4a 99229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.039275
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99249 n_nop=98790 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.008786
n_activity=1396 dram_eff=0.6246
bk0: 4a 99221i bk1: 4a 99228i bk2: 40a 99126i bk3: 40a 99071i bk4: 64a 99074i bk5: 64a 98970i bk6: 64a 99083i bk7: 64a 98949i bk8: 28a 99007i bk9: 28a 98968i bk10: 4a 99230i bk11: 4a 99229i bk12: 8a 99167i bk13: 0a 99249i bk14: 4a 99229i bk15: 4a 99222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0313152
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99249 n_nop=98803 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.008564
n_activity=1300 dram_eff=0.6538
bk0: 0a 99250i bk1: 4a 99225i bk2: 40a 99129i bk3: 40a 99069i bk4: 64a 99079i bk5: 64a 98974i bk6: 64a 99061i bk7: 64a 98935i bk8: 28a 98991i bk9: 20a 99000i bk10: 4a 99229i bk11: 12a 99216i bk12: 4a 99229i bk13: 12a 99172i bk14: 0a 99245i bk15: 0a 99246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0336024
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99249 n_nop=98797 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.008685
n_activity=1341 dram_eff=0.6428
bk0: 4a 99227i bk1: 4a 99229i bk2: 44a 99121i bk3: 36a 99111i bk4: 64a 99066i bk5: 64a 98963i bk6: 64a 99073i bk7: 64a 98952i bk8: 24a 98996i bk9: 24a 98984i bk10: 12a 99183i bk11: 4a 99222i bk12: 0a 99247i bk13: 0a 99249i bk14: 0a 99249i bk15: 16a 99137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0328467

========= L2 cache stats =========
L2_cache_bank[0]: Access = 422, Miss = 49, Miss_rate = 0.116, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 426, Miss = 56, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 412, Miss = 51, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 419, Miss = 53, Miss_rate = 0.126, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 427, Miss = 54, Miss_rate = 0.126, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 451, Miss = 54, Miss_rate = 0.120, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 399, Miss = 51, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9019
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3188
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4381
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=18173
icnt_total_pkts_simt_to_mem=9356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.24216
	minimum = 6
	maximum = 34
Network latency average = 8.1642
	minimum = 6
	maximum = 26
Slowest packet = 14461
Flit latency average = 7.84916
	minimum = 6
	maximum = 26
Slowest flit = 22993
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0336145
	minimum = 0.0240964 (at node 12)
	maximum = 0.0557229 (at node 44)
Accepted packet rate average = 0.0336145
	minimum = 0.0240964 (at node 12)
	maximum = 0.0557229 (at node 44)
Injected flit rate average = 0.0504217
	minimum = 0.0240964 (at node 12)
	maximum = 0.0918675 (at node 44)
Accepted flit rate average= 0.0504217
	minimum = 0.0376506 (at node 29)
	maximum = 0.0753012 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.1694 (4 samples)
	minimum = 6 (4 samples)
	maximum = 59.25 (4 samples)
Network latency average = 12.4424 (4 samples)
	minimum = 6 (4 samples)
	maximum = 42.25 (4 samples)
Flit latency average = 11.8061 (4 samples)
	minimum = 6 (4 samples)
	maximum = 42 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.014764 (4 samples)
	minimum = 0.0108947 (4 samples)
	maximum = 0.0232681 (4 samples)
Accepted packet rate average = 0.014764 (4 samples)
	minimum = 0.0108947 (4 samples)
	maximum = 0.0232681 (4 samples)
Injected flit rate average = 0.0224079 (4 samples)
	minimum = 0.0108947 (4 samples)
	maximum = 0.0473283 (4 samples)
Accepted flit rate average = 0.0224079 (4 samples)
	minimum = 0.0162077 (4 samples)
	maximum = 0.0346516 (4 samples)
Injected packet size average = 1.51774 (4 samples)
Accepted packet size average = 1.51774 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 174838 (inst/sec)
gpgpu_simulation_rate = 34919 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11784
gpu_sim_insn = 1253132
gpu_ipc =     106.3418
gpu_tot_sim_cycle = 1177257
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       5.0743
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 66
gpu_stall_icnt2sh    = 7225
partiton_reqs_in_parallel = 259248
partiton_reqs_in_parallel_total    = 1175900
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.2191
partiton_reqs_in_parallel_util = 259248
partiton_reqs_in_parallel_util_total    = 1175900
gpu_sim_cycle_parition_util = 11784
gpu_tot_sim_cycle_parition_util    = 53453
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9990
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9019
L2_BW  =      35.2142 GB/Sec
L2_BW_total  =       1.0786 GB/Sec
gpu_total_sim_rate=161453

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0483
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108367
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
178, 178, 177, 178, 177, 375, 177, 178, 193, 178, 178, 178, 178, 453, 178, 178, 111, 111, 386, 111, 111, 111, 111, 111, 111, 111, 111, 360, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5264
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 41
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 337
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36691	W0_Idle:365306	W0_Scoreboard:511134	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 24644 
averagemflatency = 343 
max_icnt2mem_latency = 24398 
max_icnt2sh_latency = 1177256 
mrq_lat_table:1194 	76 	121 	261 	86 	216 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8728 	2675 	530 	1286 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6586 	212 	96 	2 	4623 	61 	514 	466 	824 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8489 	2191 	1506 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	642 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	15 	6 	6 	0 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         9         8        16        16         0         0         6         6         2         6         2         4         1         1 
dram[1]:         2         0         8         8        16        16        16         0         8        12         4         4         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         7         0         4         6         1         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        11         8         4         1         2         0         1         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         2         1         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0         9         6         7         4         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         7         7         3         3         1         4         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8        10         4         2         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16        11         6         4         4         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         6         0         7         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0         7         9         5         7         1         0         0         4 
maximum service time to same row:
dram[0]:      1371      1281      3965     14588     10746     24350      1007      1007      1885      1025      2041     13299      2044      4617     23937      1748 
dram[1]:     36796     17880      3429     14113      2182      2182       970       973      2070      7490      3549      9282      3426         0      5932      4605 
dram[2]:     16268       785     32079      5945      2181      6130     10307      6681     24308       993      8654     11263      1542      5779      4562      2465 
dram[3]:     25683     36472     36704     12229     14533      2182       987      7739      8595      1730     10394     14410     11801     11829      1588      3495 
dram[4]:      2616      2440      4932     12764      2181      2183      6803       971     11864      1535     21882      6349     15109      5821      3835      3712 
dram[5]:      3043      3959      1493      1494      2181      2186      9451       982      9773     36284     32099     12165     10355      3652      2702      1752 
dram[6]:      2705      5045     11192      2012      2181      8149       994       967      5402     26044      8061     10527      1900      3520      3028     17925 
dram[7]:     37533      2754      8564      1494      2181      3211       987      3104      4690      2853     17361     16195      2060      4390      6984     31832 
dram[8]:     10914      1884      7088     11752      2181      2183       973      3175      3589     23780      8917      9537     10543      2565     35900     35812 
dram[9]:      3930     13820     34116     32925      2181      2186       981       973      5636      1525     35089     16503     31832     23875      1417      4024 
dram[10]:      6884     10278     11470      1496      3789      2954     11713       988      2375      2000     17431     34100      1553         0         0     11667 
average row accesses per activate:
dram[0]:  2.333333  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  3.333333  3.500000  2.666667  2.500000  4.000000  2.000000  1.333333  3.500000 
dram[1]:  5.666667  4.000000  8.000000  5.000000  8.500000  8.500000  8.500000 16.000000  4.333333  8.000000  2.166667  2.333333  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  4.250000 10.000000  2.571429  3.200000  2.000000  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.333333  1.500000  3.666667  8.000000  3.333333  1.500000 
dram[4]:  4.500000  6.000000  5.500000 10.000000  8.500000  8.500000  9.500000 16.000000  2.714286  4.000000  2.000000  2.666667  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  2.833333  2.333333  2.666667  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  5.000000 16.000000  9.000000  8.500000 16.000000  2.800000  3.000000  2.666667  1.833333  7.500000  2.500000  3.666667  3.666667 
dram[7]:  2.666667  2.500000 10.000000  5.333333 16.000000  9.000000 16.000000  9.000000  5.333333  6.000000  3.000000  1.600000  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  4.500000  9.500000 16.000000 16.000000  8.500000  8.500000  6.500000  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  2.000000  1.500000  8.500000  8.500000  9.500000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  3.333333  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  5.333333  3.000000  3.000000  5.500000      -nan      -nan  2.333333 
average row locality = 2057/444 = 4.632883
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         8         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         6         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         4         2         6         3         0         1         0         0         0         4         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         2         1         4         4         2         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 337
min_bank_accesses = 0!
chip skew: 37/21 = 1.76
average mf latency per bank:
dram[0]:       1697       514      3191      2992      5863      4899      2147      2354      1646      2129       340       509       409       609       733       419
dram[1]:        614       306      2694      3437      5341      5529      1981      2253      1221      1100       747       389       198    none         144       227
dram[2]:        611      2570      2994      3842      5359      4908      1815      2517      1086      1534       506       312       997       170       883       207
dram[3]:        383       701      3122      2273      4974      5682      1957      1800      1158      1048       453      1637       409       402       454       712
dram[4]:        491       169      4151      2471      5342      5577      1814      2084      1120       930       615       631       614       770       136       244
dram[5]:        169       152      4610      2473      4765      5671      1874      1965      1279      1027       415       295       256       580       115       128
dram[6]:        156       173      4181      3371      5513      4970      1901      2115      1091      1286       477       603       200       213       400       469
dram[7]:        544       421      2426      2936      5232      4743      2042      2381      1280       935       359       426       493       227       884      8503
dram[8]:        770       722      2715      2542      5261      5322      1884      1885      1211      1624       632       398       666       169       380       205
dram[9]:        617      1483      2805      2809      4505      5386      2005      2112      1853      1282       409       365      6758      1048      1047       624
dram[10]:       1340      2545      3441      2436      4448      4756      1874      2232      1213       942       525       483       337    none      none        3195
maximum mf latency per bank:
dram[0]:        359       359      1336      1876      9114      1415       419       496       472       524       358       359       352       352       359       352
dram[1]:        359       341      1351      8865      1373      1430       438       500       478       947       904       788       341         0       337       341
dram[2]:        341       354      1365      1371      1395      1791       415      6116       450       543       361       362       359       341       359       341
dram[3]:        341       359      1348      1357      1404      1447       388       440       454       467       372      6618       359       341       734       352
dram[4]:        352       342      1347      1362      1405      3042      1117       455      3389       498       359       359       359       250       347       362
dram[5]:        341       342      1343      1355      1410      1458       382       437       473       494       366       358       402       359       347       347
dram[6]:        341       349      1347      1353      1376      1427       411       444       470       491       358       360       352       341       359      1260
dram[7]:        341       352      1342      1352      1375      1415       392      3363      1144       515       359       358       352       341       352     24644
dram[8]:        358      1335      1343      1350      1371      1427       418       437       472       485       359       359       347       341       250       341
dram[9]:        352       359      1338      1350      1386      1421       448       458       933       478       250       347     24638       362       359       362
dram[10]:       5985      7527      5870      1347      1370      1409       407       444       469       508       359       359       352         0         0     18437
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121129 n_nop=120443 n_act=42 n_pre=26 n_req=171 n_rd=596 n_write=22 bw_util=0.0102
n_activity=2839 dram_eff=0.4354
bk0: 20a 120986i bk1: 16a 121006i bk2: 44a 120987i bk3: 48a 120899i bk4: 68a 120935i bk5: 72a 120788i bk6: 64a 120957i bk7: 64a 120814i bk8: 40a 120740i bk9: 28a 120763i bk10: 28a 121016i bk11: 36a 120979i bk12: 20a 121032i bk13: 20a 120987i bk14: 12a 121038i bk15: 16a 121033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0431854
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121129 n_nop=120413 n_act=36 n_pre=21 n_req=191 n_rd=624 n_write=35 bw_util=0.01088
n_activity=3040 dram_eff=0.4336
bk0: 36a 120920i bk1: 8a 121084i bk2: 48a 120965i bk3: 48a 120900i bk4: 68a 120930i bk5: 68a 120811i bk6: 68a 120936i bk7: 64a 120852i bk8: 44a 120762i bk9: 52a 120757i bk10: 44a 120888i bk11: 44a 120872i bk12: 16a 121039i bk13: 0a 121119i bk14: 8a 121081i bk15: 8a 121081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0381989
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121129 n_nop=120378 n_act=46 n_pre=30 n_req=192 n_rd=644 n_write=31 bw_util=0.01115
n_activity=3321 dram_eff=0.4065
bk0: 8a 121077i bk1: 4a 121106i bk2: 48a 120919i bk3: 40a 120929i bk4: 68a 120873i bk5: 76a 120725i bk6: 68a 120921i bk7: 68a 120832i bk8: 56a 120677i bk9: 40a 120787i bk10: 52a 120845i bk11: 48a 120898i bk12: 28a 120936i bk13: 4a 121095i bk14: 12a 121037i bk15: 24a 121012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0333116
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121129 n_nop=120370 n_act=44 n_pre=28 n_req=198 n_rd=652 n_write=35 bw_util=0.01134
n_activity=3327 dram_eff=0.413
bk0: 8a 121083i bk1: 8a 121077i bk2: 52a 120920i bk3: 64a 120812i bk4: 68a 120912i bk5: 64a 120844i bk6: 64a 120962i bk7: 72a 120766i bk8: 52a 120701i bk9: 60a 120648i bk10: 44a 120881i bk11: 24a 120977i bk12: 24a 120974i bk13: 16a 121048i bk14: 24a 120963i bk15: 8a 121068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.03171
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121129 n_nop=120390 n_act=43 n_pre=27 n_req=189 n_rd=640 n_write=29 bw_util=0.01105
n_activity=3224 dram_eff=0.415
bk0: 20a 121008i bk1: 12a 121061i bk2: 40a 121010i bk3: 56a 120878i bk4: 68a 120928i bk5: 68a 120822i bk6: 72a 120937i bk7: 64a 120862i bk8: 64a 120577i bk9: 64a 120662i bk10: 40a 120898i bk11: 32a 120999i bk12: 8a 121063i bk13: 4a 121105i bk14: 12a 121052i bk15: 16a 121014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0301744
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121129 n_nop=120386 n_act=42 n_pre=26 n_req=192 n_rd=644 n_write=31 bw_util=0.01115
n_activity=3196 dram_eff=0.4224
bk0: 12a 121061i bk1: 12a 121069i bk2: 40a 121015i bk3: 56a 120882i bk4: 72a 120882i bk5: 64a 120843i bk6: 64a 120961i bk7: 64a 120852i bk8: 52a 120683i bk9: 60a 120694i bk10: 48a 120884i bk11: 48a 120865i bk12: 8a 121076i bk13: 16a 121004i bk14: 8a 121062i bk15: 20a 121012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0323374
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121129 n_nop=120354 n_act=45 n_pre=29 n_req=203 n_rd=664 n_write=37 bw_util=0.01157
n_activity=3326 dram_eff=0.4215
bk0: 16a 121034i bk1: 8a 121053i bk2: 40a 121009i bk3: 52a 120899i bk4: 64a 120914i bk5: 68a 120821i bk6: 68a 120925i bk7: 64a 120815i bk8: 48a 120803i bk9: 52a 120658i bk10: 52a 120868i bk11: 36a 120909i bk12: 32a 120952i bk13: 12a 121025i bk14: 28a 120973i bk15: 24a 120933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0372578
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121129 n_nop=120426 n_act=37 n_pre=21 n_req=183 n_rd=616 n_write=29 bw_util=0.01065
n_activity=2913 dram_eff=0.4428
bk0: 16a 121008i bk1: 12a 121051i bk2: 56a 120927i bk3: 52a 120875i bk4: 64a 120954i bk5: 68a 120830i bk6: 64a 120951i bk7: 72a 120787i bk8: 64a 120740i bk9: 56a 120704i bk10: 32a 121004i bk11: 24a 120950i bk12: 12a 121046i bk13: 8a 121080i bk14: 8a 121069i bk15: 8a 121071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0338565
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121129 n_nop=120417 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.01077
n_activity=2968 dram_eff=0.4394
bk0: 16a 121029i bk1: 12a 121045i bk2: 56a 120900i bk3: 56a 120870i bk4: 64a 120951i bk5: 64a 120848i bk6: 68a 120931i bk7: 68a 120796i bk8: 48a 120807i bk9: 36a 120812i bk10: 36a 120949i bk11: 36a 120907i bk12: 20a 120989i bk13: 12a 121071i bk14: 4a 121111i bk15: 20a 121037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0268226
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121129 n_nop=120488 n_act=36 n_pre=20 n_req=162 n_rd=564 n_write=21 bw_util=0.009659
n_activity=2508 dram_eff=0.4665
bk0: 8a 121066i bk1: 8a 121069i bk2: 52a 120954i bk3: 52a 120898i bk4: 68a 120909i bk5: 64a 120856i bk6: 68a 120911i bk7: 64a 120816i bk8: 36a 120858i bk9: 36a 120800i bk10: 12a 121095i bk11: 36a 121001i bk12: 12a 121040i bk13: 20a 120982i bk14: 12a 121035i bk15: 16a 121013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0285728
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121129 n_nop=120420 n_act=36 n_pre=22 n_req=186 n_rd=620 n_write=31 bw_util=0.01075
n_activity=2948 dram_eff=0.4417
bk0: 20a 121004i bk1: 12a 121040i bk2: 52a 120961i bk3: 56a 120888i bk4: 72a 120880i bk5: 68a 120808i bk6: 68a 120923i bk7: 64a 120834i bk8: 48a 120782i bk9: 52a 120740i bk10: 28a 121002i bk11: 40a 120955i bk12: 24a 120986i bk13: 0a 121122i bk14: 0a 121123i bk15: 16a 121015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0284655

========= L2 cache stats =========
L2_cache_bank[0]: Access = 635, Miss = 74, Miss_rate = 0.117, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[5]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 620, Miss = 84, Miss_rate = 0.135, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 589, Miss = 76, Miss_rate = 0.129, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 85, Miss_rate = 0.147, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 606, Miss = 87, Miss_rate = 0.144, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 636, Miss = 79, Miss_rate = 0.124, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 648, Miss = 78, Miss_rate = 0.120, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 588, Miss = 67, Miss_rate = 0.114, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13397
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3202
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=26367
icnt_total_pkts_simt_to_mem=14376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.89048
	minimum = 6
	maximum = 19
Network latency average = 6.88922
	minimum = 6
	maximum = 18
Slowest packet = 19108
Flit latency average = 6.42637
	minimum = 6
	maximum = 17
Slowest flit = 28894
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00743073
	minimum = 0.00271566 (at node 6)
	maximum = 0.0143845 (at node 4)
Accepted packet rate average = 0.00743073
	minimum = 0.00271566 (at node 6)
	maximum = 0.0143845 (at node 4)
Injected flit rate average = 0.011214
	minimum = 0.00271566 (at node 6)
	maximum = 0.0236772 (at node 32)
Accepted flit rate average= 0.011214
	minimum = 0.00543132 (at node 6)
	maximum = 0.0258412 (at node 4)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3136 (5 samples)
	minimum = 6 (5 samples)
	maximum = 51.2 (5 samples)
Network latency average = 11.3317 (5 samples)
	minimum = 6 (5 samples)
	maximum = 37.4 (5 samples)
Flit latency average = 10.7302 (5 samples)
	minimum = 6 (5 samples)
	maximum = 37 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0132974 (5 samples)
	minimum = 0.00925886 (5 samples)
	maximum = 0.0214914 (5 samples)
Accepted packet rate average = 0.0132974 (5 samples)
	minimum = 0.00925886 (5 samples)
	maximum = 0.0214914 (5 samples)
Injected flit rate average = 0.0201692 (5 samples)
	minimum = 0.00925886 (5 samples)
	maximum = 0.0425981 (5 samples)
Accepted flit rate average = 0.0201692 (5 samples)
	minimum = 0.0140524 (5 samples)
	maximum = 0.0328896 (5 samples)
Injected packet size average = 1.51678 (5 samples)
Accepted packet size average = 1.51678 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 161453 (inst/sec)
gpgpu_simulation_rate = 31817 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1410
gpu_sim_insn = 1117092
gpu_ipc =     792.2639
gpu_tot_sim_cycle = 1400817
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       5.0619
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 66
gpu_stall_icnt2sh    = 7235
partiton_reqs_in_parallel = 31020
partiton_reqs_in_parallel_total    = 1435148
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.0467
partiton_reqs_in_parallel_util = 31020
partiton_reqs_in_parallel_util_total    = 1435148
gpu_sim_cycle_parition_util = 1410
gpu_tot_sim_cycle_parition_util    = 65237
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9990
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13397
L2_BW  =     209.7348 GB/Sec
L2_BW_total  =       1.1176 GB/Sec
gpu_total_sim_rate=172947

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5499
	L1I_total_cache_miss_rate = 0.0405
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130187
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
214, 199, 198, 199, 198, 396, 198, 199, 214, 199, 199, 199, 199, 489, 199, 214, 153, 153, 428, 153, 153, 153, 168, 153, 168, 153, 153, 417, 153, 153, 153, 153, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8152
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2677
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 589
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42953	W0_Idle:377276	W0_Scoreboard:524498	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 24644 
averagemflatency = 312 
max_icnt2mem_latency = 24398 
max_icnt2sh_latency = 1400816 
mrq_lat_table:1194 	76 	121 	261 	86 	216 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11724 	2798 	531 	1286 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8310 	359 	330 	335 	5178 	168 	534 	466 	824 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10223 	2499 	1512 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	1714 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	15 	6 	6 	0 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         9         8        16        16         0         0         6         6         2         6         2         4         1         1 
dram[1]:         2         0         8         8        16        16        16         0         8        12         4         4         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         7         0         4         6         1         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        11         8         4         1         2         0         1         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         2         1         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0         9         6         7         4         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         7         7         3         3         1         4         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8        10         4         2         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16        11         6         4         4         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         6         0         7         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0         7         9         5         7         1         0         0         4 
maximum service time to same row:
dram[0]:      1371      1281      3965     14588     10746     24350      1007      1007      1885      1025      2041     13299      2044      4617     23937      1748 
dram[1]:     36796     17880      3429     14113      2182      2182       970       973      2070      7490      3549      9282      3426         0      5932      4605 
dram[2]:     16268       785     32079      5945      2181      6130     10307      6681     24308       993      8654     11263      1542      5779      4562      2465 
dram[3]:     25683     36472     36704     12229     14533      2182       987      7739      8595      1730     10394     14410     11801     11829      1588      3495 
dram[4]:      2616      2440      4932     12764      2181      2183      6803       971     11864      1535     21882      6349     15109      5821      3835      3712 
dram[5]:      3043      3959      1493      1494      2181      2186      9451       982      9773     36284     32099     12165     10355      3652      2702      1752 
dram[6]:      2705      5045     11192      2012      2181      8149       994       967      5402     26044      8061     10527      1900      3520      3028     17925 
dram[7]:     37533      2754      8564      1494      2181      3211       987      3104      4690      2853     17361     16195      2060      4390      6984     31832 
dram[8]:     10914      1884      7088     11752      2181      2183       973      3175      3589     23780      8917      9537     10543      2565     35900     35812 
dram[9]:      3930     13820     34116     32925      2181      2186       981       973      5636      1525     35089     16503     31832     23875      1417      4024 
dram[10]:      6884     10278     11470      1496      3789      2954     11713       988      2375      2000     17431     34100      1553         0         0     11667 
average row accesses per activate:
dram[0]:  2.333333  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  3.333333  3.500000  2.666667  2.500000  4.000000  2.000000  1.333333  3.500000 
dram[1]:  5.666667  4.000000  8.000000  5.000000  8.500000  8.500000  8.500000 16.000000  4.333333  8.000000  2.166667  2.333333  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  4.250000 10.000000  2.571429  3.200000  2.000000  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.333333  1.500000  3.666667  8.000000  3.333333  1.500000 
dram[4]:  4.500000  6.000000  5.500000 10.000000  8.500000  8.500000  9.500000 16.000000  2.714286  4.000000  2.000000  2.666667  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  2.833333  2.333333  2.666667  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  5.000000 16.000000  9.000000  8.500000 16.000000  2.800000  3.000000  2.666667  1.833333  7.500000  2.500000  3.666667  3.666667 
dram[7]:  2.666667  2.500000 10.000000  5.333333 16.000000  9.000000 16.000000  9.000000  5.333333  6.000000  3.000000  1.600000  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  4.500000  9.500000 16.000000 16.000000  8.500000  8.500000  6.500000  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  2.000000  1.500000  8.500000  8.500000  9.500000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  3.333333  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  5.333333  3.000000  3.000000  5.500000      -nan      -nan  2.333333 
average row locality = 2057/444 = 4.632883
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         8         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         6         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         4         2         6         3         0         1         0         0         0         4         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         2         1         4         4         2         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 337
min_bank_accesses = 0!
chip skew: 37/21 = 1.76
average mf latency per bank:
dram[0]:       1697       514      3223      3040      6009      5027      2869      3028      2215      2770       571       695       409       609       733       419
dram[1]:        614       306      2743      3483      5467      5628      2648      2947      1674      1470       833       496       198    none         144       227
dram[2]:        611      2570      3034      3856      5524      4998      2411      3209      1401      2100       585       438       997       170       883       207
dram[3]:        383       701      3141      2285      5053      5791      2643      2359      1536      1414       571      1802       409       402       454       712
dram[4]:        491       169      4245      2502      5448      5702      2393      2710      1375      1151       729       796       614       770       136       244
dram[5]:        169       152      4676      2473      4872      5801      2556      2602      1627      1351       520       376       256       580       115       128
dram[6]:        156       173      4218      3419      5685      5127      2517      2807      1521      1637       564       743       200       213       400       469
dram[7]:        544       421      2439      2998      5413      4925      2773      2966      1659      1256       478       517       493       227       884      8503
dram[8]:        770       722      2761      2573      5455      5473      2548      2527      1700      2179       826       493      3705       169       380       205
dram[9]:        617      1483      2849      2844      4633      5549      2680      2794      2377      1763       744       501      6758      1048      1047       624
dram[10]:       1340      2545      3475      2489      4579      4887      2484      2986      1698      1261       744       620       337    none      none        3195
maximum mf latency per bank:
dram[0]:        359       359      1336      1876      9114      1415       419       496       472       524       495       359       352       352       359       352
dram[1]:        359       341      1351      8865      1373      1430       438       500       478       947       904       788       341         0       337       341
dram[2]:        341       354      1365      1371      1395      1791       415      6116       450       543       361       362       359       341       359       341
dram[3]:        341       359      1348      1357      1404      1447       388       440       454       481       372      6618       359       341       734       352
dram[4]:        352       342      1347      1362      1405      3042      1117       455      3389       498       359       359       359       250       347       362
dram[5]:        341       342      1343      1355      1410      1458       382       437       473       494       366       358       402       359       347       347
dram[6]:        341       349      1347      1353      1376      1427       411       444       471       491       358       360       352       341       359      1260
dram[7]:        341       352      1342      1352      1375      1415       392      3363      1144       515       359       358       352       341       352     24644
dram[8]:        358      1335      1343      1350      1371      1427       418       437       486       485       359       359       347       341       250       341
dram[9]:        352       359      1338      1350      1386      1421       448       458       933       478       322       452     24638       362       359       362
dram[10]:       5985      7527      5870      1347      1370      1409       407       444       469       508       451       359       352         0         0     18437
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123746 n_nop=123060 n_act=42 n_pre=26 n_req=171 n_rd=596 n_write=22 bw_util=0.009988
n_activity=2839 dram_eff=0.4354
bk0: 20a 123603i bk1: 16a 123623i bk2: 44a 123604i bk3: 48a 123516i bk4: 68a 123552i bk5: 72a 123405i bk6: 64a 123574i bk7: 64a 123431i bk8: 40a 123357i bk9: 28a 123380i bk10: 28a 123633i bk11: 36a 123596i bk12: 20a 123649i bk13: 20a 123604i bk14: 12a 123655i bk15: 16a 123650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0422721
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123746 n_nop=123030 n_act=36 n_pre=21 n_req=191 n_rd=624 n_write=35 bw_util=0.01065
n_activity=3040 dram_eff=0.4336
bk0: 36a 123537i bk1: 8a 123701i bk2: 48a 123582i bk3: 48a 123517i bk4: 68a 123547i bk5: 68a 123428i bk6: 68a 123553i bk7: 64a 123469i bk8: 44a 123379i bk9: 52a 123374i bk10: 44a 123505i bk11: 44a 123489i bk12: 16a 123656i bk13: 0a 123736i bk14: 8a 123698i bk15: 8a 123698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0373911
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123746 n_nop=122995 n_act=46 n_pre=30 n_req=192 n_rd=644 n_write=31 bw_util=0.01091
n_activity=3321 dram_eff=0.4065
bk0: 8a 123694i bk1: 4a 123723i bk2: 48a 123536i bk3: 40a 123546i bk4: 68a 123490i bk5: 76a 123342i bk6: 68a 123538i bk7: 68a 123449i bk8: 56a 123294i bk9: 40a 123404i bk10: 52a 123462i bk11: 48a 123515i bk12: 28a 123553i bk13: 4a 123712i bk14: 12a 123654i bk15: 24a 123629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0326071
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123746 n_nop=122987 n_act=44 n_pre=28 n_req=198 n_rd=652 n_write=35 bw_util=0.0111
n_activity=3327 dram_eff=0.413
bk0: 8a 123700i bk1: 8a 123694i bk2: 52a 123537i bk3: 64a 123429i bk4: 68a 123529i bk5: 64a 123461i bk6: 64a 123579i bk7: 72a 123383i bk8: 52a 123318i bk9: 60a 123265i bk10: 44a 123498i bk11: 24a 123594i bk12: 24a 123591i bk13: 16a 123665i bk14: 24a 123580i bk15: 8a 123685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0310394
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123746 n_nop=123007 n_act=43 n_pre=27 n_req=189 n_rd=640 n_write=29 bw_util=0.01081
n_activity=3224 dram_eff=0.415
bk0: 20a 123625i bk1: 12a 123678i bk2: 40a 123627i bk3: 56a 123495i bk4: 68a 123545i bk5: 68a 123439i bk6: 72a 123554i bk7: 64a 123479i bk8: 64a 123194i bk9: 64a 123279i bk10: 40a 123515i bk11: 32a 123616i bk12: 8a 123680i bk13: 4a 123722i bk14: 12a 123669i bk15: 16a 123631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0295363
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123746 n_nop=123003 n_act=42 n_pre=26 n_req=192 n_rd=644 n_write=31 bw_util=0.01091
n_activity=3196 dram_eff=0.4224
bk0: 12a 123678i bk1: 12a 123686i bk2: 40a 123632i bk3: 56a 123499i bk4: 72a 123499i bk5: 64a 123460i bk6: 64a 123578i bk7: 64a 123469i bk8: 52a 123300i bk9: 60a 123311i bk10: 48a 123501i bk11: 48a 123482i bk12: 8a 123693i bk13: 16a 123621i bk14: 8a 123679i bk15: 20a 123629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0316535
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123746 n_nop=122971 n_act=45 n_pre=29 n_req=203 n_rd=664 n_write=37 bw_util=0.01133
n_activity=3326 dram_eff=0.4215
bk0: 16a 123651i bk1: 8a 123670i bk2: 40a 123626i bk3: 52a 123516i bk4: 64a 123531i bk5: 68a 123438i bk6: 68a 123542i bk7: 64a 123432i bk8: 48a 123420i bk9: 52a 123275i bk10: 52a 123485i bk11: 36a 123526i bk12: 32a 123569i bk13: 12a 123642i bk14: 28a 123590i bk15: 24a 123550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0364699
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123746 n_nop=123043 n_act=37 n_pre=21 n_req=183 n_rd=616 n_write=29 bw_util=0.01042
n_activity=2913 dram_eff=0.4428
bk0: 16a 123625i bk1: 12a 123668i bk2: 56a 123544i bk3: 52a 123492i bk4: 64a 123571i bk5: 68a 123447i bk6: 64a 123568i bk7: 72a 123404i bk8: 64a 123357i bk9: 56a 123321i bk10: 32a 123621i bk11: 24a 123567i bk12: 12a 123663i bk13: 8a 123697i bk14: 8a 123686i bk15: 8a 123688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0331405
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123746 n_nop=123034 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.01054
n_activity=2968 dram_eff=0.4394
bk0: 16a 123646i bk1: 12a 123662i bk2: 56a 123517i bk3: 56a 123487i bk4: 64a 123568i bk5: 64a 123465i bk6: 68a 123548i bk7: 68a 123413i bk8: 48a 123424i bk9: 36a 123429i bk10: 36a 123566i bk11: 36a 123524i bk12: 20a 123606i bk13: 12a 123688i bk14: 4a 123728i bk15: 20a 123654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0262554
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123746 n_nop=123105 n_act=36 n_pre=20 n_req=162 n_rd=564 n_write=21 bw_util=0.009455
n_activity=2508 dram_eff=0.4665
bk0: 8a 123683i bk1: 8a 123686i bk2: 52a 123571i bk3: 52a 123515i bk4: 68a 123526i bk5: 64a 123473i bk6: 68a 123528i bk7: 64a 123433i bk8: 36a 123475i bk9: 36a 123417i bk10: 12a 123712i bk11: 36a 123618i bk12: 12a 123657i bk13: 20a 123599i bk14: 12a 123652i bk15: 16a 123630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0279686
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123746 n_nop=123037 n_act=36 n_pre=22 n_req=186 n_rd=620 n_write=31 bw_util=0.01052
n_activity=2948 dram_eff=0.4417
bk0: 20a 123621i bk1: 12a 123657i bk2: 52a 123578i bk3: 56a 123505i bk4: 72a 123497i bk5: 68a 123425i bk6: 68a 123540i bk7: 64a 123451i bk8: 48a 123399i bk9: 52a 123357i bk10: 28a 123619i bk11: 40a 123572i bk12: 24a 123603i bk13: 0a 123739i bk14: 0a 123740i bk15: 16a 123632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0278635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 767, Miss = 74, Miss_rate = 0.096, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[5]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 746, Miss = 84, Miss_rate = 0.113, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 721, Miss = 76, Miss_rate = 0.105, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 701, Miss = 85, Miss_rate = 0.121, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 734, Miss = 87, Miss_rate = 0.119, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 770, Miss = 79, Miss_rate = 0.103, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 1052, Miss = 78, Miss_rate = 0.074, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 711, Miss = 67, Miss_rate = 0.094, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16517
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3202
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1714
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=31535
icnt_total_pkts_simt_to_mem=18568
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.1285
	minimum = 6
	maximum = 288
Network latency average = 16.7726
	minimum = 6
	maximum = 249
Slowest packet = 29989
Flit latency average = 17.5359
	minimum = 6
	maximum = 248
Slowest flit = 45509
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0442867
	minimum = 0.0312278 (at node 25)
	maximum = 0.143364 (at node 44)
Accepted packet rate average = 0.0442867
	minimum = 0.0312278 (at node 25)
	maximum = 0.143364 (at node 44)
Injected flit rate average = 0.0664301
	minimum = 0.0397445 (at node 25)
	maximum = 0.177431 (at node 44)
Accepted flit rate average= 0.0664301
	minimum = 0.0525195 (at node 45)
	maximum = 0.252661 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7828 (6 samples)
	minimum = 6 (6 samples)
	maximum = 90.6667 (6 samples)
Network latency average = 12.2385 (6 samples)
	minimum = 6 (6 samples)
	maximum = 72.6667 (6 samples)
Flit latency average = 11.8645 (6 samples)
	minimum = 6 (6 samples)
	maximum = 72.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0184622 (6 samples)
	minimum = 0.0129204 (6 samples)
	maximum = 0.0418035 (6 samples)
Accepted packet rate average = 0.0184622 (6 samples)
	minimum = 0.0129204 (6 samples)
	maximum = 0.0418035 (6 samples)
Injected flit rate average = 0.0278793 (6 samples)
	minimum = 0.0143398 (6 samples)
	maximum = 0.0650702 (6 samples)
Accepted flit rate average = 0.0278793 (6 samples)
	minimum = 0.0204636 (6 samples)
	maximum = 0.0695182 (6 samples)
Injected packet size average = 1.51007 (6 samples)
Accepted packet size average = 1.51007 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 172947 (inst/sec)
gpgpu_simulation_rate = 34166 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 11701
gpu_sim_insn = 1294722
gpu_ipc =     110.6505
gpu_tot_sim_cycle = 1635176
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       5.1282
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 66
gpu_stall_icnt2sh    = 7235
partiton_reqs_in_parallel = 257422
partiton_reqs_in_parallel_total    = 1466168
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.0541
partiton_reqs_in_parallel_util = 257422
partiton_reqs_in_parallel_util_total    = 1466168
gpu_sim_cycle_parition_util = 11701
gpu_tot_sim_cycle_parition_util    = 66647
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9992
partiton_replys_in_parallel = 16221
partiton_replys_in_parallel_total    = 16517
L2_BW  =     131.3983 GB/Sec
L2_BW_total  =       1.8977 GB/Sec
gpu_total_sim_rate=149742

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5512
	L1I_total_cache_miss_rate = 0.0301
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177802
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
382, 222, 417, 222, 221, 419, 221, 222, 589, 222, 222, 222, 222, 512, 222, 237, 266, 463, 474, 552, 199, 448, 214, 474, 214, 199, 199, 463, 199, 199, 199, 317, 155, 155, 155, 155, 155, 155, 155, 325, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 170, 326, 325, 155, 155, 155, 155, 155, 155, 155, 155, 170, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8831
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3356
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 589
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49294	W0_Idle:433533	W0_Scoreboard:908993	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 24644 
averagemflatency = 233 
max_icnt2mem_latency = 24398 
max_icnt2sh_latency = 1635175 
mrq_lat_table:3660 	114 	184 	555 	154 	223 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26619 	4121 	531 	1286 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	22490 	390 	330 	335 	7184 	168 	534 	466 	824 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22352 	2614 	1512 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	5688 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	105 	15 	6 	6 	0 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         9         8        16        16        16        16         6         6         5         7        10         4         3         6 
dram[1]:        13         4         8         8        16        16        16        16         8        12         4         4         8         1         4         4 
dram[2]:         4         2         8         8        16        15        17        16         7        10         6         8         8         3         2        12 
dram[3]:         4         2         9        10        16        16        16        18        11         8         5         6         8         8         8         8 
dram[4]:         8        12         9        11        16        16        17        16         6         8        11         8        10         1        12         9 
dram[5]:         6         6         9        10        16        16        17        16         9         6         7         6         4         4        14         8 
dram[6]:        14         4        16        10        16        16        16        16         7         7        10         4        14         4        10         8 
dram[7]:         5        20        11         9        16        16        16        16         8        10         5         8         8         4         6         2 
dram[8]:         2         4         9        10        16        16        16        16        11         6        12         7         8         6         1        10 
dram[9]:         3        13         9         9        16        16        16        16        15         8        14         9         3        12         3         4 
dram[10]:         6         2        10        10        16        16        17        16         7         9         5         7        10         1         2         4 
maximum service time to same row:
dram[0]:      1371      1281      3965     14588     10746     24350      1007      1007      1885      1530      2041     13299      3795      4617     23937      1990 
dram[1]:     36796     17880      3429     14113      2182      2514       970       973      2070      7490      3549      9282      3426      1273      5932      4605 
dram[2]:     16268       785     32079      5945      4500      6130     10307      6681     24308       993      8654     11263      5090      5779      4562      2465 
dram[3]:     25683     36472     36704     12229     14533      2182       987      7739      8595      1730     10394     14410     11801     11829      1588      4041 
dram[4]:      2616      3953      4932     12764      2181      2183      6803       971     11864      2431     21882      6349     15109      5821      3835      3712 
dram[5]:      3043      3959      1493      1681      2181      2186      9451       982      9773     36284     32099     12165     10355      3652      5802      1752 
dram[6]:      3189      5045     11192      2012      2794      8149       994      3652      5402     26044      8061     10527      1900      3520      5204     17925 
dram[7]:     37533      7634      8564      1494      2181      3211       987      3104      4690      2853     17361     16195      2258      4390      6984     31832 
dram[8]:     10914      2019      7088     11752      2225      2183       973      3175      3589     23780      8917      9537     10543      2565     35900     35812 
dram[9]:      3930     13820     34116     32925      2681      2319       981       973      5636      1525     35089     16503     31832     23875      1417      4024 
dram[10]:      6884     10278     11470      1496      3789      3350     11713       988      2375      2000     17431     34100      1553       799       859     11667 
average row accesses per activate:
dram[0]:  4.857143  3.857143  5.666667 10.333333  4.333333  5.200000  4.200000  5.250000  2.750000  2.692308  2.545455  2.466667  3.285714  6.500000  3.555556  2.888889 
dram[1]:  5.000000  3.800000  8.000000  4.000000  5.500000  4.666667  4.750000  4.750000  2.833333  4.428571  2.923077  2.916667  5.500000  3.750000  5.400000  5.000000 
dram[2]:  4.200000  5.400000  4.000000  5.000000  5.250000  4.000000  5.000000  4.000000  2.909091  3.700000  2.444444  3.416667  2.555556  6.000000  4.200000  7.000000 
dram[3]:  8.000000  5.200000  5.666667  4.875000  4.800000  5.750000  9.000000  4.600000  3.600000  2.454545  3.000000  2.400000  3.875000  4.000000  4.142857  2.375000 
dram[4]:  3.250000  3.428571  6.600000  6.500000  9.000000  4.500000  9.500000  8.500000  2.583333  4.125000  2.466667  4.125000  2.428571  3.714286  3.375000  3.181818 
dram[5]:  5.000000  2.333333  5.833333  5.571429  4.166667  5.500000  9.000000  4.750000  3.222222  2.333333  2.500000  2.437500  5.250000  4.571429  2.875000  5.166667 
dram[6]:  5.200000  5.200000  5.500000  6.200000  5.500000  5.200000  4.200000  4.000000  1.944444  2.545455  2.529412  2.375000  3.571429  4.800000  3.625000  3.100000 
dram[7]:  5.000000  4.142857  4.888889  4.625000  5.750000  4.800000  5.000000  5.500000  3.857143  3.272727  2.666667  2.428571  2.777778  5.800000  2.545455  5.200000 
dram[8]:  4.000000  4.000000  3.454545  6.600000 10.000000  5.000000  6.333333  4.000000  3.750000  2.333333  2.727273  2.050000  5.600000  7.000000  6.250000  6.200000 
dram[9]:  4.857143  3.142857  6.666667  6.000000  4.166667  3.000000  8.500000  8.500000  4.000000  3.333333  3.153846  3.636364  5.142857  3.000000  5.400000  4.857143 
dram[10]:  5.400000  4.500000  4.857143  7.200000  4.000000  5.250000  6.333333  5.250000  3.888889  2.916667  2.666667  2.214286  6.250000  6.800000  6.666667  3.571429 
average row locality = 4993/1282 = 3.894696
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         7         7         6        11         9        12        12        11 
dram[1]:        13         8        11         8         1         2         0         0         7         7        10        10        10         6        11        13 
dram[2]:         9        11        10        12         1         2         1         0         7         9        13        13         8        13         9        13 
dram[3]:        12        11        11        13         3         2         0         2         9         4        10         8        12        11        11         5 
dram[4]:        10        10        11        14         0         3         1         0         5         7         9        10         6        10        11        13 
dram[5]:        12         5        11        13         3         1         1         0         6         7         7        12         9        14         9        12 
dram[6]:        13        12         9         9         1         3         0         0         6         5        12        10        10        10         9        12 
dram[7]:        15        12        13        12         2         3         0         0         5         9        10        10         9        12         9        11 
dram[8]:        10         8        12        11         2         1         0         0         7         6         8        10        15        13        12        14 
dram[9]:        15         9        13        14         3         1         0         0         3         7        11        13        13        12        11        14 
dram[10]:        11        11        10        12         1         2         1         0         8         7        13         8        11        15         8        10 
total reads: 1387
min_bank_accesses = 0!
chip skew: 139/117 = 1.19
average mf latency per bank:
dram[0]:        723       693      1747      1758      4666      4282      2900      3272      1106      1164       622       740       652       448       528       518
dram[1]:        735       471      1897      2422      4898      4128      2851      3004      1246      1284       728       658       598       386       476       524
dram[2]:        504       522      1892      1706      4999      4721      2543      3414      1229      1039       872       595       827       598       427       446
dram[3]:        336       426      1913      1734      4315      4780      2993      2554      1109      1474       771       864       649       623       677      1047
dram[4]:        687       546      1815      1716      5758      4179      2793      2992      1295      1365       864       471       516       546       310       572
dram[5]:        527       722      1740      1671      4291      5110      2867      2892      1227      1203       824       666       329       430       399       645
dram[6]:        413       330      1931      2068      4940      4233      2794      2933      1293      1298       800       781       744       457       872       729
dram[7]:        536       487      1725      1700      4405      4385      2935      3045      1427      1106       613       613       670       632       684      1400
dram[8]:        582       853      1741      1954      4875      5044      2700      2922      1128      1400       677       754      2384       381       362       479
dram[9]:        393       600      1683      1685      4164      4077      3171      3184      1314      1104       703       579      1209       628       530       704
dram[10]:        869       714      2092      1869      4336      4764      2810      2837      1134      1310       531       825       609       303       588      1294
maximum mf latency per bank:
dram[0]:        359       368      1336      1876      9114      1415       419       496       472       524       495       359       364       352       363       366
dram[1]:        359       358      1351      8865      1373      1430       438       500       478       947       904       788       367       364       364       360
dram[2]:        371       375      1365      1371      1395      1791       415      6116       450       543       361       362       360       360       359       359
dram[3]:        360       359      1348      1357      1404      1447       388       440       454       481       372      6618       361       362       734       360
dram[4]:        367       361      1347      1362      1405      3042      1117       455      3389       498       361       359       360       361       362       374
dram[5]:        359       363      1343      1355      1410      1458       382       437       473       494       366       374       402       361       365       359
dram[6]:        359       371      1347      1353      1376      1427       411       444       471       491       378       360       367       360       365      1260
dram[7]:        363       365      1342      1352      1375      1415       392      3363      1144       515       370       389       359       358       363     24644
dram[8]:        359      1335      1343      1350      1371      1427       418       437       486       485       359       374       359       359       359       359
dram[9]:        360       359      1338      1350      1386      1421       448       458       933       478       367       452     24638       364       376       363
dram[10]:       5985      7527      5870      1347      1370      1409       407       444       469       508       451       359       358       359       359     18437
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145472 n_nop=143772 n_act=124 n_pre=108 n_req=460 n_rd=1344 n_write=124 bw_util=0.02018
n_activity=7999 dram_eff=0.367
bk0: 84a 144967i bk1: 68a 145007i bk2: 96a 145028i bk3: 80a 145073i bk4: 96a 145096i bk5: 92a 145020i bk6: 84a 145177i bk7: 84a 145062i bk8: 104a 144671i bk9: 112a 144623i bk10: 88a 144985i bk11: 104a 144763i bk12: 56a 145093i bk13: 56a 145086i bk14: 80a 144967i bk15: 60a 145000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0421731
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145472 n_nop=143917 n_act=103 n_pre=87 n_req=429 n_rd=1248 n_write=117 bw_util=0.01877
n_activity=7113 dram_eff=0.3838
bk0: 68a 145075i bk1: 44a 145178i bk2: 84a 145086i bk3: 80a 144985i bk4: 84a 145170i bk5: 104a 144966i bk6: 76a 145218i bk7: 76a 145111i bk8: 108a 144707i bk9: 96a 144814i bk10: 112a 144826i bk11: 100a 144837i bk12: 48a 145136i bk13: 36a 145189i bk14: 64a 145035i bk15: 68a 145055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0356838
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145472 n_nop=143821 n_act=118 n_pre=102 n_req=456 n_rd=1300 n_write=131 bw_util=0.01967
n_activity=8010 dram_eff=0.3573
bk0: 48a 145068i bk1: 64a 145108i bk2: 88a 144980i bk3: 92a 144901i bk4: 80a 145138i bk5: 88a 144981i bk6: 76a 145209i bk7: 80a 145095i bk8: 100a 144734i bk9: 112a 144574i bk10: 124a 144666i bk11: 112a 144768i bk12: 60a 145024i bk13: 68a 145036i bk14: 48a 145156i bk15: 60a 145110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0343021
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145472 n_nop=143816 n_act=116 n_pre=100 n_req=453 n_rd=1316 n_write=124 bw_util=0.0198
n_activity=7858 dram_eff=0.3665
bk0: 48a 145192i bk1: 60a 145102i bk2: 92a 145045i bk3: 104a 144860i bk4: 84a 145106i bk5: 84a 145054i bk6: 72a 145270i bk7: 84a 145020i bk8: 108a 144683i bk9: 92a 144745i bk10: 104a 144888i bk11: 112a 144774i bk12: 76a 144981i bk13: 68a 145047i bk14: 72a 144998i bk15: 56a 145117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0307482
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145472 n_nop=143852 n_act=114 n_pre=98 n_req=442 n_rd=1288 n_write=120 bw_util=0.01936
n_activity=7725 dram_eff=0.3645
bk0: 64a 144985i bk1: 56a 145088i bk2: 88a 144988i bk3: 100a 144915i bk4: 72a 145242i bk5: 96a 144921i bk6: 72a 145281i bk7: 68a 145182i bk8: 104a 144701i bk9: 104a 144834i bk10: 112a 144815i bk11: 92a 144970i bk12: 44a 145140i bk13: 64a 145045i bk14: 64a 145031i bk15: 88a 144875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0294833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145472 n_nop=143826 n_act=120 n_pre=104 n_req=447 n_rd=1300 n_write=122 bw_util=0.01955
n_activity=7882 dram_eff=0.3608
bk0: 72a 145049i bk1: 36a 145214i bk2: 96a 145012i bk3: 104a 144854i bk4: 88a 145070i bk5: 84a 145063i bk6: 68a 145272i bk7: 76a 145109i bk8: 92a 144784i bk9: 112a 144667i bk10: 112a 144838i bk11: 108a 144705i bk12: 48a 145173i bk13: 72a 144986i bk14: 56a 145043i bk15: 76a 145036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0326317
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145472 n_nop=143755 n_act=132 n_pre=116 n_req=458 n_rd=1348 n_write=121 bw_util=0.0202
n_activity=8236 dram_eff=0.3567
bk0: 52a 145119i bk1: 56a 145113i bk2: 96a 145054i bk3: 88a 145011i bk4: 84a 145136i bk5: 92a 145010i bk6: 84a 145180i bk7: 80a 145033i bk8: 116a 144655i bk9: 92a 144714i bk10: 124a 144718i bk11: 112a 144781i bk12: 60a 145058i bk13: 56a 145098i bk14: 80a 145036i bk15: 76a 144886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0361582
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145472 n_nop=143778 n_act=121 n_pre=105 n_req=466 n_rd=1336 n_write=132 bw_util=0.02018
n_activity=7775 dram_eff=0.3776
bk0: 60a 145052i bk1: 68a 144981i bk2: 124a 144855i bk3: 100a 144751i bk4: 84a 145145i bk5: 84a 145026i bk6: 80a 145183i bk7: 88a 145032i bk8: 88a 144911i bk9: 108a 144681i bk10: 88a 144864i bk11: 96a 144811i bk12: 64a 145040i bk13: 68a 145104i bk14: 76a 144933i bk15: 60a 145062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0348796
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145472 n_nop=143897 n_act=111 n_pre=95 n_req=439 n_rd=1240 n_write=129 bw_util=0.01882
n_activity=7622 dram_eff=0.3592
bk0: 56a 145132i bk1: 64a 145119i bk2: 104a 144874i bk3: 88a 144980i bk4: 72a 145240i bk5: 76a 145105i bk6: 76a 145246i bk7: 80a 145056i bk8: 92a 144885i bk9: 88a 144760i bk10: 88a 144936i bk11: 124a 144608i bk12: 52a 145098i bk13: 60a 145112i bk14: 52a 145114i bk15: 68a 145033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0272149
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145472 n_nop=143719 n_act=115 n_pre=99 n_req=489 n_rd=1400 n_write=139 bw_util=0.02116
n_activity=7926 dram_eff=0.3883
bk0: 76a 144979i bk1: 52a 145095i bk2: 108a 144976i bk3: 112a 144852i bk4: 88a 145086i bk5: 104a 144878i bk6: 68a 145251i bk7: 68a 145136i bk8: 84a 144948i bk9: 92a 144840i bk10: 120a 144767i bk11: 108a 144678i bk12: 92a 144975i bk13: 84a 144917i bk14: 64a 145056i bk15: 80a 144894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0344671
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145472 n_nop=143838 n_act=109 n_pre=93 n_req=454 n_rd=1304 n_write=128 bw_util=0.01969
n_activity=7676 dram_eff=0.3731
bk0: 64a 145107i bk1: 64a 145045i bk2: 96a 144969i bk3: 96a 144987i bk4: 92a 145075i bk5: 76a 145076i bk6: 72a 145241i bk7: 84a 145087i bk8: 108a 144780i bk9: 112a 144706i bk10: 108a 144724i bk11: 92a 144828i bk12: 56a 145083i bk13: 76a 145000i bk14: 48a 145184i bk15: 60a 145060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.029992

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1516, Miss = 172, Miss_rate = 0.113, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[4]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 1484, Miss = 164, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[7]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 1361, Miss = 158, Miss_rate = 0.116, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1535, Miss = 167, Miss_rate = 0.109, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[12]: Access = 1698, Miss = 174, Miss_rate = 0.102, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 1492, Miss = 163, Miss_rate = 0.109, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[15]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 1600, Miss = 148, Miss_rate = 0.092, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 1446, Miss = 175, Miss_rate = 0.121, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 140, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3261
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4638
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.08739
	minimum = 6
	maximum = 22
Network latency average = 7.08242
	minimum = 6
	maximum = 19
Slowest packet = 33083
Flit latency average = 6.57096
	minimum = 6
	maximum = 18
Slowest flit = 50152
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.027727
	minimum = 0.0144438 (at node 16)
	maximum = 0.0411948 (at node 40)
Accepted packet rate average = 0.027727
	minimum = 0.0144438 (at node 16)
	maximum = 0.0411948 (at node 40)
Injected flit rate average = 0.0420555
	minimum = 0.0175206 (at node 16)
	maximum = 0.0753814 (at node 40)
Accepted flit rate average= 0.0420555
	minimum = 0.0258109 (at node 16)
	maximum = 0.0685868 (at node 11)
Injected packet length average = 1.51677
Accepted packet length average = 1.51677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5406 (7 samples)
	minimum = 6 (7 samples)
	maximum = 80.8571 (7 samples)
Network latency average = 11.502 (7 samples)
	minimum = 6 (7 samples)
	maximum = 65 (7 samples)
Flit latency average = 11.1082 (7 samples)
	minimum = 6 (7 samples)
	maximum = 64.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0197858 (7 samples)
	minimum = 0.013138 (7 samples)
	maximum = 0.0417166 (7 samples)
Accepted packet rate average = 0.0197858 (7 samples)
	minimum = 0.013138 (7 samples)
	maximum = 0.0417166 (7 samples)
Injected flit rate average = 0.0299045 (7 samples)
	minimum = 0.0147942 (7 samples)
	maximum = 0.0665432 (7 samples)
Accepted flit rate average = 0.0299045 (7 samples)
	minimum = 0.0212275 (7 samples)
	maximum = 0.0693852 (7 samples)
Injected packet size average = 1.51141 (7 samples)
Accepted packet size average = 1.51141 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 56 sec (56 sec)
gpgpu_simulation_rate = 149742 (inst/sec)
gpgpu_simulation_rate = 29199 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2919
gpu_sim_insn = 1132352
gpu_ipc =     387.9246
gpu_tot_sim_cycle = 1860245
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       5.1165
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 66
gpu_stall_icnt2sh    = 7245
partiton_reqs_in_parallel = 64218
partiton_reqs_in_parallel_total    = 1723590
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.9611
partiton_reqs_in_parallel_util = 64218
partiton_reqs_in_parallel_util_total    = 1723590
gpu_sim_cycle_parition_util = 2919
gpu_tot_sim_cycle_parition_util    = 78348
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9992
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     221.5848 GB/Sec
L2_BW_total  =       2.0158 GB/Sec
gpu_total_sim_rate=151078

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5512
	L1I_total_cache_miss_rate = 0.0263
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204252
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
403, 243, 453, 243, 242, 440, 257, 243, 610, 258, 258, 258, 258, 548, 243, 273, 323, 505, 546, 609, 256, 505, 286, 516, 256, 256, 241, 535, 256, 256, 256, 359, 176, 191, 176, 191, 176, 176, 191, 361, 191, 191, 191, 191, 191, 191, 176, 191, 191, 176, 191, 191, 191, 362, 346, 191, 191, 191, 191, 176, 191, 176, 176, 206, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 50457
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43847
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1724
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:106634	W0_Idle:470805	W0_Scoreboard:921735	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 24644 
averagemflatency = 232 
max_icnt2mem_latency = 24398 
max_icnt2sh_latency = 1860244 
mrq_lat_table:3660 	114 	184 	555 	154 	223 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32534 	4802 	585 	1460 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	24319 	732 	585 	1316 	9592 	918 	583 	530 	970 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23995 	2996 	1535 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	110 	16 	6 	6 	0 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         9         8        16        16        16        16         6         6         5         7        10         4         3         6 
dram[1]:        13         4         8         8        16        16        16        16         8        12         4         4         8         1         4         4 
dram[2]:         4         2         8         8        16        15        17        16         7        10         6         8         8         3         2        12 
dram[3]:         4         2         9        10        16        16        16        18        11         8         5         6         8         8         8         8 
dram[4]:         8        12         9        11        16        16        17        16         6         8        11         8        10         1        12         9 
dram[5]:         6         6         9        10        16        16        17        16         9         6         7         6         4         4        14         8 
dram[6]:        14         4        16        10        16        16        16        16         7         7        10         4        14         4        10         8 
dram[7]:         5        20        11         9        16        16        16        16         8        10         5         8         8         4         6         2 
dram[8]:         2         4         9        10        16        16        16        16        11         6        12         7         8         6         1        10 
dram[9]:         3        13         9         9        16        16        16        16        15         8        14         9         3        12         3         4 
dram[10]:         6         2        10        10        16        16        17        16         7         9         5         7        10         1         2         4 
maximum service time to same row:
dram[0]:      1371      1281      3965     14588     10746     24350      1007      1007      1885      1530      2041     13299      3795      4617     23937      1990 
dram[1]:     36796     17880      3429     14113      2182      2514       970       973      2070      7490      3549      9282      3426      1273      5932      4605 
dram[2]:     16268       785     32079      5945      4500      6130     10307      6681     24308       993      8654     11263      5090      5779      4562      2465 
dram[3]:     25683     36472     36704     12229     14533      2182       987      7739      8595      1730     10394     14410     11801     11829      1588      4041 
dram[4]:      2616      3953      4932     12764      2181      2183      6803       971     11864      2431     21882      6349     15109      5821      3835      3712 
dram[5]:      3043      3959      1493      1681      2181      2186      9451       982      9773     36284     32099     12165     10355      3652      5802      1752 
dram[6]:      3189      5045     11192      2012      2794      8149       994      3652      5402     26044      8061     10527      1900      3520      5204     17925 
dram[7]:     37533      7634      8564      1494      2181      3211       987      3104      4690      2853     17361     16195      2258      4390      6984     31832 
dram[8]:     10914      2019      7088     11752      2225      2183       973      3175      3589     23780      8917      9537     10543      2565     35900     35812 
dram[9]:      3930     13820     34116     32925      2681      2319       981       973      5636      1525     35089     16503     31832     23875      1417      4024 
dram[10]:      6884     10278     11470      1496      3789      3350     11713       988      2375      2000     17431     34100      1553       799       859     11667 
average row accesses per activate:
dram[0]:  4.857143  3.857143  5.666667 10.333333  4.333333  5.200000  4.200000  5.250000  2.750000  2.692308  2.545455  2.466667  3.285714  6.500000  3.555556  2.888889 
dram[1]:  5.000000  3.800000  8.000000  4.000000  5.500000  4.666667  4.750000  4.750000  2.833333  4.428571  2.923077  2.916667  5.500000  3.750000  5.400000  5.000000 
dram[2]:  4.200000  5.400000  4.000000  5.000000  5.250000  4.000000  5.000000  4.000000  2.909091  3.700000  2.444444  3.416667  2.555556  6.000000  4.200000  7.000000 
dram[3]:  8.000000  5.200000  5.666667  4.875000  4.800000  5.750000  9.000000  4.600000  3.600000  2.454545  3.000000  2.400000  3.875000  4.000000  4.142857  2.375000 
dram[4]:  3.250000  3.428571  6.600000  6.500000  9.000000  4.500000  9.500000  8.500000  2.583333  4.125000  2.466667  4.125000  2.428571  3.714286  3.375000  3.181818 
dram[5]:  5.000000  2.333333  5.833333  5.571429  4.166667  5.500000  9.000000  4.750000  3.222222  2.333333  2.500000  2.437500  5.250000  4.571429  2.875000  5.166667 
dram[6]:  5.200000  5.200000  5.500000  6.200000  5.500000  5.200000  4.200000  4.000000  1.944444  2.545455  2.529412  2.375000  3.571429  4.800000  3.625000  3.100000 
dram[7]:  5.000000  4.142857  4.888889  4.625000  5.750000  4.800000  5.000000  5.500000  3.857143  3.272727  2.666667  2.428571  2.777778  5.800000  2.545455  5.200000 
dram[8]:  4.000000  4.000000  3.454545  6.600000 10.000000  5.000000  6.333333  4.000000  3.750000  2.333333  2.727273  2.050000  5.600000  7.000000  6.250000  6.200000 
dram[9]:  4.857143  3.142857  6.666667  6.000000  4.166667  3.000000  8.500000  8.500000  4.000000  3.333333  3.153846  3.636364  5.142857  3.000000  5.400000  4.857143 
dram[10]:  5.400000  4.500000  4.857143  7.200000  4.000000  5.250000  6.333333  5.250000  3.888889  2.916667  2.666667  2.214286  6.250000  6.800000  6.666667  3.571429 
average row locality = 4993/1282 = 3.894696
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         7         7         6        11         9        12        12        11 
dram[1]:        13         8        11         8         1         2         0         0         7         7        10        10        10         6        11        13 
dram[2]:         9        11        10        12         1         2         1         0         7         9        13        13         8        13         9        13 
dram[3]:        12        11        11        13         3         2         0         2         9         4        10         8        12        11        11         5 
dram[4]:        10        10        11        14         0         3         1         0         5         7         9        10         6        10        11        13 
dram[5]:        12         5        11        13         3         1         1         0         6         7         7        12         9        14         9        12 
dram[6]:        13        12         9         9         1         3         0         0         6         5        12        10        10        10         9        12 
dram[7]:        15        12        13        12         2         3         0         0         5         9        10        10         9        12         9        11 
dram[8]:        10         8        12        11         2         1         0         0         7         6         8        10        15        13        12        14 
dram[9]:        15         9        13        14         3         1         0         0         3         7        11        13        13        12        11        14 
dram[10]:        11        11        10        12         1         2         1         0         8         7        13         8        11        15         8        10 
total reads: 1387
min_bank_accesses = 0!
chip skew: 139/117 = 1.19
average mf latency per bank:
dram[0]:        723       693      1888      2015      5393      4883      3722      4157      1478      1544       857       909       652       448       528       518
dram[1]:        735       471      2133      2659      5652      4638      3736      3879      1619      1600       886       830       598       386       476       524
dram[2]:        504       522      2132      1967      5485      5418      3271      4297      1581      1318      1007       742       827       598       427       446
dram[3]:        336       426      2291      2137      4744      5241      3958      3272      1382      1951       984      1047       649       623       677      1047
dram[4]:        687       546      2176      2081      6849      4799      3730      3992      1653      1747      1031       600       516       546       310       572
dram[5]:        527       722      1986      1935      4870      5641      3824      3866      1574      1509       955       801       329       430       399       645
dram[6]:        413       330      2163      2183      5676      4841      3632      3749      1560      1658       946       957       744       457       872       729
dram[7]:        536       487      1844      1831      4944      4974      3799      3868      1854      1435       795       791       670       632       684      1400
dram[8]:        582       853      1887      2201      5715      5758      3635      3847      1557      1856       878       929     11942       381       362       479
dram[9]:        393       600      1952      1960      4755      4451      4171      4163      1839      1477       843       705      1209       628       530       704
dram[10]:        869       714      2269      2102      4837      5376      3662      3615      1457      1652       681      1040       609       303       588      1294
maximum mf latency per bank:
dram[0]:        359       368      1336      1876      9114      1415       419       496       472       524       495       359       364       352       363       366
dram[1]:        359       358      1634      8865      1624      1591       438       500       478       947       904       788       367       364       364       360
dram[2]:        371       375      1666      1591      1395      1791       415      6116       450       543       361       362       360       360       359       359
dram[3]:        360       359      1655      1704      1404      1526       388       440       454       481       372      6618       361       362       734       360
dram[4]:        367       361      1778      1777      1525      3042      1117       455      3389       498       361       359       360       361       362       374
dram[5]:        359       363      1748      1748      1410      1458       382       437       473       494       366       374       402       361       365       359
dram[6]:        359       371      1749      1353      1783      1783       411       444       471       491       378       360       367       360       365      1260
dram[7]:        363       365      1601      1601      1375      1707       392      3363      1144       515       370       389       359       358       363     24644
dram[8]:        359      1335      1343      1458      1371      1427       418       437       486       485       359       374       359       359       359       359
dram[9]:        360       359      1620      1650      1386      1421       448       458       933       478       367       452     24638       364       376       363
dram[10]:       5985      7527      5870      1631      1370      1409       407       444       469       508       451       359       358       359       359     18437
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=150891 n_nop=149191 n_act=124 n_pre=108 n_req=460 n_rd=1344 n_write=124 bw_util=0.01946
n_activity=7999 dram_eff=0.367
bk0: 84a 150386i bk1: 68a 150426i bk2: 96a 150447i bk3: 80a 150492i bk4: 96a 150515i bk5: 92a 150439i bk6: 84a 150596i bk7: 84a 150481i bk8: 104a 150090i bk9: 112a 150042i bk10: 88a 150404i bk11: 104a 150182i bk12: 56a 150512i bk13: 56a 150505i bk14: 80a 150386i bk15: 60a 150419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0406585
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=150891 n_nop=149336 n_act=103 n_pre=87 n_req=429 n_rd=1248 n_write=117 bw_util=0.01809
n_activity=7113 dram_eff=0.3838
bk0: 68a 150494i bk1: 44a 150597i bk2: 84a 150505i bk3: 80a 150404i bk4: 84a 150589i bk5: 104a 150385i bk6: 76a 150637i bk7: 76a 150530i bk8: 108a 150126i bk9: 96a 150233i bk10: 112a 150245i bk11: 100a 150256i bk12: 48a 150555i bk13: 36a 150608i bk14: 64a 150454i bk15: 68a 150474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0344023
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=150891 n_nop=149240 n_act=118 n_pre=102 n_req=456 n_rd=1300 n_write=131 bw_util=0.01897
n_activity=8010 dram_eff=0.3573
bk0: 48a 150487i bk1: 64a 150527i bk2: 88a 150399i bk3: 92a 150320i bk4: 80a 150557i bk5: 88a 150400i bk6: 76a 150628i bk7: 80a 150514i bk8: 100a 150153i bk9: 112a 149993i bk10: 124a 150085i bk11: 112a 150187i bk12: 60a 150443i bk13: 68a 150455i bk14: 48a 150575i bk15: 60a 150529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0330702
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=150891 n_nop=149235 n_act=116 n_pre=100 n_req=453 n_rd=1316 n_write=124 bw_util=0.01909
n_activity=7858 dram_eff=0.3665
bk0: 48a 150611i bk1: 60a 150521i bk2: 92a 150464i bk3: 104a 150279i bk4: 84a 150525i bk5: 84a 150473i bk6: 72a 150689i bk7: 84a 150439i bk8: 108a 150102i bk9: 92a 150164i bk10: 104a 150307i bk11: 112a 150193i bk12: 76a 150400i bk13: 68a 150466i bk14: 72a 150417i bk15: 56a 150536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0296439
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=150891 n_nop=149271 n_act=114 n_pre=98 n_req=442 n_rd=1288 n_write=120 bw_util=0.01866
n_activity=7725 dram_eff=0.3645
bk0: 64a 150404i bk1: 56a 150507i bk2: 88a 150407i bk3: 100a 150334i bk4: 72a 150661i bk5: 96a 150340i bk6: 72a 150700i bk7: 68a 150601i bk8: 104a 150120i bk9: 104a 150253i bk10: 112a 150234i bk11: 92a 150389i bk12: 44a 150559i bk13: 64a 150464i bk14: 64a 150450i bk15: 88a 150294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0284245
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=150891 n_nop=149245 n_act=120 n_pre=104 n_req=447 n_rd=1300 n_write=122 bw_util=0.01885
n_activity=7882 dram_eff=0.3608
bk0: 72a 150468i bk1: 36a 150633i bk2: 96a 150431i bk3: 104a 150273i bk4: 88a 150489i bk5: 84a 150482i bk6: 68a 150691i bk7: 76a 150528i bk8: 92a 150203i bk9: 112a 150086i bk10: 112a 150257i bk11: 108a 150124i bk12: 48a 150592i bk13: 72a 150405i bk14: 56a 150462i bk15: 76a 150455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0314598
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=150891 n_nop=149174 n_act=132 n_pre=116 n_req=458 n_rd=1348 n_write=121 bw_util=0.01947
n_activity=8236 dram_eff=0.3567
bk0: 52a 150538i bk1: 56a 150532i bk2: 96a 150473i bk3: 88a 150430i bk4: 84a 150555i bk5: 92a 150429i bk6: 84a 150599i bk7: 80a 150452i bk8: 116a 150074i bk9: 92a 150133i bk10: 124a 150137i bk11: 112a 150200i bk12: 60a 150477i bk13: 56a 150517i bk14: 80a 150455i bk15: 76a 150305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0348596
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=150891 n_nop=149197 n_act=121 n_pre=105 n_req=466 n_rd=1336 n_write=132 bw_util=0.01946
n_activity=7775 dram_eff=0.3776
bk0: 60a 150471i bk1: 68a 150400i bk2: 124a 150274i bk3: 100a 150170i bk4: 84a 150564i bk5: 84a 150445i bk6: 80a 150602i bk7: 88a 150451i bk8: 88a 150330i bk9: 108a 150100i bk10: 88a 150283i bk11: 96a 150230i bk12: 64a 150459i bk13: 68a 150523i bk14: 76a 150352i bk15: 60a 150481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0336269
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=150891 n_nop=149316 n_act=111 n_pre=95 n_req=439 n_rd=1240 n_write=129 bw_util=0.01815
n_activity=7622 dram_eff=0.3592
bk0: 56a 150551i bk1: 64a 150538i bk2: 104a 150293i bk3: 88a 150399i bk4: 72a 150659i bk5: 76a 150524i bk6: 76a 150665i bk7: 80a 150475i bk8: 92a 150304i bk9: 88a 150179i bk10: 88a 150355i bk11: 124a 150027i bk12: 52a 150517i bk13: 60a 150531i bk14: 52a 150533i bk15: 68a 150452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0262375
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=150891 n_nop=149138 n_act=115 n_pre=99 n_req=489 n_rd=1400 n_write=139 bw_util=0.0204
n_activity=7926 dram_eff=0.3883
bk0: 76a 150398i bk1: 52a 150514i bk2: 108a 150395i bk3: 112a 150271i bk4: 88a 150505i bk5: 104a 150297i bk6: 68a 150670i bk7: 68a 150555i bk8: 84a 150367i bk9: 92a 150259i bk10: 120a 150186i bk11: 108a 150097i bk12: 92a 150394i bk13: 84a 150336i bk14: 64a 150475i bk15: 80a 150313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0332293
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=150891 n_nop=149257 n_act=109 n_pre=93 n_req=454 n_rd=1304 n_write=128 bw_util=0.01898
n_activity=7676 dram_eff=0.3731
bk0: 64a 150526i bk1: 64a 150464i bk2: 96a 150388i bk3: 96a 150406i bk4: 92a 150494i bk5: 76a 150495i bk6: 72a 150660i bk7: 84a 150506i bk8: 108a 150199i bk9: 112a 150125i bk10: 108a 150143i bk11: 92a 150247i bk12: 56a 150502i bk13: 76a 150419i bk14: 48a 150603i bk15: 60a 150479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0289149

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 172, Miss_rate = 0.097, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[4]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 1741, Miss = 164, Miss_rate = 0.094, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[7]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 1597, Miss = 158, Miss_rate = 0.099, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1796, Miss = 167, Miss_rate = 0.093, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[12]: Access = 1958, Miss = 174, Miss_rate = 0.089, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 1750, Miss = 163, Miss_rate = 0.093, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[15]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 3047, Miss = 148, Miss_rate = 0.049, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 1707, Miss = 175, Miss_rate = 0.103, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 140, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3261
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9414
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.2516
	minimum = 6
	maximum = 421
Network latency average = 35.4509
	minimum = 6
	maximum = 329
Slowest packet = 68222
Flit latency average = 43.0973
	minimum = 6
	maximum = 328
Slowest flit = 107168
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0467718
	minimum = 0.0356408 (at node 8)
	maximum = 0.247944 (at node 44)
Accepted packet rate average = 0.0467718
	minimum = 0.0356408 (at node 8)
	maximum = 0.247944 (at node 44)
Injected flit rate average = 0.0701576
	minimum = 0.0555175 (at node 32)
	maximum = 0.264393 (at node 44)
Accepted flit rate average= 0.0701576
	minimum = 0.0466073 (at node 8)
	maximum = 0.479438 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7544 (8 samples)
	minimum = 6 (8 samples)
	maximum = 123.375 (8 samples)
Network latency average = 14.4956 (8 samples)
	minimum = 6 (8 samples)
	maximum = 98 (8 samples)
Flit latency average = 15.1069 (8 samples)
	minimum = 6 (8 samples)
	maximum = 97.375 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.023159 (8 samples)
	minimum = 0.0159509 (8 samples)
	maximum = 0.067495 (8 samples)
Accepted packet rate average = 0.023159 (8 samples)
	minimum = 0.0159509 (8 samples)
	maximum = 0.067495 (8 samples)
Injected flit rate average = 0.0349361 (8 samples)
	minimum = 0.0198846 (8 samples)
	maximum = 0.0912745 (8 samples)
Accepted flit rate average = 0.0349361 (8 samples)
	minimum = 0.0244 (8 samples)
	maximum = 0.120642 (8 samples)
Injected packet size average = 1.50853 (8 samples)
Accepted packet size average = 1.50853 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 3 sec (63 sec)
gpgpu_simulation_rate = 151078 (inst/sec)
gpgpu_simulation_rate = 29527 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 20538
gpu_sim_insn = 1536501
gpu_ipc =      74.8126
gpu_tot_sim_cycle = 2103441
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       5.2554
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 12232
gpu_stall_icnt2sh    = 85104
partiton_reqs_in_parallel = 439670
partiton_reqs_in_parallel_total    = 1787808
partiton_level_parallism =      21.4076
partiton_level_parallism_total  =       1.0590
partiton_reqs_in_parallel_util = 439670
partiton_reqs_in_parallel_util_total    = 1787808
gpu_sim_cycle_parition_util = 20538
gpu_tot_sim_cycle_parition_util    = 81267
partiton_level_parallism_util =      21.4076
partiton_level_parallism_util_total  =      21.8798
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =     362.4387 GB/Sec
L2_BW_total  =       5.3216 GB/Sec
gpu_total_sim_rate=106292

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5512
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342428
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
426, 266, 906, 266, 460, 721, 280, 266, 832, 616, 399, 281, 425, 907, 446, 296, 631, 528, 688, 984, 279, 528, 309, 539, 279, 279, 460, 869, 279, 279, 475, 500, 448, 333, 551, 461, 459, 402, 214, 524, 214, 459, 214, 214, 214, 444, 383, 214, 512, 199, 385, 473, 486, 385, 369, 305, 384, 447, 214, 469, 356, 199, 199, 426, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 126871
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119546
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2439
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:180070	W0_Idle:518198	W0_Scoreboard:1429663	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 313 
maxdqlatency = 0 
maxmflatency = 24644 
averagemflatency = 193 
max_icnt2mem_latency = 24398 
max_icnt2sh_latency = 2103403 
mrq_lat_table:6737 	190 	336 	950 	451 	542 	419 	94 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	103872 	11745 	821 	1477 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	62762 	6807 	17982 	8965 	15774 	3491 	727 	588 	983 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50414 	14145 	19385 	689 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	32379 	579 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	152 	16 	6 	6 	0 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         8        21         7        10        20        19         7 
dram[1]:        13        12        14        16        16        16        16        16         8        12        12        12        12        21        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        12         6        10         8        23        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        11        12        16        14        14        14        23 
dram[4]:         8        12        20        16        16        16        17        16         7         8        15         8        10        20        12        11 
dram[5]:        18        16        21        16        16        16        17        16         9         6        15         8        15        23        14        16 
dram[6]:        14        19        16        14        16        16        16        16         7        10        10         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12        10        14         8        15        18        15        20 
dram[8]:        16        12         9        12        16        16        16        16        11        11        16        10        14        20        22        18 
dram[9]:        26        13        18        20        16        16        16        16        15        14        14        12        24        12        20        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        10        18        12        30        16        14 
maximum service time to same row:
dram[0]:      2787      2917      7819     14588     10746     24350      2227      3864      6620      3414      8100     13299      7142      7963     23937      4021 
dram[1]:     36796     17880      4872     14113      4533      2514       970      2595      6584      7490      6611      9282      6106      5181      5932      4605 
dram[2]:     16268      4488     32079      5945      6792      6130     10307      6681     24308      5435      8654     11263      5090      8007      8328      4912 
dram[3]:     25683     36472     36704     12229     14533      5728       987      7739      8595      1730     10394     14410     11801     11829      8347      8373 
dram[4]:      2616      3953      6910     12764      2181      2933      6803       971     11864      3783     21882      6349     15109      5821      4251      5158 
dram[5]:      5416      3959      5879      7110      2181      2211      9451      6679      9773     36284     32099     12165     10355      5209      6933      4217 
dram[6]:      4038      6933     11192      6088      3179      8149       994      3652      6301     26044      8061     10527      8274      7831      5204     17925 
dram[7]:     37533      7634      8564      5008      3007      3629       987      4225      4690      3802     17361     16195      4991      4390      8494     31832 
dram[8]:     10914      2825      7088     11752      2225      2183       973      3175      6177     23780      8917      9537     10543      5170     35900     35812 
dram[9]:      3930     13820     34116     32925      2681      2319       981      1843      5636      6649     35089     16503     31832     23875      7976      8387 
dram[10]:      6884     10278     11470      4039      5481      5675     11713       988      6036      5453     17431     34100      5847      3155      2718     11667 
average row accesses per activate:
dram[0]:  4.000000  3.294118  5.000000  5.727273  3.153846  3.909091  3.090909  3.250000  2.900000  2.772727  3.736842  2.333333  3.470588  5.272727  3.812500  2.708333 
dram[1]:  4.846154  3.210526  4.214286  4.846154  3.071429  3.615385  3.444444  3.090909  2.722222  3.187500  2.956522  3.368421  3.866667  4.133333  4.333333  5.000000 
dram[2]:  3.687500  4.133333  3.722222  3.733333  3.700000  2.812500  2.714286  3.300000  2.950000  3.312500  2.592592  2.952381  2.950000  3.823529  4.461538  3.733333 
dram[3]:  4.666667  4.750000  4.714286  3.473684  4.000000  3.500000  3.666667  3.545455  2.947368  3.000000  3.500000  3.000000  3.222222  3.764706  4.133333  3.611111 
dram[4]:  2.904762  3.111111  4.615385  4.357143  4.000000  3.071429  5.200000  3.888889  2.280000  3.000000  3.041667  3.095238  3.650000  3.500000  3.500000  3.000000 
dram[5]:  4.214286  3.823529  4.250000  4.133333  3.818182  3.666667  3.500000  3.777778  2.789474  2.409091  2.916667  2.538461  3.933333  3.625000  3.368421  3.368421 
dram[6]:  3.052632  5.000000  3.647059  4.846154  3.500000  3.900000  3.300000  2.538461  2.068965  2.500000  2.730769  2.444444  3.750000  4.285714  3.736842  3.529412 
dram[7]:  4.285714  3.705882  4.176471  3.750000  2.833333  3.250000  3.666667  2.857143  3.411765  2.947368  2.772727  2.583333  3.444444  3.933333  3.222222  3.312500 
dram[8]:  3.444444  4.058824  2.850000  4.285714  3.666667  2.714286  5.000000  3.700000  3.312500  2.500000  2.956522  2.482759  5.083333  4.500000  4.727273  3.928571 
dram[9]:  3.937500  3.333333  4.400000  4.357143  3.066667  2.600000  4.111111  3.714286  3.857143  3.866667  3.380952  3.368421  4.538462  2.695652  5.363636  4.333333 
dram[10]:  4.500000  3.437500  3.095238  3.875000  3.076923  3.444444  3.181818  4.000000  3.166667  3.000000  2.481482  2.782609  3.764706  4.200000  4.062500  3.857143 
average row locality = 9728/2826 = 3.442321
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        16        18        16        16         3         3         0         0        11        10        17        18        17        17        17        17 
dram[1]:        20        18        16        16         3         4         0         0        11        11        16        16        17        17        16        18 
dram[2]:        16        16        17        19         3         3         1         0        10        10        16        16        16        17        16        16 
dram[3]:        17        16        18        16         3         3         0         2        11        10        16        16        16        18        17        17 
dram[4]:        16        16        16        17         2         3         1         0        11        10        18        17        16        17        17        18 
dram[5]:        16        16        20        16         3         3         1         0        10        10        17        16        17        17        17        16 
dram[6]:        18        18        16        16         3         3         0         0        11        10        17        16        17        16        16        16 
dram[7]:        19        16        18        16         3         3         0         0        11        11        17        16        17        19        17        16 
dram[8]:        17        16        16        16         3         3         0         0        10        13        18        20        22        17        19        17 
dram[9]:        17        18        16        17         4         4         0         0        11        15        16        17        16        18        16        18 
dram[10]:        16        15        16        16         2         2         1         0        11        12        17        17        16        16        16        16 
total reads: 2164
min_bank_accesses = 0!
chip skew: 207/189 = 1.10
average mf latency per bank:
dram[0]:       1556      1386      2041      2055      4513      4170      4698      4453      2725      2682      2043      2117      1465      1365      1564      1207
dram[1]:       1564      1268      2362      2153      4140      3843      5051      4244      2970      2618      2115      2125      1566      1106      1485      1354
dram[2]:       1311      1428      1914      2128      4243      4053      4077      4863      2770      2859      2354      2211      1347      1310      1409      1456
dram[3]:       1430      1429      2225      2343      4017      4471      4509      3877      2875      2791      2355      2137      1376      1362      1416      1357
dram[4]:       1326      1154      2275      2244      4471      4191      5433      4580      2712      2874      2107      1926      1266      1294      1258      1429
dram[5]:       1519      1369      2141      2490      4131      4044      4579      5221      2959      3207      1965      2338      1170      1458      1307      1636
dram[6]:       1335      1361      2140      2012      4199      4218      4429      4574      2531      2875      2213      2143      1502      1334      1377      1541
dram[7]:       1474      1429      2170      2155      4462      4411      4784      4346      2714      3118      2103      2256      1296      1286      1168      2054
dram[8]:       1285      1528      2135      2346      4506      4250      4776      4417      2755      2834      1957      1929      6408      1619      1242      1503
dram[9]:       1588      1390      2350      2222      3862      3364      4567      5041      2949      2568      2294      2139      2032      1378      1468      1460
dram[10]:       1618      1482      2140      2267      4154      4806      4437      4394      2854      3011      2082      2309      1549      1418      1421      1823
maximum mf latency per bank:
dram[0]:        563       554      1336      1876      9114      1415       935       529       567      1074      1804       539       635       938       572       513
dram[1]:        905       544      1634      8865      1624      1591      1291       500       478       947       904       904       459       504       718       583
dram[2]:        581       540      1666      1591      1395      1791       544      6116       637       543       943       803       685       470       650       875
dram[3]:        649       459      1655      1704      1404      1526       532       440      1417       481       747      6618       787       965       948       586
dram[4]:        483       527      1778      1777      1525      3042      1117       521      3389      1039       687       638       515       861       624       559
dram[5]:        816       731      1748      1748      1410      1458      1936       544       523      1472       852       581       583       430       757       490
dram[6]:        662       626      1809      1472      1783      1783       416       454       658       491       604       607       423       450       479      1260
dram[7]:        933       494      1601      1601      1375      1707       393      3363      1144       565       696       650       559      1233       427     24644
dram[8]:        576      1335      1343      1458      1371      1427      1252       437       486      1420       863       923       479      1041       467       611
dram[9]:        789       441      1620      1650      1386      1421      1765       458       933       547       584       951     24638       705       550       467
dram[10]:       5985      7527      5870      1631      1370      1409       490       523       678       944       923       573       437       786       541     18437
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189026 n_nop=185458 n_act=266 n_pre=250 n_req=910 n_rd=2856 n_write=196 bw_util=0.03229
n_activity=14166 dram_eff=0.4309
bk0: 192a 187530i bk1: 152a 187736i bk2: 176a 187700i bk3: 188a 187641i bk4: 152a 187799i bk5: 160a 187652i bk6: 136a 187779i bk7: 156a 187648i bk8: 188a 187224i bk9: 204a 187369i bk10: 216a 187156i bk11: 236a 186759i bk12: 168a 187409i bk13: 164a 187248i bk14: 176a 187267i bk15: 192a 187036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.109308
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189026 n_nop=185671 n_act=238 n_pre=222 n_req=873 n_rd=2696 n_write=199 bw_util=0.03063
n_activity=13047 dram_eff=0.4438
bk0: 172a 187656i bk1: 172a 187597i bk2: 172a 187925i bk3: 188a 187642i bk4: 160a 187640i bk5: 172a 187693i bk6: 124a 188130i bk7: 136a 187954i bk8: 152a 187737i bk9: 160a 187735i bk10: 208a 187471i bk11: 192a 187435i bk12: 164a 187497i bk13: 180a 187317i bk14: 196a 187168i bk15: 148a 187587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0949658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189026 n_nop=185576 n_act=263 n_pre=247 n_req=879 n_rd=2748 n_write=192 bw_util=0.03111
n_activity=14011 dram_eff=0.4197
bk0: 172a 187722i bk1: 184a 187668i bk2: 200a 187450i bk3: 148a 187964i bk4: 136a 188342i bk5: 168a 187710i bk6: 148a 187839i bk7: 132a 188135i bk8: 196a 187155i bk9: 172a 187095i bk10: 216a 186978i bk11: 184a 187178i bk12: 172a 187425i bk13: 192a 187210i bk14: 168a 187457i bk15: 160a 187564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0817771
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189026 n_nop=185636 n_act=241 n_pre=225 n_req=878 n_rd=2728 n_write=196 bw_util=0.03094
n_activity=13284 dram_eff=0.4402
bk0: 156a 187620i bk1: 164a 187626i bk2: 192a 187556i bk3: 200a 187152i bk4: 164a 187550i bk5: 128a 187621i bk6: 132a 187992i bk7: 148a 187734i bk8: 180a 187288i bk9: 164a 187591i bk10: 188a 187749i bk11: 188a 187412i bk12: 168a 187733i bk13: 184a 187389i bk14: 180a 187348i bk15: 192a 187195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.097193
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189026 n_nop=185457 n_act=273 n_pre=257 n_req=906 n_rd=2844 n_write=195 bw_util=0.03215
n_activity=14342 dram_eff=0.4238
bk0: 180a 187523i bk1: 160a 187590i bk2: 176a 187654i bk3: 176a 187708i bk4: 152a 188015i bk5: 160a 187431i bk6: 100a 188182i bk7: 140a 187675i bk8: 184a 187245i bk9: 188a 187053i bk10: 220a 187265i bk11: 192a 187355i bk12: 228a 187137i bk13: 212a 187177i bk14: 184a 187067i bk15: 192a 186926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.113498
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189026 n_nop=185515 n_act=264 n_pre=248 n_req=896 n_rd=2804 n_write=195 bw_util=0.03173
n_activity=13828 dram_eff=0.4338
bk0: 172a 187514i bk1: 196a 187047i bk2: 192a 187247i bk3: 184a 187462i bk4: 156a 187620i bk5: 164a 187438i bk6: 136a 187723i bk7: 136a 187626i bk8: 172a 186998i bk9: 172a 187326i bk10: 212a 187325i bk11: 200a 186981i bk12: 168a 187345i bk13: 164a 187525i bk14: 188a 187133i bk15: 192a 187116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.137822
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189026 n_nop=185543 n_act=273 n_pre=257 n_req=883 n_rd=2760 n_write=193 bw_util=0.03124
n_activity=14214 dram_eff=0.4155
bk0: 160a 187800i bk1: 148a 187822i bk2: 184a 187559i bk3: 188a 187783i bk4: 156a 187965i bk5: 144a 188031i bk6: 132a 188147i bk7: 132a 188040i bk8: 196a 187252i bk9: 160a 187560i bk10: 216a 187404i bk11: 200a 187418i bk12: 172a 187742i bk13: 176a 187776i bk14: 220a 187425i bk15: 176a 187475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0692286
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189026 n_nop=185643 n_act=260 n_pre=244 n_req=869 n_rd=2680 n_write=199 bw_util=0.03046
n_activity=13616 dram_eff=0.4229
bk0: 164a 187644i bk1: 188a 187427i bk2: 212a 187598i bk3: 176a 187652i bk4: 124a 188095i bk5: 144a 187926i bk6: 132a 188228i bk7: 160a 187770i bk8: 188a 187702i bk9: 180a 187578i bk10: 176a 187385i bk11: 184a 187366i bk12: 180a 187820i bk13: 160a 187750i bk14: 164a 187753i bk15: 148a 187755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.052797
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189026 n_nop=185705 n_act=249 n_pre=233 n_req=865 n_rd=2632 n_write=207 bw_util=0.03004
n_activity=13381 dram_eff=0.4243
bk0: 180a 187297i bk1: 212a 187147i bk2: 164a 187601i bk3: 176a 187360i bk4: 120a 188084i bk5: 140a 187765i bk6: 120a 188314i bk7: 148a 187991i bk8: 172a 187395i bk9: 168a 187626i bk10: 200a 187226i bk11: 208a 187490i bk12: 156a 187791i bk13: 184a 187727i bk14: 132a 187523i bk15: 152a 187645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0774602
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189026 n_nop=185549 n_act=245 n_pre=229 n_req=903 n_rd=2800 n_write=203 bw_util=0.03177
n_activity=13343 dram_eff=0.4501
bk0: 184a 187610i bk1: 168a 187690i bk2: 200a 187556i bk3: 176a 187586i bk4: 168a 187726i bk5: 192a 187190i bk6: 148a 187906i bk7: 104a 188131i bk8: 172a 187755i bk9: 172a 187807i bk10: 220a 187360i bk11: 188a 187398i bk12: 172a 187862i bk13: 176a 187324i bk14: 172a 187742i bk15: 188a 187452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0748468
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189026 n_nop=185635 n_act=255 n_pre=239 n_req=866 n_rd=2708 n_write=189 bw_util=0.03065
n_activity=13558 dram_eff=0.4273
bk0: 152a 187924i bk1: 160a 187658i bk2: 196a 187417i bk3: 184a 187720i bk4: 152a 187834i bk5: 116a 187963i bk6: 136a 187945i bk7: 144a 187714i bk8: 184a 187424i bk9: 168a 187524i bk10: 200a 187302i bk11: 188a 187421i bk12: 192a 187561i bk13: 188a 187418i bk14: 196a 187096i bk15: 152a 187447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0778888

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5342, Miss = 351, Miss_rate = 0.066, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[1]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[4]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[5]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 5374, Miss = 340, Miss_rate = 0.063, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[8]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[9]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[10]: Access = 5194, Miss = 349, Miss_rate = 0.067, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 5547, Miss = 352, Miss_rate = 0.063, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 5525, Miss = 359, Miss_rate = 0.065, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 5168, Miss = 331, Miss_rate = 0.064, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 6308, Miss = 311, Miss_rate = 0.049, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[17]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[18]: Access = 5419, Miss = 359, Miss_rate = 0.066, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[20]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3346
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.6383
	minimum = 6
	maximum = 515
Network latency average = 19.5418
	minimum = 6
	maximum = 490
Slowest packet = 132296
Flit latency average = 17.8627
	minimum = 6
	maximum = 490
Slowest flit = 203591
Fragmentation average = 0.0121412
	minimum = 0
	maximum = 286
Injected packet rate average = 0.0764805
	minimum = 0.0541218 (at node 8)
	maximum = 0.091323 (at node 39)
Accepted packet rate average = 0.0764805
	minimum = 0.0541218 (at node 8)
	maximum = 0.091323 (at node 39)
Injected flit rate average = 0.1202
	minimum = 0.0698495 (at node 8)
	maximum = 0.171593 (at node 39)
Accepted flit rate average= 0.1202
	minimum = 0.100502 (at node 8)
	maximum = 0.162146 (at node 27)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8527 (9 samples)
	minimum = 6 (9 samples)
	maximum = 166.889 (9 samples)
Network latency average = 15.0563 (9 samples)
	minimum = 6 (9 samples)
	maximum = 141.556 (9 samples)
Flit latency average = 15.4131 (9 samples)
	minimum = 6 (9 samples)
	maximum = 141 (9 samples)
Fragmentation average = 0.00134903 (9 samples)
	minimum = 0 (9 samples)
	maximum = 31.7778 (9 samples)
Injected packet rate average = 0.0290836 (9 samples)
	minimum = 0.0201921 (9 samples)
	maximum = 0.0701425 (9 samples)
Accepted packet rate average = 0.0290836 (9 samples)
	minimum = 0.0201921 (9 samples)
	maximum = 0.0701425 (9 samples)
Injected flit rate average = 0.0444098 (9 samples)
	minimum = 0.0254363 (9 samples)
	maximum = 0.100199 (9 samples)
Accepted flit rate average = 0.0444098 (9 samples)
	minimum = 0.0328557 (9 samples)
	maximum = 0.125253 (9 samples)
Injected packet size average = 1.52697 (9 samples)
Accepted packet size average = 1.52697 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 44 sec (104 sec)
gpgpu_simulation_rate = 106292 (inst/sec)
gpgpu_simulation_rate = 20225 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4290
gpu_sim_insn = 1211812
gpu_ipc =     282.4737
gpu_tot_sim_cycle = 2329881
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       5.2648
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 12232
gpu_stall_icnt2sh    = 85110
partiton_reqs_in_parallel = 94380
partiton_reqs_in_parallel_total    = 2227478
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.9966
partiton_reqs_in_parallel_util = 94380
partiton_reqs_in_parallel_util_total    = 2227478
gpu_sim_cycle_parition_util = 4290
gpu_tot_sim_cycle_parition_util    = 101805
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8847
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     224.6535 GB/Sec
L2_BW_total  =       5.2180 GB/Sec
gpu_total_sim_rate=101373

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5512
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373058
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
462, 302, 942, 302, 496, 757, 316, 302, 868, 652, 435, 317, 461, 943, 482, 332, 667, 564, 724, 1020, 315, 564, 345, 575, 315, 315, 496, 905, 315, 315, 511, 536, 484, 369, 587, 497, 495, 438, 250, 560, 250, 495, 250, 250, 250, 480, 419, 250, 548, 235, 421, 509, 522, 421, 405, 341, 420, 483, 250, 505, 392, 235, 235, 462, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 204038
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:296968	W0_Idle:569173	W0_Scoreboard:1442284	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 313 
maxdqlatency = 0 
maxmflatency = 24644 
averagemflatency = 194 
max_icnt2mem_latency = 24398 
max_icnt2sh_latency = 2329880 
mrq_lat_table:6737 	190 	336 	950 	451 	542 	419 	94 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112933 	12849 	824 	1477 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	64585 	7260 	18357 	10620 	20362 	4756 	733 	591 	983 	3 	5 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52088 	14518 	19386 	689 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	32379 	8699 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	161 	16 	6 	6 	0 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         8        21         7        10        20        19         7 
dram[1]:        13        12        14        16        16        16        16        16         8        12        12        12        12        21        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        12         6        10         8        23        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        11        12        16        14        14        14        23 
dram[4]:         8        12        20        16        16        16        17        16         7         8        15         8        10        20        12        11 
dram[5]:        18        16        21        16        16        16        17        16         9         6        15         8        15        23        14        16 
dram[6]:        14        19        16        14        16        16        16        16         7        10        10         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12        10        14         8        15        18        15        20 
dram[8]:        16        12         9        12        16        16        16        16        11        11        16        10        14        20        22        18 
dram[9]:        26        13        18        20        16        16        16        16        15        14        14        12        24        12        20        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        10        18        12        30        16        14 
maximum service time to same row:
dram[0]:      2787      2917      7819     14588     10746     24350      2227      3864      6620      3414      8100     13299      7142      7963     23937      4021 
dram[1]:     36796     17880      4872     14113      4533      2514       970      2595      6584      7490      6611      9282      6106      5181      5932      4605 
dram[2]:     16268      4488     32079      5945      6792      6130     10307      6681     24308      5435      8654     11263      5090      8007      8328      4912 
dram[3]:     25683     36472     36704     12229     14533      5728       987      7739      8595      1730     10394     14410     11801     11829      8347      8373 
dram[4]:      2616      3953      6910     12764      2181      2933      6803       971     11864      3783     21882      6349     15109      5821      4251      5158 
dram[5]:      5416      3959      5879      7110      2181      2211      9451      6679      9773     36284     32099     12165     10355      5209      6933      4217 
dram[6]:      4038      6933     11192      6088      3179      8149       994      3652      6301     26044      8061     10527      8274      7831      5204     17925 
dram[7]:     37533      7634      8564      5008      3007      3629       987      4225      4690      3802     17361     16195      4991      4390      8494     31832 
dram[8]:     10914      2825      7088     11752      2225      2183       973      3175      6177     23780      8917      9537     10543      5170     35900     35812 
dram[9]:      3930     13820     34116     32925      2681      2319       981      1843      5636      6649     35089     16503     31832     23875      7976      8387 
dram[10]:      6884     10278     11470      4039      5481      5675     11713       988      6036      5453     17431     34100      5847      3155      2718     11667 
average row accesses per activate:
dram[0]:  4.000000  3.294118  5.000000  5.727273  3.153846  3.909091  3.090909  3.250000  2.900000  2.772727  3.736842  2.333333  3.470588  5.272727  3.812500  2.708333 
dram[1]:  4.846154  3.210526  4.214286  4.846154  3.071429  3.615385  3.444444  3.090909  2.722222  3.187500  2.956522  3.368421  3.866667  4.133333  4.333333  5.000000 
dram[2]:  3.687500  4.133333  3.722222  3.733333  3.700000  2.812500  2.714286  3.300000  2.950000  3.312500  2.592592  2.952381  2.950000  3.823529  4.461538  3.733333 
dram[3]:  4.666667  4.750000  4.714286  3.473684  4.000000  3.500000  3.666667  3.545455  2.947368  3.000000  3.500000  3.000000  3.222222  3.764706  4.133333  3.611111 
dram[4]:  2.904762  3.111111  4.615385  4.357143  4.000000  3.071429  5.200000  3.888889  2.280000  3.000000  3.041667  3.095238  3.650000  3.500000  3.500000  3.000000 
dram[5]:  4.214286  3.823529  4.250000  4.133333  3.818182  3.666667  3.500000  3.777778  2.789474  2.409091  2.916667  2.538461  3.933333  3.625000  3.368421  3.368421 
dram[6]:  3.052632  5.000000  3.647059  4.846154  3.500000  3.900000  3.300000  2.538461  2.068965  2.500000  2.730769  2.444444  3.750000  4.285714  3.736842  3.529412 
dram[7]:  4.285714  3.705882  4.176471  3.750000  2.833333  3.250000  3.666667  2.857143  3.411765  2.947368  2.772727  2.583333  3.444444  3.933333  3.222222  3.312500 
dram[8]:  3.444444  4.058824  2.850000  4.285714  3.666667  2.714286  5.000000  3.700000  3.312500  2.500000  2.956522  2.482759  5.083333  4.500000  4.727273  3.928571 
dram[9]:  3.937500  3.333333  4.400000  4.357143  3.066667  2.600000  4.111111  3.714286  3.857143  3.866667  3.380952  3.368421  4.538462  2.695652  5.363636  4.333333 
dram[10]:  4.500000  3.437500  3.095238  3.875000  3.076923  3.444444  3.181818  4.000000  3.166667  3.000000  2.481482  2.782609  3.764706  4.200000  4.062500  3.857143 
average row locality = 9728/2826 = 3.442321
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        16        18        16        16         3         3         0         0        11        10        17        18        17        17        17        17 
dram[1]:        20        18        16        16         3         4         0         0        11        11        16        16        17        17        16        18 
dram[2]:        16        16        17        19         3         3         1         0        10        10        16        16        16        17        16        16 
dram[3]:        17        16        18        16         3         3         0         2        11        10        16        16        16        18        17        17 
dram[4]:        16        16        16        17         2         3         1         0        11        10        18        17        16        17        17        18 
dram[5]:        16        16        20        16         3         3         1         0        10        10        17        16        17        17        17        16 
dram[6]:        18        18        16        16         3         3         0         0        11        10        17        16        17        16        16        16 
dram[7]:        19        16        18        16         3         3         0         0        11        11        17        16        17        19        17        16 
dram[8]:        17        16        16        16         3         3         0         0        10        13        18        20        22        17        19        17 
dram[9]:        17        18        16        17         4         4         0         0        11        15        16        17        16        18        16        18 
dram[10]:        16        15        16        16         2         2         1         0        11        12        17        17        16        16        16        16 
total reads: 2164
min_bank_accesses = 0!
chip skew: 207/189 = 1.10
average mf latency per bank:
dram[0]:       1556      1386      2130      2142      4816      4464      5383      5038      3026      2993      2200      2270      1465      1365      1564      1207
dram[1]:       1564      1268      2457      2241      4434      4120      5766      4908      3333      2953      2263      2278      1566      1106      1485      1354
dram[2]:       1311      1428      1993      2238      4597      4373      4659      5552      3049      3194      2498      2374      1347      1310      1409      1456
dram[3]:       1430      1429      2319      2434      4317      4834      5195      4445      3201      3130      2529      2301      1376      1362      1416      1357
dram[4]:       1326      1154      2377      2355      4813      4513      6293      5227      3010      3164      2242      2082      1266      1294      1258      1429
dram[5]:       1519      1369      2242      2608      4469      4375      5286      5878      3300      3547      2101      2491      1170      1458      1307      1636
dram[6]:       1335      1361      2243      2115      4528      4560      5119      5262      2813      3210      2347      2291      1502      1334      1377      1541
dram[7]:       1474      1429      2250      2262      4856      4757      5462      4918      3020      3430      2264      2413      1296      1286      1168      2054
dram[8]:       1285      1528      2255      2462      4997      4641      5638      5102      3153      3200      2133      2082     14137      1619      1242      1503
dram[9]:       1588      1390      2443      2329      4171      3627      5203      5937      3272      2857      2436      2285      2032      1378      1468      1460
dram[10]:       1618      1482      2235      2373      4492      5243      5073      5027      3171      3321      2229      2465      1549      1418      1421      1823
maximum mf latency per bank:
dram[0]:        563       554      1336      1876      9114      1415       935       529       567      1074      1804       539       635       938       572       513
dram[1]:        905       544      1634      8865      1624      1591      1291       500       478       947       904       904       459       504       718       583
dram[2]:        581       540      1666      1591      1395      1791       544      6116       637       543       943       803       685       470       650       875
dram[3]:        649       459      1655      1704      1404      1526       532       440      1417       481       747      6618       787       965       948       586
dram[4]:        483       527      1778      1777      1525      3042      1117       521      3389      1039       687       638       515       861       624       559
dram[5]:        816       731      1748      1748      1410      1458      1936       544       523      1472       852       581       583       430       757       490
dram[6]:        662       626      1809      1472      1783      1783       416       454       658       491       604       607       423       450       479      1260
dram[7]:        933       494      1601      1601      1375      1707       393      3363      1144       565       696       650       559      1233       427     24644
dram[8]:        576      1335      1343      1458      1371      1427      1252       437       486      1420       863       923       479      1041       467       611
dram[9]:        789       441      1620      1650      1386      1421      1765       458       933       547       584       951     24638       705       550       467
dram[10]:       5985      7527      5870      1631      1370      1409       490       523       678       944       923       573       437       786       541     18437
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=196991 n_nop=193423 n_act=266 n_pre=250 n_req=910 n_rd=2856 n_write=196 bw_util=0.03099
n_activity=14166 dram_eff=0.4309
bk0: 192a 195495i bk1: 152a 195701i bk2: 176a 195665i bk3: 188a 195606i bk4: 152a 195764i bk5: 160a 195617i bk6: 136a 195744i bk7: 156a 195613i bk8: 188a 195189i bk9: 204a 195334i bk10: 216a 195121i bk11: 236a 194724i bk12: 168a 195374i bk13: 164a 195213i bk14: 176a 195232i bk15: 192a 195001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.104888
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=196991 n_nop=193636 n_act=238 n_pre=222 n_req=873 n_rd=2696 n_write=199 bw_util=0.02939
n_activity=13047 dram_eff=0.4438
bk0: 172a 195621i bk1: 172a 195562i bk2: 172a 195890i bk3: 188a 195607i bk4: 160a 195605i bk5: 172a 195658i bk6: 124a 196095i bk7: 136a 195919i bk8: 152a 195702i bk9: 160a 195700i bk10: 208a 195436i bk11: 192a 195400i bk12: 164a 195462i bk13: 180a 195282i bk14: 196a 195133i bk15: 148a 195552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.091126
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=196991 n_nop=193541 n_act=263 n_pre=247 n_req=879 n_rd=2748 n_write=192 bw_util=0.02985
n_activity=14011 dram_eff=0.4197
bk0: 172a 195687i bk1: 184a 195633i bk2: 200a 195415i bk3: 148a 195929i bk4: 136a 196307i bk5: 168a 195675i bk6: 148a 195804i bk7: 132a 196100i bk8: 196a 195120i bk9: 172a 195060i bk10: 216a 194943i bk11: 184a 195143i bk12: 172a 195390i bk13: 192a 195175i bk14: 168a 195422i bk15: 160a 195529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0784706
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=196991 n_nop=193601 n_act=241 n_pre=225 n_req=878 n_rd=2728 n_write=196 bw_util=0.02969
n_activity=13284 dram_eff=0.4402
bk0: 156a 195585i bk1: 164a 195591i bk2: 192a 195521i bk3: 200a 195117i bk4: 164a 195515i bk5: 128a 195586i bk6: 132a 195957i bk7: 148a 195699i bk8: 180a 195253i bk9: 164a 195556i bk10: 188a 195714i bk11: 188a 195377i bk12: 168a 195698i bk13: 184a 195354i bk14: 180a 195313i bk15: 192a 195160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0932631
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=196991 n_nop=193422 n_act=273 n_pre=257 n_req=906 n_rd=2844 n_write=195 bw_util=0.03085
n_activity=14342 dram_eff=0.4238
bk0: 180a 195488i bk1: 160a 195555i bk2: 176a 195619i bk3: 176a 195673i bk4: 152a 195980i bk5: 160a 195396i bk6: 100a 196147i bk7: 140a 195640i bk8: 184a 195210i bk9: 188a 195018i bk10: 220a 195230i bk11: 192a 195320i bk12: 228a 195102i bk13: 212a 195142i bk14: 184a 195032i bk15: 192a 194891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.108909
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=196991 n_nop=193480 n_act=264 n_pre=248 n_req=896 n_rd=2804 n_write=195 bw_util=0.03045
n_activity=13828 dram_eff=0.4338
bk0: 172a 195479i bk1: 196a 195012i bk2: 192a 195212i bk3: 184a 195427i bk4: 156a 195585i bk5: 164a 195403i bk6: 136a 195688i bk7: 136a 195591i bk8: 172a 194963i bk9: 172a 195291i bk10: 212a 195290i bk11: 200a 194946i bk12: 168a 195310i bk13: 164a 195490i bk14: 188a 195098i bk15: 192a 195081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.13225
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=196991 n_nop=193508 n_act=273 n_pre=257 n_req=883 n_rd=2760 n_write=193 bw_util=0.02998
n_activity=14214 dram_eff=0.4155
bk0: 160a 195765i bk1: 148a 195787i bk2: 184a 195524i bk3: 188a 195748i bk4: 156a 195930i bk5: 144a 195996i bk6: 132a 196112i bk7: 132a 196005i bk8: 196a 195217i bk9: 160a 195525i bk10: 216a 195369i bk11: 200a 195383i bk12: 172a 195707i bk13: 176a 195741i bk14: 220a 195390i bk15: 176a 195440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0664294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=196991 n_nop=193608 n_act=260 n_pre=244 n_req=869 n_rd=2680 n_write=199 bw_util=0.02923
n_activity=13616 dram_eff=0.4229
bk0: 164a 195609i bk1: 188a 195392i bk2: 212a 195563i bk3: 176a 195617i bk4: 124a 196060i bk5: 144a 195891i bk6: 132a 196193i bk7: 160a 195735i bk8: 188a 195667i bk9: 180a 195543i bk10: 176a 195350i bk11: 184a 195331i bk12: 180a 195785i bk13: 160a 195715i bk14: 164a 195718i bk15: 148a 195720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0506622
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=196991 n_nop=193670 n_act=249 n_pre=233 n_req=865 n_rd=2632 n_write=207 bw_util=0.02882
n_activity=13381 dram_eff=0.4243
bk0: 180a 195262i bk1: 212a 195112i bk2: 164a 195566i bk3: 176a 195325i bk4: 120a 196049i bk5: 140a 195730i bk6: 120a 196279i bk7: 148a 195956i bk8: 172a 195360i bk9: 168a 195591i bk10: 200a 195191i bk11: 208a 195455i bk12: 156a 195756i bk13: 184a 195692i bk14: 132a 195488i bk15: 152a 195610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0743283
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=196991 n_nop=193514 n_act=245 n_pre=229 n_req=903 n_rd=2800 n_write=203 bw_util=0.03049
n_activity=13343 dram_eff=0.4501
bk0: 184a 195575i bk1: 168a 195655i bk2: 200a 195521i bk3: 176a 195551i bk4: 168a 195691i bk5: 192a 195155i bk6: 148a 195871i bk7: 104a 196096i bk8: 172a 195720i bk9: 172a 195772i bk10: 220a 195325i bk11: 188a 195363i bk12: 172a 195827i bk13: 176a 195289i bk14: 172a 195707i bk15: 188a 195417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0718205
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=196991 n_nop=193600 n_act=255 n_pre=239 n_req=866 n_rd=2708 n_write=189 bw_util=0.02941
n_activity=13558 dram_eff=0.4273
bk0: 152a 195889i bk1: 160a 195623i bk2: 196a 195382i bk3: 184a 195685i bk4: 152a 195799i bk5: 116a 195928i bk6: 136a 195910i bk7: 144a 195679i bk8: 184a 195389i bk9: 168a 195489i bk10: 200a 195267i bk11: 188a 195386i bk12: 192a 195526i bk13: 188a 195383i bk14: 196a 195061i bk15: 152a 195412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0747395

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5712, Miss = 351, Miss_rate = 0.061, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[1]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[4]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[5]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 5744, Miss = 340, Miss_rate = 0.059, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[8]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[9]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[10]: Access = 5562, Miss = 349, Miss_rate = 0.063, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 5918, Miss = 352, Miss_rate = 0.059, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 5899, Miss = 359, Miss_rate = 0.061, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 5539, Miss = 331, Miss_rate = 0.060, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 8711, Miss = 311, Miss_rate = 0.036, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[17]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[18]: Access = 5789, Miss = 359, Miss_rate = 0.062, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[20]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3346
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.7071
	minimum = 6
	maximum = 588
Network latency average = 41.0176
	minimum = 6
	maximum = 338
Slowest packet = 239209
Flit latency average = 50.9598
	minimum = 6
	maximum = 337
Slowest flit = 373207
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0474143
	minimum = 0.0363721 (at node 27)
	maximum = 0.280135 (at node 44)
Accepted packet rate average = 0.0474143
	minimum = 0.0363721 (at node 27)
	maximum = 0.280135 (at node 44)
Injected flit rate average = 0.0711215
	minimum = 0.0530427 (at node 32)
	maximum = 0.291327 (at node 44)
Accepted flit rate average= 0.0711215
	minimum = 0.0438331 (at node 27)
	maximum = 0.549079 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.2381 (10 samples)
	minimum = 6 (10 samples)
	maximum = 209 (10 samples)
Network latency average = 17.6524 (10 samples)
	minimum = 6 (10 samples)
	maximum = 161.2 (10 samples)
Flit latency average = 18.9677 (10 samples)
	minimum = 6 (10 samples)
	maximum = 160.6 (10 samples)
Fragmentation average = 0.00121412 (10 samples)
	minimum = 0 (10 samples)
	maximum = 28.6 (10 samples)
Injected packet rate average = 0.0309167 (10 samples)
	minimum = 0.0218101 (10 samples)
	maximum = 0.0911418 (10 samples)
Accepted packet rate average = 0.0309167 (10 samples)
	minimum = 0.0218101 (10 samples)
	maximum = 0.0911418 (10 samples)
Injected flit rate average = 0.047081 (10 samples)
	minimum = 0.0281969 (10 samples)
	maximum = 0.119312 (10 samples)
Accepted flit rate average = 0.047081 (10 samples)
	minimum = 0.0339534 (10 samples)
	maximum = 0.167636 (10 samples)
Injected packet size average = 1.52283 (10 samples)
Accepted packet size average = 1.52283 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 1 sec (121 sec)
gpgpu_simulation_rate = 101373 (inst/sec)
gpgpu_simulation_rate = 19255 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 55158
gpu_sim_insn = 2703696
gpu_ipc =      49.0173
gpu_tot_sim_cycle = 2607697
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       5.7407
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 195992
gpu_stall_icnt2sh    = 775191
partiton_reqs_in_parallel = 1029716
partiton_reqs_in_parallel_total    = 2321858
partiton_level_parallism =      18.6685
partiton_level_parallism_total  =       1.2853
partiton_reqs_in_parallel_util = 1029716
partiton_reqs_in_parallel_util_total    = 2321858
gpu_sim_cycle_parition_util = 55030
gpu_tot_sim_cycle_parition_util    = 106095
partiton_level_parallism_util =      18.7119
partiton_level_parallism_util_total  =      20.8011
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     516.9541 GB/Sec
L2_BW_total  =      15.5967 GB/Sec
gpu_total_sim_rate=42050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5512
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 641986
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1199, 782, 1605, 972, 1072, 1308, 820, 885, 1419, 1220, 1013, 862, 1217, 1408, 1138, 912, 888, 865, 1066, 1334, 631, 828, 603, 789, 613, 528, 658, 1168, 691, 569, 811, 812, 863, 669, 860, 786, 794, 664, 392, 824, 540, 761, 589, 576, 550, 680, 745, 501, 823, 498, 736, 894, 822, 633, 786, 607, 661, 894, 512, 732, 760, 514, 485, 937, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 1150501
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1137993
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7622
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1630597	W0_Idle:667526	W0_Scoreboard:2153498	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1263 
maxdqlatency = 0 
maxmflatency = 31130 
averagemflatency = 293 
max_icnt2mem_latency = 30848 
max_icnt2sh_latency = 2607328 
mrq_lat_table:11216 	278 	451 	1187 	789 	1068 	1347 	1132 	813 	283 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	351337 	68455 	4031 	3467 	89 	54 	125 	1371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	85960 	18900 	152130 	75107 	45365 	41700 	4473 	2593 	1242 	73 	54 	125 	1371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	83819 	69972 	127507 	8581 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	32379 	106273 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	234 	36 	24 	6 	0 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        20        19         9 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        12        21        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        12         8        11        15        23        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        12        20        16        16        16        17        16        12         8        15        11        10        20        12        11 
dram[5]:        18        16        21        16        16        16        17        16         9        10        15         8        15        23        14        16 
dram[6]:        14        19        16        14        16        16        16        16         9        10        10         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12        10        14         8        15        18        15        20 
dram[8]:        16        12        12        12        16        16        16        16        11        11        16        10        14        20        22        18 
dram[9]:        26        13        18        20        16        16        16        16        15        14        14        12        24        12        20        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        10        18        12        30        16        14 
maximum service time to same row:
dram[0]:     13875     14354     12622     16556     11719     24350      8320      9309     19488     19567     10839     18401      7947     13447     23937     17223 
dram[1]:     36796     17880      8561     18674     10787     11957     11301     12043     11298      8967      7636     18734     16458     19048     17293     12429 
dram[2]:     16268     14404     32079     10179     16937     12383     14433     14413     24308     17219     14747     11263      8867     11884     12023     10835 
dram[3]:     25683     36472     36704     12229     14533     13296     11239     18018     17465     18040     12038     14410     11801     11829     10794     12852 
dram[4]:     14972     13054      8860     14493     15493     12790      9827     20219     15121     18928     21882     10791     16340     16167      8815     14774 
dram[5]:     14266      9193     10275      7110     13266     17547     12799     12801     11363     36284     32099     12165     16379     13485     16237      8671 
dram[6]:     15411     10398     16621     12994     15246     13161      9114      6009     12331     26044     18578     15651     15527      9624      9885     17925 
dram[7]:     37533      8058     13711     11419     23913     19677      8844     13522     21127      9698     17361     16195      8606      6338      9478     31832 
dram[8]:     14678     15990     13481     12693      7572     12179      9678      7698      8785     23780     18879     16446     17764     12805     35900     35812 
dram[9]:     10022     14398     34116     32925     12295     11669     14395      5414     13137     13157     35089     22220     31832     23875     15401      8387 
dram[10]:     13613     10278     14493     12536     17413      9665     11872     12894      9568     12039     18633     34100     14472     14722     16079     18312 
average row accesses per activate:
dram[0]:  3.500000  3.236842  3.925926  4.148148  2.382353  3.208333  3.115385  2.655172  2.542857  3.266667  2.800000  2.072727  3.000000  4.629630  3.625000  3.026316 
dram[1]:  2.904762  2.395833  2.942857  3.689655  2.645161  3.240000  3.363636  3.521739  2.818182  3.031250  2.340425  2.972222  3.153846  3.388889  3.806452  3.709677 
dram[2]:  3.138889  2.975000  3.352941  2.810811  3.863636  2.906250  3.269231  3.571429  2.404762  3.500000  2.894737  2.780488  3.230769  3.472222  3.529412  3.135135 
dram[3]:  2.950000  2.738095  3.633333  2.800000  3.307692  3.950000  3.037037  3.636364  2.631579  3.533333  3.294118  2.925000  2.833333  3.076923  3.388889  3.571429 
dram[4]:  2.458333  2.642857  3.242424  3.387097  3.074074  2.925926  5.642857  3.714286  2.969697  3.206897  2.853658  2.804878  3.647059  3.175000  3.153846  3.486486 
dram[5]:  3.289474  2.652174  2.878049  2.875000  2.896552  3.480000  3.590909  4.470588  3.064516  2.771429  2.437500  2.581395  3.100000  3.052632  3.500000  3.342105 
dram[6]:  2.883721  3.157895  3.027027  4.035714  2.925926  2.962963  3.250000  2.785714  2.372093  2.828571  2.950000  2.555556  3.184211  3.870968  3.388889  2.804878 
dram[7]:  2.928571  2.926829  3.294118  3.342857  3.560000  3.320000  3.950000  3.192308  3.258065  3.064516  2.789474  2.558140  2.928571  3.342105  3.128205  3.243243 
dram[8]:  2.720930  2.638298  2.682927  4.076923  3.952381  3.111111  4.176471  3.714286  3.392857  3.000000  2.850000  2.413043  3.965517  3.931035  3.718750  3.696970 
dram[9]:  2.975000  2.511111  3.677419  3.964286  3.142857  2.677419  3.076923  3.160000  3.653846  3.366667  2.973684  3.026316  4.592593  3.048780  3.687500  3.742857 
dram[10]:  2.950000  2.627907  2.891892  3.323529  3.727273  2.925926  3.000000  3.809524  3.620690  2.875000  2.404255  2.609756  3.315789  3.870968  3.647059  3.733333 
average row locality = 18569/5939 = 3.126621
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        16        18        16        16         3         3         0         0        11        10        17        18        17        17        17        17 
dram[1]:        20        18        16        16         3         4         0         0        11        11        16        16        17        17        16        18 
dram[2]:        16        16        17        19         3         3         1         0        10        10        16        16        16        17        16        16 
dram[3]:        17        16        18        16         3         3         0         2        11        11        16        16        16        18        17        17 
dram[4]:        16        16        16        17         3         3         1         0        11        10        18        17        16        17        17        18 
dram[5]:        16        16        20        16         3         3         1         0        10        10        17        16        17        17        17        16 
dram[6]:        18        18        16        16         3         3         0         0        11        10        17        16        17        16        16        16 
dram[7]:        19        16        18        16         3         3         0         0        11        11        17        16        17        19        17        17 
dram[8]:        17        17        16        16         3         3         0         0        10        13        18        20        22        17        19        17 
dram[9]:        17        18        16        17         4         4         0         0        11        15        16        17        16        18        16        18 
dram[10]:        16        16        16        16         2         2         1         0        11        12        17        17        16        16        16        16 
total reads: 2169
min_bank_accesses = 0!
chip skew: 208/190 = 1.09
average mf latency per bank:
dram[0]:       4867      5828      5359      5371      6453      6481      9468     11225      9882      9954      9122      9974      4887      5507      5256      5646
dram[1]:       5304      5021      5365      5434      6488      6265      9881     10213     10009      9488      8794      8810      4846      4728      5502      4559
dram[2]:       4826      5636      4702      6109      6389      6405      8388      9216     10098      8872      9651      8662      4871      4488      5717      5923
dram[3]:       4968      6140      6054      6458      7181      5650      9064      9684      8415      8460      9940      9109      5528      4805      4633      5268
dram[4]:       7273      4814      6162      6252      6825      6880      9633     10051      8114      9007      8598      8531      5169      5019      4620      4896
dram[5]:       5471      5798      5488      5545      6291      6001      9581     10010      8601      9589      7838      8328      5075      5328      4431      5019
dram[6]:       5671      5188      5781      5801      6894      7004      9807      9244      8071      9084      8601      8134      5377      4631      4963      5792
dram[7]:       5378      4316      5951      5998      6310      6789      9029      9498      9136     10683      8147      8311      4626      4791      5253      5820
dram[8]:       5165      5037      4639      5140      6135      6755      9444      9136      9604      9291      8953      8736     11249      3854      5285      4946
dram[9]:       5387      5041      5606      4829      6663      6366     10196      9645     10895      8961      9322      8935      4784      4833      5966      4843
dram[10]:       5174      4790      5258      5548      6375      6793      9876     10125      9373      9120      9582      8992      4954      4996      5427      4961
maximum mf latency per bank:
dram[0]:      28385     28585     27115     26028     26163     26032     30954     30817     22777     23696     28852     28734     27076     27411     28898     28946
dram[1]:      28530     28594     26176     26161     26203     26188     26429     30865     28185     28135     26549     28929     27076     27148     29250     28753
dram[2]:      23445     30176     26163     26171     26012     25928     22255     26001     28736     24027     28890     29017     27227     24596     29445     29438
dram[3]:      26695     30404     26092     26102     30801     30932     25758     28530     22130     22100     28949     29064     28484     27134     29442     29486
dram[4]:      30252     29304     25344     26023     30923     31130     25020     28531      3389     24008     28935     28857     27019     27175     29413     29438
dram[5]:      29278     29409     25366     25107     28194     26145     28084     28156     22318     29572     26993     27553     27018     27285     28007     28928
dram[6]:      26853     28606     26069     28643     25892     26129     28370     26547     22852     29580     23253     28727     27019     23072     27983     28801
dram[7]:      28586     25877     27328     27364     27752     31081     26557     26633     29558     29498     22166     26475     27129     27188     28874     29433
dram[8]:      25856     29190     27382     27341     31039     31059     25808     28506     24009     24019     28942     28958     20902     20910     28020     29416
dram[9]:      29213     29217     27354     27446     28513     31101     28416     28521     28118     24037     26558     28852     28513     26256     29373     29416
dram[10]:      29197     24713     27351     26192     28539     30962     25729     28549     25206     28524     28964     28979     27403     26295     29390     28091
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=299410 n_nop=292280 n_act=537 n_pre=521 n_req=1665 n_rd=5876 n_write=196 bw_util=0.04056
n_activity=25694 dram_eff=0.4726
bk0: 412a 295116i bk1: 420a 294991i bk2: 360a 295440i bk3: 384a 295019i bk4: 312a 295392i bk5: 296a 295497i bk6: 324a 295232i bk7: 308a 295493i bk8: 312a 295169i bk9: 352a 295238i bk10: 380a 295751i bk11: 384a 295038i bk12: 412a 295213i bk13: 432a 295067i bk14: 396a 295020i bk15: 392a 294841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413941
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=299410 n_nop=292343 n_act=540 n_pre=524 n_req=1650 n_rd=5804 n_write=199 bw_util=0.0401
n_activity=25284 dram_eff=0.4748
bk0: 408a 294897i bk1: 388a 295280i bk2: 348a 296100i bk3: 364a 295199i bk4: 316a 295065i bk5: 308a 295161i bk6: 296a 295693i bk7: 324a 295285i bk8: 328a 294855i bk9: 344a 295047i bk10: 376a 295058i bk11: 364a 295382i bk12: 424a 295175i bk13: 420a 295153i bk14: 408a 294876i bk15: 388a 295111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.469764
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=299410 n_nop=292124 n_act=543 n_pre=527 n_req=1698 n_rd=6024 n_write=192 bw_util=0.04152
n_activity=26222 dram_eff=0.4741
bk0: 388a 295289i bk1: 412a 294901i bk2: 388a 295183i bk3: 340a 295481i bk4: 328a 295588i bk5: 360a 294577i bk6: 336a 294911i bk7: 300a 295327i bk8: 364a 294574i bk9: 352a 294203i bk10: 376a 294565i bk11: 392a 294536i bk12: 440a 294422i bk13: 432a 294020i bk14: 416a 294785i bk15: 400a 294981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.502021
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=299410 n_nop=292127 n_act=541 n_pre=525 n_req=1702 n_rd=6020 n_write=197 bw_util=0.04153
n_activity=26085 dram_eff=0.4767
bk0: 404a 294117i bk1: 396a 294734i bk2: 364a 295760i bk3: 384a 294476i bk4: 332a 295248i bk5: 304a 294968i bk6: 328a 295051i bk7: 312a 294637i bk8: 356a 294632i bk9: 380a 294459i bk10: 384a 294411i bk11: 404a 294767i bk12: 412a 294462i bk13: 408a 294309i bk14: 420a 293813i bk15: 432a 293905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.531449
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=299410 n_nop=292196 n_act=537 n_pre=521 n_req=1686 n_rd=5960 n_write=196 bw_util=0.04112
n_activity=25742 dram_eff=0.4783
bk0: 408a 295204i bk1: 380a 295072i bk2: 364a 295002i bk3: 352a 295379i bk4: 320a 295502i bk5: 304a 295135i bk6: 312a 295436i bk7: 312a 294833i bk8: 348a 294559i bk9: 332a 294488i bk10: 396a 294428i bk11: 392a 294866i bk12: 432a 294728i bk13: 440a 294295i bk14: 424a 294200i bk15: 444a 294221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.516563
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=299410 n_nop=292001 n_act=567 n_pre=551 n_req=1719 n_rd=6096 n_write=195 bw_util=0.04202
n_activity=26295 dram_eff=0.4785
bk0: 436a 294258i bk1: 424a 293853i bk2: 392a 294533i bk3: 396a 294212i bk4: 324a 294922i bk5: 336a 294986i bk6: 312a 295485i bk7: 304a 295060i bk8: 340a 294129i bk9: 348a 294424i bk10: 400a 294056i bk11: 380a 294523i bk12: 428a 294358i bk13: 396a 294695i bk14: 436a 294035i bk15: 444a 293983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.539965
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=299410 n_nop=292099 n_act=561 n_pre=545 n_req=1696 n_rd=6012 n_write=193 bw_util=0.04145
n_activity=26622 dram_eff=0.4662
bk0: 424a 294443i bk1: 408a 294555i bk2: 384a 294715i bk3: 388a 295058i bk4: 304a 295337i bk5: 308a 295330i bk6: 312a 295397i bk7: 312a 295483i bk8: 364a 294728i bk9: 356a 295091i bk10: 404a 295301i bk11: 396a 295463i bk12: 416a 295515i bk13: 416a 295030i bk14: 424a 294683i bk15: 396a 294549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.431843
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=299410 n_nop=292092 n_act=547 n_pre=531 n_req=1710 n_rd=6040 n_write=200 bw_util=0.04168
n_activity=26431 dram_eff=0.4722
bk0: 416a 294340i bk1: 416a 294615i bk2: 376a 295945i bk3: 404a 295611i bk4: 344a 295534i bk5: 320a 295268i bk6: 316a 295296i bk7: 332a 294985i bk8: 360a 294934i bk9: 336a 295230i bk10: 356a 295287i bk11: 376a 294856i bk12: 424a 295050i bk13: 432a 294445i bk14: 420a 294723i bk15: 412a 294482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.511209
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=299410 n_nop=292376 n_act=513 n_pre=497 n_req=1662 n_rd=5816 n_write=208 bw_util=0.04024
n_activity=24881 dram_eff=0.4842
bk0: 400a 294554i bk1: 428a 294458i bk2: 376a 294715i bk3: 360a 294756i bk4: 320a 295081i bk5: 324a 294500i bk6: 284a 295327i bk7: 312a 294850i bk8: 340a 294375i bk9: 344a 294671i bk10: 384a 294571i bk11: 364a 295502i bk12: 372a 295441i bk13: 388a 295360i bk14: 400a 294495i bk15: 420a 294386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.533726
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=299410 n_nop=292157 n_act=521 n_pre=505 n_req=1709 n_rd=6024 n_write=203 bw_util=0.0416
n_activity=24954 dram_eff=0.4991
bk0: 408a 294393i bk1: 380a 295372i bk2: 392a 294864i bk3: 376a 294524i bk4: 336a 294441i bk5: 316a 294744i bk6: 320a 295212i bk7: 316a 294565i bk8: 336a 294939i bk9: 344a 294887i bk10: 388a 294765i bk11: 392a 294751i bk12: 432a 294955i bk13: 428a 293943i bk14: 408a 294296i bk15: 452a 294248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.561601
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=299410 n_nop=292242 n_act=533 n_pre=517 n_req=1672 n_rd=5928 n_write=190 bw_util=0.04087
n_activity=25552 dram_eff=0.4789
bk0: 408a 294962i bk1: 388a 294522i bk2: 364a 294886i bk3: 388a 294527i bk4: 320a 294796i bk5: 308a 294652i bk6: 320a 294881i bk7: 320a 294876i bk8: 376a 294557i bk9: 320a 294761i bk10: 384a 294602i bk11: 360a 295179i bk12: 440a 294864i bk13: 416a 294904i bk14: 432a 294682i bk15: 384a 294734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.530567

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19299, Miss = 727, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[1]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 19366, Miss = 750, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 19204, Miss = 767, Miss_rate = 0.040, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 19555, Miss = 757, Miss_rate = 0.039, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 19672, Miss = 758, Miss_rate = 0.039, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 19357, Miss = 745, Miss_rate = 0.038, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[15]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 22310, Miss = 719, Miss_rate = 0.032, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[17]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[18]: Access = 19640, Miss = 755, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[19]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[20]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3398
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272439
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.152
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.2926
	minimum = 6
	maximum = 782
Network latency average = 35.0693
	minimum = 6
	maximum = 763
Slowest packet = 266041
Flit latency average = 29.5789
	minimum = 6
	maximum = 763
Slowest flit = 411860
Fragmentation average = 0.0562638
	minimum = 0
	maximum = 427
Injected packet rate average = 0.109081
	minimum = 0.0831437 (at node 2)
	maximum = 0.126882 (at node 29)
Accepted packet rate average = 0.109081
	minimum = 0.0831437 (at node 2)
	maximum = 0.126882 (at node 29)
Injected flit rate average = 0.186586
	minimum = 0.109523 (at node 2)
	maximum = 0.270997 (at node 29)
Accepted flit rate average= 0.186586
	minimum = 0.161347 (at node 30)
	maximum = 0.256384 (at node 16)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.5158 (11 samples)
	minimum = 6 (11 samples)
	maximum = 261.091 (11 samples)
Network latency average = 19.2357 (11 samples)
	minimum = 6 (11 samples)
	maximum = 215.909 (11 samples)
Flit latency average = 19.9324 (11 samples)
	minimum = 6 (11 samples)
	maximum = 215.364 (11 samples)
Fragmentation average = 0.00621864 (11 samples)
	minimum = 0 (11 samples)
	maximum = 64.8182 (11 samples)
Injected packet rate average = 0.0380226 (11 samples)
	minimum = 0.0273859 (11 samples)
	maximum = 0.0943909 (11 samples)
Accepted packet rate average = 0.0380226 (11 samples)
	minimum = 0.0273859 (11 samples)
	maximum = 0.0943909 (11 samples)
Injected flit rate average = 0.0597633 (11 samples)
	minimum = 0.0355902 (11 samples)
	maximum = 0.133101 (11 samples)
Accepted flit rate average = 0.0597633 (11 samples)
	minimum = 0.0455347 (11 samples)
	maximum = 0.175704 (11 samples)
Injected packet size average = 1.57178 (11 samples)
Accepted packet size average = 1.57178 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 56 sec (356 sec)
gpgpu_simulation_rate = 42050 (inst/sec)
gpgpu_simulation_rate = 7324 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4209
gpu_sim_insn = 1431682
gpu_ipc =     340.1478
gpu_tot_sim_cycle = 2834056
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       5.7873
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 195992
gpu_stall_icnt2sh    = 775195
partiton_reqs_in_parallel = 92598
partiton_reqs_in_parallel_total    = 3351574
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.2153
partiton_reqs_in_parallel_util = 92598
partiton_reqs_in_parallel_util_total    = 3351574
gpu_sim_cycle_parition_util = 4209
gpu_tot_sim_cycle_parition_util    = 161125
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.8316
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     230.5983 GB/Sec
L2_BW_total  =      14.6935 GB/Sec
gpu_total_sim_rate=43621

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5512
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672706
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1271, 854, 1677, 1044, 1144, 1380, 892, 957, 1491, 1292, 1085, 934, 1289, 1480, 1210, 984, 924, 901, 1102, 1370, 667, 864, 639, 825, 649, 564, 694, 1204, 727, 605, 847, 848, 899, 705, 896, 822, 830, 700, 428, 860, 576, 797, 625, 612, 586, 716, 781, 537, 859, 534, 772, 930, 858, 669, 822, 643, 697, 930, 548, 768, 796, 550, 521, 973, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 1228436
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1215518
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8032
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1748523	W0_Idle:717166	W0_Scoreboard:2165754	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1263 
maxdqlatency = 0 
maxmflatency = 31130 
averagemflatency = 291 
max_icnt2mem_latency = 30848 
max_icnt2sh_latency = 2834055 
mrq_lat_table:11216 	278 	451 	1187 	789 	1068 	1347 	1132 	813 	283 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	360379 	69552 	4041 	3520 	127 	54 	125 	1371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	87731 	19402 	152460 	76759 	49993 	42942 	4490 	2606 	1294 	106 	54 	125 	1371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	85524 	70308 	127514 	8581 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	32379 	114465 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	242 	37 	24 	6 	0 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        20        19         9 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        12        21        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        12         8        11        15        23        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        12        20        16        16        16        17        16        12         8        15        11        10        20        12        11 
dram[5]:        18        16        21        16        16        16        17        16         9        10        15         8        15        23        14        16 
dram[6]:        14        19        16        14        16        16        16        16         9        10        10         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12        10        14         8        15        18        15        20 
dram[8]:        16        12        12        12        16        16        16        16        11        11        16        10        14        20        22        18 
dram[9]:        26        13        18        20        16        16        16        16        15        14        14        12        24        12        20        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        10        18        12        30        16        14 
maximum service time to same row:
dram[0]:     13875     14354     12622     16556     11719     24350      8320      9309     19488     19567     10839     18401      7947     13447     23937     17223 
dram[1]:     36796     17880      8561     18674     10787     11957     11301     12043     11298      8967      7636     18734     16458     19048     17293     12429 
dram[2]:     16268     14404     32079     10179     16937     12383     14433     14413     24308     17219     14747     11263      8867     11884     12023     10835 
dram[3]:     25683     36472     36704     12229     14533     13296     11239     18018     17465     18040     12038     14410     11801     11829     10794     12852 
dram[4]:     14972     13054      8860     14493     15493     12790      9827     20219     15121     18928     21882     10791     16340     16167      8815     14774 
dram[5]:     14266      9193     10275      7110     13266     17547     12799     12801     11363     36284     32099     12165     16379     13485     16237      8671 
dram[6]:     15411     10398     16621     12994     15246     13161      9114      6009     12331     26044     18578     15651     15527      9624      9885     17925 
dram[7]:     37533      8058     13711     11419     23913     19677      8844     13522     21127      9698     17361     16195      8606      6338      9478     31832 
dram[8]:     14678     15990     13481     12693      7572     12179      9678      7698      8785     23780     18879     16446     17764     12805     35900     35812 
dram[9]:     10022     14398     34116     32925     12295     11669     14395      5414     13137     13157     35089     22220     31832     23875     15401      8387 
dram[10]:     13613     10278     14493     12536     17413      9665     11872     12894      9568     12039     18633     34100     14472     14722     16079     18312 
average row accesses per activate:
dram[0]:  3.500000  3.236842  3.925926  4.148148  2.382353  3.208333  3.115385  2.655172  2.542857  3.266667  2.800000  2.072727  3.000000  4.629630  3.625000  3.026316 
dram[1]:  2.904762  2.395833  2.942857  3.689655  2.645161  3.240000  3.363636  3.521739  2.818182  3.031250  2.340425  2.972222  3.153846  3.388889  3.806452  3.709677 
dram[2]:  3.138889  2.975000  3.352941  2.810811  3.863636  2.906250  3.269231  3.571429  2.404762  3.500000  2.894737  2.780488  3.230769  3.472222  3.529412  3.135135 
dram[3]:  2.950000  2.738095  3.633333  2.800000  3.307692  3.950000  3.037037  3.636364  2.631579  3.533333  3.294118  2.925000  2.833333  3.076923  3.388889  3.571429 
dram[4]:  2.458333  2.642857  3.242424  3.387097  3.074074  2.925926  5.642857  3.714286  2.969697  3.206897  2.853658  2.804878  3.647059  3.175000  3.153846  3.486486 
dram[5]:  3.289474  2.652174  2.878049  2.875000  2.896552  3.480000  3.590909  4.470588  3.064516  2.771429  2.437500  2.581395  3.100000  3.052632  3.500000  3.342105 
dram[6]:  2.883721  3.157895  3.027027  4.035714  2.925926  2.962963  3.250000  2.785714  2.372093  2.828571  2.950000  2.555556  3.184211  3.870968  3.388889  2.804878 
dram[7]:  2.928571  2.926829  3.294118  3.342857  3.560000  3.320000  3.950000  3.192308  3.258065  3.064516  2.789474  2.558140  2.928571  3.342105  3.128205  3.243243 
dram[8]:  2.720930  2.638298  2.682927  4.076923  3.952381  3.111111  4.176471  3.714286  3.392857  3.000000  2.850000  2.413043  3.965517  3.931035  3.718750  3.696970 
dram[9]:  2.975000  2.511111  3.677419  3.964286  3.142857  2.677419  3.076923  3.160000  3.653846  3.366667  2.973684  3.026316  4.592593  3.048780  3.687500  3.742857 
dram[10]:  2.950000  2.627907  2.891892  3.323529  3.727273  2.925926  3.000000  3.809524  3.620690  2.875000  2.404255  2.609756  3.315789  3.870968  3.647059  3.733333 
average row locality = 18569/5939 = 3.126621
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        16        18        16        16         3         3         0         0        11        10        17        18        17        17        17        17 
dram[1]:        20        18        16        16         3         4         0         0        11        11        16        16        17        17        16        18 
dram[2]:        16        16        17        19         3         3         1         0        10        10        16        16        16        17        16        16 
dram[3]:        17        16        18        16         3         3         0         2        11        11        16        16        16        18        17        17 
dram[4]:        16        16        16        17         3         3         1         0        11        10        18        17        16        17        17        18 
dram[5]:        16        16        20        16         3         3         1         0        10        10        17        16        17        17        17        16 
dram[6]:        18        18        16        16         3         3         0         0        11        10        17        16        17        16        16        16 
dram[7]:        19        16        18        16         3         3         0         0        11        11        17        16        17        19        17        17 
dram[8]:        17        17        16        16         3         3         0         0        10        13        18        20        22        17        19        17 
dram[9]:        17        18        16        17         4         4         0         0        11        15        16        17        16        18        16        18 
dram[10]:        16        16        16        16         2         2         1         0        11        12        17        17        16        16        16        16 
total reads: 2169
min_bank_accesses = 0!
chip skew: 208/190 = 1.09
average mf latency per bank:
dram[0]:       4867      5828      5521      5516      6612      6647      9754     11527     10085     10144      9225     10081      4887      5507      5256      5646
dram[1]:       5304      5021      5547      5610      6671      6450     10192     10495     10203      9665      8888      8905      4846      4728      5502      4559
dram[2]:       4826      5636      4820      6225      6627      6618      8655      9519     10271      9043      9742      8751      4871      4488      5717      5923
dram[3]:       4968      6140      6112      6517      7391      5848      9341      9968      8597      8626     10041      9199      5528      4805      4633      5268
dram[4]:       7273      4814      6220      6316      6976      7034      9917     10346      8298      9196      8685      8620      5169      5019      4620      4896
dram[5]:       5471      5798      5544      5608      6461      6179      9890     10319      8795      9772      7924      8417      5075      5328      4431      5019
dram[6]:       5671      5188      5847      5885      7098      7204     10094      9532      8239      9256      8684      8220      5377      4631      4963      5792
dram[7]:       5378      4316      6092      6109      6523      6981      9310      9770      9306     10863      8246      8403      4626      4791      5253      5820
dram[8]:       5165      5037      4739      5254      6381      6989      9822      9465      9832      9498      9059      8834     15361      3854      5285      4946
dram[9]:       5387      5041      5659      4887      6921      6611     10483      9937     11078      9127      9412      9020      4784      4833      5966      4843
dram[10]:       5174      4790      5337      5644      6603      6992     10159     10419      9533      9295      9667      9086      4954      4996      5427      4961
maximum mf latency per bank:
dram[0]:      28385     28585     27115     26028     26163     26032     30954     30817     22777     23696     28852     28734     27076     27411     28898     28946
dram[1]:      28530     28594     26176     26161     26203     26188     26429     30865     28185     28135     26549     28929     27076     27148     29250     28753
dram[2]:      23445     30176     26163     26171     26012     25928     22255     26001     28736     24027     28890     29017     27227     24596     29445     29438
dram[3]:      26695     30404     26092     26102     30801     30932     25758     28530     22130     22100     28949     29064     28484     27134     29442     29486
dram[4]:      30252     29304     25344     26023     30923     31130     25020     28531      3389     24008     28935     28857     27019     27175     29413     29438
dram[5]:      29278     29409     25366     25107     28194     26145     28084     28156     22318     29572     26993     27553     27018     27285     28007     28928
dram[6]:      26853     28606     26069     28643     25892     26129     28370     26547     22852     29580     23253     28727     27019     23072     27983     28801
dram[7]:      28586     25877     27328     27364     27752     31081     26557     26633     29558     29498     22166     26475     27129     27188     28874     29433
dram[8]:      25856     29190     27382     27341     31039     31059     25808     28506     24009     24019     28942     28958     20902     20910     28020     29416
dram[9]:      29213     29217     27354     27446     28513     31101     28416     28521     28118     24037     26558     28852     28513     26256     29373     29416
dram[10]:      29197     24713     27351     26192     28539     30962     25729     28549     25206     28524     28964     28979     27403     26295     29390     28091
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307224 n_nop=300094 n_act=537 n_pre=521 n_req=1665 n_rd=5876 n_write=196 bw_util=0.03953
n_activity=25694 dram_eff=0.4726
bk0: 412a 302930i bk1: 420a 302805i bk2: 360a 303254i bk3: 384a 302833i bk4: 312a 303206i bk5: 296a 303311i bk6: 324a 303046i bk7: 308a 303307i bk8: 312a 302983i bk9: 352a 303052i bk10: 380a 303565i bk11: 384a 302852i bk12: 412a 303027i bk13: 432a 302881i bk14: 396a 302834i bk15: 392a 302655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.403412
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307224 n_nop=300157 n_act=540 n_pre=524 n_req=1650 n_rd=5804 n_write=199 bw_util=0.03908
n_activity=25284 dram_eff=0.4748
bk0: 408a 302711i bk1: 388a 303094i bk2: 348a 303914i bk3: 364a 303013i bk4: 316a 302879i bk5: 308a 302975i bk6: 296a 303507i bk7: 324a 303099i bk8: 328a 302669i bk9: 344a 302861i bk10: 376a 302872i bk11: 364a 303196i bk12: 424a 302989i bk13: 420a 302967i bk14: 408a 302690i bk15: 388a 302925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.457816
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307224 n_nop=299938 n_act=543 n_pre=527 n_req=1698 n_rd=6024 n_write=192 bw_util=0.04047
n_activity=26222 dram_eff=0.4741
bk0: 388a 303103i bk1: 412a 302715i bk2: 388a 302997i bk3: 340a 303295i bk4: 328a 303402i bk5: 360a 302391i bk6: 336a 302725i bk7: 300a 303141i bk8: 364a 302388i bk9: 352a 302017i bk10: 376a 302379i bk11: 392a 302350i bk12: 440a 302236i bk13: 432a 301834i bk14: 416a 302599i bk15: 400a 302795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.489252
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307224 n_nop=299941 n_act=541 n_pre=525 n_req=1702 n_rd=6020 n_write=197 bw_util=0.04047
n_activity=26085 dram_eff=0.4767
bk0: 404a 301931i bk1: 396a 302548i bk2: 364a 303574i bk3: 384a 302290i bk4: 332a 303062i bk5: 304a 302782i bk6: 328a 302865i bk7: 312a 302451i bk8: 356a 302446i bk9: 380a 302273i bk10: 384a 302225i bk11: 404a 302581i bk12: 412a 302276i bk13: 408a 302123i bk14: 420a 301627i bk15: 432a 301719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.517932
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307224 n_nop=300010 n_act=537 n_pre=521 n_req=1686 n_rd=5960 n_write=196 bw_util=0.04007
n_activity=25742 dram_eff=0.4783
bk0: 408a 303018i bk1: 380a 302886i bk2: 364a 302816i bk3: 352a 303193i bk4: 320a 303316i bk5: 304a 302949i bk6: 312a 303250i bk7: 312a 302647i bk8: 348a 302373i bk9: 332a 302302i bk10: 396a 302242i bk11: 392a 302680i bk12: 432a 302542i bk13: 440a 302109i bk14: 424a 302014i bk15: 444a 302035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.503424
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307224 n_nop=299815 n_act=567 n_pre=551 n_req=1719 n_rd=6096 n_write=195 bw_util=0.04095
n_activity=26295 dram_eff=0.4785
bk0: 436a 302072i bk1: 424a 301667i bk2: 392a 302347i bk3: 396a 302026i bk4: 324a 302736i bk5: 336a 302800i bk6: 312a 303299i bk7: 304a 302874i bk8: 340a 301943i bk9: 348a 302238i bk10: 400a 301870i bk11: 380a 302337i bk12: 428a 302172i bk13: 396a 302509i bk14: 436a 301849i bk15: 444a 301797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.526232
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307224 n_nop=299913 n_act=561 n_pre=545 n_req=1696 n_rd=6012 n_write=193 bw_util=0.04039
n_activity=26622 dram_eff=0.4662
bk0: 424a 302257i bk1: 408a 302369i bk2: 384a 302529i bk3: 388a 302872i bk4: 304a 303151i bk5: 308a 303144i bk6: 312a 303211i bk7: 312a 303297i bk8: 364a 302542i bk9: 356a 302905i bk10: 404a 303115i bk11: 396a 303277i bk12: 416a 303329i bk13: 416a 302844i bk14: 424a 302497i bk15: 396a 302363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.420859
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307224 n_nop=299906 n_act=547 n_pre=531 n_req=1710 n_rd=6040 n_write=200 bw_util=0.04062
n_activity=26431 dram_eff=0.4722
bk0: 416a 302154i bk1: 416a 302429i bk2: 376a 303759i bk3: 404a 303425i bk4: 344a 303348i bk5: 320a 303082i bk6: 316a 303110i bk7: 332a 302799i bk8: 360a 302748i bk9: 336a 303044i bk10: 356a 303101i bk11: 376a 302670i bk12: 424a 302864i bk13: 432a 302259i bk14: 420a 302537i bk15: 412a 302296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.498207
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307224 n_nop=300190 n_act=513 n_pre=497 n_req=1662 n_rd=5816 n_write=208 bw_util=0.03922
n_activity=24881 dram_eff=0.4842
bk0: 400a 302368i bk1: 428a 302272i bk2: 376a 302529i bk3: 360a 302570i bk4: 320a 302895i bk5: 324a 302314i bk6: 284a 303141i bk7: 312a 302664i bk8: 340a 302189i bk9: 344a 302485i bk10: 384a 302385i bk11: 364a 303316i bk12: 372a 303255i bk13: 388a 303174i bk14: 400a 302309i bk15: 420a 302200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.520151
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307224 n_nop=299971 n_act=521 n_pre=505 n_req=1709 n_rd=6024 n_write=203 bw_util=0.04054
n_activity=24954 dram_eff=0.4991
bk0: 408a 302207i bk1: 380a 303186i bk2: 392a 302678i bk3: 376a 302338i bk4: 336a 302255i bk5: 316a 302558i bk6: 320a 303026i bk7: 316a 302379i bk8: 336a 302753i bk9: 344a 302701i bk10: 388a 302579i bk11: 392a 302565i bk12: 432a 302769i bk13: 428a 301757i bk14: 408a 302110i bk15: 452a 302062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.547317
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=307224 n_nop=300056 n_act=533 n_pre=517 n_req=1672 n_rd=5928 n_write=190 bw_util=0.03983
n_activity=25552 dram_eff=0.4789
bk0: 408a 302776i bk1: 388a 302336i bk2: 364a 302700i bk3: 388a 302341i bk4: 320a 302610i bk5: 308a 302466i bk6: 320a 302695i bk7: 320a 302690i bk8: 376a 302371i bk9: 320a 302575i bk10: 384a 302416i bk11: 360a 302993i bk12: 440a 302678i bk13: 416a 302718i bk14: 432a 302496i bk15: 384a 302548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.517072

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19671, Miss = 727, Miss_rate = 0.037, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[1]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 19738, Miss = 750, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 19576, Miss = 767, Miss_rate = 0.039, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 19927, Miss = 757, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 20048, Miss = 758, Miss_rate = 0.038, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 19733, Miss = 745, Miss_rate = 0.038, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[15]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 24734, Miss = 719, Miss_rate = 0.029, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[17]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[18]: Access = 20012, Miss = 755, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[19]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[20]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3398
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145012
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.151
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.7082
	minimum = 6
	maximum = 587
Network latency average = 40.9248
	minimum = 6
	maximum = 414
Slowest packet = 861116
Flit latency average = 50.8547
	minimum = 6
	maximum = 413
Slowest flit = 1433079
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0486692
	minimum = 0.0380228 (at node 1)
	maximum = 0.288023 (at node 44)
Accepted packet rate average = 0.0486692
	minimum = 0.0380228 (at node 1)
	maximum = 0.288023 (at node 44)
Injected flit rate average = 0.0730038
	minimum = 0.0546578 (at node 30)
	maximum = 0.29943 (at node 44)
Accepted flit rate average= 0.0730038
	minimum = 0.0456274 (at node 1)
	maximum = 0.564639 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.2818 (12 samples)
	minimum = 6 (12 samples)
	maximum = 288.25 (12 samples)
Network latency average = 21.0432 (12 samples)
	minimum = 6 (12 samples)
	maximum = 232.417 (12 samples)
Flit latency average = 22.5093 (12 samples)
	minimum = 6 (12 samples)
	maximum = 231.833 (12 samples)
Fragmentation average = 0.00570042 (12 samples)
	minimum = 0 (12 samples)
	maximum = 59.4167 (12 samples)
Injected packet rate average = 0.0389098 (12 samples)
	minimum = 0.0282723 (12 samples)
	maximum = 0.110527 (12 samples)
Accepted packet rate average = 0.0389098 (12 samples)
	minimum = 0.0282723 (12 samples)
	maximum = 0.110527 (12 samples)
Injected flit rate average = 0.0608667 (12 samples)
	minimum = 0.0371791 (12 samples)
	maximum = 0.146962 (12 samples)
Accepted flit rate average = 0.0608667 (12 samples)
	minimum = 0.0455424 (12 samples)
	maximum = 0.208115 (12 samples)
Injected packet size average = 1.5643 (12 samples)
Accepted packet size average = 1.5643 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 16 sec (376 sec)
gpgpu_simulation_rate = 43621 (inst/sec)
gpgpu_simulation_rate = 7537 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 88166
gpu_sim_insn = 4962251
gpu_ipc =      56.2830
gpu_tot_sim_cycle = 3144880
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       6.7932
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 735182
gpu_stall_icnt2sh    = 2365423
partiton_reqs_in_parallel = 1400462
partiton_reqs_in_parallel_total    = 3444172
partiton_level_parallism =      15.8844
partiton_level_parallism_total  =       1.5405
partiton_reqs_in_parallel_util = 1400462
partiton_reqs_in_parallel_util_total    = 3444172
gpu_sim_cycle_parition_util = 87817
gpu_tot_sim_cycle_parition_util    = 165334
partiton_level_parallism_util =      15.9475
partiton_level_parallism_util_total  =      19.1373
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     562.9868 GB/Sec
L2_BW_total  =      29.0245 GB/Sec
gpu_total_sim_rate=26771

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5512
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966710
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1856, 1523, 2387, 1615, 1767, 1994, 1461, 1680, 2165, 1877, 1679, 1534, 1858, 2197, 1875, 1646, 1198, 1163, 1369, 1670, 997, 1130, 906, 1139, 927, 846, 1020, 1531, 1017, 910, 1167, 1155, 1154, 1034, 1210, 1165, 1154, 1060, 717, 1082, 890, 1076, 1014, 968, 848, 1011, 1035, 805, 1122, 824, 1096, 1211, 1171, 1008, 1093, 905, 999, 1282, 840, 1100, 1126, 852, 869, 1301, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 3156841
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3127364
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 24591
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4042536	W0_Idle:814136	W0_Scoreboard:3884526	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1263 
maxdqlatency = 0 
maxmflatency = 71011 
averagemflatency = 570 
max_icnt2mem_latency = 70770 
max_icnt2sh_latency = 3144228 
mrq_lat_table:14713 	303 	460 	1210 	804 	1069 	1347 	1132 	813 	283 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	718092 	221490 	5216 	5708 	1414 	767 	1155 	4677 	4298 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	105759 	31624 	363359 	206519 	97938 	126976 	11755 	3785 	3303 	1089 	759 	1168 	4687 	4262 	28 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	129354 	181005 	347652 	27341 	324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	32379 	244455 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	273 	83 	71 	55 	4 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        20        19         9 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        21        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        12         8        11        15        23        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        12        20        16        16        16        17        16        12         8        15        11        10        20        12        11 
dram[5]:        18        16        21        16        16        16        17        16         9        10        15        12        15        23        14        16 
dram[6]:        14        19        16        14        16        16        16        16         9        10        10         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12        10        14        11        15        18        15        20 
dram[8]:        16        12        12        12        16        16        16        16        11        11        16        10        14        20        22        18 
dram[9]:        26        13        18        20        16        16        16        16        15        14        14        12        24        12        20        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        10        18        12        30        16        14 
maximum service time to same row:
dram[0]:     23524     27347     12622     16556     18079     24350     18853     16256     24161     19567     22193     18401     12675     18037     23937     17223 
dram[1]:     36796     17880     19093     18674     18755     15004     18202     14412     15662     15929     21395     18734     16458     23156     24739     20063 
dram[2]:     18387     14404     32079     16155     16937     18175     23475     19013     24308     17219     19388     19770     12535     21975     12912     29143 
dram[3]:     25683     36472     36704     19347     25013     20468     18523     19838     22847     32993     18216     18234     16986     11829     12824     26894 
dram[4]:     19842     15680     18441     14622     20880     19504     25035     20219     30996     20703     26597     28369     27942     22714     16858     23266 
dram[5]:     46278     19053     16255     24416     13266     23515     19513     18450     30744     36284     32099     25917     16379     15945     18998     23039 
dram[6]:     15411     22990     16621     17435     16345     13161     13848     13825     28631     26044     19393     28986     15527     18120     21487     19022 
dram[7]:     37533     24199     13711     19898     23913     19677     18914     21756     21127     35241     24990     21961     11202     25047     21579     31832 
dram[8]:     25068     23802     13481     16211     13326     19438     19708     15475     15578     23780     18879     18106     17764     12805     35900     35812 
dram[9]:     23414     19963     34116     32925     18048     24724     17106     15576     22051     19474     35089     22924     31832     23875     17171     21233 
dram[10]:     21722     17577     28446     21438     17889     17734     18463     16317     22828     15238     18633     34100     26412     14722     17334     23067 
average row accesses per activate:
dram[0]:  3.065217  3.155555  3.657143  3.878788  2.428571  2.756757  2.909091  2.742857  2.437500  2.829268  2.568627  2.030769  2.735849  3.625000  3.222222  2.843137 
dram[1]:  2.716981  2.327869  3.047619  3.368421  2.428571  2.710526  3.096774  3.310345  2.543478  2.659091  2.220339  2.673469  2.959184  3.222222  3.600000  3.560976 
dram[2]:  2.745098  2.622642  3.307692  2.673469  3.400000  2.615385  3.031250  3.428571  2.230769  3.052632  2.620000  2.729167  3.000000  3.085106  2.938776  2.938776 
dram[3]:  2.877551  2.545455  3.333333  2.645833  3.000000  3.290323  2.594594  3.379310  2.600000  3.000000  3.195122  2.847826  2.716981  2.654546  2.959184  3.372093 
dram[4]:  2.333333  2.545455  2.909091  3.146342  2.525000  2.833333  4.619048  3.200000  3.000000  2.974359  2.714286  2.693877  3.272727  2.788461  2.920000  3.266667 
dram[5]:  3.111111  2.592592  2.808511  2.844445  2.615385  2.833333  2.939394  4.173913  3.135135  2.761905  2.275862  2.381818  2.685185  2.636364  3.041667  2.959184 
dram[6]:  2.679245  2.730769  2.560000  3.764706  2.615385  2.318182  2.909091  2.400000  2.250000  2.521739  2.640000  2.471698  2.636364  3.200000  3.372093  2.900000 
dram[7]:  2.958333  2.603774  2.888889  3.121951  3.187500  2.487805  3.310345  3.200000  3.250000  2.925000  2.538461  2.620000  2.685185  3.000000  2.843137  3.020833 
dram[8]:  2.592592  2.641510  2.461539  3.368421  3.400000  2.914286  3.096774  3.200000  2.829268  2.833333  2.557692  2.213115  2.903846  3.348837  3.500000  3.295455 
dram[9]:  2.545455  2.431035  3.121951  3.486486  2.783784  2.710526  2.823529  2.909091  3.575758  2.904762  2.729167  3.142857  3.891892  2.862745  3.272727  3.244444 
dram[10]:  2.836735  2.438596  3.047619  2.976744  3.225806  2.564103  2.621622  3.428571  3.189189  2.833333  2.298246  2.588235  3.063830  3.428571  3.348837  3.692308 
average row locality = 22139/7713 = 2.870349
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        18        16        16         3         3         0         0        11        10        17        18        17        17        17        17 
dram[1]:        20        18        16        16         3         4         0         0        11        11        16        16        17        17        16        18 
dram[2]:        16        16        17        19         3         3         1         0        10        10        16        16        16        17        16        16 
dram[3]:        17        16        18        16         3         3         0         2        11        11        16        16        16        18        17        17 
dram[4]:        16        16        16        17         3         3         1         0        11        10        18        17        16        17        17        18 
dram[5]:        16        16        20        16         3         3         1         0        10        10        17        16        17        17        17        16 
dram[6]:        18        18        16        16         3         3         0         0        11        10        17        16        17        16        16        16 
dram[7]:        19        16        18        16         3         3         0         0        11        11        17        16        17        19        17        17 
dram[8]:        17        17        16        16         3         3         0         0        10        13        18        20        22        17        19        17 
dram[9]:        17        18        16        17         4         4         0         0        11        15        16        17        16        18        16        18 
dram[10]:        16        16        16        16         2         2         1         0        11        12        17        17        16        16        16        16 
total reads: 2169
min_bank_accesses = 0!
chip skew: 208/190 = 1.09
average mf latency per bank:
dram[0]:      21263     22236     21695     20945     25885     24955     33457     33364     31816     32684     34018     33716     19866     19890     18929     19791
dram[1]:      20087     20987     20865     21106     24861     26491     31303     33901     30443     30552     32010     31867     18846     19641     19281     17721
dram[2]:      21142     20615     20868     21971     25058     26800     31081     31489     33595     31545     32570     32911     19840     18603     19335     19502
dram[3]:      20146     21286     20490     22443     25150     23022     32329     33406     29854     29154     33628     32680     19208     18618     18408     18676
dram[4]:      23065     21325     21953     21465     25307     25058     33000     33589     29447     30372     32085     32690     18416     19284     17752     19265
dram[5]:      20681     21081     22369     22194     24819     23635     31023     32086     31023     32751     30519     31687     20084     19268     18199     19269
dram[6]:      21557     20758     21631     22246     26249     25849     32253     31871     28991     32001     31026     32333     19816     20049     18944     19518
dram[7]:      20681     20327     21324     21583     26367     25489     31293     32794     32060     30891     30002     31270     19625     19319     19787     21256
dram[8]:      21656     21584     20438     21592     24644     25982     32825     30903     30768     30069     30661     30541     26711     17689     18288     20119
dram[9]:      21341     21832     21630     22279     24943     24131     33258     31925     31652     30892     32760     33389     18714     18771     20023     20154
dram[10]:      21198     20664     21231     22071     25092     27084     31990     33277     31381     30320     33155     32935     19223     19646     20012     19175
maximum mf latency per bank:
dram[0]:      54921     55187     57540     57493     69236     69308     70992     70994     60216     60218     61457     61610     58691     58684     53549     58451
dram[1]:      55174     55311     57495     57517     69264     69292     71011     70964     60300     53327     61596     61563     58709     58741     58464     58511
dram[2]:      55168     55337     57083     57470     69244     69234     59089     59095     53327     53487     61432     58315     56728     55610     58616     58671
dram[3]:      57456     57636     57432     57490     57976     69021     58102     58847     53524     53492     58336     58373     55562     57410     58741     58558
dram[4]:      57564     57512     61121     62810     68954     69034     59008     58990     57319     60029     58600     58411     57287     57233     59950     60069
dram[5]:      57505     57557     62817     62947     68955     68923     58099     58095     60229     60067     59509     59514     57362     57289     60086     60088
dram[6]:      58069     58099     57503     57685     69232     68970     57165     57217     60370     60333     59674     60692     57093     57134     59931     61647
dram[7]:      57884     57902     57661     55946     68925     65657     57187     59998     60345     60259     60679     60565     57093     56535     61659     54807
dram[8]:      57925     58047     57394     57427     65471     65450     60017     60006     57264     57289     55329     57119     54751     57371     54469     54356
dram[9]:      57993     58031     57419     57438     65563     69156     60011     60043     57327     60143     58443     58568     57333     57287     54218     53997
dram[10]:      57994     55080     57387     57076     69172     70965     60026     58432     60189     60230     58444     61349     57297     58852     54812     54895
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470934 n_nop=462092 n_act=701 n_pre=685 n_req=2011 n_rd=7260 n_write=196 bw_util=0.03166
n_activity=35782 dram_eff=0.4167
bk0: 500a 466169i bk1: 496a 466199i bk2: 448a 466587i bk3: 448a 466286i bk4: 396a 466584i bk5: 396a 466519i bk6: 384a 466469i bk7: 384a 466735i bk8: 424a 466177i bk9: 424a 466359i bk10: 456a 466841i bk11: 456a 466182i bk12: 512a 466219i bk13: 512a 466117i bk14: 512a 465986i bk15: 512a 465791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263425
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470934 n_nop=462073 n_act=707 n_pre=691 n_req=2015 n_rd=7264 n_write=199 bw_util=0.03169
n_activity=35776 dram_eff=0.4172
bk0: 496a 465969i bk1: 496a 466280i bk2: 448a 467260i bk3: 448a 466356i bk4: 396a 466158i bk5: 396a 466200i bk6: 384a 466804i bk7: 384a 466554i bk8: 424a 465884i bk9: 424a 466104i bk10: 460a 466122i bk11: 460a 466408i bk12: 512a 466253i bk13: 512a 466285i bk14: 512a 465972i bk15: 512a 466149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298946
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470934 n_nop=462094 n_act=702 n_pre=686 n_req=2007 n_rd=7260 n_write=192 bw_util=0.03165
n_activity=35425 dram_eff=0.4207
bk0: 496a 466227i bk1: 492a 465935i bk2: 448a 466445i bk3: 448a 466495i bk4: 396a 466774i bk5: 396a 465839i bk6: 384a 466197i bk7: 384a 466532i bk8: 424a 465742i bk9: 424a 465342i bk10: 460a 465642i bk11: 460a 465745i bk12: 512a 465582i bk13: 512a 465116i bk14: 512a 465733i bk15: 512a 465977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.319325
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470934 n_nop=462107 n_act=693 n_pre=677 n_req=2012 n_rd=7260 n_write=197 bw_util=0.03167
n_activity=35335 dram_eff=0.4221
bk0: 496a 465246i bk1: 496a 465753i bk2: 448a 466888i bk3: 444a 465687i bk4: 396a 466437i bk5: 396a 466031i bk6: 384a 466208i bk7: 384a 465848i bk8: 424a 465842i bk9: 424a 465673i bk10: 460a 465607i bk11: 460a 466045i bk12: 512a 465551i bk13: 512a 465235i bk14: 512a 464839i bk15: 512a 465077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338134
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470934 n_nop=462098 n_act=694 n_pre=678 n_req=2013 n_rd=7268 n_write=196 bw_util=0.0317
n_activity=35309 dram_eff=0.4228
bk0: 496a 466268i bk1: 496a 466046i bk2: 448a 466067i bk3: 448a 466469i bk4: 392a 466561i bk5: 396a 466252i bk6: 384a 466628i bk7: 384a 465991i bk8: 424a 465798i bk9: 424a 465568i bk10: 460a 465624i bk11: 460a 466063i bk12: 512a 465841i bk13: 512a 465378i bk14: 516a 465270i bk15: 516a 465416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328723
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470934 n_nop=462043 n_act=720 n_pre=704 n_req=2013 n_rd=7272 n_write=195 bw_util=0.03171
n_activity=35458 dram_eff=0.4212
bk0: 496a 465486i bk1: 496a 465021i bk2: 448a 465779i bk3: 448a 465516i bk4: 396a 466064i bk5: 396a 466119i bk6: 384a 466607i bk7: 384a 466284i bk8: 424a 465345i bk9: 424a 465657i bk10: 460a 465238i bk11: 460a 465609i bk12: 512a 465364i bk13: 512a 465585i bk14: 516a 465094i bk15: 516a 465068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.343367
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470934 n_nop=462007 n_act=739 n_pre=723 n_req=2011 n_rd=7272 n_write=193 bw_util=0.0317
n_activity=36591 dram_eff=0.408
bk0: 496a 465594i bk1: 496a 465581i bk2: 448a 465793i bk3: 448a 466308i bk4: 396a 466406i bk5: 396a 466259i bk6: 384a 466558i bk7: 384a 466570i bk8: 424a 465897i bk9: 424a 466225i bk10: 460a 466475i bk11: 460a 466664i bk12: 512a 466433i bk13: 512a 466017i bk14: 516a 465859i bk15: 516a 465641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274903
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470934 n_nop=462100 n_act=699 n_pre=683 n_req=2013 n_rd=7252 n_write=200 bw_util=0.03165
n_activity=35612 dram_eff=0.4185
bk0: 492a 465570i bk1: 488a 465711i bk2: 448a 467058i bk3: 448a 466883i bk4: 396a 466791i bk5: 396a 466270i bk6: 384a 466446i bk7: 384a 466310i bk8: 424a 466208i bk9: 424a 466355i bk10: 460a 466272i bk11: 460a 466037i bk12: 512a 466106i bk13: 512a 465553i bk14: 512a 465773i bk15: 512a 465539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325192
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470934 n_nop=462086 n_act=700 n_pre=684 n_req=2022 n_rd=7256 n_write=208 bw_util=0.0317
n_activity=35569 dram_eff=0.4197
bk0: 492a 465628i bk1: 492a 465687i bk2: 448a 465824i bk3: 448a 465818i bk4: 396a 466245i bk5: 396a 465702i bk6: 384a 466302i bk7: 384a 466014i bk8: 424a 465415i bk9: 424a 465811i bk10: 460a 465647i bk11: 460a 466472i bk12: 516a 466124i bk13: 508a 466254i bk14: 512a 465525i bk15: 512a 465457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339699
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470934 n_nop=462133 n_act=675 n_pre=659 n_req=2019 n_rd=7264 n_write=203 bw_util=0.03171
n_activity=34562 dram_eff=0.4321
bk0: 492a 465387i bk1: 492a 466354i bk2: 448a 466026i bk3: 448a 465679i bk4: 396a 465623i bk5: 396a 465937i bk6: 384a 466398i bk7: 384a 465748i bk8: 428a 466130i bk9: 428a 465964i bk10: 460a 465926i bk11: 460a 466065i bk12: 512a 466101i bk13: 512a 465071i bk14: 512a 465332i bk15: 512a 465406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357222
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470934 n_nop=462140 n_act=684 n_pre=668 n_req=2003 n_rd=7252 n_write=190 bw_util=0.03161
n_activity=35050 dram_eff=0.4247
bk0: 492a 466110i bk1: 492a 465507i bk2: 448a 466121i bk3: 448a 465701i bk4: 392a 465971i bk5: 392a 465709i bk6: 384a 466024i bk7: 384a 466089i bk8: 428a 465769i bk9: 428a 465851i bk10: 456a 465750i bk11: 460a 466267i bk12: 512a 466014i bk13: 512a 465974i bk14: 512a 465838i bk15: 512a 465792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337529

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43728, Miss = 908, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 43586, Miss = 908, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 43340, Miss = 909, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 43434, Miss = 909, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 43762, Miss = 909, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 43628, Miss = 909, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 48324, Miss = 908, Miss_rate = 0.019, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[18]: Access = 44452, Miss = 908, Miss_rate = 0.020, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[20]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3414
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664589
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.243
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.4746
	minimum = 6
	maximum = 834
Network latency average = 40.0135
	minimum = 6
	maximum = 685
Slowest packet = 887445
Flit latency average = 31.7297
	minimum = 6
	maximum = 685
Slowest flit = 1473152
Fragmentation average = 0.0689517
	minimum = 0
	maximum = 456
Injected packet rate average = 0.118794
	minimum = 0.088056 (at node 17)
	maximum = 0.138603 (at node 46)
Accepted packet rate average = 0.118794
	minimum = 0.088056 (at node 17)
	maximum = 0.138603 (at node 46)
Injected flit rate average = 0.211493
	minimum = 0.109612 (at node 17)
	maximum = 0.319649 (at node 46)
Accepted flit rate average= 0.211493
	minimum = 0.163896 (at node 30)
	maximum = 0.276367 (at node 4)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.2966 (13 samples)
	minimum = 6 (13 samples)
	maximum = 330.231 (13 samples)
Network latency average = 22.5024 (13 samples)
	minimum = 6 (13 samples)
	maximum = 267.231 (13 samples)
Flit latency average = 23.2185 (13 samples)
	minimum = 6 (13 samples)
	maximum = 266.692 (13 samples)
Fragmentation average = 0.0105659 (13 samples)
	minimum = 0 (13 samples)
	maximum = 89.9231 (13 samples)
Injected packet rate average = 0.0450548 (13 samples)
	minimum = 0.032871 (13 samples)
	maximum = 0.112687 (13 samples)
Accepted packet rate average = 0.0450548 (13 samples)
	minimum = 0.032871 (13 samples)
	maximum = 0.112687 (13 samples)
Injected flit rate average = 0.0724533 (13 samples)
	minimum = 0.0427509 (13 samples)
	maximum = 0.160245 (13 samples)
Accepted flit rate average = 0.0724533 (13 samples)
	minimum = 0.0546466 (13 samples)
	maximum = 0.213365 (13 samples)
Injected packet size average = 1.60812 (13 samples)
Accepted packet size average = 1.60812 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 18 sec (798 sec)
gpgpu_simulation_rate = 26771 (inst/sec)
gpgpu_simulation_rate = 3940 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4328
gpu_sim_insn = 1323702
gpu_ipc =     305.8461
gpu_tot_sim_cycle = 3371358
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       6.7295
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 735182
gpu_stall_icnt2sh    = 2365439
partiton_reqs_in_parallel = 95216
partiton_reqs_in_parallel_total    = 4844634
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.4652
partiton_reqs_in_parallel_util = 95216
partiton_reqs_in_parallel_util_total    = 4844634
gpu_sim_cycle_parition_util = 4328
gpu_tot_sim_cycle_parition_util    = 253151
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.1854
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     224.2579 GB/Sec
L2_BW_total  =      27.3626 GB/Sec
gpu_total_sim_rate=27769

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5512
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997430
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1928, 1595, 2459, 1687, 1839, 2066, 1533, 1752, 2237, 1949, 1751, 1606, 1930, 2269, 1947, 1718, 1234, 1199, 1405, 1706, 1033, 1166, 942, 1175, 963, 882, 1056, 1567, 1053, 946, 1203, 1191, 1190, 1070, 1246, 1201, 1190, 1096, 753, 1118, 926, 1112, 1050, 1004, 884, 1047, 1071, 841, 1158, 860, 1132, 1247, 1207, 1044, 1129, 941, 1035, 1318, 876, 1136, 1162, 888, 905, 1337, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 3235382
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3205905
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 24591
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4160672	W0_Idle:865650	W0_Scoreboard:3896780	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1263 
maxdqlatency = 0 
maxmflatency = 71011 
averagemflatency = 566 
max_icnt2mem_latency = 70770 
max_icnt2sh_latency = 3371357 
mrq_lat_table:14713 	303 	460 	1210 	804 	1069 	1347 	1132 	813 	283 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	727244 	222578 	5216 	5708 	1414 	767 	1155 	4677 	4298 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	107431 	32138 	363699 	208213 	102707 	128220 	11762 	3785 	3303 	1089 	759 	1168 	4687 	4262 	28 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130934 	181468 	347657 	27341 	324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	32379 	252647 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	282 	83 	71 	55 	4 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        20        19         9 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        21        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        12         8        11        15        23        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        12        20        16        16        16        17        16        12         8        15        11        10        20        12        11 
dram[5]:        18        16        21        16        16        16        17        16         9        10        15        12        15        23        14        16 
dram[6]:        14        19        16        14        16        16        16        16         9        10        10         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12        10        14        11        15        18        15        20 
dram[8]:        16        12        12        12        16        16        16        16        11        11        16        10        14        20        22        18 
dram[9]:        26        13        18        20        16        16        16        16        15        14        14        12        24        12        20        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        10        18        12        30        16        14 
maximum service time to same row:
dram[0]:     23524     27347     12622     16556     18079     24350     18853     16256     24161     19567     22193     18401     12675     18037     23937     17223 
dram[1]:     36796     17880     19093     18674     18755     15004     18202     14412     15662     15929     21395     18734     16458     23156     24739     20063 
dram[2]:     18387     14404     32079     16155     16937     18175     23475     19013     24308     17219     19388     19770     12535     21975     12912     29143 
dram[3]:     25683     36472     36704     19347     25013     20468     18523     19838     22847     32993     18216     18234     16986     11829     12824     26894 
dram[4]:     19842     15680     18441     14622     20880     19504     25035     20219     30996     20703     26597     28369     27942     22714     16858     23266 
dram[5]:     46278     19053     16255     24416     13266     23515     19513     18450     30744     36284     32099     25917     16379     15945     18998     23039 
dram[6]:     15411     22990     16621     17435     16345     13161     13848     13825     28631     26044     19393     28986     15527     18120     21487     19022 
dram[7]:     37533     24199     13711     19898     23913     19677     18914     21756     21127     35241     24990     21961     11202     25047     21579     31832 
dram[8]:     25068     23802     13481     16211     13326     19438     19708     15475     15578     23780     18879     18106     17764     12805     35900     35812 
dram[9]:     23414     19963     34116     32925     18048     24724     17106     15576     22051     19474     35089     22924     31832     23875     17171     21233 
dram[10]:     21722     17577     28446     21438     17889     17734     18463     16317     22828     15238     18633     34100     26412     14722     17334     23067 
average row accesses per activate:
dram[0]:  3.065217  3.155555  3.657143  3.878788  2.428571  2.756757  2.909091  2.742857  2.437500  2.829268  2.568627  2.030769  2.735849  3.625000  3.222222  2.843137 
dram[1]:  2.716981  2.327869  3.047619  3.368421  2.428571  2.710526  3.096774  3.310345  2.543478  2.659091  2.220339  2.673469  2.959184  3.222222  3.600000  3.560976 
dram[2]:  2.745098  2.622642  3.307692  2.673469  3.400000  2.615385  3.031250  3.428571  2.230769  3.052632  2.620000  2.729167  3.000000  3.085106  2.938776  2.938776 
dram[3]:  2.877551  2.545455  3.333333  2.645833  3.000000  3.290323  2.594594  3.379310  2.600000  3.000000  3.195122  2.847826  2.716981  2.654546  2.959184  3.372093 
dram[4]:  2.333333  2.545455  2.909091  3.146342  2.525000  2.833333  4.619048  3.200000  3.000000  2.974359  2.714286  2.693877  3.272727  2.788461  2.920000  3.266667 
dram[5]:  3.111111  2.592592  2.808511  2.844445  2.615385  2.833333  2.939394  4.173913  3.135135  2.761905  2.275862  2.381818  2.685185  2.636364  3.041667  2.959184 
dram[6]:  2.679245  2.730769  2.560000  3.764706  2.615385  2.318182  2.909091  2.400000  2.250000  2.521739  2.640000  2.471698  2.636364  3.200000  3.372093  2.900000 
dram[7]:  2.958333  2.603774  2.888889  3.121951  3.187500  2.487805  3.310345  3.200000  3.250000  2.925000  2.538461  2.620000  2.685185  3.000000  2.843137  3.020833 
dram[8]:  2.592592  2.641510  2.461539  3.368421  3.400000  2.914286  3.096774  3.200000  2.829268  2.833333  2.557692  2.213115  2.903846  3.348837  3.500000  3.295455 
dram[9]:  2.545455  2.431035  3.121951  3.486486  2.783784  2.710526  2.823529  2.909091  3.575758  2.904762  2.729167  3.142857  3.891892  2.862745  3.272727  3.244444 
dram[10]:  2.836735  2.438596  3.047619  2.976744  3.225806  2.564103  2.621622  3.428571  3.189189  2.833333  2.298246  2.588235  3.063830  3.428571  3.348837  3.692308 
average row locality = 22139/7713 = 2.870349
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        18        16        16         3         3         0         0        11        10        17        18        17        17        17        17 
dram[1]:        20        18        16        16         3         4         0         0        11        11        16        16        17        17        16        18 
dram[2]:        16        16        17        19         3         3         1         0        10        10        16        16        16        17        16        16 
dram[3]:        17        16        18        16         3         3         0         2        11        11        16        16        16        18        17        17 
dram[4]:        16        16        16        17         3         3         1         0        11        10        18        17        16        17        17        18 
dram[5]:        16        16        20        16         3         3         1         0        10        10        17        16        17        17        17        16 
dram[6]:        18        18        16        16         3         3         0         0        11        10        17        16        17        16        16        16 
dram[7]:        19        16        18        16         3         3         0         0        11        11        17        16        17        19        17        17 
dram[8]:        17        17        16        16         3         3         0         0        10        13        18        20        22        17        19        17 
dram[9]:        17        18        16        17         4         4         0         0        11        15        16        17        16        18        16        18 
dram[10]:        16        16        16        16         2         2         1         0        11        12        17        17        16        16        16        16 
total reads: 2169
min_bank_accesses = 0!
chip skew: 208/190 = 1.09
average mf latency per bank:
dram[0]:      21263     22236     21741     20991     26010     25082     33703     33609     31967     32838     34106     33807     19866     19890     18929     19791
dram[1]:      20087     20987     20908     21152     24985     26618     31539     34135     30596     30699     32090     31943     18846     19641     19281     17721
dram[2]:      21142     20615     20915     22022     25182     26932     31321     31734     33746     31695     32646     32989     19840     18603     19335     19502
dram[3]:      20146     21286     20539     22495     25278     23150     32570     33635     30011     29307     33717     32763     19208     18618     18408     18676
dram[4]:      23065     21325     22003     21519     25430     25185     33238     33833     29597     30520     32160     32765     18416     19284     17752     19265
dram[5]:      20681     21081     22418     22253     24960     23774     31285     32325     31173     32894     30595     31764     20084     19268     18199     19269
dram[6]:      21557     20758     21682     22299     26388     25979     32492     32106     29139     32150     31103     32409     19816     20049     18944     19518
dram[7]:      20681     20327     21371     21634     26503     25619     31527     33026     32205     31036     30078     31348     19625     19319     19787     21256
dram[8]:      21656     21584     20495     21648     24804     26132     33103     31168     30957     30242     30751     30623     29854     17689     18288     20119
dram[9]:      21341     21832     21679     22332     25077     24264     33499     32169     31801     31034     32837     33463     18714     18771     20023     20154
dram[10]:      21198     20664     21282     22122     25229     27221     32230     33518     31526     30458     33230     33009     19223     19646     20012     19175
maximum mf latency per bank:
dram[0]:      54921     55187     57540     57493     69236     69308     70992     70994     60216     60218     61457     61610     58691     58684     53549     58451
dram[1]:      55174     55311     57495     57517     69264     69292     71011     70964     60300     53327     61596     61563     58709     58741     58464     58511
dram[2]:      55168     55337     57083     57470     69244     69234     59089     59095     53327     53487     61432     58315     56728     55610     58616     58671
dram[3]:      57456     57636     57432     57490     57976     69021     58102     58847     53524     53492     58336     58373     55562     57410     58741     58558
dram[4]:      57564     57512     61121     62810     68954     69034     59008     58990     57319     60029     58600     58411     57287     57233     59950     60069
dram[5]:      57505     57557     62817     62947     68955     68923     58099     58095     60229     60067     59509     59514     57362     57289     60086     60088
dram[6]:      58069     58099     57503     57685     69232     68970     57165     57217     60370     60333     59674     60692     57093     57134     59931     61647
dram[7]:      57884     57902     57661     55946     68925     65657     57187     59998     60345     60259     60679     60565     57093     56535     61659     54807
dram[8]:      57925     58047     57394     57427     65471     65450     60017     60006     57264     57289     55329     57119     54751     57371     54469     54356
dram[9]:      57993     58031     57419     57438     65563     69156     60011     60043     57327     60143     58443     58568     57333     57287     54218     53997
dram[10]:      57994     55080     57387     57076     69172     70965     60026     58432     60189     60230     58444     61349     57297     58852     54812     54895
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478969 n_nop=470127 n_act=701 n_pre=685 n_req=2011 n_rd=7260 n_write=196 bw_util=0.03113
n_activity=35782 dram_eff=0.4167
bk0: 500a 474204i bk1: 496a 474234i bk2: 448a 474622i bk3: 448a 474321i bk4: 396a 474619i bk5: 396a 474554i bk6: 384a 474504i bk7: 384a 474770i bk8: 424a 474212i bk9: 424a 474394i bk10: 456a 474876i bk11: 456a 474217i bk12: 512a 474254i bk13: 512a 474152i bk14: 512a 474021i bk15: 512a 473826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259006
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478969 n_nop=470108 n_act=707 n_pre=691 n_req=2015 n_rd=7264 n_write=199 bw_util=0.03116
n_activity=35776 dram_eff=0.4172
bk0: 496a 474004i bk1: 496a 474315i bk2: 448a 475295i bk3: 448a 474391i bk4: 396a 474193i bk5: 396a 474235i bk6: 384a 474839i bk7: 384a 474589i bk8: 424a 473919i bk9: 424a 474139i bk10: 460a 474157i bk11: 460a 474443i bk12: 512a 474288i bk13: 512a 474320i bk14: 512a 474007i bk15: 512a 474184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293931
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478969 n_nop=470129 n_act=702 n_pre=686 n_req=2007 n_rd=7260 n_write=192 bw_util=0.03112
n_activity=35425 dram_eff=0.4207
bk0: 496a 474262i bk1: 492a 473970i bk2: 448a 474480i bk3: 448a 474530i bk4: 396a 474809i bk5: 396a 473874i bk6: 384a 474232i bk7: 384a 474567i bk8: 424a 473777i bk9: 424a 473377i bk10: 460a 473677i bk11: 460a 473780i bk12: 512a 473617i bk13: 512a 473151i bk14: 512a 473768i bk15: 512a 474012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.313968
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478969 n_nop=470142 n_act=693 n_pre=677 n_req=2012 n_rd=7260 n_write=197 bw_util=0.03114
n_activity=35335 dram_eff=0.4221
bk0: 496a 473281i bk1: 496a 473788i bk2: 448a 474923i bk3: 444a 473722i bk4: 396a 474472i bk5: 396a 474066i bk6: 384a 474243i bk7: 384a 473883i bk8: 424a 473877i bk9: 424a 473708i bk10: 460a 473642i bk11: 460a 474080i bk12: 512a 473586i bk13: 512a 473270i bk14: 512a 472874i bk15: 512a 473112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332462
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478969 n_nop=470133 n_act=694 n_pre=678 n_req=2013 n_rd=7268 n_write=196 bw_util=0.03117
n_activity=35309 dram_eff=0.4228
bk0: 496a 474303i bk1: 496a 474081i bk2: 448a 474102i bk3: 448a 474504i bk4: 392a 474596i bk5: 396a 474287i bk6: 384a 474663i bk7: 384a 474026i bk8: 424a 473833i bk9: 424a 473603i bk10: 460a 473659i bk11: 460a 474098i bk12: 512a 473876i bk13: 512a 473413i bk14: 516a 473305i bk15: 516a 473451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323209
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478969 n_nop=470078 n_act=720 n_pre=704 n_req=2013 n_rd=7272 n_write=195 bw_util=0.03118
n_activity=35458 dram_eff=0.4212
bk0: 496a 473521i bk1: 496a 473056i bk2: 448a 473814i bk3: 448a 473551i bk4: 396a 474099i bk5: 396a 474154i bk6: 384a 474642i bk7: 384a 474319i bk8: 424a 473380i bk9: 424a 473692i bk10: 460a 473273i bk11: 460a 473644i bk12: 512a 473399i bk13: 512a 473620i bk14: 516a 473129i bk15: 516a 473103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337606
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478969 n_nop=470042 n_act=739 n_pre=723 n_req=2011 n_rd=7272 n_write=193 bw_util=0.03117
n_activity=36591 dram_eff=0.408
bk0: 496a 473629i bk1: 496a 473616i bk2: 448a 473828i bk3: 448a 474343i bk4: 396a 474441i bk5: 396a 474294i bk6: 384a 474593i bk7: 384a 474605i bk8: 424a 473932i bk9: 424a 474260i bk10: 460a 474510i bk11: 460a 474699i bk12: 512a 474468i bk13: 512a 474052i bk14: 516a 473894i bk15: 516a 473676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270291
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478969 n_nop=470135 n_act=699 n_pre=683 n_req=2013 n_rd=7252 n_write=200 bw_util=0.03112
n_activity=35612 dram_eff=0.4185
bk0: 492a 473605i bk1: 488a 473746i bk2: 448a 475093i bk3: 448a 474918i bk4: 396a 474826i bk5: 396a 474305i bk6: 384a 474481i bk7: 384a 474345i bk8: 424a 474243i bk9: 424a 474390i bk10: 460a 474307i bk11: 460a 474072i bk12: 512a 474141i bk13: 512a 473588i bk14: 512a 473808i bk15: 512a 473574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.319737
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478969 n_nop=470121 n_act=700 n_pre=684 n_req=2022 n_rd=7256 n_write=208 bw_util=0.03117
n_activity=35569 dram_eff=0.4197
bk0: 492a 473663i bk1: 492a 473722i bk2: 448a 473859i bk3: 448a 473853i bk4: 396a 474280i bk5: 396a 473737i bk6: 384a 474337i bk7: 384a 474049i bk8: 424a 473450i bk9: 424a 473846i bk10: 460a 473682i bk11: 460a 474507i bk12: 516a 474159i bk13: 508a 474289i bk14: 512a 473560i bk15: 512a 473492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334001
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478969 n_nop=470168 n_act=675 n_pre=659 n_req=2019 n_rd=7264 n_write=203 bw_util=0.03118
n_activity=34562 dram_eff=0.4321
bk0: 492a 473422i bk1: 492a 474389i bk2: 448a 474061i bk3: 448a 473714i bk4: 396a 473658i bk5: 396a 473972i bk6: 384a 474433i bk7: 384a 473783i bk8: 428a 474165i bk9: 428a 473999i bk10: 460a 473961i bk11: 460a 474100i bk12: 512a 474136i bk13: 512a 473106i bk14: 512a 473367i bk15: 512a 473441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351229
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=478969 n_nop=470175 n_act=684 n_pre=668 n_req=2003 n_rd=7252 n_write=190 bw_util=0.03108
n_activity=35050 dram_eff=0.4247
bk0: 492a 474145i bk1: 492a 473542i bk2: 448a 474156i bk3: 448a 473736i bk4: 392a 474006i bk5: 392a 473744i bk6: 384a 474059i bk7: 384a 474124i bk8: 428a 473804i bk9: 428a 473886i bk10: 456a 473785i bk11: 460a 474302i bk12: 512a 474049i bk13: 512a 474009i bk14: 512a 473873i bk15: 512a 473827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331867

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44100, Miss = 908, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 43958, Miss = 908, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 43712, Miss = 909, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 43806, Miss = 909, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 44138, Miss = 909, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 44004, Miss = 909, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 50748, Miss = 908, Miss_rate = 0.018, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[18]: Access = 44824, Miss = 908, Miss_rate = 0.020, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[20]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3414
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666637
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283194
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.240
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.6141
	minimum = 6
	maximum = 589
Network latency average = 41.4073
	minimum = 6
	maximum = 345
Slowest packet = 1929017
Flit latency average = 51.4403
	minimum = 6
	maximum = 344
Slowest flit = 3326155
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0473307
	minimum = 0.0369771 (at node 1)
	maximum = 0.280102 (at node 44)
Accepted packet rate average = 0.0473307
	minimum = 0.0369771 (at node 1)
	maximum = 0.280102 (at node 44)
Injected flit rate average = 0.0709961
	minimum = 0.0531546 (at node 30)
	maximum = 0.291195 (at node 44)
Accepted flit rate average= 0.0709961
	minimum = 0.0443725 (at node 1)
	maximum = 0.54911 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.105 (14 samples)
	minimum = 6 (14 samples)
	maximum = 348.714 (14 samples)
Network latency average = 23.8528 (14 samples)
	minimum = 6 (14 samples)
	maximum = 272.786 (14 samples)
Flit latency average = 25.2344 (14 samples)
	minimum = 6 (14 samples)
	maximum = 272.214 (14 samples)
Fragmentation average = 0.0098112 (14 samples)
	minimum = 0 (14 samples)
	maximum = 83.5 (14 samples)
Injected packet rate average = 0.0452173 (14 samples)
	minimum = 0.0331643 (14 samples)
	maximum = 0.124645 (14 samples)
Accepted packet rate average = 0.0452173 (14 samples)
	minimum = 0.0331643 (14 samples)
	maximum = 0.124645 (14 samples)
Injected flit rate average = 0.0723492 (14 samples)
	minimum = 0.043494 (14 samples)
	maximum = 0.169599 (14 samples)
Accepted flit rate average = 0.0723492 (14 samples)
	minimum = 0.0539127 (14 samples)
	maximum = 0.237347 (14 samples)
Injected packet size average = 1.60003 (14 samples)
Accepted packet size average = 1.60003 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 37 sec (817 sec)
gpgpu_simulation_rate = 27769 (inst/sec)
gpgpu_simulation_rate = 4126 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 34228
gpu_sim_insn = 2978170
gpu_ipc =      87.0098
gpu_tot_sim_cycle = 3628244
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       7.0739
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 971051
gpu_stall_icnt2sh    = 3011346
partiton_reqs_in_parallel = 517147
partiton_reqs_in_parallel_total    = 4939850
partiton_level_parallism =      15.1089
partiton_level_parallism_total  =       1.5040
partiton_reqs_in_parallel_util = 517147
partiton_reqs_in_parallel_util_total    = 4939850
gpu_sim_cycle_parition_util = 33214
gpu_tot_sim_cycle_parition_util    = 257479
partiton_level_parallism_util =      15.5702
partiton_level_parallism_util_total  =      18.7724
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     537.6946 GB/Sec
L2_BW_total  =      30.4977 GB/Sec
gpu_total_sim_rate=26269

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5512
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2081, 1779, 2653, 1903, 2002, 2248, 1737, 1949, 2450, 2101, 1948, 1838, 2104, 2466, 2130, 1982, 1387, 1366, 1572, 1869, 1170, 1384, 1125, 1357, 1145, 1034, 1224, 1704, 1230, 1150, 1378, 1340, 1357, 1247, 1413, 1412, 1398, 1318, 935, 1290, 1073, 1248, 1232, 1217, 1006, 1259, 1223, 1003, 1343, 1057, 1321, 1459, 1433, 1195, 1346, 1167, 1229, 1558, 1081, 1314, 1343, 1055, 1097, 1515, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3916778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3874706
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37186
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4717326	W0_Idle:897084	W0_Scoreboard:4793237	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1263 
maxdqlatency = 0 
maxmflatency = 71011 
averagemflatency = 584 
max_icnt2mem_latency = 70770 
max_icnt2sh_latency = 3626880 
mrq_lat_table:14719 	303 	460 	1210 	804 	1069 	1347 	1132 	813 	283 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	833338 	299527 	6392 	8066 	2630 	2122 	5066 	5788 	4298 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	119642 	34024 	419263 	260458 	125853 	159460 	19002 	4926 	5345 	2202 	2146 	5169 	5641 	4262 	28 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	148952 	233625 	456004 	36202 	752 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	32379 	259005 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	298 	102 	91 	69 	4 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        20        19         9 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        21        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        12         8        11        15        23        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        12        20        16        16        16        17        16        12         8        15        11        10        20        12        11 
dram[5]:        18        16        21        16        16        16        17        16         9        10        15        12        15        23        14        16 
dram[6]:        14        19        16        14        16        16        16        16         9        10        10         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12        10        14        11        15        18        15        20 
dram[8]:        16        12        12        12        16        16        16        16        11        11        16        10        14        20        22        18 
dram[9]:        26        13        18        20        16        16        16        16        15        14        14        12        24        12        20        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        10        18        12        30        16        14 
maximum service time to same row:
dram[0]:     23524     27347     12622     16556     18079     24350     18853     16256     24161     19567     22193     18401     12675     18037     23937     17223 
dram[1]:     36796     17880     19093     18674     18755     15004     18202     14412     15662     15929     21395     18734     16458     23156     24739     20063 
dram[2]:     18387     14404     32079     16155     16937     18175     23475     19013     24308     17219     19388     19770     12535     21975     12912     29143 
dram[3]:     25683     36472     36704     19347     25013     20468     18523     19838     22847     32993     18216     18234     16986     11829     12824     26894 
dram[4]:     19842     15680     18441     14622     20880     19504     25035     20219     30996     20703     26597     28369     27942     22714     16858     23266 
dram[5]:     46278     19053     16255     24416     13266     23515     19513     18450     30744     36284     32099     25917     16379     15945     18998     23039 
dram[6]:     15411     22990     16621     17435     16345     13161     13848     13825     28631     26044     19393     28986     15527     18120     21487     19022 
dram[7]:     37533     24199     13711     19898     23913     19677     18914     21756     21127     35241     24990     21961     11202     25047     21579     31832 
dram[8]:     25068     23802     13481     16211     13326     19438     19708     15475     15578     23780     18879     18106     17764     12805     35900     35812 
dram[9]:     23414     19963     34116     32925     18048     24724     17106     15576     22051     19474     35089     22924     31832     23875     17171     21233 
dram[10]:     21722     17577     28446     21438     17889     17734     18463     16317     22828     15238     18633     34100     26412     14722     17334     23067 
average row accesses per activate:
dram[0]:  3.065217  3.155555  3.657143  3.878788  2.428571  2.756757  2.909091  2.742857  2.437500  2.829268  2.568627  2.030769  2.735849  3.625000  3.222222  2.843137 
dram[1]:  2.716981  2.327869  3.047619  3.368421  2.428571  2.710526  3.096774  3.310345  2.543478  2.659091  2.220339  2.673469  2.959184  3.222222  3.600000  3.560976 
dram[2]:  2.745098  2.592592  3.307692  2.673469  3.400000  2.615385  3.031250  3.428571  2.230769  3.052632  2.620000  2.729167  3.000000  3.085106  2.938776  2.938776 
dram[3]:  2.877551  2.545455  3.333333  2.612245  3.000000  3.290323  2.594594  3.379310  2.600000  3.000000  3.195122  2.847826  2.716981  2.654546  2.959184  3.372093 
dram[4]:  2.333333  2.545455  2.909091  3.146342  2.487805  2.833333  4.619048  3.200000  3.000000  2.974359  2.714286  2.693877  3.272727  2.788461  2.920000  3.266667 
dram[5]:  3.111111  2.592592  2.808511  2.844445  2.615385  2.833333  2.939394  4.173913  3.135135  2.761905  2.275862  2.381818  2.685185  2.636364  3.041667  2.959184 
dram[6]:  2.679245  2.730769  2.560000  3.764706  2.615385  2.318182  2.909091  2.400000  2.250000  2.521739  2.640000  2.471698  2.636364  3.200000  3.372093  2.900000 
dram[7]:  2.958333  2.574074  2.888889  3.121951  3.187500  2.487805  3.310345  3.200000  3.250000  2.925000  2.538461  2.620000  2.685185  3.000000  2.843137  3.020833 
dram[8]:  2.592592  2.641510  2.461539  3.368421  3.400000  2.914286  3.096774  3.200000  2.829268  2.833333  2.557692  2.213115  2.903846  3.295455  3.500000  3.295455 
dram[9]:  2.545455  2.431035  3.121951  3.486486  2.783784  2.710526  2.823529  2.909091  3.575758  2.904762  2.729167  3.142857  3.891892  2.862745  3.272727  3.244444 
dram[10]:  2.836735  2.438596  3.047619  2.976744  3.225806  2.564103  2.621622  3.428571  3.189189  2.833333  2.275862  2.588235  3.063830  3.428571  3.348837  3.692308 
average row locality = 22145/7719 = 2.868895
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        18        16        16         3         3         0         0        11        10        17        18        17        17        17        17 
dram[1]:        20        18        16        16         3         4         0         0        11        11        16        16        17        17        16        18 
dram[2]:        16        16        17        19         3         3         1         0        10        10        16        16        16        17        16        16 
dram[3]:        17        16        18        16         3         3         0         2        11        11        16        16        16        18        17        17 
dram[4]:        16        16        16        17         3         3         1         0        11        10        18        17        16        17        17        18 
dram[5]:        16        16        20        16         3         3         1         0        10        10        17        16        17        17        17        16 
dram[6]:        18        18        16        16         3         3         0         0        11        10        17        16        17        16        16        16 
dram[7]:        19        16        18        16         3         3         0         0        11        11        17        16        17        19        17        17 
dram[8]:        17        17        16        16         3         3         0         0        10        13        18        20        22        17        19        17 
dram[9]:        17        18        16        17         4         4         0         0        11        15        16        17        16        18        16        18 
dram[10]:        16        16        16        16         2         2         1         0        11        12        17        17        16        16        16        16 
total reads: 2169
min_bank_accesses = 0!
chip skew: 208/190 = 1.09
average mf latency per bank:
dram[0]:      26432     27128     26404     25876     31539     31249     39339     39970     40580     41521     43491     43348     24676     23878     23075     23824
dram[1]:      24974     25728     25662     25879     30646     32525     37494     40226     39622     39566     41639     41182     23544     24038     23736     21482
dram[2]:      25315     25387     25814     26948     31360     32024     36977     37961     42329     41051     41621     42293     24269     23046     23538     24192
dram[3]:      24885     25795     25515     27085     31121     29036     38514     39383     38323     36914     42851     42037     24341     23151     22614     22891
dram[4]:      27939     26640     26371     26137     31808     31062     39687     39981     37807     39973     41261     42491     22563     24000     22338     23583
dram[5]:      25501     25884     27468     27264     31498     29916     36949     38479     39602     41668     40395     41169     24619     23826     22270     23279
dram[6]:      25892     25320     26722     27191     32262     31886     38776     38219     37803     40686     40239     40642     24530     24199     22809     23510
dram[7]:      25722     25214     26541     26503     32340     31506     37298     38853     40599     39592     38995     40565     24153     23844     24147     25708
dram[8]:      26289     25941     25353     26488     30307     31872     39316     37675     39618     38216     40265     39416     33735     21713     22933     24402
dram[9]:      26048     26578     26742     27396     30964     30281     39385     37841     40360     39744     42661     42870     22853     23145     24599     24146
dram[10]:      26249     25482     26468     26703     31027     32654     37829     39058     40795     38962     42869     42488     23593     23829     24441     23414
maximum mf latency per bank:
dram[0]:      54921     55187     57540     57493     69236     69308     70992     70994     60216     60218     61457     61610     58691     58684     53549     58451
dram[1]:      55174     55311     57495     57517     69264     69292     71011     70964     60300     53327     61596     61563     58709     58741     58464     58511
dram[2]:      55168     55337     57083     57470     69244     69234     59089     59095     53327     53487     61432     58315     56728     55610     58616     58671
dram[3]:      57456     57636     57432     57490     57976     69021     58102     58847     53524     53492     58336     58373     55562     57410     58741     58558
dram[4]:      57564     57512     61121     62810     68954     69034     59008     58990     57319     60029     58600     58411     57287     57233     59950     60069
dram[5]:      57505     57557     62817     62947     68955     68923     58099     58095     60229     60067     59509     59514     57362     57289     60086     60088
dram[6]:      58069     58099     57503     57685     69232     68970     57165     57217     60370     60333     59674     60692     57093     57134     59931     61647
dram[7]:      57884     57902     57661     55946     68925     65657     57187     59998     60345     60259     60679     60565     57093     56535     61659     54807
dram[8]:      57925     58047     57394     57427     65471     65450     60017     60006     57264     57289     55329     57119     54751     57371     54469     54356
dram[9]:      57993     58031     57419     57438     65563     69156     60011     60043     57327     60143     58443     58568     57333     57287     54218     53997
dram[10]:      57994     55080     57387     57076     69172     70965     60026     58432     60189     60230     58444     61349     57297     58852     54812     54895
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542524 n_nop=533682 n_act=701 n_pre=685 n_req=2011 n_rd=7260 n_write=196 bw_util=0.02749
n_activity=35782 dram_eff=0.4167
bk0: 500a 537759i bk1: 496a 537789i bk2: 448a 538177i bk3: 448a 537876i bk4: 396a 538174i bk5: 396a 538109i bk6: 384a 538059i bk7: 384a 538325i bk8: 424a 537767i bk9: 424a 537949i bk10: 456a 538431i bk11: 456a 537772i bk12: 512a 537809i bk13: 512a 537707i bk14: 512a 537576i bk15: 512a 537381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.228665
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542524 n_nop=533663 n_act=707 n_pre=691 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02751
n_activity=35776 dram_eff=0.4172
bk0: 496a 537559i bk1: 496a 537870i bk2: 448a 538850i bk3: 448a 537946i bk4: 396a 537748i bk5: 396a 537790i bk6: 384a 538394i bk7: 384a 538144i bk8: 424a 537474i bk9: 424a 537694i bk10: 460a 537712i bk11: 460a 537998i bk12: 512a 537843i bk13: 512a 537875i bk14: 512a 537562i bk15: 512a 537739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259498
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542524 n_nop=533678 n_act=703 n_pre=687 n_req=2008 n_rd=7264 n_write=192 bw_util=0.02749
n_activity=35477 dram_eff=0.4203
bk0: 496a 537818i bk1: 496a 537494i bk2: 448a 538034i bk3: 448a 538084i bk4: 396a 538363i bk5: 396a 537429i bk6: 384a 537787i bk7: 384a 538122i bk8: 424a 537332i bk9: 424a 536932i bk10: 460a 537232i bk11: 460a 537335i bk12: 512a 537172i bk13: 512a 536706i bk14: 512a 537323i bk15: 512a 537568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.277188
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542524 n_nop=533691 n_act=694 n_pre=678 n_req=2013 n_rd=7264 n_write=197 bw_util=0.0275
n_activity=35387 dram_eff=0.4217
bk0: 496a 536837i bk1: 496a 537344i bk2: 448a 538479i bk3: 448a 537246i bk4: 396a 538026i bk5: 396a 537620i bk6: 384a 537797i bk7: 384a 537437i bk8: 424a 537431i bk9: 424a 537262i bk10: 460a 537196i bk11: 460a 537635i bk12: 512a 537141i bk13: 512a 536826i bk14: 512a 536430i bk15: 512a 536668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293515
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542524 n_nop=533682 n_act=695 n_pre=679 n_req=2014 n_rd=7272 n_write=196 bw_util=0.02753
n_activity=35361 dram_eff=0.4224
bk0: 496a 537858i bk1: 496a 537636i bk2: 448a 537658i bk3: 448a 538060i bk4: 396a 538120i bk5: 396a 537841i bk6: 384a 538217i bk7: 384a 537580i bk8: 424a 537388i bk9: 424a 537158i bk10: 460a 537214i bk11: 460a 537653i bk12: 512a 537431i bk13: 512a 536968i bk14: 516a 536860i bk15: 516a 537006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285346
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542524 n_nop=533633 n_act=720 n_pre=704 n_req=2013 n_rd=7272 n_write=195 bw_util=0.02753
n_activity=35458 dram_eff=0.4212
bk0: 496a 537076i bk1: 496a 536611i bk2: 448a 537369i bk3: 448a 537106i bk4: 396a 537654i bk5: 396a 537709i bk6: 384a 538197i bk7: 384a 537874i bk8: 424a 536935i bk9: 424a 537247i bk10: 460a 536828i bk11: 460a 537199i bk12: 512a 536954i bk13: 512a 537175i bk14: 516a 536684i bk15: 516a 536658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298057
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542524 n_nop=533597 n_act=739 n_pre=723 n_req=2011 n_rd=7272 n_write=193 bw_util=0.02752
n_activity=36591 dram_eff=0.408
bk0: 496a 537184i bk1: 496a 537171i bk2: 448a 537383i bk3: 448a 537898i bk4: 396a 537996i bk5: 396a 537849i bk6: 384a 538148i bk7: 384a 538160i bk8: 424a 537487i bk9: 424a 537815i bk10: 460a 538065i bk11: 460a 538254i bk12: 512a 538023i bk13: 512a 537607i bk14: 516a 537449i bk15: 516a 537231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.238627
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542524 n_nop=533684 n_act=700 n_pre=684 n_req=2014 n_rd=7256 n_write=200 bw_util=0.02749
n_activity=35664 dram_eff=0.4181
bk0: 492a 537161i bk1: 492a 537270i bk2: 448a 538647i bk3: 448a 538472i bk4: 396a 538380i bk5: 396a 537859i bk6: 384a 538035i bk7: 384a 537899i bk8: 424a 537797i bk9: 424a 537944i bk10: 460a 537863i bk11: 460a 537628i bk12: 512a 537697i bk13: 512a 537144i bk14: 512a 537364i bk15: 512a 537130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282281
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542524 n_nop=533670 n_act=701 n_pre=685 n_req=2023 n_rd=7260 n_write=208 bw_util=0.02753
n_activity=35621 dram_eff=0.4193
bk0: 492a 537217i bk1: 492a 537276i bk2: 448a 537414i bk3: 448a 537408i bk4: 396a 537835i bk5: 396a 537292i bk6: 384a 537892i bk7: 384a 537604i bk8: 424a 537005i bk9: 424a 537401i bk10: 460a 537238i bk11: 460a 538063i bk12: 516a 537715i bk13: 512a 537813i bk14: 512a 537114i bk15: 512a 537046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294874
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542524 n_nop=533723 n_act=675 n_pre=659 n_req=2019 n_rd=7264 n_write=203 bw_util=0.02753
n_activity=34562 dram_eff=0.4321
bk0: 492a 536977i bk1: 492a 537944i bk2: 448a 537616i bk3: 448a 537269i bk4: 396a 537213i bk5: 396a 537527i bk6: 384a 537988i bk7: 384a 537338i bk8: 428a 537720i bk9: 428a 537554i bk10: 460a 537516i bk11: 460a 537655i bk12: 512a 537691i bk13: 512a 536661i bk14: 512a 536922i bk15: 512a 536996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310084
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542524 n_nop=533724 n_act=685 n_pre=669 n_req=2004 n_rd=7256 n_write=190 bw_util=0.02745
n_activity=35102 dram_eff=0.4242
bk0: 492a 537700i bk1: 492a 537097i bk2: 448a 537711i bk3: 448a 537291i bk4: 392a 537561i bk5: 392a 537299i bk6: 384a 537615i bk7: 384a 537680i bk8: 428a 537360i bk9: 428a 537442i bk10: 460a 537309i bk11: 460a 537856i bk12: 512a 537603i bk13: 512a 537563i bk14: 512a 537427i bk15: 512a 537381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29299

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53071, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 52795, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 52491, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 52590, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 52868, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 52624, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 59628, Miss = 908, Miss_rate = 0.015, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[18]: Access = 53745, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[20]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3414
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854443
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.0602
	minimum = 6
	maximum = 918
Network latency average = 43.7671
	minimum = 6
	maximum = 696
Slowest packet = 1956187
Flit latency average = 32.774
	minimum = 6
	maximum = 694
Slowest flit = 3369788
Fragmentation average = 0.0131071
	minimum = 0
	maximum = 493
Injected packet rate average = 0.11346
	minimum = 0.0847284 (at node 16)
	maximum = 0.131198 (at node 48)
Accepted packet rate average = 0.11346
	minimum = 0.0847284 (at node 16)
	maximum = 0.131198 (at node 48)
Injected flit rate average = 0.195225
	minimum = 0.0877962 (at node 16)
	maximum = 0.317162 (at node 44)
Accepted flit rate average= 0.195225
	minimum = 0.129576 (at node 41)
	maximum = 0.311742 (at node 12)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 42.902 (15 samples)
	minimum = 6 (15 samples)
	maximum = 386.667 (15 samples)
Network latency average = 25.1804 (15 samples)
	minimum = 6 (15 samples)
	maximum = 301 (15 samples)
Flit latency average = 25.737 (15 samples)
	minimum = 6 (15 samples)
	maximum = 300.333 (15 samples)
Fragmentation average = 0.0100309 (15 samples)
	minimum = 0 (15 samples)
	maximum = 110.8 (15 samples)
Injected packet rate average = 0.0497669 (15 samples)
	minimum = 0.0366019 (15 samples)
	maximum = 0.125082 (15 samples)
Accepted packet rate average = 0.0497669 (15 samples)
	minimum = 0.0366019 (15 samples)
	maximum = 0.125082 (15 samples)
Injected flit rate average = 0.0805409 (15 samples)
	minimum = 0.0464475 (15 samples)
	maximum = 0.179436 (15 samples)
Accepted flit rate average = 0.0805409 (15 samples)
	minimum = 0.0589569 (15 samples)
	maximum = 0.242307 (15 samples)
Injected packet size average = 1.61836 (15 samples)
Accepted packet size average = 1.61836 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 17 sec (977 sec)
gpgpu_simulation_rate = 26269 (inst/sec)
gpgpu_simulation_rate = 3713 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2068
gpu_sim_insn = 1122762
gpu_ipc =     542.9217
gpu_tot_sim_cycle = 3852715
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       6.9532
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 971051
gpu_stall_icnt2sh    = 3011346
partiton_reqs_in_parallel = 45496
partiton_reqs_in_parallel_total    = 5456997
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.4282
partiton_reqs_in_parallel_util = 45496
partiton_reqs_in_parallel_util_total    = 5456997
gpu_sim_cycle_parition_util = 2068
gpu_tot_sim_cycle_parition_util    = 290693
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.7952
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     223.8516 GB/Sec
L2_BW_total  =      28.8410 GB/Sec
gpu_total_sim_rate=27141

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5512
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208195
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2102, 1800, 2674, 1939, 2038, 2284, 1773, 1985, 2471, 2122, 1969, 1859, 2125, 2487, 2166, 2003, 1423, 1402, 1608, 1905, 1191, 1405, 1161, 1393, 1166, 1055, 1245, 1725, 1251, 1171, 1399, 1361, 1393, 1268, 1449, 1433, 1419, 1339, 971, 1311, 1094, 1269, 1253, 1253, 1042, 1280, 1244, 1039, 1379, 1093, 1342, 1480, 1454, 1216, 1367, 1188, 1265, 1594, 1102, 1335, 1364, 1076, 1118, 1536, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3936815
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3894743
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37186
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4746416	W0_Idle:920716	W0_Scoreboard:4806894	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1263 
maxdqlatency = 0 
maxmflatency = 71011 
averagemflatency = 582 
max_icnt2mem_latency = 70770 
max_icnt2sh_latency = 3852461 
mrq_lat_table:14719 	303 	460 	1210 	804 	1069 	1347 	1132 	813 	283 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	837937 	299812 	6392 	8066 	2630 	2122 	5066 	5788 	4298 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	121691 	34291 	419508 	261170 	127128 	159794 	19004 	4926 	5345 	2202 	2146 	5169 	5641 	4262 	28 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150759 	233865 	456005 	36202 	752 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	32379 	261841 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	303 	102 	91 	69 	4 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        20        19         9 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        21        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        12         8        11        15        23        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        12        20        16        16        16        17        16        12         8        15        11        10        20        12        11 
dram[5]:        18        16        21        16        16        16        17        16         9        10        15        12        15        23        14        16 
dram[6]:        14        19        16        14        16        16        16        16         9        10        10         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12        10        14        11        15        18        15        20 
dram[8]:        16        12        12        12        16        16        16        16        11        11        16        10        14        20        22        18 
dram[9]:        26        13        18        20        16        16        16        16        15        14        14        12        24        12        20        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        10        18        12        30        16        14 
maximum service time to same row:
dram[0]:     23524     27347     12622     16556     18079     24350     18853     16256     24161     19567     22193     18401     12675     18037     23937     17223 
dram[1]:     36796     17880     19093     18674     18755     15004     18202     14412     15662     15929     21395     18734     16458     23156     24739     20063 
dram[2]:     18387     14404     32079     16155     16937     18175     23475     19013     24308     17219     19388     19770     12535     21975     12912     29143 
dram[3]:     25683     36472     36704     19347     25013     20468     18523     19838     22847     32993     18216     18234     16986     11829     12824     26894 
dram[4]:     19842     15680     18441     14622     20880     19504     25035     20219     30996     20703     26597     28369     27942     22714     16858     23266 
dram[5]:     46278     19053     16255     24416     13266     23515     19513     18450     30744     36284     32099     25917     16379     15945     18998     23039 
dram[6]:     15411     22990     16621     17435     16345     13161     13848     13825     28631     26044     19393     28986     15527     18120     21487     19022 
dram[7]:     37533     24199     13711     19898     23913     19677     18914     21756     21127     35241     24990     21961     11202     25047     21579     31832 
dram[8]:     25068     23802     13481     16211     13326     19438     19708     15475     15578     23780     18879     18106     17764     12805     35900     35812 
dram[9]:     23414     19963     34116     32925     18048     24724     17106     15576     22051     19474     35089     22924     31832     23875     17171     21233 
dram[10]:     21722     17577     28446     21438     17889     17734     18463     16317     22828     15238     18633     34100     26412     14722     17334     23067 
average row accesses per activate:
dram[0]:  3.065217  3.155555  3.657143  3.878788  2.428571  2.756757  2.909091  2.742857  2.437500  2.829268  2.568627  2.030769  2.735849  3.625000  3.222222  2.843137 
dram[1]:  2.716981  2.327869  3.047619  3.368421  2.428571  2.710526  3.096774  3.310345  2.543478  2.659091  2.220339  2.673469  2.959184  3.222222  3.600000  3.560976 
dram[2]:  2.745098  2.592592  3.307692  2.673469  3.400000  2.615385  3.031250  3.428571  2.230769  3.052632  2.620000  2.729167  3.000000  3.085106  2.938776  2.938776 
dram[3]:  2.877551  2.545455  3.333333  2.612245  3.000000  3.290323  2.594594  3.379310  2.600000  3.000000  3.195122  2.847826  2.716981  2.654546  2.959184  3.372093 
dram[4]:  2.333333  2.545455  2.909091  3.146342  2.487805  2.833333  4.619048  3.200000  3.000000  2.974359  2.714286  2.693877  3.272727  2.788461  2.920000  3.266667 
dram[5]:  3.111111  2.592592  2.808511  2.844445  2.615385  2.833333  2.939394  4.173913  3.135135  2.761905  2.275862  2.381818  2.685185  2.636364  3.041667  2.959184 
dram[6]:  2.679245  2.730769  2.560000  3.764706  2.615385  2.318182  2.909091  2.400000  2.250000  2.521739  2.640000  2.471698  2.636364  3.200000  3.372093  2.900000 
dram[7]:  2.958333  2.574074  2.888889  3.121951  3.187500  2.487805  3.310345  3.200000  3.250000  2.925000  2.538461  2.620000  2.685185  3.000000  2.843137  3.020833 
dram[8]:  2.592592  2.641510  2.461539  3.368421  3.400000  2.914286  3.096774  3.200000  2.829268  2.833333  2.557692  2.213115  2.903846  3.295455  3.500000  3.295455 
dram[9]:  2.545455  2.431035  3.121951  3.486486  2.783784  2.710526  2.823529  2.909091  3.575758  2.904762  2.729167  3.142857  3.891892  2.862745  3.272727  3.244444 
dram[10]:  2.836735  2.438596  3.047619  2.976744  3.225806  2.564103  2.621622  3.428571  3.189189  2.833333  2.275862  2.588235  3.063830  3.428571  3.348837  3.692308 
average row locality = 22145/7719 = 2.868895
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        18        16        16         3         3         0         0        11        10        17        18        17        17        17        17 
dram[1]:        20        18        16        16         3         4         0         0        11        11        16        16        17        17        16        18 
dram[2]:        16        16        17        19         3         3         1         0        10        10        16        16        16        17        16        16 
dram[3]:        17        16        18        16         3         3         0         2        11        11        16        16        16        18        17        17 
dram[4]:        16        16        16        17         3         3         1         0        11        10        18        17        16        17        17        18 
dram[5]:        16        16        20        16         3         3         1         0        10        10        17        16        17        17        17        16 
dram[6]:        18        18        16        16         3         3         0         0        11        10        17        16        17        16        16        16 
dram[7]:        19        16        18        16         3         3         0         0        11        11        17        16        17        19        17        17 
dram[8]:        17        17        16        16         3         3         0         0        10        13        18        20        22        17        19        17 
dram[9]:        17        18        16        17         4         4         0         0        11        15        16        17        16        18        16        18 
dram[10]:        16        16        16        16         2         2         1         0        11        12        17        17        16        16        16        16 
total reads: 2169
min_bank_accesses = 0!
chip skew: 208/190 = 1.09
average mf latency per bank:
dram[0]:      26432     27128     26416     25896     31573     31292     39492     40100     40643     41592     43517     43378     24676     23878     23075     23824
dram[1]:      24974     25728     25671     25893     30694     32572     37647     40364     39685     39633     41668     41208     23544     24038     23736     21482
dram[2]:      25315     25387     25826     26964     31397     32062     37115     38107     42389     41122     41652     42313     24269     23046     23538     24192
dram[3]:      24885     25795     25528     27099     31171     29070     38648     39533     38390     36969     42881     42050     24341     23151     22614     22891
dram[4]:      27939     26640     26384     26157     31859     31105     39828     40129     37878     40037     41286     42516     22563     24000     22338     23583
dram[5]:      25501     25884     27477     27289     31549     29966     37084     38624     39667     41731     40418     41194     24619     23826     22270     23279
dram[6]:      25892     25320     26740     27212     32318     31937     38924     38358     37873     40753     40256     40663     24530     24199     22809     23510
dram[7]:      25722     25214     26554     26522     32404     31553     37438     39000     40662     39655     39025     40587     24153     23844     24147     25708
dram[8]:      26289     25941     25377     26500     30361     31912     39463     37829     39696     38288     40291     39439     34710     21713     22933     24402
dram[9]:      26048     26578     26760     27408     31012     30333     39540     37990     40422     39808     42691     42881     22853     23145     24599     24146
dram[10]:      26249     25482     26482     26720     31076     32704     37974     39196     40854     39027     42901     42514     23593     23829     24441     23414
maximum mf latency per bank:
dram[0]:      54921     55187     57540     57493     69236     69308     70992     70994     60216     60218     61457     61610     58691     58684     53549     58451
dram[1]:      55174     55311     57495     57517     69264     69292     71011     70964     60300     53327     61596     61563     58709     58741     58464     58511
dram[2]:      55168     55337     57083     57470     69244     69234     59089     59095     53327     53487     61432     58315     56728     55610     58616     58671
dram[3]:      57456     57636     57432     57490     57976     69021     58102     58847     53524     53492     58336     58373     55562     57410     58741     58558
dram[4]:      57564     57512     61121     62810     68954     69034     59008     58990     57319     60029     58600     58411     57287     57233     59950     60069
dram[5]:      57505     57557     62817     62947     68955     68923     58099     58095     60229     60067     59509     59514     57362     57289     60086     60088
dram[6]:      58069     58099     57503     57685     69232     68970     57165     57217     60370     60333     59674     60692     57093     57134     59931     61647
dram[7]:      57884     57902     57661     55946     68925     65657     57187     59998     60345     60259     60679     60565     57093     56535     61659     54807
dram[8]:      57925     58047     57394     57427     65471     65450     60017     60006     57264     57289     55329     57119     54751     57371     54469     54356
dram[9]:      57993     58031     57419     57438     65563     69156     60011     60043     57327     60143     58443     58568     57333     57287     54218     53997
dram[10]:      57994     55080     57387     57076     69172     70965     60026     58432     60189     60230     58444     61349     57297     58852     54812     54895
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546363 n_nop=537521 n_act=701 n_pre=685 n_req=2011 n_rd=7260 n_write=196 bw_util=0.02729
n_activity=35782 dram_eff=0.4167
bk0: 500a 541598i bk1: 496a 541628i bk2: 448a 542016i bk3: 448a 541715i bk4: 396a 542013i bk5: 396a 541948i bk6: 384a 541898i bk7: 384a 542164i bk8: 424a 541606i bk9: 424a 541788i bk10: 456a 542270i bk11: 456a 541611i bk12: 512a 541648i bk13: 512a 541546i bk14: 512a 541415i bk15: 512a 541220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227058
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546363 n_nop=537502 n_act=707 n_pre=691 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02732
n_activity=35776 dram_eff=0.4172
bk0: 496a 541398i bk1: 496a 541709i bk2: 448a 542689i bk3: 448a 541785i bk4: 396a 541587i bk5: 396a 541629i bk6: 384a 542233i bk7: 384a 541983i bk8: 424a 541313i bk9: 424a 541533i bk10: 460a 541551i bk11: 460a 541837i bk12: 512a 541682i bk13: 512a 541714i bk14: 512a 541401i bk15: 512a 541578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257675
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546363 n_nop=537517 n_act=703 n_pre=687 n_req=2008 n_rd=7264 n_write=192 bw_util=0.02729
n_activity=35477 dram_eff=0.4203
bk0: 496a 541657i bk1: 496a 541333i bk2: 448a 541873i bk3: 448a 541923i bk4: 396a 542202i bk5: 396a 541268i bk6: 384a 541626i bk7: 384a 541961i bk8: 424a 541171i bk9: 424a 540771i bk10: 460a 541071i bk11: 460a 541174i bk12: 512a 541011i bk13: 512a 540545i bk14: 512a 541162i bk15: 512a 541407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27524
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546363 n_nop=537530 n_act=694 n_pre=678 n_req=2013 n_rd=7264 n_write=197 bw_util=0.02731
n_activity=35387 dram_eff=0.4217
bk0: 496a 540676i bk1: 496a 541183i bk2: 448a 542318i bk3: 448a 541085i bk4: 396a 541865i bk5: 396a 541459i bk6: 384a 541636i bk7: 384a 541276i bk8: 424a 541270i bk9: 424a 541101i bk10: 460a 541035i bk11: 460a 541474i bk12: 512a 540980i bk13: 512a 540665i bk14: 512a 540269i bk15: 512a 540507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291453
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546363 n_nop=537521 n_act=695 n_pre=679 n_req=2014 n_rd=7272 n_write=196 bw_util=0.02734
n_activity=35361 dram_eff=0.4224
bk0: 496a 541697i bk1: 496a 541475i bk2: 448a 541497i bk3: 448a 541899i bk4: 396a 541959i bk5: 396a 541680i bk6: 384a 542056i bk7: 384a 541419i bk8: 424a 541227i bk9: 424a 540997i bk10: 460a 541053i bk11: 460a 541492i bk12: 512a 541270i bk13: 512a 540807i bk14: 516a 540699i bk15: 516a 540845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546363 n_nop=537472 n_act=720 n_pre=704 n_req=2013 n_rd=7272 n_write=195 bw_util=0.02733
n_activity=35458 dram_eff=0.4212
bk0: 496a 540915i bk1: 496a 540450i bk2: 448a 541208i bk3: 448a 540945i bk4: 396a 541493i bk5: 396a 541548i bk6: 384a 542036i bk7: 384a 541713i bk8: 424a 540774i bk9: 424a 541086i bk10: 460a 540667i bk11: 460a 541038i bk12: 512a 540793i bk13: 512a 541014i bk14: 516a 540523i bk15: 516a 540497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295963
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546363 n_nop=537436 n_act=739 n_pre=723 n_req=2011 n_rd=7272 n_write=193 bw_util=0.02733
n_activity=36591 dram_eff=0.408
bk0: 496a 541023i bk1: 496a 541010i bk2: 448a 541222i bk3: 448a 541737i bk4: 396a 541835i bk5: 396a 541688i bk6: 384a 541987i bk7: 384a 541999i bk8: 424a 541326i bk9: 424a 541654i bk10: 460a 541904i bk11: 460a 542093i bk12: 512a 541862i bk13: 512a 541446i bk14: 516a 541288i bk15: 516a 541070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.236951
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546363 n_nop=537523 n_act=700 n_pre=684 n_req=2014 n_rd=7256 n_write=200 bw_util=0.02729
n_activity=35664 dram_eff=0.4181
bk0: 492a 541000i bk1: 492a 541109i bk2: 448a 542486i bk3: 448a 542311i bk4: 396a 542219i bk5: 396a 541698i bk6: 384a 541874i bk7: 384a 541738i bk8: 424a 541636i bk9: 424a 541783i bk10: 460a 541702i bk11: 460a 541467i bk12: 512a 541536i bk13: 512a 540983i bk14: 512a 541203i bk15: 512a 540969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280297
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546363 n_nop=537509 n_act=701 n_pre=685 n_req=2023 n_rd=7260 n_write=208 bw_util=0.02734
n_activity=35621 dram_eff=0.4193
bk0: 492a 541056i bk1: 492a 541115i bk2: 448a 541253i bk3: 448a 541247i bk4: 396a 541674i bk5: 396a 541131i bk6: 384a 541731i bk7: 384a 541443i bk8: 424a 540844i bk9: 424a 541240i bk10: 460a 541077i bk11: 460a 541902i bk12: 516a 541554i bk13: 512a 541652i bk14: 512a 540953i bk15: 512a 540885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292802
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546363 n_nop=537562 n_act=675 n_pre=659 n_req=2019 n_rd=7264 n_write=203 bw_util=0.02733
n_activity=34562 dram_eff=0.4321
bk0: 492a 540816i bk1: 492a 541783i bk2: 448a 541455i bk3: 448a 541108i bk4: 396a 541052i bk5: 396a 541366i bk6: 384a 541827i bk7: 384a 541177i bk8: 428a 541559i bk9: 428a 541393i bk10: 460a 541355i bk11: 460a 541494i bk12: 512a 541530i bk13: 512a 540500i bk14: 512a 540761i bk15: 512a 540835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.307905
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546363 n_nop=537563 n_act=685 n_pre=669 n_req=2004 n_rd=7256 n_write=190 bw_util=0.02726
n_activity=35102 dram_eff=0.4242
bk0: 492a 541539i bk1: 492a 540936i bk2: 448a 541550i bk3: 448a 541130i bk4: 392a 541400i bk5: 392a 541138i bk6: 384a 541454i bk7: 384a 541519i bk8: 428a 541199i bk9: 428a 541281i bk10: 460a 541148i bk11: 460a 541695i bk12: 512a 541442i bk13: 512a 541402i bk14: 512a 541266i bk15: 512a 541220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.290931

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53254, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 52985, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 52671, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 52786, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53061, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 52814, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 60528, Miss = 908, Miss_rate = 0.015, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[18]: Access = 53942, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[20]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3414
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856491
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.255
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.8457
	minimum = 6
	maximum = 575
Network latency average = 28.0578
	minimum = 6
	maximum = 405
Slowest packet = 2337630
Flit latency average = 32.9011
	minimum = 6
	maximum = 404
Slowest flit = 4025138
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0472569
	minimum = 0.0338655 (at node 3)
	maximum = 0.217707 (at node 44)
Accepted packet rate average = 0.0472569
	minimum = 0.0338655 (at node 3)
	maximum = 0.217707 (at node 44)
Injected flit rate average = 0.0708853
	minimum = 0.0522496 (at node 3)
	maximum = 0.240929 (at node 44)
Accepted flit rate average= 0.0708853
	minimum = 0.0493469 (at node 3)
	maximum = 0.412192 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.2735 (16 samples)
	minimum = 6 (16 samples)
	maximum = 398.438 (16 samples)
Network latency average = 25.3602 (16 samples)
	minimum = 6 (16 samples)
	maximum = 307.5 (16 samples)
Flit latency average = 26.1848 (16 samples)
	minimum = 6 (16 samples)
	maximum = 306.812 (16 samples)
Fragmentation average = 0.00940399 (16 samples)
	minimum = 0 (16 samples)
	maximum = 103.875 (16 samples)
Injected packet rate average = 0.04961 (16 samples)
	minimum = 0.0364309 (16 samples)
	maximum = 0.130871 (16 samples)
Accepted packet rate average = 0.04961 (16 samples)
	minimum = 0.0364309 (16 samples)
	maximum = 0.130871 (16 samples)
Injected flit rate average = 0.0799374 (16 samples)
	minimum = 0.0468101 (16 samples)
	maximum = 0.18328 (16 samples)
Accepted flit rate average = 0.0799374 (16 samples)
	minimum = 0.0583563 (16 samples)
	maximum = 0.252925 (16 samples)
Injected packet size average = 1.61132 (16 samples)
Accepted packet size average = 1.61132 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 27 sec (987 sec)
gpgpu_simulation_rate = 27141 (inst/sec)
gpgpu_simulation_rate = 3903 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 5335
gpu_sim_insn = 1288129
gpu_ipc =     241.4487
gpu_tot_sim_cycle = 4080454
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       6.8808
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 971051
gpu_stall_icnt2sh    = 3011346
partiton_reqs_in_parallel = 117370
partiton_reqs_in_parallel_total    = 5502493
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.3773
partiton_reqs_in_parallel_util = 117370
partiton_reqs_in_parallel_util_total    = 5502493
gpu_sim_cycle_parition_util = 5335
gpu_tot_sim_cycle_parition_util    = 292761
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.8525
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =     155.8295 GB/Sec
L2_BW_total  =      27.4351 GB/Sec
gpu_total_sim_rate=27992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5512
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251911
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2125, 1823, 2697, 2032, 2061, 2347, 1796, 2008, 2579, 2145, 1992, 1882, 2218, 2510, 2189, 2081, 1501, 1425, 1716, 1928, 1284, 1498, 1239, 1416, 1259, 1193, 1353, 1803, 1274, 1194, 1422, 1384, 1416, 1291, 1472, 1526, 1442, 1362, 1034, 1334, 1117, 1392, 1276, 1316, 1065, 1303, 1267, 1062, 1402, 1227, 1420, 1558, 1477, 1305, 1390, 1322, 1358, 1687, 1125, 1358, 1387, 1153, 1141, 1559, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3937504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3895432
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37186
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4752904	W0_Idle:933976	W0_Scoreboard:4926876	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1263 
maxdqlatency = 0 
maxmflatency = 71011 
averagemflatency = 579 
max_icnt2mem_latency = 70770 
max_icnt2sh_latency = 4079439 
mrq_lat_table:14719 	303 	460 	1210 	804 	1069 	1347 	1132 	813 	283 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	846708 	299812 	6392 	8066 	2630 	2122 	5066 	5788 	4298 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	129155 	34331 	419508 	261170 	128395 	159794 	19004 	4926 	5345 	2202 	2146 	5169 	5641 	4262 	28 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	158535 	234136 	456006 	36202 	752 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	32379 	262564 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	314 	102 	91 	69 	4 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        20        19         9 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        21        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        12         8        11        15        23        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        12        20        16        16        16        17        16        12         8        15        11        10        20        12        11 
dram[5]:        18        16        21        16        16        16        17        16         9        10        15        12        15        23        14        16 
dram[6]:        14        19        16        14        16        16        16        16         9        10        10         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12        10        14        11        15        18        15        20 
dram[8]:        16        12        12        12        16        16        16        16        11        11        16        10        14        20        22        18 
dram[9]:        26        13        18        20        16        16        16        16        15        14        14        12        24        12        20        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        10        18        12        30        16        14 
maximum service time to same row:
dram[0]:     23524     27347     12622     16556     18079     24350     18853     16256     24161     19567     22193     18401     12675     18037     23937     17223 
dram[1]:     36796     17880     19093     18674     18755     15004     18202     14412     15662     15929     21395     18734     16458     23156     24739     20063 
dram[2]:     18387     14404     32079     16155     16937     18175     23475     19013     24308     17219     19388     19770     12535     21975     12912     29143 
dram[3]:     25683     36472     36704     19347     25013     20468     18523     19838     22847     32993     18216     18234     16986     11829     12824     26894 
dram[4]:     19842     15680     18441     14622     20880     19504     25035     20219     30996     20703     26597     28369     27942     22714     16858     23266 
dram[5]:     46278     19053     16255     24416     13266     23515     19513     18450     30744     36284     32099     25917     16379     15945     18998     23039 
dram[6]:     15411     22990     16621     17435     16345     13161     13848     13825     28631     26044     19393     28986     15527     18120     21487     19022 
dram[7]:     37533     24199     13711     19898     23913     19677     18914     21756     21127     35241     24990     21961     11202     25047     21579     31832 
dram[8]:     25068     23802     13481     16211     13326     19438     19708     15475     15578     23780     18879     18106     17764     12805     35900     35812 
dram[9]:     23414     19963     34116     32925     18048     24724     17106     15576     22051     19474     35089     22924     31832     23875     17171     21233 
dram[10]:     21722     17577     28446     21438     17889     17734     18463     16317     22828     15238     18633     34100     26412     14722     17334     23067 
average row accesses per activate:
dram[0]:  3.065217  3.155555  3.657143  3.878788  2.428571  2.756757  2.909091  2.742857  2.437500  2.829268  2.568627  2.030769  2.735849  3.625000  3.222222  2.843137 
dram[1]:  2.716981  2.327869  3.047619  3.368421  2.428571  2.710526  3.096774  3.310345  2.543478  2.659091  2.220339  2.673469  2.959184  3.222222  3.600000  3.560976 
dram[2]:  2.745098  2.592592  3.307692  2.673469  3.400000  2.615385  3.031250  3.428571  2.230769  3.052632  2.620000  2.729167  3.000000  3.085106  2.938776  2.938776 
dram[3]:  2.877551  2.545455  3.333333  2.612245  3.000000  3.290323  2.594594  3.379310  2.600000  3.000000  3.195122  2.847826  2.716981  2.654546  2.959184  3.372093 
dram[4]:  2.333333  2.545455  2.909091  3.146342  2.487805  2.833333  4.619048  3.200000  3.000000  2.974359  2.714286  2.693877  3.272727  2.788461  2.920000  3.266667 
dram[5]:  3.111111  2.592592  2.808511  2.844445  2.615385  2.833333  2.939394  4.173913  3.135135  2.761905  2.275862  2.381818  2.685185  2.636364  3.041667  2.959184 
dram[6]:  2.679245  2.730769  2.560000  3.764706  2.615385  2.318182  2.909091  2.400000  2.250000  2.521739  2.640000  2.471698  2.636364  3.200000  3.372093  2.900000 
dram[7]:  2.958333  2.574074  2.888889  3.121951  3.187500  2.487805  3.310345  3.200000  3.250000  2.925000  2.538461  2.620000  2.685185  3.000000  2.843137  3.020833 
dram[8]:  2.592592  2.641510  2.461539  3.368421  3.400000  2.914286  3.096774  3.200000  2.829268  2.833333  2.557692  2.213115  2.903846  3.295455  3.500000  3.295455 
dram[9]:  2.545455  2.431035  3.121951  3.486486  2.783784  2.710526  2.823529  2.909091  3.575758  2.904762  2.729167  3.142857  3.891892  2.862745  3.272727  3.244444 
dram[10]:  2.836735  2.438596  3.047619  2.976744  3.225806  2.564103  2.621622  3.428571  3.189189  2.833333  2.275862  2.588235  3.063830  3.428571  3.348837  3.692308 
average row locality = 22145/7719 = 2.868895
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        18        16        16         3         3         0         0        11        10        17        18        17        17        17        17 
dram[1]:        20        18        16        16         3         4         0         0        11        11        16        16        17        17        16        18 
dram[2]:        16        16        17        19         3         3         1         0        10        10        16        16        16        17        16        16 
dram[3]:        17        16        18        16         3         3         0         2        11        11        16        16        16        18        17        17 
dram[4]:        16        16        16        17         3         3         1         0        11        10        18        17        16        17        17        18 
dram[5]:        16        16        20        16         3         3         1         0        10        10        17        16        17        17        17        16 
dram[6]:        18        18        16        16         3         3         0         0        11        10        17        16        17        16        16        16 
dram[7]:        19        16        18        16         3         3         0         0        11        11        17        16        17        19        17        17 
dram[8]:        17        17        16        16         3         3         0         0        10        13        18        20        22        17        19        17 
dram[9]:        17        18        16        17         4         4         0         0        11        15        16        17        16        18        16        18 
dram[10]:        16        16        16        16         2         2         1         0        11        12        17        17        16        16        16        16 
total reads: 2169
min_bank_accesses = 0!
chip skew: 208/190 = 1.09
average mf latency per bank:
dram[0]:      26477     27157     26487     25971     31698     31429     39539     40144     40701     41669     43587     43456     24706     23907     23101     23864
dram[1]:      24997     25761     25743     25963     30830     32718     37683     40396     39765     39693     41750     41295     23569     24067     23758     21516
dram[2]:      25342     25423     25904     27036     31529     32187     37145     38122     42458     41199     41742     42394     24289     23068     23566     24221
dram[3]:      24909     25817     25612     27175     31297     29198     38676     39549     38464     37073     42953     42130     24375     23191     22635     22919
dram[4]:      27976     26685     26455     26235     32007     31241     39848     40150     37945     40126     41369     42590     22580     24034     22363     23608
dram[5]:      25521     25908     27547     27367     31682     30105     37104     38656     39749     41804     40494     41262     24651     23858     22290     23311
dram[6]:      25920     25344     26816     27291     32433     32065     38963     38378     37933     40828     40334     40754     24574     24239     22848     23542
dram[7]:      25760     25253     26622     26617     32537     31676     37469     39033     40722     39726     39102     40651     24180     23865     24185     25743
dram[8]:      26332     25994     25463     26592     30486     32034     39531     37848     39788     38363     40369     39516     34740     21731     22965     24443
dram[9]:      26065     26600     26823     27481     31152     30480     39569     38016     40504     39888     42757     42952     22893     23178     24634     24187
dram[10]:      26273     25514     26554     26803     31191     32815     37998     39216     40917     39100     42974     42608     23617     23853     24474     23440
maximum mf latency per bank:
dram[0]:      54921     55187     57540     57493     69236     69308     70992     70994     60216     60218     61457     61610     58691     58684     53549     58451
dram[1]:      55174     55311     57495     57517     69264     69292     71011     70964     60300     53327     61596     61563     58709     58741     58464     58511
dram[2]:      55168     55337     57083     57470     69244     69234     59089     59095     53327     53487     61432     58315     56728     55610     58616     58671
dram[3]:      57456     57636     57432     57490     57976     69021     58102     58847     53524     53492     58336     58373     55562     57410     58741     58558
dram[4]:      57564     57512     61121     62810     68954     69034     59008     58990     57319     60029     58600     58411     57287     57233     59950     60069
dram[5]:      57505     57557     62817     62947     68955     68923     58099     58095     60229     60067     59509     59514     57362     57289     60086     60088
dram[6]:      58069     58099     57503     57685     69232     68970     57165     57217     60370     60333     59674     60692     57093     57134     59931     61647
dram[7]:      57884     57902     57661     55946     68925     65657     57187     59998     60345     60259     60679     60565     57093     56535     61659     54807
dram[8]:      57925     58047     57394     57427     65471     65450     60017     60006     57264     57289     55329     57119     54751     57371     54469     54356
dram[9]:      57993     58031     57419     57438     65563     69156     60011     60043     57327     60143     58443     58568     57333     57287     54218     53997
dram[10]:      57994     55080     57387     57076     69172     70965     60026     58432     60189     60230     58444     61349     57297     58852     54812     54895
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556268 n_nop=547426 n_act=701 n_pre=685 n_req=2011 n_rd=7260 n_write=196 bw_util=0.02681
n_activity=35782 dram_eff=0.4167
bk0: 500a 551503i bk1: 496a 551533i bk2: 448a 551921i bk3: 448a 551620i bk4: 396a 551918i bk5: 396a 551853i bk6: 384a 551803i bk7: 384a 552069i bk8: 424a 551511i bk9: 424a 551693i bk10: 456a 552175i bk11: 456a 551516i bk12: 512a 551553i bk13: 512a 551451i bk14: 512a 551320i bk15: 512a 551125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.223015
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556268 n_nop=547407 n_act=707 n_pre=691 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02683
n_activity=35776 dram_eff=0.4172
bk0: 496a 551303i bk1: 496a 551614i bk2: 448a 552594i bk3: 448a 551690i bk4: 396a 551492i bk5: 396a 551534i bk6: 384a 552138i bk7: 384a 551888i bk8: 424a 551218i bk9: 424a 551438i bk10: 460a 551456i bk11: 460a 551742i bk12: 512a 551587i bk13: 512a 551619i bk14: 512a 551306i bk15: 512a 551483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253087
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556268 n_nop=547422 n_act=703 n_pre=687 n_req=2008 n_rd=7264 n_write=192 bw_util=0.02681
n_activity=35477 dram_eff=0.4203
bk0: 496a 551562i bk1: 496a 551238i bk2: 448a 551778i bk3: 448a 551828i bk4: 396a 552107i bk5: 396a 551173i bk6: 384a 551531i bk7: 384a 551866i bk8: 424a 551076i bk9: 424a 550676i bk10: 460a 550976i bk11: 460a 551079i bk12: 512a 550916i bk13: 512a 550450i bk14: 512a 551067i bk15: 512a 551312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270339
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556268 n_nop=547435 n_act=694 n_pre=678 n_req=2013 n_rd=7264 n_write=197 bw_util=0.02683
n_activity=35387 dram_eff=0.4217
bk0: 496a 550581i bk1: 496a 551088i bk2: 448a 552223i bk3: 448a 550990i bk4: 396a 551770i bk5: 396a 551364i bk6: 384a 551541i bk7: 384a 551181i bk8: 424a 551175i bk9: 424a 551006i bk10: 460a 550940i bk11: 460a 551379i bk12: 512a 550885i bk13: 512a 550570i bk14: 512a 550174i bk15: 512a 550412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.286263
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556268 n_nop=547426 n_act=695 n_pre=679 n_req=2014 n_rd=7272 n_write=196 bw_util=0.02685
n_activity=35361 dram_eff=0.4224
bk0: 496a 551602i bk1: 496a 551380i bk2: 448a 551402i bk3: 448a 551804i bk4: 396a 551864i bk5: 396a 551585i bk6: 384a 551961i bk7: 384a 551324i bk8: 424a 551132i bk9: 424a 550902i bk10: 460a 550958i bk11: 460a 551397i bk12: 512a 551175i bk13: 512a 550712i bk14: 516a 550604i bk15: 516a 550750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278296
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556268 n_nop=547377 n_act=720 n_pre=704 n_req=2013 n_rd=7272 n_write=195 bw_util=0.02685
n_activity=35458 dram_eff=0.4212
bk0: 496a 550820i bk1: 496a 550355i bk2: 448a 551113i bk3: 448a 550850i bk4: 396a 551398i bk5: 396a 551453i bk6: 384a 551941i bk7: 384a 551618i bk8: 424a 550679i bk9: 424a 550991i bk10: 460a 550572i bk11: 460a 550943i bk12: 512a 550698i bk13: 512a 550919i bk14: 516a 550428i bk15: 516a 550402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.290693
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556268 n_nop=547341 n_act=739 n_pre=723 n_req=2011 n_rd=7272 n_write=193 bw_util=0.02684
n_activity=36591 dram_eff=0.408
bk0: 496a 550928i bk1: 496a 550915i bk2: 448a 551127i bk3: 448a 551642i bk4: 396a 551740i bk5: 396a 551593i bk6: 384a 551892i bk7: 384a 551904i bk8: 424a 551231i bk9: 424a 551559i bk10: 460a 551809i bk11: 460a 551998i bk12: 512a 551767i bk13: 512a 551351i bk14: 516a 551193i bk15: 516a 550975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232731
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556268 n_nop=547428 n_act=700 n_pre=684 n_req=2014 n_rd=7256 n_write=200 bw_util=0.02681
n_activity=35664 dram_eff=0.4181
bk0: 492a 550905i bk1: 492a 551014i bk2: 448a 552391i bk3: 448a 552216i bk4: 396a 552124i bk5: 396a 551603i bk6: 384a 551779i bk7: 384a 551643i bk8: 424a 551541i bk9: 424a 551688i bk10: 460a 551607i bk11: 460a 551372i bk12: 512a 551441i bk13: 512a 550888i bk14: 512a 551108i bk15: 512a 550874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275306
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556268 n_nop=547414 n_act=701 n_pre=685 n_req=2023 n_rd=7260 n_write=208 bw_util=0.02685
n_activity=35621 dram_eff=0.4193
bk0: 492a 550961i bk1: 492a 551020i bk2: 448a 551158i bk3: 448a 551152i bk4: 396a 551579i bk5: 396a 551036i bk6: 384a 551636i bk7: 384a 551348i bk8: 424a 550749i bk9: 424a 551145i bk10: 460a 550982i bk11: 460a 551807i bk12: 516a 551459i bk13: 512a 551557i bk14: 512a 550858i bk15: 512a 550790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287588
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556268 n_nop=547467 n_act=675 n_pre=659 n_req=2019 n_rd=7264 n_write=203 bw_util=0.02685
n_activity=34562 dram_eff=0.4321
bk0: 492a 550721i bk1: 492a 551688i bk2: 448a 551360i bk3: 448a 551013i bk4: 396a 550957i bk5: 396a 551271i bk6: 384a 551732i bk7: 384a 551082i bk8: 428a 551464i bk9: 428a 551298i bk10: 460a 551260i bk11: 460a 551399i bk12: 512a 551435i bk13: 512a 550405i bk14: 512a 550666i bk15: 512a 550740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302423
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556268 n_nop=547468 n_act=685 n_pre=669 n_req=2004 n_rd=7256 n_write=190 bw_util=0.02677
n_activity=35102 dram_eff=0.4242
bk0: 492a 551444i bk1: 492a 550841i bk2: 448a 551455i bk3: 448a 551035i bk4: 392a 551305i bk5: 392a 551043i bk6: 384a 551359i bk7: 384a 551424i bk8: 428a 551104i bk9: 428a 551186i bk10: 460a 551053i bk11: 460a 551600i bk12: 512a 551347i bk13: 512a 551307i bk14: 512a 551171i bk15: 512a 551125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285751

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53639, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 53374, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 53050, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 53180, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53465, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53225, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 60980, Miss = 908, Miss_rate = 0.015, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[18]: Access = 54332, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[20]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3414
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.252
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.31798
	minimum = 6
	maximum = 33
Network latency average = 7.31399
	minimum = 6
	maximum = 33
Slowest packet = 2350389
Flit latency average = 6.89308
	minimum = 6
	maximum = 29
Slowest flit = 4043805
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0328871
	minimum = 0.0224034 (at node 22)
	maximum = 0.0423697 (at node 44)
Accepted packet rate average = 0.0328871
	minimum = 0.0224034 (at node 22)
	maximum = 0.0423697 (at node 44)
Injected flit rate average = 0.0501462
	minimum = 0.0241845 (at node 22)
	maximum = 0.0827709 (at node 44)
Accepted flit rate average= 0.0501462
	minimum = 0.0367454 (at node 48)
	maximum = 0.0735846 (at node 24)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.1585 (17 samples)
	minimum = 6 (17 samples)
	maximum = 376.941 (17 samples)
Network latency average = 24.2987 (17 samples)
	minimum = 6 (17 samples)
	maximum = 291.353 (17 samples)
Flit latency average = 25.05 (17 samples)
	minimum = 6 (17 samples)
	maximum = 290.471 (17 samples)
Fragmentation average = 0.00885081 (17 samples)
	minimum = 0 (17 samples)
	maximum = 97.7647 (17 samples)
Injected packet rate average = 0.0486263 (17 samples)
	minimum = 0.0356058 (17 samples)
	maximum = 0.125665 (17 samples)
Accepted packet rate average = 0.0486263 (17 samples)
	minimum = 0.0356058 (17 samples)
	maximum = 0.125665 (17 samples)
Injected flit rate average = 0.078185 (17 samples)
	minimum = 0.0454792 (17 samples)
	maximum = 0.177367 (17 samples)
Accepted flit rate average = 0.078185 (17 samples)
	minimum = 0.0570851 (17 samples)
	maximum = 0.242375 (17 samples)
Injected packet size average = 1.60788 (17 samples)
Accepted packet size average = 1.60788 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 43 sec (1003 sec)
gpgpu_simulation_rate = 27992 (inst/sec)
gpgpu_simulation_rate = 4068 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1102
gpu_sim_insn = 1114172
gpu_ipc =    1011.0453
gpu_tot_sim_cycle = 4303706
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       6.7827
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 971051
gpu_stall_icnt2sh    = 3011365
partiton_reqs_in_parallel = 24244
partiton_reqs_in_parallel_total    = 5619863
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.3115
partiton_reqs_in_parallel_util = 24244
partiton_reqs_in_parallel_util_total    = 5619863
gpu_sim_cycle_parition_util = 1102
gpu_tot_sim_cycle_parition_util    = 298096
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.8641
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     178.2146 GB/Sec
L2_BW_total  =      26.0575 GB/Sec
gpu_total_sim_rate=28930

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5512
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272421
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2167, 1865, 2739, 2074, 2103, 2389, 1838, 2050, 2621, 2187, 2034, 1924, 2260, 2552, 2231, 2123, 1522, 1446, 1737, 1949, 1305, 1519, 1260, 1437, 1280, 1214, 1374, 1824, 1295, 1215, 1443, 1405, 1437, 1312, 1493, 1547, 1463, 1383, 1055, 1355, 1138, 1413, 1297, 1337, 1086, 1324, 1288, 1083, 1423, 1248, 1441, 1579, 1498, 1326, 1411, 1343, 1379, 1708, 1146, 1379, 1408, 1174, 1162, 1580, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3937504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3895432
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37186
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4757242	W0_Idle:937653	W0_Scoreboard:4938465	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1263 
maxdqlatency = 0 
maxmflatency = 71011 
averagemflatency = 578 
max_icnt2mem_latency = 70770 
max_icnt2sh_latency = 4303705 
mrq_lat_table:14719 	303 	460 	1210 	804 	1069 	1347 	1132 	813 	283 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	848780 	299812 	6392 	8066 	2630 	2122 	5066 	5788 	4298 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	131097 	34461 	419508 	261170 	128395 	159794 	19004 	4926 	5345 	2202 	2146 	5169 	5641 	4262 	28 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	160261 	234447 	456017 	36202 	752 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	32379 	262564 	24 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	317 	102 	91 	69 	4 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        20        19         9 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        21        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        12         8        11        15        23        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        12        20        16        16        16        17        16        12         8        15        11        10        20        12        11 
dram[5]:        18        16        21        16        16        16        17        16         9        10        15        12        15        23        14        16 
dram[6]:        14        19        16        14        16        16        16        16         9        10        10         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12        10        14        11        15        18        15        20 
dram[8]:        16        12        12        12        16        16        16        16        11        11        16        10        14        20        22        18 
dram[9]:        26        13        18        20        16        16        16        16        15        14        14        12        24        12        20        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        10        18        12        30        16        14 
maximum service time to same row:
dram[0]:     23524     27347     12622     16556     18079     24350     18853     16256     24161     19567     22193     18401     12675     18037     23937     17223 
dram[1]:     36796     17880     19093     18674     18755     15004     18202     14412     15662     15929     21395     18734     16458     23156     24739     20063 
dram[2]:     18387     14404     32079     16155     16937     18175     23475     19013     24308     17219     19388     19770     12535     21975     12912     29143 
dram[3]:     25683     36472     36704     19347     25013     20468     18523     19838     22847     32993     18216     18234     16986     11829     12824     26894 
dram[4]:     19842     15680     18441     14622     20880     19504     25035     20219     30996     20703     26597     28369     27942     22714     16858     23266 
dram[5]:     46278     19053     16255     24416     13266     23515     19513     18450     30744     36284     32099     25917     16379     15945     18998     23039 
dram[6]:     15411     22990     16621     17435     16345     13161     13848     13825     28631     26044     19393     28986     15527     18120     21487     19022 
dram[7]:     37533     24199     13711     19898     23913     19677     18914     21756     21127     35241     24990     21961     11202     25047     21579     31832 
dram[8]:     25068     23802     13481     16211     13326     19438     19708     15475     15578     23780     18879     18106     17764     12805     35900     35812 
dram[9]:     23414     19963     34116     32925     18048     24724     17106     15576     22051     19474     35089     22924     31832     23875     17171     21233 
dram[10]:     21722     17577     28446     21438     17889     17734     18463     16317     22828     15238     18633     34100     26412     14722     17334     23067 
average row accesses per activate:
dram[0]:  3.065217  3.155555  3.657143  3.878788  2.428571  2.756757  2.909091  2.742857  2.437500  2.829268  2.568627  2.030769  2.735849  3.625000  3.222222  2.843137 
dram[1]:  2.716981  2.327869  3.047619  3.368421  2.428571  2.710526  3.096774  3.310345  2.543478  2.659091  2.220339  2.673469  2.959184  3.222222  3.600000  3.560976 
dram[2]:  2.745098  2.592592  3.307692  2.673469  3.400000  2.615385  3.031250  3.428571  2.230769  3.052632  2.620000  2.729167  3.000000  3.085106  2.938776  2.938776 
dram[3]:  2.877551  2.545455  3.333333  2.612245  3.000000  3.290323  2.594594  3.379310  2.600000  3.000000  3.195122  2.847826  2.716981  2.654546  2.959184  3.372093 
dram[4]:  2.333333  2.545455  2.909091  3.146342  2.487805  2.833333  4.619048  3.200000  3.000000  2.974359  2.714286  2.693877  3.272727  2.788461  2.920000  3.266667 
dram[5]:  3.111111  2.592592  2.808511  2.844445  2.615385  2.833333  2.939394  4.173913  3.135135  2.761905  2.275862  2.381818  2.685185  2.636364  3.041667  2.959184 
dram[6]:  2.679245  2.730769  2.560000  3.764706  2.615385  2.318182  2.909091  2.400000  2.250000  2.521739  2.640000  2.471698  2.636364  3.200000  3.372093  2.900000 
dram[7]:  2.958333  2.574074  2.888889  3.121951  3.187500  2.487805  3.310345  3.200000  3.250000  2.925000  2.538461  2.620000  2.685185  3.000000  2.843137  3.020833 
dram[8]:  2.592592  2.641510  2.461539  3.368421  3.400000  2.914286  3.096774  3.200000  2.829268  2.833333  2.557692  2.213115  2.903846  3.295455  3.500000  3.295455 
dram[9]:  2.545455  2.431035  3.121951  3.486486  2.783784  2.710526  2.823529  2.909091  3.575758  2.904762  2.729167  3.142857  3.891892  2.862745  3.272727  3.244444 
dram[10]:  2.836735  2.438596  3.047619  2.976744  3.225806  2.564103  2.621622  3.428571  3.189189  2.833333  2.275862  2.588235  3.063830  3.428571  3.348837  3.692308 
average row locality = 22145/7719 = 2.868895
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        18        16        16         3         3         0         0        11        10        17        18        17        17        17        17 
dram[1]:        20        18        16        16         3         4         0         0        11        11        16        16        17        17        16        18 
dram[2]:        16        16        17        19         3         3         1         0        10        10        16        16        16        17        16        16 
dram[3]:        17        16        18        16         3         3         0         2        11        11        16        16        16        18        17        17 
dram[4]:        16        16        16        17         3         3         1         0        11        10        18        17        16        17        17        18 
dram[5]:        16        16        20        16         3         3         1         0        10        10        17        16        17        17        17        16 
dram[6]:        18        18        16        16         3         3         0         0        11        10        17        16        17        16        16        16 
dram[7]:        19        16        18        16         3         3         0         0        11        11        17        16        17        19        17        17 
dram[8]:        17        17        16        16         3         3         0         0        10        13        18        20        22        17        19        17 
dram[9]:        17        18        16        17         4         4         0         0        11        15        16        17        16        18        16        18 
dram[10]:        16        16        16        16         2         2         1         0        11        12        17        17        16        16        16        16 
total reads: 2169
min_bank_accesses = 0!
chip skew: 208/190 = 1.09
average mf latency per bank:
dram[0]:      26477     27157     26487     25971     31704     31435     39629     40236     40727     41696     43587     43456     24706     23907     23101     23864
dram[1]:      24997     25761     25743     25963     30836     32723     37772     40485     39793     39721     41750     41295     23569     24067     23758     21516
dram[2]:      25342     25423     25904     27036     31534     32193     37233     38211     42486     41227     41742     42394     24289     23068     23566     24221
dram[3]:      24909     25817     25613     27176     31303     29203     38764     39635     38491     37101     42953     42130     24375     23191     22635     22919
dram[4]:      27976     26685     26455     26235     32012     31246     39935     40237     37972     40153     41370     42590     22580     24034     22363     23608
dram[5]:      25521     25908     27547     27367     31687     30110     37191     38744     39776     41832     40495     41263     24651     23858     22290     23311
dram[6]:      25920     25344     26816     27291     32444     32076     39053     38467     37960     40855     40334     40754     24574     24239     22848     23542
dram[7]:      25760     25253     26622     26617     32547     31686     37558     39122     40749     39753     39102     40651     24180     23865     24185     25743
dram[8]:      26332     25994     25463     26593     30497     32045     39620     37936     39815     38390     40369     39516     34745     21731     22965     24443
dram[9]:      26065     26600     26823     27481     31164     30490     39657     38104     40527     39911     42757     42952     22893     23178     24634     24187
dram[10]:      26273     25514     26554     26803     31203     32827     38086     39304     40940     39122     42974     42608     23617     23853     24474     23440
maximum mf latency per bank:
dram[0]:      54921     55187     57540     57493     69236     69308     70992     70994     60216     60218     61457     61610     58691     58684     53549     58451
dram[1]:      55174     55311     57495     57517     69264     69292     71011     70964     60300     53327     61596     61563     58709     58741     58464     58511
dram[2]:      55168     55337     57083     57470     69244     69234     59089     59095     53327     53487     61432     58315     56728     55610     58616     58671
dram[3]:      57456     57636     57432     57490     57976     69021     58102     58847     53524     53492     58336     58373     55562     57410     58741     58558
dram[4]:      57564     57512     61121     62810     68954     69034     59008     58990     57319     60029     58600     58411     57287     57233     59950     60069
dram[5]:      57505     57557     62817     62947     68955     68923     58099     58095     60229     60067     59509     59514     57362     57289     60086     60088
dram[6]:      58069     58099     57503     57685     69232     68970     57165     57217     60370     60333     59674     60692     57093     57134     59931     61647
dram[7]:      57884     57902     57661     55946     68925     65657     57187     59998     60345     60259     60679     60565     57093     56535     61659     54807
dram[8]:      57925     58047     57394     57427     65471     65450     60017     60006     57264     57289     55329     57119     54751     57371     54469     54356
dram[9]:      57993     58031     57419     57438     65563     69156     60011     60043     57327     60143     58443     58568     57333     57287     54218     53997
dram[10]:      57994     55080     57387     57076     69172     70965     60026     58432     60189     60230     58444     61349     57297     58852     54812     54895
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558313 n_nop=549471 n_act=701 n_pre=685 n_req=2011 n_rd=7260 n_write=196 bw_util=0.02671
n_activity=35782 dram_eff=0.4167
bk0: 500a 553548i bk1: 496a 553578i bk2: 448a 553966i bk3: 448a 553665i bk4: 396a 553963i bk5: 396a 553898i bk6: 384a 553848i bk7: 384a 554114i bk8: 424a 553556i bk9: 424a 553738i bk10: 456a 554220i bk11: 456a 553561i bk12: 512a 553598i bk13: 512a 553496i bk14: 512a 553365i bk15: 512a 553170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.222198
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558313 n_nop=549452 n_act=707 n_pre=691 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02673
n_activity=35776 dram_eff=0.4172
bk0: 496a 553348i bk1: 496a 553659i bk2: 448a 554639i bk3: 448a 553735i bk4: 396a 553537i bk5: 396a 553579i bk6: 384a 554183i bk7: 384a 553933i bk8: 424a 553263i bk9: 424a 553483i bk10: 460a 553501i bk11: 460a 553787i bk12: 512a 553632i bk13: 512a 553664i bk14: 512a 553351i bk15: 512a 553528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25216
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558313 n_nop=549467 n_act=703 n_pre=687 n_req=2008 n_rd=7264 n_write=192 bw_util=0.02671
n_activity=35477 dram_eff=0.4203
bk0: 496a 553607i bk1: 496a 553283i bk2: 448a 553823i bk3: 448a 553873i bk4: 396a 554152i bk5: 396a 553218i bk6: 384a 553576i bk7: 384a 553911i bk8: 424a 553121i bk9: 424a 552721i bk10: 460a 553021i bk11: 460a 553124i bk12: 512a 552961i bk13: 512a 552495i bk14: 512a 553112i bk15: 512a 553357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269349
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558313 n_nop=549480 n_act=694 n_pre=678 n_req=2013 n_rd=7264 n_write=197 bw_util=0.02673
n_activity=35387 dram_eff=0.4217
bk0: 496a 552626i bk1: 496a 553133i bk2: 448a 554268i bk3: 448a 553035i bk4: 396a 553815i bk5: 396a 553409i bk6: 384a 553586i bk7: 384a 553226i bk8: 424a 553220i bk9: 424a 553051i bk10: 460a 552985i bk11: 460a 553424i bk12: 512a 552930i bk13: 512a 552615i bk14: 512a 552219i bk15: 512a 552457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285215
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558313 n_nop=549471 n_act=695 n_pre=679 n_req=2014 n_rd=7272 n_write=196 bw_util=0.02675
n_activity=35361 dram_eff=0.4224
bk0: 496a 553647i bk1: 496a 553425i bk2: 448a 553447i bk3: 448a 553849i bk4: 396a 553909i bk5: 396a 553630i bk6: 384a 554006i bk7: 384a 553369i bk8: 424a 553177i bk9: 424a 552947i bk10: 460a 553003i bk11: 460a 553442i bk12: 512a 553220i bk13: 512a 552757i bk14: 516a 552649i bk15: 516a 552795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.277276
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558313 n_nop=549422 n_act=720 n_pre=704 n_req=2013 n_rd=7272 n_write=195 bw_util=0.02675
n_activity=35458 dram_eff=0.4212
bk0: 496a 552865i bk1: 496a 552400i bk2: 448a 553158i bk3: 448a 552895i bk4: 396a 553443i bk5: 396a 553498i bk6: 384a 553986i bk7: 384a 553663i bk8: 424a 552724i bk9: 424a 553036i bk10: 460a 552617i bk11: 460a 552988i bk12: 512a 552743i bk13: 512a 552964i bk14: 516a 552473i bk15: 516a 552447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289628
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558313 n_nop=549386 n_act=739 n_pre=723 n_req=2011 n_rd=7272 n_write=193 bw_util=0.02674
n_activity=36591 dram_eff=0.408
bk0: 496a 552973i bk1: 496a 552960i bk2: 448a 553172i bk3: 448a 553687i bk4: 396a 553785i bk5: 396a 553638i bk6: 384a 553937i bk7: 384a 553949i bk8: 424a 553276i bk9: 424a 553604i bk10: 460a 553854i bk11: 460a 554043i bk12: 512a 553812i bk13: 512a 553396i bk14: 516a 553238i bk15: 516a 553020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231879
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558313 n_nop=549473 n_act=700 n_pre=684 n_req=2014 n_rd=7256 n_write=200 bw_util=0.02671
n_activity=35664 dram_eff=0.4181
bk0: 492a 552950i bk1: 492a 553059i bk2: 448a 554436i bk3: 448a 554261i bk4: 396a 554169i bk5: 396a 553648i bk6: 384a 553824i bk7: 384a 553688i bk8: 424a 553586i bk9: 424a 553733i bk10: 460a 553652i bk11: 460a 553417i bk12: 512a 553486i bk13: 512a 552933i bk14: 512a 553153i bk15: 512a 552919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274298
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558313 n_nop=549459 n_act=701 n_pre=685 n_req=2023 n_rd=7260 n_write=208 bw_util=0.02675
n_activity=35621 dram_eff=0.4193
bk0: 492a 553006i bk1: 492a 553065i bk2: 448a 553203i bk3: 448a 553197i bk4: 396a 553624i bk5: 396a 553081i bk6: 384a 553681i bk7: 384a 553393i bk8: 424a 552794i bk9: 424a 553190i bk10: 460a 553027i bk11: 460a 553852i bk12: 516a 553504i bk13: 512a 553602i bk14: 512a 552903i bk15: 512a 552835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.286535
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558313 n_nop=549512 n_act=675 n_pre=659 n_req=2019 n_rd=7264 n_write=203 bw_util=0.02675
n_activity=34562 dram_eff=0.4321
bk0: 492a 552766i bk1: 492a 553733i bk2: 448a 553405i bk3: 448a 553058i bk4: 396a 553002i bk5: 396a 553316i bk6: 384a 553777i bk7: 384a 553127i bk8: 428a 553509i bk9: 428a 553343i bk10: 460a 553305i bk11: 460a 553444i bk12: 512a 553480i bk13: 512a 552450i bk14: 512a 552711i bk15: 512a 552785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.301315
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558313 n_nop=549513 n_act=685 n_pre=669 n_req=2004 n_rd=7256 n_write=190 bw_util=0.02667
n_activity=35102 dram_eff=0.4242
bk0: 492a 553489i bk1: 492a 552886i bk2: 448a 553500i bk3: 448a 553080i bk4: 392a 553350i bk5: 392a 553088i bk6: 384a 553404i bk7: 384a 553469i bk8: 428a 553149i bk9: 428a 553231i bk10: 460a 553098i bk11: 460a 553645i bk12: 512a 553392i bk13: 512a 553352i bk14: 512a 553216i bk15: 512a 553170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284704

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53731, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 53467, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 53143, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 53273, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53562, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53322, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 61082, Miss = 908, Miss_rate = 0.015, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[18]: Access = 54426, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[20]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3414
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866587
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.251
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.76882
	minimum = 6
	maximum = 38
Network latency average = 8.56877
	minimum = 6
	maximum = 28
Slowest packet = 2362943
Flit latency average = 8.26593
	minimum = 6
	maximum = 28
Slowest flit = 4062876
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0376385
	minimum = 0.0290645 (at node 1)
	maximum = 0.0463215 (at node 44)
Accepted packet rate average = 0.0376385
	minimum = 0.0290645 (at node 1)
	maximum = 0.0463215 (at node 44)
Injected flit rate average = 0.0564578
	minimum = 0.0290645 (at node 1)
	maximum = 0.0899183 (at node 44)
Accepted flit rate average= 0.0564578
	minimum = 0.0417802 (at node 28)
	maximum = 0.0744777 (at node 20)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.3591 (18 samples)
	minimum = 6 (18 samples)
	maximum = 358.111 (18 samples)
Network latency average = 23.4248 (18 samples)
	minimum = 6 (18 samples)
	maximum = 276.722 (18 samples)
Flit latency average = 24.1175 (18 samples)
	minimum = 6 (18 samples)
	maximum = 275.889 (18 samples)
Fragmentation average = 0.0083591 (18 samples)
	minimum = 0 (18 samples)
	maximum = 92.3333 (18 samples)
Injected packet rate average = 0.0480159 (18 samples)
	minimum = 0.0352423 (18 samples)
	maximum = 0.121257 (18 samples)
Accepted packet rate average = 0.0480159 (18 samples)
	minimum = 0.0352423 (18 samples)
	maximum = 0.121257 (18 samples)
Injected flit rate average = 0.0769779 (18 samples)
	minimum = 0.0445673 (18 samples)
	maximum = 0.172509 (18 samples)
Accepted flit rate average = 0.0769779 (18 samples)
	minimum = 0.0562348 (18 samples)
	maximum = 0.233048 (18 samples)
Injected packet size average = 1.60318 (18 samples)
Accepted packet size average = 1.60318 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 49 sec (1009 sec)
gpgpu_simulation_rate = 28930 (inst/sec)
gpgpu_simulation_rate = 4265 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2216
gpu_sim_insn = 1245371
gpu_ipc =     561.9905
gpu_tot_sim_cycle = 4528580
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       6.7209
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 971051
gpu_stall_icnt2sh    = 3011365
partiton_reqs_in_parallel = 48752
partiton_reqs_in_parallel_total    = 5644107
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.2571
partiton_reqs_in_parallel_util = 48752
partiton_reqs_in_parallel_util_total    = 5644107
gpu_sim_cycle_parition_util = 2216
gpu_tot_sim_cycle_parition_util    = 299198
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.8872
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      88.9669 GB/Sec
L2_BW_total  =      24.8071 GB/Sec
gpu_total_sim_rate=29927

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5512
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295053
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2213, 1911, 2785, 2120, 2149, 2435, 1884, 2096, 2667, 2233, 2080, 1970, 2306, 2598, 2277, 2169, 1545, 1469, 1760, 1972, 1328, 1542, 1283, 1460, 1303, 1237, 1397, 1847, 1318, 1238, 1466, 1428, 1460, 1335, 1516, 1570, 1486, 1406, 1078, 1378, 1161, 1436, 1320, 1360, 1109, 1347, 1311, 1106, 1446, 1271, 1464, 1602, 1521, 1349, 1434, 1366, 1402, 1731, 1169, 1402, 1431, 1197, 1185, 1603, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3937504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3895432
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37186
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4763287	W0_Idle:945002	W0_Scoreboard:4952706	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1263 
maxdqlatency = 0 
maxmflatency = 71011 
averagemflatency = 578 
max_icnt2mem_latency = 70770 
max_icnt2sh_latency = 4527519 
mrq_lat_table:14719 	303 	460 	1210 	804 	1069 	1347 	1132 	813 	283 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	850860 	299812 	6392 	8066 	2630 	2122 	5066 	5788 	4298 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	133123 	34493 	419508 	261170 	128417 	159794 	19004 	4926 	5345 	2202 	2146 	5169 	5641 	4262 	28 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	162265 	234517 	456017 	36202 	752 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	32379 	262564 	30 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	322 	102 	91 	69 	4 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        20        19         9 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        21        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        12         8        11        15        23        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        12        20        16        16        16        17        16        12         8        15        11        10        20        12        11 
dram[5]:        18        16        21        16        16        16        17        16         9        10        15        12        15        23        14        16 
dram[6]:        14        19        16        14        16        16        16        16         9        10        10         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12        10        14        11        15        18        15        20 
dram[8]:        16        12        12        12        16        16        16        16        11        11        16        10        14        20        22        18 
dram[9]:        26        13        18        20        16        16        16        16        15        14        14        12        24        12        20        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        10        18        12        30        16        14 
maximum service time to same row:
dram[0]:     23524     27347     12622     16556     18079     24350     18853     16256     24161     19567     22193     18401     12675     18037     23937     17223 
dram[1]:     36796     17880     19093     18674     18755     15004     18202     14412     15662     15929     21395     18734     16458     23156     24739     20063 
dram[2]:     18387     14404     32079     16155     16937     18175     23475     19013     24308     17219     19388     19770     12535     21975     12912     29143 
dram[3]:     25683     36472     36704     19347     25013     20468     18523     19838     22847     32993     18216     18234     16986     11829     12824     26894 
dram[4]:     19842     15680     18441     14622     20880     19504     25035     20219     30996     20703     26597     28369     27942     22714     16858     23266 
dram[5]:     46278     19053     16255     24416     13266     23515     19513     18450     30744     36284     32099     25917     16379     15945     18998     23039 
dram[6]:     15411     22990     16621     17435     16345     13161     13848     13825     28631     26044     19393     28986     15527     18120     21487     19022 
dram[7]:     37533     24199     13711     19898     23913     19677     18914     21756     21127     35241     24990     21961     11202     25047     21579     31832 
dram[8]:     25068     23802     13481     16211     13326     19438     19708     15475     15578     23780     18879     18106     17764     12805     35900     35812 
dram[9]:     23414     19963     34116     32925     18048     24724     17106     15576     22051     19474     35089     22924     31832     23875     17171     21233 
dram[10]:     21722     17577     28446     21438     17889     17734     18463     16317     22828     15238     18633     34100     26412     14722     17334     23067 
average row accesses per activate:
dram[0]:  3.065217  3.155555  3.657143  3.878788  2.428571  2.756757  2.909091  2.742857  2.437500  2.829268  2.568627  2.030769  2.735849  3.625000  3.222222  2.843137 
dram[1]:  2.716981  2.327869  3.047619  3.368421  2.428571  2.710526  3.096774  3.310345  2.543478  2.659091  2.220339  2.673469  2.959184  3.222222  3.600000  3.560976 
dram[2]:  2.745098  2.592592  3.307692  2.673469  3.400000  2.615385  3.031250  3.428571  2.230769  3.052632  2.620000  2.729167  3.000000  3.085106  2.938776  2.938776 
dram[3]:  2.877551  2.545455  3.333333  2.612245  3.000000  3.290323  2.594594  3.379310  2.600000  3.000000  3.195122  2.847826  2.716981  2.654546  2.959184  3.372093 
dram[4]:  2.333333  2.545455  2.909091  3.146342  2.487805  2.833333  4.619048  3.200000  3.000000  2.974359  2.714286  2.693877  3.272727  2.788461  2.920000  3.266667 
dram[5]:  3.111111  2.592592  2.808511  2.844445  2.615385  2.833333  2.939394  4.173913  3.135135  2.761905  2.275862  2.381818  2.685185  2.636364  3.041667  2.959184 
dram[6]:  2.679245  2.730769  2.560000  3.764706  2.615385  2.318182  2.909091  2.400000  2.250000  2.521739  2.640000  2.471698  2.636364  3.200000  3.372093  2.900000 
dram[7]:  2.958333  2.574074  2.888889  3.121951  3.187500  2.487805  3.310345  3.200000  3.250000  2.925000  2.538461  2.620000  2.685185  3.000000  2.843137  3.020833 
dram[8]:  2.592592  2.641510  2.461539  3.368421  3.400000  2.914286  3.096774  3.200000  2.829268  2.833333  2.557692  2.213115  2.903846  3.295455  3.500000  3.295455 
dram[9]:  2.545455  2.431035  3.121951  3.486486  2.783784  2.710526  2.823529  2.909091  3.575758  2.904762  2.729167  3.142857  3.891892  2.862745  3.272727  3.244444 
dram[10]:  2.836735  2.438596  3.047619  2.976744  3.225806  2.564103  2.621622  3.428571  3.189189  2.833333  2.275862  2.588235  3.063830  3.428571  3.348837  3.692308 
average row locality = 22145/7719 = 2.868895
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        18        16        16         3         3         0         0        11        10        17        18        17        17        17        17 
dram[1]:        20        18        16        16         3         4         0         0        11        11        16        16        17        17        16        18 
dram[2]:        16        16        17        19         3         3         1         0        10        10        16        16        16        17        16        16 
dram[3]:        17        16        18        16         3         3         0         2        11        11        16        16        16        18        17        17 
dram[4]:        16        16        16        17         3         3         1         0        11        10        18        17        16        17        17        18 
dram[5]:        16        16        20        16         3         3         1         0        10        10        17        16        17        17        17        16 
dram[6]:        18        18        16        16         3         3         0         0        11        10        17        16        17        16        16        16 
dram[7]:        19        16        18        16         3         3         0         0        11        11        17        16        17        19        17        17 
dram[8]:        17        17        16        16         3         3         0         0        10        13        18        20        22        17        19        17 
dram[9]:        17        18        16        17         4         4         0         0        11        15        16        17        16        18        16        18 
dram[10]:        16        16        16        16         2         2         1         0        11        12        17        17        16        16        16        16 
total reads: 2169
min_bank_accesses = 0!
chip skew: 208/190 = 1.09
average mf latency per bank:
dram[0]:      26477     27157     26520     26004     31781     31512     39629     40236     40727     41696     43587     43457     24706     23907     23101     23864
dram[1]:      24997     25761     25776     25996     30913     32800     37772     40485     39793     39721     41750     41295     23569     24067     23758     21516
dram[2]:      25342     25424     25936     27071     31615     32274     37233     38211     42486     41227     41742     42394     24289     23068     23566     24223
dram[3]:      24911     25817     25651     27214     31381     29282     38766     39635     38491     37101     42953     42131     24375     23191     22635     22919
dram[4]:      27976     26685     26492     26273     32089     31323     39935     40237     37973     40153     41371     42592     22580     24034     22363     23608
dram[5]:      25521     25908     27585     27404     31764     30187     37191     38744     39776     41832     40495     41263     24651     23858     22290     23311
dram[6]:      25925     25344     26853     27328     32515     32148     39053     38467     37960     40855     40334     40754     24574     24239     22848     23542
dram[7]:      25760     25253     26658     26654     32619     31758     37558     39122     40749     39753     39102     40652     24180     23866     24185     25743
dram[8]:      26332     25994     25500     26631     30568     32117     39620     37936     39815     38390     40369     39516     34745     21731     22965     24445
dram[9]:      26065     26600     26860     27517     31236     30561     39657     38104     40527     39911     42757     42952     22893     23178     24634     24187
dram[10]:      26273     25514     26591     26839     31277     32901     38086     39304     40940     39125     42974     42608     23617     23853     24474     23440
maximum mf latency per bank:
dram[0]:      54921     55187     57540     57493     69236     69308     70992     70994     60216     60218     61457     61610     58691     58684     53549     58451
dram[1]:      55174     55311     57495     57517     69264     69292     71011     70964     60300     53327     61596     61563     58709     58741     58464     58511
dram[2]:      55168     55337     57083     57470     69244     69234     59089     59095     53327     53487     61432     58315     56728     55610     58616     58671
dram[3]:      57456     57636     57432     57490     57976     69021     58102     58847     53524     53492     58336     58373     55562     57410     58741     58558
dram[4]:      57564     57512     61121     62810     68954     69034     59008     58990     57319     60029     58600     58411     57287     57233     59950     60069
dram[5]:      57505     57557     62817     62947     68955     68923     58099     58095     60229     60067     59509     59514     57362     57289     60086     60088
dram[6]:      58069     58099     57503     57685     69232     68970     57165     57217     60370     60333     59674     60692     57093     57134     59931     61647
dram[7]:      57884     57902     57661     55946     68925     65657     57187     59998     60345     60259     60679     60565     57093     56535     61659     54807
dram[8]:      57925     58047     57394     57427     65471     65450     60017     60006     57264     57289     55329     57119     54751     57371     54469     54356
dram[9]:      57993     58031     57419     57438     65563     69156     60011     60043     57327     60143     58443     58568     57333     57287     54218     53997
dram[10]:      57994     55080     57387     57076     69172     70965     60026     58432     60189     60230     58444     61349     57297     58852     54812     54895
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562426 n_nop=553584 n_act=701 n_pre=685 n_req=2011 n_rd=7260 n_write=196 bw_util=0.02651
n_activity=35782 dram_eff=0.4167
bk0: 500a 557661i bk1: 496a 557691i bk2: 448a 558079i bk3: 448a 557778i bk4: 396a 558076i bk5: 396a 558011i bk6: 384a 557961i bk7: 384a 558227i bk8: 424a 557669i bk9: 424a 557851i bk10: 456a 558333i bk11: 456a 557674i bk12: 512a 557711i bk13: 512a 557609i bk14: 512a 557478i bk15: 512a 557283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.220573
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562426 n_nop=553565 n_act=707 n_pre=691 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02654
n_activity=35776 dram_eff=0.4172
bk0: 496a 557461i bk1: 496a 557772i bk2: 448a 558752i bk3: 448a 557848i bk4: 396a 557650i bk5: 396a 557692i bk6: 384a 558296i bk7: 384a 558046i bk8: 424a 557376i bk9: 424a 557596i bk10: 460a 557614i bk11: 460a 557900i bk12: 512a 557745i bk13: 512a 557777i bk14: 512a 557464i bk15: 512a 557641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.250316
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562426 n_nop=553580 n_act=703 n_pre=687 n_req=2008 n_rd=7264 n_write=192 bw_util=0.02651
n_activity=35477 dram_eff=0.4203
bk0: 496a 557720i bk1: 496a 557396i bk2: 448a 557936i bk3: 448a 557986i bk4: 396a 558265i bk5: 396a 557331i bk6: 384a 557689i bk7: 384a 558024i bk8: 424a 557234i bk9: 424a 556834i bk10: 460a 557134i bk11: 460a 557237i bk12: 512a 557074i bk13: 512a 556608i bk14: 512a 557225i bk15: 512a 557470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267379
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562426 n_nop=553593 n_act=694 n_pre=678 n_req=2013 n_rd=7264 n_write=197 bw_util=0.02653
n_activity=35387 dram_eff=0.4217
bk0: 496a 556739i bk1: 496a 557246i bk2: 448a 558381i bk3: 448a 557148i bk4: 396a 557928i bk5: 396a 557522i bk6: 384a 557699i bk7: 384a 557339i bk8: 424a 557333i bk9: 424a 557164i bk10: 460a 557098i bk11: 460a 557537i bk12: 512a 557043i bk13: 512a 556728i bk14: 512a 556332i bk15: 512a 556570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283129
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562426 n_nop=553584 n_act=695 n_pre=679 n_req=2014 n_rd=7272 n_write=196 bw_util=0.02656
n_activity=35361 dram_eff=0.4224
bk0: 496a 557760i bk1: 496a 557538i bk2: 448a 557560i bk3: 448a 557962i bk4: 396a 558022i bk5: 396a 557743i bk6: 384a 558119i bk7: 384a 557482i bk8: 424a 557290i bk9: 424a 557060i bk10: 460a 557116i bk11: 460a 557555i bk12: 512a 557333i bk13: 512a 556870i bk14: 516a 556762i bk15: 516a 556908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275249
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562426 n_nop=553535 n_act=720 n_pre=704 n_req=2013 n_rd=7272 n_write=195 bw_util=0.02655
n_activity=35458 dram_eff=0.4212
bk0: 496a 556978i bk1: 496a 556513i bk2: 448a 557271i bk3: 448a 557008i bk4: 396a 557556i bk5: 396a 557611i bk6: 384a 558099i bk7: 384a 557776i bk8: 424a 556837i bk9: 424a 557149i bk10: 460a 556730i bk11: 460a 557101i bk12: 512a 556856i bk13: 512a 557077i bk14: 516a 556586i bk15: 516a 556560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28751
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562426 n_nop=553499 n_act=739 n_pre=723 n_req=2011 n_rd=7272 n_write=193 bw_util=0.02655
n_activity=36591 dram_eff=0.408
bk0: 496a 557086i bk1: 496a 557073i bk2: 448a 557285i bk3: 448a 557800i bk4: 396a 557898i bk5: 396a 557751i bk6: 384a 558050i bk7: 384a 558062i bk8: 424a 557389i bk9: 424a 557717i bk10: 460a 557967i bk11: 460a 558156i bk12: 512a 557925i bk13: 512a 557509i bk14: 516a 557351i bk15: 516a 557133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.230183
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562426 n_nop=553586 n_act=700 n_pre=684 n_req=2014 n_rd=7256 n_write=200 bw_util=0.02651
n_activity=35664 dram_eff=0.4181
bk0: 492a 557063i bk1: 492a 557172i bk2: 448a 558549i bk3: 448a 558374i bk4: 396a 558282i bk5: 396a 557761i bk6: 384a 557937i bk7: 384a 557801i bk8: 424a 557699i bk9: 424a 557846i bk10: 460a 557765i bk11: 460a 557530i bk12: 512a 557599i bk13: 512a 557046i bk14: 512a 557266i bk15: 512a 557032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272292
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562426 n_nop=553572 n_act=701 n_pre=685 n_req=2023 n_rd=7260 n_write=208 bw_util=0.02656
n_activity=35621 dram_eff=0.4193
bk0: 492a 557119i bk1: 492a 557178i bk2: 448a 557316i bk3: 448a 557310i bk4: 396a 557737i bk5: 396a 557194i bk6: 384a 557794i bk7: 384a 557506i bk8: 424a 556907i bk9: 424a 557303i bk10: 460a 557140i bk11: 460a 557965i bk12: 516a 557617i bk13: 512a 557715i bk14: 512a 557016i bk15: 512a 556948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284439
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562426 n_nop=553625 n_act=675 n_pre=659 n_req=2019 n_rd=7264 n_write=203 bw_util=0.02655
n_activity=34562 dram_eff=0.4321
bk0: 492a 556879i bk1: 492a 557846i bk2: 448a 557518i bk3: 448a 557171i bk4: 396a 557115i bk5: 396a 557429i bk6: 384a 557890i bk7: 384a 557240i bk8: 428a 557622i bk9: 428a 557456i bk10: 460a 557418i bk11: 460a 557557i bk12: 512a 557593i bk13: 512a 556563i bk14: 512a 556824i bk15: 512a 556898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299111
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562426 n_nop=553626 n_act=685 n_pre=669 n_req=2004 n_rd=7256 n_write=190 bw_util=0.02648
n_activity=35102 dram_eff=0.4242
bk0: 492a 557602i bk1: 492a 556999i bk2: 448a 557613i bk3: 448a 557193i bk4: 392a 557463i bk5: 392a 557201i bk6: 384a 557517i bk7: 384a 557582i bk8: 428a 557262i bk9: 428a 557344i bk10: 460a 557211i bk11: 460a 557758i bk12: 512a 557505i bk13: 512a 557465i bk14: 512a 557329i bk15: 512a 557283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282622

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53823, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 53567, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 53241, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 53369, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53657, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53414, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 61174, Miss = 908, Miss_rate = 0.015, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[18]: Access = 54519, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[20]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3414
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293141
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.249
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.58221
	minimum = 6
	maximum = 21
Network latency average = 7.57091
	minimum = 6
	maximum = 18
Slowest packet = 2366350
Flit latency average = 7.18205
	minimum = 6
	maximum = 17
Slowest flit = 4072716
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.018781
	minimum = 0.014447 (at node 1)
	maximum = 0.0225734 (at node 34)
Accepted packet rate average = 0.018781
	minimum = 0.014447 (at node 1)
	maximum = 0.0225734 (at node 34)
Injected flit rate average = 0.0281716
	minimum = 0.014447 (at node 1)
	maximum = 0.044921 (at node 34)
Accepted flit rate average= 0.0281716
	minimum = 0.0207675 (at node 28)
	maximum = 0.0390519 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.6866 (19 samples)
	minimum = 6 (19 samples)
	maximum = 340.368 (19 samples)
Network latency average = 22.5904 (19 samples)
	minimum = 6 (19 samples)
	maximum = 263.105 (19 samples)
Flit latency average = 23.2262 (19 samples)
	minimum = 6 (19 samples)
	maximum = 262.263 (19 samples)
Fragmentation average = 0.00791915 (19 samples)
	minimum = 0 (19 samples)
	maximum = 87.4737 (19 samples)
Injected packet rate average = 0.0464772 (19 samples)
	minimum = 0.0341479 (19 samples)
	maximum = 0.116063 (19 samples)
Accepted packet rate average = 0.0464772 (19 samples)
	minimum = 0.0341479 (19 samples)
	maximum = 0.116063 (19 samples)
Injected flit rate average = 0.0744092 (19 samples)
	minimum = 0.042982 (19 samples)
	maximum = 0.165794 (19 samples)
Accepted flit rate average = 0.0744092 (19 samples)
	minimum = 0.0543681 (19 samples)
	maximum = 0.222837 (19 samples)
Injected packet size average = 1.60098 (19 samples)
Accepted packet size average = 1.60098 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 57 sec (1017 sec)
gpgpu_simulation_rate = 29927 (inst/sec)
gpgpu_simulation_rate = 4452 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 972
gpu_sim_insn = 1114112
gpu_ipc =    1146.2058
gpu_tot_sim_cycle = 4751702
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       6.6398
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 971051
gpu_stall_icnt2sh    = 3011365
partiton_reqs_in_parallel = 21384
partiton_reqs_in_parallel_total    = 5692859
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.2026
partiton_reqs_in_parallel_util = 21384
partiton_reqs_in_parallel_util_total    = 5692859
gpu_sim_cycle_parition_util = 972
gpu_tot_sim_cycle_parition_util    = 301414
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.8972
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     199.7095 GB/Sec
L2_BW_total  =      23.6831 GB/Sec
gpu_total_sim_rate=30780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5512
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15952
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315533
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2255, 1953, 2827, 2162, 2191, 2477, 1926, 2138, 2709, 2275, 2122, 2012, 2348, 2640, 2319, 2211, 1566, 1490, 1781, 1993, 1349, 1563, 1304, 1481, 1324, 1258, 1418, 1868, 1339, 1259, 1487, 1449, 1481, 1356, 1537, 1591, 1507, 1427, 1099, 1399, 1182, 1457, 1341, 1381, 1130, 1368, 1332, 1127, 1467, 1292, 1485, 1623, 1542, 1370, 1455, 1387, 1423, 1752, 1190, 1423, 1452, 1218, 1206, 1624, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3937504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3895432
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37186
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4767626	W0_Idle:948178	W0_Scoreboard:4964167	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1263 
maxdqlatency = 0 
maxmflatency = 71011 
averagemflatency = 577 
max_icnt2mem_latency = 70770 
max_icnt2sh_latency = 4527519 
mrq_lat_table:14719 	303 	460 	1210 	804 	1069 	1347 	1132 	813 	283 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	852908 	299812 	6392 	8066 	2630 	2122 	5066 	5788 	4298 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	135057 	34605 	419510 	261170 	128417 	159794 	19004 	4926 	5345 	2202 	2146 	5169 	5641 	4262 	28 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	164033 	234795 	456019 	36202 	752 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	32379 	262564 	30 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	324 	102 	91 	69 	4 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         7        10        20        19         9 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        21        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        12         8        11        15        23        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        12        20        16        16        16        17        16        12         8        15        11        10        20        12        11 
dram[5]:        18        16        21        16        16        16        17        16         9        10        15        12        15        23        14        16 
dram[6]:        14        19        16        14        16        16        16        16         9        10        10         8        14        16        10        12 
dram[7]:        20        20        14        16        16        16        16        16        12        10        14        11        15        18        15        20 
dram[8]:        16        12        12        12        16        16        16        16        11        11        16        10        14        20        22        18 
dram[9]:        26        13        18        20        16        16        16        16        15        14        14        12        24        12        20        23 
dram[10]:        16        20        10        14        16        16        17        16        12         9        10        18        12        30        16        14 
maximum service time to same row:
dram[0]:     23524     27347     12622     16556     18079     24350     18853     16256     24161     19567     22193     18401     12675     18037     23937     17223 
dram[1]:     36796     17880     19093     18674     18755     15004     18202     14412     15662     15929     21395     18734     16458     23156     24739     20063 
dram[2]:     18387     14404     32079     16155     16937     18175     23475     19013     24308     17219     19388     19770     12535     21975     12912     29143 
dram[3]:     25683     36472     36704     19347     25013     20468     18523     19838     22847     32993     18216     18234     16986     11829     12824     26894 
dram[4]:     19842     15680     18441     14622     20880     19504     25035     20219     30996     20703     26597     28369     27942     22714     16858     23266 
dram[5]:     46278     19053     16255     24416     13266     23515     19513     18450     30744     36284     32099     25917     16379     15945     18998     23039 
dram[6]:     15411     22990     16621     17435     16345     13161     13848     13825     28631     26044     19393     28986     15527     18120     21487     19022 
dram[7]:     37533     24199     13711     19898     23913     19677     18914     21756     21127     35241     24990     21961     11202     25047     21579     31832 
dram[8]:     25068     23802     13481     16211     13326     19438     19708     15475     15578     23780     18879     18106     17764     12805     35900     35812 
dram[9]:     23414     19963     34116     32925     18048     24724     17106     15576     22051     19474     35089     22924     31832     23875     17171     21233 
dram[10]:     21722     17577     28446     21438     17889     17734     18463     16317     22828     15238     18633     34100     26412     14722     17334     23067 
average row accesses per activate:
dram[0]:  3.065217  3.155555  3.657143  3.878788  2.428571  2.756757  2.909091  2.742857  2.437500  2.829268  2.568627  2.030769  2.735849  3.625000  3.222222  2.843137 
dram[1]:  2.716981  2.327869  3.047619  3.368421  2.428571  2.710526  3.096774  3.310345  2.543478  2.659091  2.220339  2.673469  2.959184  3.222222  3.600000  3.560976 
dram[2]:  2.745098  2.592592  3.307692  2.673469  3.400000  2.615385  3.031250  3.428571  2.230769  3.052632  2.620000  2.729167  3.000000  3.085106  2.938776  2.938776 
dram[3]:  2.877551  2.545455  3.333333  2.612245  3.000000  3.290323  2.594594  3.379310  2.600000  3.000000  3.195122  2.847826  2.716981  2.654546  2.959184  3.372093 
dram[4]:  2.333333  2.545455  2.909091  3.146342  2.487805  2.833333  4.619048  3.200000  3.000000  2.974359  2.714286  2.693877  3.272727  2.788461  2.920000  3.266667 
dram[5]:  3.111111  2.592592  2.808511  2.844445  2.615385  2.833333  2.939394  4.173913  3.135135  2.761905  2.275862  2.381818  2.685185  2.636364  3.041667  2.959184 
dram[6]:  2.679245  2.730769  2.560000  3.764706  2.615385  2.318182  2.909091  2.400000  2.250000  2.521739  2.640000  2.471698  2.636364  3.200000  3.372093  2.900000 
dram[7]:  2.958333  2.574074  2.888889  3.121951  3.187500  2.487805  3.310345  3.200000  3.250000  2.925000  2.538461  2.620000  2.685185  3.000000  2.843137  3.020833 
dram[8]:  2.592592  2.641510  2.461539  3.368421  3.400000  2.914286  3.096774  3.200000  2.829268  2.833333  2.557692  2.213115  2.903846  3.295455  3.500000  3.295455 
dram[9]:  2.545455  2.431035  3.121951  3.486486  2.783784  2.710526  2.823529  2.909091  3.575758  2.904762  2.729167  3.142857  3.891892  2.862745  3.272727  3.244444 
dram[10]:  2.836735  2.438596  3.047619  2.976744  3.225806  2.564103  2.621622  3.428571  3.189189  2.833333  2.275862  2.588235  3.063830  3.428571  3.348837  3.692308 
average row locality = 22145/7719 = 2.868895
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        18        16        16         3         3         0         0        11        10        17        18        17        17        17        17 
dram[1]:        20        18        16        16         3         4         0         0        11        11        16        16        17        17        16        18 
dram[2]:        16        16        17        19         3         3         1         0        10        10        16        16        16        17        16        16 
dram[3]:        17        16        18        16         3         3         0         2        11        11        16        16        16        18        17        17 
dram[4]:        16        16        16        17         3         3         1         0        11        10        18        17        16        17        17        18 
dram[5]:        16        16        20        16         3         3         1         0        10        10        17        16        17        17        17        16 
dram[6]:        18        18        16        16         3         3         0         0        11        10        17        16        17        16        16        16 
dram[7]:        19        16        18        16         3         3         0         0        11        11        17        16        17        19        17        17 
dram[8]:        17        17        16        16         3         3         0         0        10        13        18        20        22        17        19        17 
dram[9]:        17        18        16        17         4         4         0         0        11        15        16        17        16        18        16        18 
dram[10]:        16        16        16        16         2         2         1         0        11        12        17        17        16        16        16        16 
total reads: 2169
min_bank_accesses = 0!
chip skew: 208/190 = 1.09
average mf latency per bank:
dram[0]:      26477     27157     26520     26004     31786     31517     39717     40323     40754     41723     43587     43457     24706     23907     23101     23864
dram[1]:      24997     25761     25776     25996     30918     32805     37861     40573     39820     39748     41750     41295     23569     24067     23758     21516
dram[2]:      25342     25424     25936     27071     31621     32279     37321     38299     42514     41255     41742     42394     24289     23068     23566     24223
dram[3]:      24911     25817     25651     27214     31387     29287     38854     39721     38518     37128     42953     42131     24375     23191     22635     22919
dram[4]:      27976     26685     26492     26273     32095     31328     40022     40325     38000     40180     41371     42592     22580     24034     22363     23608
dram[5]:      25521     25908     27585     27404     31770     30193     37279     38833     39804     41859     40495     41263     24651     23858     22290     23311
dram[6]:      25925     25344     26853     27328     32526     32158     39143     38557     37987     40882     40334     40754     24574     24239     22848     23542
dram[7]:      25760     25253     26658     26654     32630     31768     37647     39211     40776     39780     39102     40652     24180     23866     24185     25743
dram[8]:      26332     25994     25500     26631     30579     32127     39708     38024     39843     38417     40369     39516     34745     21731     22965     24445
dram[9]:      26065     26600     26860     27517     31246     30572     39745     38192     40549     39933     42757     42952     22893     23178     24634     24187
dram[10]:      26273     25514     26591     26839     31288     32912     38172     39392     40962     39147     42974     42608     23617     23853     24474     23440
maximum mf latency per bank:
dram[0]:      54921     55187     57540     57493     69236     69308     70992     70994     60216     60218     61457     61610     58691     58684     53549     58451
dram[1]:      55174     55311     57495     57517     69264     69292     71011     70964     60300     53327     61596     61563     58709     58741     58464     58511
dram[2]:      55168     55337     57083     57470     69244     69234     59089     59095     53327     53487     61432     58315     56728     55610     58616     58671
dram[3]:      57456     57636     57432     57490     57976     69021     58102     58847     53524     53492     58336     58373     55562     57410     58741     58558
dram[4]:      57564     57512     61121     62810     68954     69034     59008     58990     57319     60029     58600     58411     57287     57233     59950     60069
dram[5]:      57505     57557     62817     62947     68955     68923     58099     58095     60229     60067     59509     59514     57362     57289     60086     60088
dram[6]:      58069     58099     57503     57685     69232     68970     57165     57217     60370     60333     59674     60692     57093     57134     59931     61647
dram[7]:      57884     57902     57661     55946     68925     65657     57187     59998     60345     60259     60679     60565     57093     56535     61659     54807
dram[8]:      57925     58047     57394     57427     65471     65450     60017     60006     57264     57289     55329     57119     54751     57371     54469     54356
dram[9]:      57993     58031     57419     57438     65563     69156     60011     60043     57327     60143     58443     58568     57333     57287     54218     53997
dram[10]:      57994     55080     57387     57076     69172     70965     60026     58432     60189     60230     58444     61349     57297     58852     54812     54895
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564230 n_nop=555388 n_act=701 n_pre=685 n_req=2011 n_rd=7260 n_write=196 bw_util=0.02643
n_activity=35782 dram_eff=0.4167
bk0: 500a 559465i bk1: 496a 559495i bk2: 448a 559883i bk3: 448a 559582i bk4: 396a 559880i bk5: 396a 559815i bk6: 384a 559765i bk7: 384a 560031i bk8: 424a 559473i bk9: 424a 559655i bk10: 456a 560137i bk11: 456a 559478i bk12: 512a 559515i bk13: 512a 559413i bk14: 512a 559282i bk15: 512a 559087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.219868
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564230 n_nop=555369 n_act=707 n_pre=691 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02645
n_activity=35776 dram_eff=0.4172
bk0: 496a 559265i bk1: 496a 559576i bk2: 448a 560556i bk3: 448a 559652i bk4: 396a 559454i bk5: 396a 559496i bk6: 384a 560100i bk7: 384a 559850i bk8: 424a 559180i bk9: 424a 559400i bk10: 460a 559418i bk11: 460a 559704i bk12: 512a 559549i bk13: 512a 559581i bk14: 512a 559268i bk15: 512a 559445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249515
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564230 n_nop=555384 n_act=703 n_pre=687 n_req=2008 n_rd=7264 n_write=192 bw_util=0.02643
n_activity=35477 dram_eff=0.4203
bk0: 496a 559524i bk1: 496a 559200i bk2: 448a 559740i bk3: 448a 559790i bk4: 396a 560069i bk5: 396a 559135i bk6: 384a 559493i bk7: 384a 559828i bk8: 424a 559038i bk9: 424a 558638i bk10: 460a 558938i bk11: 460a 559041i bk12: 512a 558878i bk13: 512a 558412i bk14: 512a 559029i bk15: 512a 559274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.266524
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564230 n_nop=555397 n_act=694 n_pre=678 n_req=2013 n_rd=7264 n_write=197 bw_util=0.02645
n_activity=35387 dram_eff=0.4217
bk0: 496a 558543i bk1: 496a 559050i bk2: 448a 560185i bk3: 448a 558952i bk4: 396a 559732i bk5: 396a 559326i bk6: 384a 559503i bk7: 384a 559143i bk8: 424a 559137i bk9: 424a 558968i bk10: 460a 558902i bk11: 460a 559341i bk12: 512a 558847i bk13: 512a 558532i bk14: 512a 558136i bk15: 512a 558374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282224
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564230 n_nop=555388 n_act=695 n_pre=679 n_req=2014 n_rd=7272 n_write=196 bw_util=0.02647
n_activity=35361 dram_eff=0.4224
bk0: 496a 559564i bk1: 496a 559342i bk2: 448a 559364i bk3: 448a 559766i bk4: 396a 559826i bk5: 396a 559547i bk6: 384a 559923i bk7: 384a 559286i bk8: 424a 559094i bk9: 424a 558864i bk10: 460a 558920i bk11: 460a 559359i bk12: 512a 559137i bk13: 512a 558674i bk14: 516a 558566i bk15: 516a 558712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274369
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564230 n_nop=555339 n_act=720 n_pre=704 n_req=2013 n_rd=7272 n_write=195 bw_util=0.02647
n_activity=35458 dram_eff=0.4212
bk0: 496a 558782i bk1: 496a 558317i bk2: 448a 559075i bk3: 448a 558812i bk4: 396a 559360i bk5: 396a 559415i bk6: 384a 559903i bk7: 384a 559580i bk8: 424a 558641i bk9: 424a 558953i bk10: 460a 558534i bk11: 460a 558905i bk12: 512a 558660i bk13: 512a 558881i bk14: 516a 558390i bk15: 516a 558364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.286591
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564230 n_nop=555303 n_act=739 n_pre=723 n_req=2011 n_rd=7272 n_write=193 bw_util=0.02646
n_activity=36591 dram_eff=0.408
bk0: 496a 558890i bk1: 496a 558877i bk2: 448a 559089i bk3: 448a 559604i bk4: 396a 559702i bk5: 396a 559555i bk6: 384a 559854i bk7: 384a 559866i bk8: 424a 559193i bk9: 424a 559521i bk10: 460a 559771i bk11: 460a 559960i bk12: 512a 559729i bk13: 512a 559313i bk14: 516a 559155i bk15: 516a 558937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.229447
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564230 n_nop=555390 n_act=700 n_pre=684 n_req=2014 n_rd=7256 n_write=200 bw_util=0.02643
n_activity=35664 dram_eff=0.4181
bk0: 492a 558867i bk1: 492a 558976i bk2: 448a 560353i bk3: 448a 560178i bk4: 396a 560086i bk5: 396a 559565i bk6: 384a 559741i bk7: 384a 559605i bk8: 424a 559503i bk9: 424a 559650i bk10: 460a 559569i bk11: 460a 559334i bk12: 512a 559403i bk13: 512a 558850i bk14: 512a 559070i bk15: 512a 558836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271421
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564230 n_nop=555376 n_act=701 n_pre=685 n_req=2023 n_rd=7260 n_write=208 bw_util=0.02647
n_activity=35621 dram_eff=0.4193
bk0: 492a 558923i bk1: 492a 558982i bk2: 448a 559120i bk3: 448a 559114i bk4: 396a 559541i bk5: 396a 558998i bk6: 384a 559598i bk7: 384a 559310i bk8: 424a 558711i bk9: 424a 559107i bk10: 460a 558944i bk11: 460a 559769i bk12: 516a 559421i bk13: 512a 559519i bk14: 512a 558820i bk15: 512a 558752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28353
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564230 n_nop=555429 n_act=675 n_pre=659 n_req=2019 n_rd=7264 n_write=203 bw_util=0.02647
n_activity=34562 dram_eff=0.4321
bk0: 492a 558683i bk1: 492a 559650i bk2: 448a 559322i bk3: 448a 558975i bk4: 396a 558919i bk5: 396a 559233i bk6: 384a 559694i bk7: 384a 559044i bk8: 428a 559426i bk9: 428a 559260i bk10: 460a 559222i bk11: 460a 559361i bk12: 512a 559397i bk13: 512a 558367i bk14: 512a 558628i bk15: 512a 558702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298155
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564230 n_nop=555430 n_act=685 n_pre=669 n_req=2004 n_rd=7256 n_write=190 bw_util=0.02639
n_activity=35102 dram_eff=0.4242
bk0: 492a 559406i bk1: 492a 558803i bk2: 448a 559417i bk3: 448a 558997i bk4: 392a 559267i bk5: 392a 559005i bk6: 384a 559321i bk7: 384a 559386i bk8: 428a 559066i bk9: 428a 559148i bk10: 460a 559015i bk11: 460a 559562i bk12: 512a 559309i bk13: 512a 559269i bk14: 512a 559133i bk15: 512a 559087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281718

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53915, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 53659, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[9]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 53333, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 53461, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53753, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53510, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 61270, Miss = 908, Miss_rate = 0.015, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[18]: Access = 54611, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[20]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3414
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293141
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.249
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56519
	minimum = 6
	maximum = 31
Network latency average = 8.46582
	minimum = 6
	maximum = 30
Slowest packet = 2371388
Flit latency average = 8.13542
	minimum = 6
	maximum = 30
Slowest flit = 4076153
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0421833
	minimum = 0.0329557 (at node 1)
	maximum = 0.0494336 (at node 40)
Accepted packet rate average = 0.0421833
	minimum = 0.0329557 (at node 1)
	maximum = 0.0494336 (at node 40)
Injected flit rate average = 0.063275
	minimum = 0.0329557 (at node 1)
	maximum = 0.0988671 (at node 40)
Accepted flit rate average= 0.063275
	minimum = 0.0473738 (at node 28)
	maximum = 0.0823893 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.2305 (20 samples)
	minimum = 6 (20 samples)
	maximum = 324.9 (20 samples)
Network latency average = 21.8842 (20 samples)
	minimum = 6 (20 samples)
	maximum = 251.45 (20 samples)
Flit latency average = 22.4716 (20 samples)
	minimum = 6 (20 samples)
	maximum = 250.65 (20 samples)
Fragmentation average = 0.00752319 (20 samples)
	minimum = 0 (20 samples)
	maximum = 83.1 (20 samples)
Injected packet rate average = 0.0462625 (20 samples)
	minimum = 0.0340882 (20 samples)
	maximum = 0.112732 (20 samples)
Accepted packet rate average = 0.0462625 (20 samples)
	minimum = 0.0340882 (20 samples)
	maximum = 0.112732 (20 samples)
Injected flit rate average = 0.0738525 (20 samples)
	minimum = 0.0424807 (20 samples)
	maximum = 0.162448 (20 samples)
Accepted flit rate average = 0.0738525 (20 samples)
	minimum = 0.0540184 (20 samples)
	maximum = 0.215815 (20 samples)
Injected packet size average = 1.59638 (20 samples)
Accepted packet size average = 1.59638 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 5 sec (1025 sec)
gpgpu_simulation_rate = 30780 (inst/sec)
gpgpu_simulation_rate = 4635 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 44708 Tlb_hit: 42967 Tlb_miss: 1741 Tlb_hit_rate: 0.961058
Shader1: Tlb_access: 45058 Tlb_hit: 43437 Tlb_miss: 1621 Tlb_hit_rate: 0.964024
Shader2: Tlb_access: 42109 Tlb_hit: 40557 Tlb_miss: 1552 Tlb_hit_rate: 0.963143
Shader3: Tlb_access: 46680 Tlb_hit: 44836 Tlb_miss: 1844 Tlb_hit_rate: 0.960497
Shader4: Tlb_access: 46092 Tlb_hit: 44284 Tlb_miss: 1808 Tlb_hit_rate: 0.960774
Shader5: Tlb_access: 39001 Tlb_hit: 37402 Tlb_miss: 1599 Tlb_hit_rate: 0.959001
Shader6: Tlb_access: 37432 Tlb_hit: 35769 Tlb_miss: 1663 Tlb_hit_rate: 0.955573
Shader7: Tlb_access: 41934 Tlb_hit: 40249 Tlb_miss: 1685 Tlb_hit_rate: 0.959818
Shader8: Tlb_access: 38496 Tlb_hit: 36854 Tlb_miss: 1642 Tlb_hit_rate: 0.957346
Shader9: Tlb_access: 41547 Tlb_hit: 39858 Tlb_miss: 1689 Tlb_hit_rate: 0.959347
Shader10: Tlb_access: 43012 Tlb_hit: 41278 Tlb_miss: 1734 Tlb_hit_rate: 0.959686
Shader11: Tlb_access: 45126 Tlb_hit: 43347 Tlb_miss: 1779 Tlb_hit_rate: 0.960577
Shader12: Tlb_access: 42759 Tlb_hit: 41038 Tlb_miss: 1721 Tlb_hit_rate: 0.959751
Shader13: Tlb_access: 41927 Tlb_hit: 40241 Tlb_miss: 1686 Tlb_hit_rate: 0.959787
Shader14: Tlb_access: 43786 Tlb_hit: 42034 Tlb_miss: 1752 Tlb_hit_rate: 0.959987
Shader15: Tlb_access: 43887 Tlb_hit: 42168 Tlb_miss: 1719 Tlb_hit_rate: 0.960831
Shader16: Tlb_access: 41195 Tlb_hit: 39572 Tlb_miss: 1623 Tlb_hit_rate: 0.960602
Shader17: Tlb_access: 39633 Tlb_hit: 37957 Tlb_miss: 1676 Tlb_hit_rate: 0.957712
Shader18: Tlb_access: 38677 Tlb_hit: 36990 Tlb_miss: 1687 Tlb_hit_rate: 0.956382
Shader19: Tlb_access: 41715 Tlb_hit: 40032 Tlb_miss: 1683 Tlb_hit_rate: 0.959655
Shader20: Tlb_access: 39730 Tlb_hit: 38080 Tlb_miss: 1650 Tlb_hit_rate: 0.958470
Shader21: Tlb_access: 43333 Tlb_hit: 41537 Tlb_miss: 1796 Tlb_hit_rate: 0.958554
Shader22: Tlb_access: 42891 Tlb_hit: 41251 Tlb_miss: 1640 Tlb_hit_rate: 0.961764
Shader23: Tlb_access: 40995 Tlb_hit: 39325 Tlb_miss: 1670 Tlb_hit_rate: 0.959263
Shader24: Tlb_access: 39650 Tlb_hit: 38075 Tlb_miss: 1575 Tlb_hit_rate: 0.960277
Shader25: Tlb_access: 38457 Tlb_hit: 36870 Tlb_miss: 1587 Tlb_hit_rate: 0.958733
Shader26: Tlb_access: 44376 Tlb_hit: 42582 Tlb_miss: 1794 Tlb_hit_rate: 0.959573
Shader27: Tlb_access: 44521 Tlb_hit: 42808 Tlb_miss: 1713 Tlb_hit_rate: 0.961524
Tlb_tot_access: 1178727 Tlb_tot_hit: 1131398, Tlb_tot_miss: 47329, Tlb_tot_hit_rate: 0.959847
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 231 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader1: Tlb_validate: 227 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader2: Tlb_validate: 232 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader3: Tlb_validate: 241 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader4: Tlb_validate: 239 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader5: Tlb_validate: 223 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader6: Tlb_validate: 215 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader7: Tlb_validate: 226 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader8: Tlb_validate: 219 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader9: Tlb_validate: 229 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader10: Tlb_validate: 226 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader11: Tlb_validate: 233 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader12: Tlb_validate: 243 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader13: Tlb_validate: 229 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader14: Tlb_validate: 233 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader15: Tlb_validate: 223 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader16: Tlb_validate: 222 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader17: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader18: Tlb_validate: 240 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader19: Tlb_validate: 240 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader20: Tlb_validate: 224 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader21: Tlb_validate: 233 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader22: Tlb_validate: 235 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader23: Tlb_validate: 229 Tlb_invalidate: 111 Tlb_evict: 0 Tlb_page_evict: 111
Shader24: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader25: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader26: Tlb_validate: 239 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader27: Tlb_validate: 240 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Tlb_tot_valiate: 6455 Tlb_invalidate: 3135, Tlb_tot_evict: 0, Tlb_tot_evict page: 3135
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:1741 Page_hit: 1675 Page_miss: 66 Page_hit_rate: 0.962091 Page_fault: 1 Page_pending: 65
Shader1: Page_table_access:1621 Page_hit: 1544 Page_miss: 77 Page_hit_rate: 0.952498 Page_fault: 7 Page_pending: 70
Shader2: Page_table_access:1552 Page_hit: 1486 Page_miss: 66 Page_hit_rate: 0.957474 Page_fault: 1 Page_pending: 64
Shader3: Page_table_access:1844 Page_hit: 1780 Page_miss: 64 Page_hit_rate: 0.965293 Page_fault: 0 Page_pending: 64
Shader4: Page_table_access:1808 Page_hit: 1744 Page_miss: 64 Page_hit_rate: 0.964602 Page_fault: 0 Page_pending: 64
Shader5: Page_table_access:1599 Page_hit: 1535 Page_miss: 64 Page_hit_rate: 0.959975 Page_fault: 0 Page_pending: 64
Shader6: Page_table_access:1663 Page_hit: 1599 Page_miss: 64 Page_hit_rate: 0.961515 Page_fault: 0 Page_pending: 64
Shader7: Page_table_access:1685 Page_hit: 1621 Page_miss: 64 Page_hit_rate: 0.962018 Page_fault: 0 Page_pending: 64
Shader8: Page_table_access:1642 Page_hit: 1576 Page_miss: 66 Page_hit_rate: 0.959805 Page_fault: 1 Page_pending: 65
Shader9: Page_table_access:1689 Page_hit: 1625 Page_miss: 64 Page_hit_rate: 0.962108 Page_fault: 0 Page_pending: 64
Shader10: Page_table_access:1734 Page_hit: 1670 Page_miss: 64 Page_hit_rate: 0.963091 Page_fault: 0 Page_pending: 64
Shader11: Page_table_access:1779 Page_hit: 1715 Page_miss: 64 Page_hit_rate: 0.964025 Page_fault: 0 Page_pending: 64
Shader12: Page_table_access:1721 Page_hit: 1657 Page_miss: 64 Page_hit_rate: 0.962812 Page_fault: 0 Page_pending: 64
Shader13: Page_table_access:1686 Page_hit: 1622 Page_miss: 64 Page_hit_rate: 0.962040 Page_fault: 0 Page_pending: 64
Shader14: Page_table_access:1752 Page_hit: 1688 Page_miss: 64 Page_hit_rate: 0.963470 Page_fault: 0 Page_pending: 64
Shader15: Page_table_access:1719 Page_hit: 1655 Page_miss: 64 Page_hit_rate: 0.962769 Page_fault: 0 Page_pending: 64
Shader16: Page_table_access:1623 Page_hit: 1559 Page_miss: 64 Page_hit_rate: 0.960567 Page_fault: 0 Page_pending: 64
Shader17: Page_table_access:1676 Page_hit: 1612 Page_miss: 64 Page_hit_rate: 0.961814 Page_fault: 0 Page_pending: 64
Shader18: Page_table_access:1687 Page_hit: 1623 Page_miss: 64 Page_hit_rate: 0.962063 Page_fault: 0 Page_pending: 64
Shader19: Page_table_access:1683 Page_hit: 1617 Page_miss: 66 Page_hit_rate: 0.960784 Page_fault: 1 Page_pending: 65
Shader20: Page_table_access:1650 Page_hit: 1586 Page_miss: 64 Page_hit_rate: 0.961212 Page_fault: 0 Page_pending: 64
Shader21: Page_table_access:1796 Page_hit: 1732 Page_miss: 64 Page_hit_rate: 0.964365 Page_fault: 0 Page_pending: 64
Shader22: Page_table_access:1640 Page_hit: 1574 Page_miss: 66 Page_hit_rate: 0.959756 Page_fault: 2 Page_pending: 64
Shader23: Page_table_access:1670 Page_hit: 1606 Page_miss: 64 Page_hit_rate: 0.961677 Page_fault: 0 Page_pending: 64
Shader24: Page_table_access:1575 Page_hit: 1509 Page_miss: 66 Page_hit_rate: 0.958095 Page_fault: 2 Page_pending: 64
Shader25: Page_table_access:1587 Page_hit: 1523 Page_miss: 64 Page_hit_rate: 0.959672 Page_fault: 0 Page_pending: 64
Shader26: Page_table_access:1794 Page_hit: 1730 Page_miss: 64 Page_hit_rate: 0.964326 Page_fault: 0 Page_pending: 64
Shader27: Page_table_access:1713 Page_hit: 1647 Page_miss: 66 Page_hit_rate: 0.961471 Page_fault: 1 Page_pending: 66
Page_talbe_tot_access: 47329 Page_tot_hit: 45510, Page_tot_miss 1819, Page_tot_hit_rate: 0.961567 Page_tot_fault: 16 Page_tot_pending: 1803
Total_memory_access_page_fault: 16, Average_latency: 458653.187500
========================================Page threshing statistics==============================
Page_validate: 752 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 6.615225
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:      253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:   222404----T:   234218 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(7.977043)
F:   223327----T:   223670 	 St: c0080000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   223670----T:   224356 	 St: c0084000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   224356----T:   224616 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   224616----T:   225440 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   225440----T:   225700 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   225700----T:   226524 	 St: c00b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   226524----T:   226867 	 St: c00a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   226867----T:   227553 	 St: c00a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   227553----T:   227813 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   227813----T:   228637 	 St: c02b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   228637----T:   228980 	 St: c0090000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   228980----T:   229666 	 St: c0094000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   229666----T:   230490 	 St: c02e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   230490----T:   230750 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   231615----T:   232531 	 St: c02c0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(0.618501)
F:   232531----T:   233355 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   456368----T:   458462 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.413910)
F:   458462----T:   458715 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:   458716----T:   458969 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:   681120----T:   719336 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(25.804186)
F:   681755----T:   682136 	 St: c0010000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(0.257259)
F:   682136----T:   682777 	 St: c0015000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(0.432816)
F:   682777----T:   683328 	 St: c0020000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(0.372046)
F:   683328----T:   684523 	 St: c0029000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(0.806887)
F:   684523----T:   684987 	 St: c0040000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(0.313302)
F:   684987----T:   687777 	 St: c0047000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(1.883862)
F:   687777----T:   688555 	 St: c00e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   688555----T:   688835 	 St: c00ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   688835----T:   689705 	 St: c00f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(0.587441)
F:   689705----T:   690575 	 St: c0100000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(0.587441)
F:   690575----T:   691171 	 St: c0120000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(0.402431)
F:   691171----T:   693820 	 St: c012a000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(1.788656)
F:   693820----T:   694163 	 St: c0180000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   694163----T:   700105 	 St: c0184000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(4.012154)
F:   700105----T:   701721 	 St: c00c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(1.091155)
F:   701721----T:   702591 	 St: c0110000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(0.587441)
F:   702591----T:   703739 	 St: c0160000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(0.775152)
F:   703739----T:   704335 	 St: c0176000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(0.402431)
F:   704335----T:   712725 	 St: c0200000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(5.665091)
F:   941486----T:   942815 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.897367)
F:   942815----T:   943068 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:   943069----T:   943322 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  1165473----T:  1177257 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(7.956786)
F:  1399407----T:  1400817 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.952059)
F:  1400817----T:  1401070 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  1401071----T:  1401324 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  1623475----T:  1635176 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(7.900743)
F:  1857326----T:  1860245 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.970966)
F:  1860245----T:  1860498 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  1860499----T:  1860752 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  2082903----T:  2103441 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(13.867657)
F:  2325591----T:  2329881 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.896691)
F:  2329881----T:  2330134 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  2330135----T:  2330388 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  2552539----T:  2607697 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(37.243755)
F:  2829847----T:  2834056 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.841999)
F:  2834056----T:  2834309 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  2834310----T:  2834563 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  3056714----T:  3144880 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(59.531399)
F:  3367030----T:  3371358 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(2.922350)
F:  3371358----T:  3371611 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  3371612----T:  3371865 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  3594016----T:  3628244 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(23.111412)
F:  3850394----T:  3852462 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.396354)
F:  3852462----T:  3852715 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  3852715----T:  3852968 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  4075119----T:  4080454 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(3.602296)
F:  4302604----T:  4303706 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.744092)
F:  4303706----T:  4303959 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  4303960----T:  4304213 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  4526364----T:  4528580 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.496286)
F:  4750730----T:  4751702 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.656313)
F:  4751702----T:  4751955 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  4751956----T:  4752216 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  4751956----T:  4752780 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:  4753040----T:  4753300 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  4753040----T:  4753864 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:  4754124----T:  4754384 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  4754124----T:  4755693 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:  4755953----T:  4756213 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  4755953----T:  4758273 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(1.566509)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 303877(cycle), 205.183655(us)
Tot_kernel_exec_time_and_fault_time: 1370197(cycle), 925.183655(us)
Tot_memcpy_h2d_time: 42663(cycle), 28.806887(us)
Tot_memcpy_d2h_time: 2530(cycle), 1.708305(us)
Tot_memcpy_time: 45193(cycle), 30.515192(us)
Tot_devicesync_time: 6577(cycle), 4.440918(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 9107(cycle), 6.149223(us)
GPGPU-Sim: *** exit detected ***
