
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Synth 8-2611] redeclaration of ansi port write_read is not allowed [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/SRAMWrite.v:15]
WARNING: [Synth 8-2611] redeclaration of ansi port outEnable is not allowed [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/SRAMWrite.v:16]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 295.652 ; gain = 123.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-638] synthesizing module 'clkDiv' [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/clkDiv.v:3]
INFO: [Synth 8-256] done synthesizing module 'clkDiv' (1#1) [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/clkDiv.v:3]
INFO: [Synth 8-638] synthesizing module 'GPU' [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/GPU.v:3]
INFO: [Synth 8-256] done synthesizing module 'GPU' (2#1) [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/GPU.v:3]
INFO: [Synth 8-638] synthesizing module 'segMsg' [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/segMsg.v:3]
INFO: [Synth 8-256] done synthesizing module 'segMsg' (3#1) [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/segMsg.v:3]
INFO: [Synth 8-638] synthesizing module 'btnDeal' [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/shake_elimination.v:3]
INFO: [Synth 8-256] done synthesizing module 'btnDeal' (4#1) [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/shake_elimination.v:3]
INFO: [Synth 8-638] synthesizing module 'SRAM' [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/SRAMWrite.v:3]
INFO: [Synth 8-256] done synthesizing module 'SRAM' (5#1) [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/SRAMWrite.v:3]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 315.484 ; gain = 143.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 315.484 ; gain = 143.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/digital logic/lab3_3/lab3_3.srcs/constrs_1/new/lab3_3.xdc]
WARNING: [Vivado 12-584] No ports matched 'Sram_switch'. [D:/digital logic/lab3_3/lab3_3.srcs/constrs_1/new/lab3_3.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/digital logic/lab3_3/lab3_3.srcs/constrs_1/new/lab3_3.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Sram_switch'. [D:/digital logic/lab3_3/lab3_3.srcs/constrs_1/new/lab3_3.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/digital logic/lab3_3/lab3_3.srcs/constrs_1/new/lab3_3.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/digital logic/lab3_3/lab3_3.srcs/constrs_1/new/lab3_3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/digital logic/lab3_3/lab3_3.srcs/constrs_1/new/lab3_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 602.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "msgArrayInfo" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msgArrayInfo" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "constant_msg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "constant_msg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     15 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     15 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module segMsg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	  13 Input      7 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
Module btnDeal 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SRAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "U2/constant_msg1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3917] design top has port addrBus[18] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[17] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[16] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port addrBus[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port chipEnable driven by constant 0
WARNING: [Synth 8-3917] design top has port upEnable driven by constant 0
WARNING: [Synth 8-3917] design top has port lowEnable driven by constant 0
WARNING: [Synth 8-3917] design top has port seg1[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port seg2[7] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 602.402 ; gain = 430.621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\U2/msgArrayInfo_reg[12] ' (FDRE) to '\U2/msgArrayInfo_reg[4] '
INFO: [Synth 8-3886] merging instance '\U2/msgArrayInfo_reg[4] ' (FDRE) to '\U2/msgArrayInfo_reg[8] '
INFO: [Synth 8-3886] merging instance '\U2/msgArrayInfo_reg[8] ' (FDRE) to '\U2/msgArrayInfo_reg[0] '
INFO: [Synth 8-3886] merging instance '\U2/msgArrayInfo_reg[0] ' (FDRE) to '\U2/msgArrayInfo_reg[14] '
INFO: [Synth 8-3886] merging instance '\U2/msgArrayInfo_reg[14] ' (FDRE) to '\U2/msgArrayInfo_reg[6] '
INFO: [Synth 8-3886] merging instance '\U2/msgArrayInfo_reg[6] ' (FDRE) to '\U2/msgArrayInfo_reg[10] '
INFO: [Synth 8-3886] merging instance '\U2/msgArrayInfo_reg[10] ' (FDRE) to '\U2/msgArrayInfo_reg[2] '
INFO: [Synth 8-3886] merging instance '\U2/msgArrayInfo_reg[15] ' (FDSE) to '\U2/msgArrayInfo_reg[7] '
INFO: [Synth 8-3886] merging instance '\U2/msgArrayInfo_reg[7] ' (FDSE) to '\U2/msgArrayInfo_reg[11] '
INFO: [Synth 8-3886] merging instance '\U2/msgArrayInfo_reg[11] ' (FDSE) to '\U2/msgArrayInfo_reg[3] '
INFO: [Synth 8-3886] merging instance '\U2/msgArrayInfo_reg[3] ' (FDSE) to '\U2/msgArrayInfo_reg[13] '
INFO: [Synth 8-3886] merging instance '\U2/msgArrayInfo_reg[13] ' (FDSE) to '\U2/msgArrayInfo_reg[5] '
INFO: [Synth 8-3886] merging instance '\U2/msgArrayInfo_reg[5] ' (FDSE) to '\U2/msgArrayInfo_reg[9] '
INFO: [Synth 8-3886] merging instance '\U2/msgArrayInfo_reg[9] ' (FDSE) to '\U2/msgArrayInfo_reg[1] '
WARNING: [Synth 8-3332] Sequential element (\U2/msgArrayInfo_reg[15] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/msgArrayInfo_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/msgArrayInfo_reg[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/msgArrayInfo_reg[12] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/msgArrayInfo_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/msgArrayInfo_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/msgArrayInfo_reg[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/msgArrayInfo_reg[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/msgArrayInfo_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/msgArrayInfo_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/msgArrayInfo_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/msgArrayInfo_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/msgArrayInfo_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/msgArrayInfo_reg[0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U8/write_read_reg ) is unused and will be removed from module top.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U8/write_read_reg/Q' [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/SRAMWrite.v:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/SRAMWrite.v:58]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/digital logic/lab3_3/lab3_3.srcs/sources_1/new/SRAMWrite.v:58]
WARNING: [Synth 8-3332] Sequential element (\U8/write_read_reg__0 ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 602.402 ; gain = 430.621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 602.402 ; gain = 430.621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    18|
|3     |LUT1   |    71|
|4     |LUT2   |    15|
|5     |LUT3   |     3|
|6     |LUT4   |    50|
|7     |LUT5   |    10|
|8     |LUT6   |    40|
|9     |FDRE   |   204|
|10    |FDSE   |    19|
|11    |IBUF   |    10|
|12    |OBUF   |    80|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   523|
|2     |  U1     |clkDiv    |   154|
|3     |  U2     |GPU       |   172|
|4     |  U3     |segMsg    |    50|
|5     |  U4     |btnDeal   |     6|
|6     |  U5     |btnDeal_0 |     3|
|7     |  U6     |btnDeal_1 |     6|
|8     |  U7     |btnDeal_2 |     4|
|9     |  U8     |SRAM      |    35|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 602.402 ; gain = 430.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 602.402 ; gain = 99.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 602.402 ; gain = 430.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 43 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 602.402 ; gain = 397.559
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 602.402 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 22:05:16 2017...
