#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ced1490680 .scope module, "tb_matmul" "tb_matmul" 2 3;
 .timescale -9 -12;
v000001ced14ed5b0_0 .var "clk", 0 0;
v000001ced14ed6f0_0 .var "reset", 0 0;
S_000001ced146f020 .scope module, "uut" "matmultop" 2 8, 3 1 0, S_000001ced1490680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_000001ced14634d0 .param/l "ADDR_A" 1 3 6, C4<00000000000000000000000000000000>;
P_000001ced1463508 .param/l "ADDR_B" 1 3 7, C4<00000000000000000000000000100000>;
P_000001ced1463540 .param/l "ADDR_C" 1 3 8, C4<00000000000000000000000001010000>;
v000001ced14ed650_0 .net "clk", 0 0, v000001ced14ed5b0_0;  1 drivers
v000001ced14ed330_0 .net "reset", 0 0, v000001ced14ed6f0_0;  1 drivers
S_000001ced146f1b0 .scope module, "uut_matmul" "matmul" 3 10, 4 1 0, S_000001ced146f020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addr_a";
    .port_info 3 /INPUT 32 "addr_b";
    .port_info 4 /INPUT 32 "addr_c";
L_000001ced147df60 .functor BUFZ 32, L_000001ced147d7f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ced147d4e0 .functor BUFZ 32, L_000001ced147e350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ced147d5c0 .functor BUFZ 32, L_000001ced147e120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ced147d630 .functor BUFZ 32, L_000001ced147d940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ced14ec7f0_0 .net "A_cols", 31 0, L_000001ced147d4e0;  1 drivers
v000001ced14ed010_0 .net "A_rows", 31 0, L_000001ced147df60;  1 drivers
v000001ced14ebd50_0 .net "B_cols", 31 0, L_000001ced147d630;  1 drivers
v000001ced14ec390_0 .net "B_rows", 31 0, L_000001ced147d5c0;  1 drivers
L_000001ced15001a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ced14ed3d0_0 .net/2u *"_ivl_10", 31 0, L_000001ced15001a8;  1 drivers
L_000001ced1500238 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000001ced14ebe90_0 .net/2u *"_ivl_16", 31 0, L_000001ced1500238;  1 drivers
L_000001ced1500280 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000001ced14ebf30_0 .net/2u *"_ivl_20", 31 0, L_000001ced1500280;  1 drivers
L_000001ced15002c8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000001ced14eda10_0 .net/2u *"_ivl_24", 31 0, L_000001ced15002c8;  1 drivers
L_000001ced1500160 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ced14ec430_0 .net/2u *"_ivl_6", 31 0, L_000001ced1500160;  1 drivers
L_000001ced1500628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ced14ec890_0 .net "addr_a", 31 0, L_000001ced1500628;  1 drivers
L_000001ced1500670 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001ced14ece30_0 .net "addr_b", 31 0, L_000001ced1500670;  1 drivers
L_000001ced15006b8 .functor BUFT 1, C4<00000000000000000000000001010000>, C4<0>, C4<0>, C4<0>;
v000001ced14ecc50_0 .net "addr_c", 31 0, L_000001ced15006b8;  1 drivers
v000001ced14ebb70_0 .net "adv_i", 0 0, v000001ced14863b0_0;  1 drivers
v000001ced14ebfd0_0 .net "adv_j", 0 0, v000001ced1484f10_0;  1 drivers
v000001ced14ebc10_0 .net "baseA", 31 0, L_000001ced14efdd0;  1 drivers
v000001ced14ec1b0_0 .net "baseB", 31 0, L_000001ced14ef290;  1 drivers
v000001ced14ed1f0_0 .net "baseC", 31 0, L_000001ced14ee610;  1 drivers
v000001ced14ec4d0_0 .net "clk", 0 0, v000001ced14ed5b0_0;  alias, 1 drivers
v000001ced14ec570_0 .var "first_iter", 0 0;
v000001ced14ec250_0 .var "i", 31 0;
v000001ced14ec930_0 .var "j", 31 0;
v000001ced14ec750_0 .var "k", 31 0;
v000001ced14ed510_0 .net "next_i", 31 0, v000001ced1485af0_0;  1 drivers
v000001ced14ec9d0_0 .net "next_j", 31 0, v000001ced1486810_0;  1 drivers
v000001ced14eca70_0 .net "next_k", 31 0, v000001ced1485190_0;  1 drivers
v000001ced14eccf0_0 .net "not_first_iter", 0 0, v000001ced1485cd0_0;  1 drivers
v000001ced14ecd90_0 .net "rd_A_cols", 31 0, L_000001ced147e350;  1 drivers
v000001ced14eced0_0 .net "rd_A_rows", 31 0, L_000001ced147d7f0;  1 drivers
v000001ced14ecf70_0 .net "rd_B_cols", 31 0, L_000001ced147d940;  1 drivers
v000001ced14ed0b0_0 .net "rd_B_rows", 31 0, L_000001ced147e120;  1 drivers
v000001ced14ed290_0 .net "reset", 0 0, v000001ced14ed6f0_0;  alias, 1 drivers
E_000001ced1482c70 .event anyedge, v000001ced1485af0_0, v000001ced1486810_0, v000001ced1485190_0, v000001ced1485cd0_0;
L_000001ced14ee570 .arith/sum 32, L_000001ced1500628, L_000001ced1500160;
L_000001ced14ee890 .arith/sum 32, L_000001ced1500670, L_000001ced15001a8;
L_000001ced14efdd0 .arith/sum 32, L_000001ced1500628, L_000001ced1500238;
L_000001ced14ef290 .arith/sum 32, L_000001ced1500670, L_000001ced1500280;
L_000001ced14ee610 .arith/sum 32, L_000001ced15006b8, L_000001ced15002c8;
S_000001ced146db90 .scope module, "DP" "vdatapath" 4 50, 5 6 0, S_000001ced146f1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addrM1";
    .port_info 3 /INPUT 32 "addrM2";
    .port_info 4 /INPUT 32 "addrM3";
    .port_info 5 /INPUT 1 "advance_i";
    .port_info 6 /INPUT 1 "advance_j";
    .port_info 7 /INPUT 1 "first_iter";
    .port_info 8 /INPUT 32 "num_i";
    .port_info 9 /INPUT 32 "num_j";
    .port_info 10 /INPUT 32 "num_k";
    .port_info 11 /INPUT 32 "i";
    .port_info 12 /INPUT 32 "j";
    .port_info 13 /INPUT 32 "k";
    .port_info 14 /OUTPUT 1 "adv_next_i";
    .port_info 15 /OUTPUT 1 "adv_next_j";
    .port_info 16 /OUTPUT 32 "next_i";
    .port_info 17 /OUTPUT 32 "next_j";
    .port_info 18 /OUTPUT 32 "next_k";
    .port_info 19 /OUTPUT 1 "not_first_iter";
L_000001ced1558860 .functor NOT 1, v000001ced1484f10_0, C4<0>, C4<0>, C4<0>;
v000001ced14e6d50_0 .net *"_ivl_1", 31 0, L_000001ced14eec50;  1 drivers
v000001ced14e6df0_0 .net *"_ivl_13", 31 0, L_000001ced14ef830;  1 drivers
v000001ced14e65d0_0 .net *"_ivl_14", 31 0, L_000001ced14ef0b0;  1 drivers
v000001ced14e7430_0 .net *"_ivl_16", 31 0, L_000001ced14ef150;  1 drivers
v000001ced14e6710_0 .net *"_ivl_18", 29 0, L_000001ced14f00f0;  1 drivers
v000001ced14e6170_0 .net *"_ivl_2", 31 0, L_000001ced14ef010;  1 drivers
L_000001ced1500358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ced14e6fd0_0 .net *"_ivl_20", 1 0, L_000001ced1500358;  1 drivers
v000001ced14e6990_0 .net *"_ivl_25", 31 0, L_000001ced14effb0;  1 drivers
v000001ced14e6ad0_0 .net *"_ivl_26", 31 0, L_000001ced14ee930;  1 drivers
v000001ced14e60d0_0 .net *"_ivl_28", 31 0, L_000001ced14ee6b0;  1 drivers
v000001ced14e6850_0 .net *"_ivl_30", 29 0, L_000001ced14eeb10;  1 drivers
L_000001ced15003a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ced14e7110_0 .net *"_ivl_32", 1 0, L_000001ced15003a0;  1 drivers
v000001ced14e74d0_0 .net *"_ivl_4", 31 0, L_000001ced14ee430;  1 drivers
L_000001ced1500430 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ced14e6e90_0 .net/2u *"_ivl_40", 31 0, L_000001ced1500430;  1 drivers
L_000001ced1500478 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ced14e7570_0 .net/2u *"_ivl_44", 31 0, L_000001ced1500478;  1 drivers
L_000001ced1500598 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ced14e6350_0 .net/2u *"_ivl_54", 31 0, L_000001ced1500598;  1 drivers
v000001ced14e7610_0 .net *"_ivl_6", 29 0, L_000001ced14ee7f0;  1 drivers
v000001ced14e79d0_0 .net *"_ivl_60", 0 0, L_000001ced1558860;  1 drivers
L_000001ced1500310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ced14e6530_0 .net *"_ivl_8", 1 0, L_000001ced1500310;  1 drivers
v000001ced14e9120_0 .net "addrM1", 31 0, L_000001ced14efdd0;  alias, 1 drivers
v000001ced14e7d20_0 .net "addrM2", 31 0, L_000001ced14ef290;  alias, 1 drivers
v000001ced14e9440_0 .net "addrM3", 31 0, L_000001ced14ee610;  alias, 1 drivers
v000001ced14e8680_0 .net "addr_a", 31 0, L_000001ced14ef330;  1 drivers
v000001ced14e9760_0 .net "addr_b", 31 0, L_000001ced14efab0;  1 drivers
v000001ced14e96c0_0 .net "addr_c", 31 0, L_000001ced14ee9d0;  1 drivers
v000001ced14e8ea0_0 .net "adv_next_i", 0 0, v000001ced14863b0_0;  alias, 1 drivers
v000001ced14e7b40_0 .net "adv_next_j", 0 0, v000001ced1484f10_0;  alias, 1 drivers
v000001ced14e9580_0 .net "advance_i", 0 0, v000001ced14863b0_0;  alias, 1 drivers
v000001ced14e8720_0 .net "advance_j", 0 0, v000001ced1484f10_0;  alias, 1 drivers
v000001ced14e8400_0 .net "clk", 0 0, v000001ced14ed5b0_0;  alias, 1 drivers
v000001ced14e8fe0_0 .net "curr_i", 31 0, L_000001ced14efa10;  1 drivers
v000001ced14e80e0_0 .net "curr_j", 31 0, L_000001ced14efb50;  1 drivers
v000001ced14e93a0_0 .net "curr_k", 31 0, L_000001ced14f1950;  1 drivers
v000001ced14e8220_0 .net "first_iter", 0 0, v000001ced14ec570_0;  1 drivers
v000001ced14e99e0_0 .net "i", 31 0, v000001ced14ec250_0;  1 drivers
v000001ced14e8860_0 .net "j", 31 0, v000001ced14ec930_0;  1 drivers
v000001ced14e8a40_0 .net "k", 31 0, v000001ced14ec750_0;  1 drivers
v000001ced14e8f40_0 .net "next_i", 31 0, v000001ced1485af0_0;  alias, 1 drivers
v000001ced14e7fa0_0 .net "next_j", 31 0, v000001ced1486810_0;  alias, 1 drivers
v000001ced14e8040_0 .net "next_k", 31 0, v000001ced1485190_0;  alias, 1 drivers
v000001ced14e8d60_0 .net "not_first_iter", 0 0, v000001ced1485cd0_0;  alias, 1 drivers
v000001ced14e9080_0 .net "num_i", 31 0, L_000001ced147df60;  alias, 1 drivers
v000001ced14e8540_0 .net "num_j", 31 0, L_000001ced147d630;  alias, 1 drivers
v000001ced14e84a0_0 .net "num_k", 31 0, L_000001ced147d4e0;  alias, 1 drivers
v000001ced14e8900_0 .net "prod", 31 0, L_000001ced14eed90;  1 drivers
v000001ced14e87c0_0 .net "rd1", 31 0, L_000001ced145be90;  1 drivers
v000001ced14e9300_0 .net "rd2", 31 0, L_000001ced145c130;  1 drivers
v000001ced14e8180_0 .net "reset", 0 0, v000001ced14ed6f0_0;  alias, 1 drivers
L_000001ced14eec50 .arith/mult 32, v000001ced14ec250_0, L_000001ced147d4e0;
L_000001ced14ef010 .arith/sum 32, L_000001ced14eec50, v000001ced14ec750_0;
L_000001ced14ee7f0 .part L_000001ced14ef010, 0, 30;
L_000001ced14ee430 .concat [ 2 30 0 0], L_000001ced1500310, L_000001ced14ee7f0;
L_000001ced14ef330 .arith/sum 32, L_000001ced14efdd0, L_000001ced14ee430;
L_000001ced14ef830 .arith/mult 32, v000001ced14ec750_0, L_000001ced147d630;
L_000001ced14ef0b0 .arith/sum 32, L_000001ced14ef830, v000001ced14ec930_0;
L_000001ced14f00f0 .part L_000001ced14ef0b0, 0, 30;
L_000001ced14ef150 .concat [ 2 30 0 0], L_000001ced1500358, L_000001ced14f00f0;
L_000001ced14efab0 .arith/sum 32, L_000001ced14ef290, L_000001ced14ef150;
L_000001ced14effb0 .arith/mult 32, v000001ced14ec250_0, L_000001ced147d630;
L_000001ced14ee930 .arith/sum 32, L_000001ced14effb0, v000001ced14ec930_0;
L_000001ced14eeb10 .part L_000001ced14ee930, 0, 30;
L_000001ced14ee6b0 .concat [ 2 30 0 0], L_000001ced15003a0, L_000001ced14eeb10;
L_000001ced14ee9d0 .arith/sum 32, L_000001ced14ee610, L_000001ced14ee6b0;
L_000001ced14eed90 .arith/mult 32, L_000001ced145be90, L_000001ced145c130;
L_000001ced14eee30 .arith/sum 32, v000001ced14ec250_0, L_000001ced1500430;
L_000001ced14f0230 .arith/sum 32, v000001ced14ec930_0, L_000001ced1500478;
L_000001ced14f0190 .concat [ 1 1 0 0], v000001ced1484f10_0, v000001ced14863b0_0;
L_000001ced14f2210 .arith/sum 32, v000001ced14ec750_0, L_000001ced1500598;
L_000001ced14f2030 .concat [ 1 1 0 0], L_000001ced1558860, v000001ced14863b0_0;
S_000001ced146dd20 .scope module, "ff" "nextaddr" 5 102, 6 1 0, S_000001ced146db90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "num_i";
    .port_info 3 /INPUT 32 "num_j";
    .port_info 4 /INPUT 32 "num_k";
    .port_info 5 /INPUT 32 "curr_i";
    .port_info 6 /INPUT 32 "curr_j";
    .port_info 7 /INPUT 32 "curr_k";
    .port_info 8 /OUTPUT 32 "next_i";
    .port_info 9 /OUTPUT 32 "next_j";
    .port_info 10 /OUTPUT 32 "next_k";
    .port_info 11 /OUTPUT 1 "adv_next_i";
    .port_info 12 /OUTPUT 1 "adv_next_j";
    .port_info 13 /OUTPUT 1 "not_first_iter";
v000001ced14863b0_0 .var "adv_next_i", 0 0;
v000001ced1484f10_0 .var "adv_next_j", 0 0;
v000001ced1486130_0 .net "clk", 0 0, v000001ced14ed5b0_0;  alias, 1 drivers
v000001ced1485e10_0 .net "curr_i", 31 0, L_000001ced14efa10;  alias, 1 drivers
v000001ced1486310_0 .net "curr_j", 31 0, L_000001ced14efb50;  alias, 1 drivers
v000001ced14859b0_0 .net "curr_k", 31 0, L_000001ced14f1950;  alias, 1 drivers
v000001ced1485af0_0 .var "next_i", 31 0;
v000001ced1486810_0 .var "next_j", 31 0;
v000001ced1485190_0 .var "next_k", 31 0;
v000001ced1485cd0_0 .var "not_first_iter", 0 0;
v000001ced1485b90_0 .net "num_i", 31 0, L_000001ced147df60;  alias, 1 drivers
v000001ced1485230_0 .net "num_j", 31 0, L_000001ced147d630;  alias, 1 drivers
v000001ced1485730_0 .net "num_k", 31 0, L_000001ced147d4e0;  alias, 1 drivers
v000001ced1485050_0 .net "reset", 0 0, v000001ced14ed6f0_0;  alias, 1 drivers
E_000001ced1482430 .event posedge, v000001ced1485050_0, v000001ced1486130_0;
S_000001ced145b410 .scope module, "mux_i" "vmux2" 5 78, 7 1 0, S_000001ced146db90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
v000001ced14866d0_0 .net "d0", 31 0, v000001ced14ec250_0;  alias, 1 drivers
v000001ced1486450_0 .net "d1", 31 0, L_000001ced14eee30;  1 drivers
v000001ced1485eb0_0 .net "s", 0 0, v000001ced14863b0_0;  alias, 1 drivers
v000001ced1485f50_0 .net "y", 31 0, L_000001ced14efa10;  alias, 1 drivers
L_000001ced14efa10 .functor MUXZ 32, v000001ced14ec250_0, L_000001ced14eee30, v000001ced14863b0_0, C4<>;
S_000001ced145b5a0 .scope module, "mux_j" "vmux3" 5 85, 8 1 0, S_000001ced146db90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
v000001ced1485ff0_0 .net *"_ivl_1", 0 0, L_000001ced14ef3d0;  1 drivers
v000001ced1486090_0 .net *"_ivl_3", 0 0, L_000001ced14ef8d0;  1 drivers
v000001ced14861d0_0 .net *"_ivl_4", 31 0, L_000001ced14eff10;  1 drivers
v000001ced1486270_0 .net "d0", 31 0, v000001ced14ec930_0;  alias, 1 drivers
v000001ced14864f0_0 .net "d1", 31 0, L_000001ced14f0230;  1 drivers
L_000001ced15004c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ced1486a90_0 .net "d2", 31 0, L_000001ced15004c0;  1 drivers
v000001ced14e6670_0 .net "s", 1 0, L_000001ced14f0190;  1 drivers
v000001ced14e7250_0 .net "y", 31 0, L_000001ced14efb50;  alias, 1 drivers
L_000001ced14ef3d0 .part L_000001ced14f0190, 1, 1;
L_000001ced14ef8d0 .part L_000001ced14f0190, 0, 1;
L_000001ced14eff10 .functor MUXZ 32, v000001ced14ec930_0, L_000001ced14f0230, L_000001ced14ef8d0, C4<>;
L_000001ced14efb50 .functor MUXZ 32, L_000001ced14eff10, L_000001ced15004c0, L_000001ced14ef3d0, C4<>;
S_000001ced14518e0 .scope module, "mux_k" "vmux4" 5 93, 9 1 0, S_000001ced146db90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /INPUT 1 "is_first_iter";
    .port_info 5 /OUTPUT 32 "y";
L_000001ced1500508 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ced14e72f0_0 .net/2u *"_ivl_0", 31 0, L_000001ced1500508;  1 drivers
v000001ced14e6cb0_0 .net *"_ivl_3", 0 0, L_000001ced14f1590;  1 drivers
v000001ced14e76b0_0 .net *"_ivl_5", 0 0, L_000001ced14f13b0;  1 drivers
v000001ced14e63f0_0 .net *"_ivl_6", 31 0, L_000001ced14f1630;  1 drivers
v000001ced14e7070_0 .net *"_ivl_8", 31 0, L_000001ced14f1e50;  1 drivers
L_000001ced1500550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ced14e6210_0 .net "d0", 31 0, L_000001ced1500550;  1 drivers
v000001ced14e5b30_0 .net "d1", 31 0, L_000001ced14f2210;  1 drivers
L_000001ced15005e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ced14e7750_0 .net "d2", 31 0, L_000001ced15005e0;  1 drivers
v000001ced14e62b0_0 .net "is_first_iter", 0 0, v000001ced14ec570_0;  alias, 1 drivers
v000001ced14e5bd0_0 .net "s", 1 0, L_000001ced14f2030;  1 drivers
v000001ced14e5c70_0 .net "y", 31 0, L_000001ced14f1950;  alias, 1 drivers
L_000001ced14f1590 .part L_000001ced14f2030, 1, 1;
L_000001ced14f13b0 .part L_000001ced14f2030, 0, 1;
L_000001ced14f1630 .functor MUXZ 32, L_000001ced1500550, L_000001ced14f2210, L_000001ced14f13b0, C4<>;
L_000001ced14f1e50 .functor MUXZ 32, L_000001ced14f1630, L_000001ced15005e0, L_000001ced14f1590, C4<>;
L_000001ced14f1950 .functor MUXZ 32, L_000001ced14f1e50, L_000001ced1500508, v000001ced14ec570_0, C4<>;
S_000001ced1451a70 .scope module, "vector_mem" "vmem" 5 59, 10 1 0, S_000001ced146db90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "addr_a";
    .port_info 3 /INPUT 32 "addr_b";
    .port_info 4 /INPUT 32 "addr_c";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rv_a";
    .port_info 7 /OUTPUT 32 "rv_b";
L_000001ced145be90 .functor BUFZ 32, L_000001ced14efc90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ced145c130 .functor BUFZ 32, L_000001ced14ef970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ced147d780 .functor BUFZ 32, L_000001ced14ef1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ced14e7390 .array "VEC_RAM", 0 1023, 31 0;
v000001ced14e71b0_0 .net *"_ivl_0", 31 0, L_000001ced14efc90;  1 drivers
v000001ced14e67b0_0 .net *"_ivl_12", 31 0, L_000001ced14ef1f0;  1 drivers
v000001ced14e5d10_0 .net *"_ivl_15", 29 0, L_000001ced14ef6f0;  1 drivers
v000001ced14e77f0_0 .net *"_ivl_3", 29 0, L_000001ced14f0050;  1 drivers
v000001ced14e5db0_0 .net *"_ivl_6", 31 0, L_000001ced14ef970;  1 drivers
v000001ced14e7890_0 .net *"_ivl_9", 29 0, L_000001ced14eecf0;  1 drivers
v000001ced14e6a30_0 .net "addr_a", 31 0, L_000001ced14ef330;  alias, 1 drivers
v000001ced14e5ef0_0 .net "addr_b", 31 0, L_000001ced14efab0;  alias, 1 drivers
v000001ced14e68f0_0 .net "addr_c", 31 0, L_000001ced14ee9d0;  alias, 1 drivers
v000001ced14e5e50_0 .net "clk", 0 0, v000001ced14ed5b0_0;  alias, 1 drivers
v000001ced14e6b70_0 .var/i "i", 31 0;
v000001ced14e6030_0 .net "rv_a", 31 0, L_000001ced145be90;  alias, 1 drivers
v000001ced14e6490_0 .net "rv_b", 31 0, L_000001ced145c130;  alias, 1 drivers
v000001ced14e5f90_0 .net "rv_c", 31 0, L_000001ced147d780;  1 drivers
v000001ced14e7930_0 .net "sum", 31 0, L_000001ced14ef650;  1 drivers
v000001ced14e6c10_0 .net "wd", 31 0, L_000001ced14eed90;  alias, 1 drivers
L_000001ced15003e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ced14e6f30_0 .net "we", 0 0, L_000001ced15003e8;  1 drivers
E_000001ced14828b0 .event anyedge, v000001ced14e7930_0;
E_000001ced1482170 .event posedge, v000001ced1486130_0;
L_000001ced14efc90 .array/port v000001ced14e7390, L_000001ced14f0050;
L_000001ced14f0050 .part L_000001ced14ef330, 2, 30;
L_000001ced14ef970 .array/port v000001ced14e7390, L_000001ced14eecf0;
L_000001ced14eecf0 .part L_000001ced14efab0, 2, 30;
L_000001ced14ef1f0 .array/port v000001ced14e7390, L_000001ced14ef6f0;
L_000001ced14ef6f0 .part L_000001ced14ee9d0, 2, 30;
L_000001ced14ef650 .arith/sum 32, L_000001ced147d780, L_000001ced14eed90;
S_000001ced1464650 .scope module, "MEM_cols" "vmem" 4 23, 10 1 0, S_000001ced146f1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "addr_a";
    .port_info 3 /INPUT 32 "addr_b";
    .port_info 4 /INPUT 32 "addr_c";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rv_a";
    .port_info 7 /OUTPUT 32 "rv_b";
L_000001ced147e350 .functor BUFZ 32, L_000001ced14ef510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ced147d940 .functor BUFZ 32, L_000001ced14efd30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ced147d470 .functor BUFZ 32, L_000001ced14ef5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ced14e89a0 .array "VEC_RAM", 0 1023, 31 0;
v000001ced14e8ae0_0 .net *"_ivl_0", 31 0, L_000001ced14ef510;  1 drivers
v000001ced14e82c0_0 .net *"_ivl_12", 31 0, L_000001ced14ef5b0;  1 drivers
v000001ced14e7c80_0 .net *"_ivl_15", 29 0, L_000001ced14efbf0;  1 drivers
v000001ced14e8360_0 .net *"_ivl_3", 29 0, L_000001ced14ee4d0;  1 drivers
v000001ced14e91c0_0 .net *"_ivl_6", 31 0, L_000001ced14efd30;  1 drivers
v000001ced14e94e0_0 .net *"_ivl_9", 29 0, L_000001ced14eef70;  1 drivers
v000001ced14e85e0_0 .net "addr_a", 31 0, L_000001ced14ee570;  1 drivers
v000001ced14e8b80_0 .net "addr_b", 31 0, L_000001ced14ee890;  1 drivers
v000001ced14e8c20_0 .net "addr_c", 31 0, L_000001ced15006b8;  alias, 1 drivers
v000001ced14e8cc0_0 .net "clk", 0 0, v000001ced14ed5b0_0;  alias, 1 drivers
v000001ced14e9620_0 .var/i "i", 31 0;
v000001ced14e9260_0 .net "rv_a", 31 0, L_000001ced147e350;  alias, 1 drivers
v000001ced14e8e00_0 .net "rv_b", 31 0, L_000001ced147d940;  alias, 1 drivers
v000001ced14e7be0_0 .net "rv_c", 31 0, L_000001ced147d470;  1 drivers
v000001ced14e9800_0 .net "sum", 31 0, L_000001ced14efe70;  1 drivers
L_000001ced15001f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ced14e98a0_0 .net "wd", 31 0, L_000001ced15001f0;  1 drivers
L_000001ced1500118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ced14e9940_0 .net "we", 0 0, L_000001ced1500118;  1 drivers
E_000001ced14821b0 .event anyedge, v000001ced14e9800_0;
L_000001ced14ef510 .array/port v000001ced14e89a0, L_000001ced14ee4d0;
L_000001ced14ee4d0 .part L_000001ced14ee570, 2, 30;
L_000001ced14efd30 .array/port v000001ced14e89a0, L_000001ced14eef70;
L_000001ced14eef70 .part L_000001ced14ee890, 2, 30;
L_000001ced14ef5b0 .array/port v000001ced14e89a0, L_000001ced14efbf0;
L_000001ced14efbf0 .part L_000001ced15006b8, 2, 30;
L_000001ced14efe70 .arith/sum 32, L_000001ced147d470, L_000001ced15001f0;
S_000001ced1446640 .scope module, "MEM_rows" "vmem" 4 11, 10 1 0, S_000001ced146f1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "addr_a";
    .port_info 3 /INPUT 32 "addr_b";
    .port_info 4 /INPUT 32 "addr_c";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rv_a";
    .port_info 7 /OUTPUT 32 "rv_b";
L_000001ced147d7f0 .functor BUFZ 32, L_000001ced14eeed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ced147e120 .functor BUFZ 32, L_000001ced14eebb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ced147e270 .functor BUFZ 32, L_000001ced14eea70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ced14e7dc0 .array "VEC_RAM", 0 1023, 31 0;
v000001ced14e7e60_0 .net *"_ivl_0", 31 0, L_000001ced14eeed0;  1 drivers
v000001ced14e7f00_0 .net *"_ivl_12", 31 0, L_000001ced14eea70;  1 drivers
v000001ced14ed790_0 .net *"_ivl_15", 29 0, L_000001ced14ef790;  1 drivers
v000001ced14ed8d0_0 .net *"_ivl_3", 29 0, L_000001ced14ee390;  1 drivers
v000001ced14ec070_0 .net *"_ivl_6", 31 0, L_000001ced14eebb0;  1 drivers
v000001ced14ec110_0 .net *"_ivl_9", 29 0, L_000001ced14ee750;  1 drivers
v000001ced14ebdf0_0 .net "addr_a", 31 0, L_000001ced1500628;  alias, 1 drivers
v000001ced14ec610_0 .net "addr_b", 31 0, L_000001ced1500670;  alias, 1 drivers
v000001ced14ebcb0_0 .net "addr_c", 31 0, L_000001ced15006b8;  alias, 1 drivers
v000001ced14ed150_0 .net "clk", 0 0, v000001ced14ed5b0_0;  alias, 1 drivers
v000001ced14ed830_0 .var/i "i", 31 0;
v000001ced14ed970_0 .net "rv_a", 31 0, L_000001ced147d7f0;  alias, 1 drivers
v000001ced14ec2f0_0 .net "rv_b", 31 0, L_000001ced147e120;  alias, 1 drivers
v000001ced14ed470_0 .net "rv_c", 31 0, L_000001ced147e270;  1 drivers
v000001ced14ecbb0_0 .net "sum", 31 0, L_000001ced14ef470;  1 drivers
L_000001ced15000d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ced14ecb10_0 .net "wd", 31 0, L_000001ced15000d0;  1 drivers
L_000001ced1500088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ced14ec6b0_0 .net "we", 0 0, L_000001ced1500088;  1 drivers
E_000001ced14821f0 .event anyedge, v000001ced14ecbb0_0;
L_000001ced14eeed0 .array/port v000001ced14e7dc0, L_000001ced14ee390;
L_000001ced14ee390 .part L_000001ced1500628, 2, 30;
L_000001ced14eebb0 .array/port v000001ced14e7dc0, L_000001ced14ee750;
L_000001ced14ee750 .part L_000001ced1500670, 2, 30;
L_000001ced14eea70 .array/port v000001ced14e7dc0, L_000001ced14ef790;
L_000001ced14ef790 .part L_000001ced15006b8, 2, 30;
L_000001ced14ef470 .arith/sum 32, L_000001ced147e270, L_000001ced15000d0;
    .scope S_000001ced1446640;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ced14ed830_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001ced14ed830_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001ced14ed830_0;
    %store/vec4a v000001ced14e7dc0, 4, 0;
    %load/vec4 v000001ced14ed830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ced14ed830_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 10 13 "$readmemh", "data_vec.txt", v000001ced14e7dc0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001ced1446640;
T_1 ;
    %wait E_000001ced1482170;
    %load/vec4 v000001ced14ec6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001ced14ecbb0_0;
    %load/vec4 v000001ced14ebcb0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ced14e7dc0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ced1446640;
T_2 ;
    %wait E_000001ced14821f0;
    %vpi_call 10 28 "$display", "wa: %h", v000001ced14ecbb0_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ced1464650;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ced14e9620_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001ced14e9620_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001ced14e9620_0;
    %store/vec4a v000001ced14e89a0, 4, 0;
    %load/vec4 v000001ced14e9620_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ced14e9620_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 10 13 "$readmemh", "data_vec.txt", v000001ced14e89a0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001ced1464650;
T_4 ;
    %wait E_000001ced1482170;
    %load/vec4 v000001ced14e9940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ced14e9800_0;
    %load/vec4 v000001ced14e8c20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ced14e89a0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ced1464650;
T_5 ;
    %wait E_000001ced14821b0;
    %vpi_call 10 28 "$display", "wa: %h", v000001ced14e9800_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ced1451a70;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ced14e6b70_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001ced14e6b70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001ced14e6b70_0;
    %store/vec4a v000001ced14e7390, 4, 0;
    %load/vec4 v000001ced14e6b70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ced14e6b70_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 10 13 "$readmemh", "data_vec.txt", v000001ced14e7390 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001ced1451a70;
T_7 ;
    %wait E_000001ced1482170;
    %load/vec4 v000001ced14e6f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ced14e7930_0;
    %load/vec4 v000001ced14e68f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ced14e7390, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ced1451a70;
T_8 ;
    %wait E_000001ced14828b0;
    %vpi_call 10 28 "$display", "wa: %h", v000001ced14e7930_0 {0 0 0};
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001ced146dd20;
T_9 ;
    %wait E_000001ced1482430;
    %load/vec4 v000001ced1485050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ced14863b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ced1484f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ced1485af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ced1486810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ced1485190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ced1485cd0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ced1485e10_0;
    %addi 1, 0, 32;
    %load/vec4 v000001ced1485b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_9.5, 4;
    %load/vec4 v000001ced1486310_0;
    %addi 1, 0, 32;
    %load/vec4 v000001ced1485230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v000001ced14859b0_0;
    %addi 1, 0, 32;
    %load/vec4 v000001ced1485730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001ced14863b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001ced1484f10_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001ced1485af0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001ced1486810_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001ced1485190_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001ced1485cd0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001ced1486310_0;
    %addi 1, 0, 32;
    %load/vec4 v000001ced1485230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_9.8, 4;
    %load/vec4 v000001ced14859b0_0;
    %addi 1, 0, 32;
    %load/vec4 v000001ced1485730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ced14863b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ced1484f10_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ced14863b0_0, 0;
    %load/vec4 v000001ced14859b0_0;
    %addi 1, 0, 32;
    %load/vec4 v000001ced1485730_0;
    %cmp/e;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ced1484f10_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ced1484f10_0, 0;
T_9.10 ;
T_9.7 ;
    %load/vec4 v000001ced1485e10_0;
    %assign/vec4 v000001ced1485af0_0, 0;
    %load/vec4 v000001ced1486310_0;
    %assign/vec4 v000001ced1486810_0, 0;
    %load/vec4 v000001ced14859b0_0;
    %assign/vec4 v000001ced1485190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ced1485cd0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ced146f1b0;
T_10 ;
    %wait E_000001ced1482c70;
    %load/vec4 v000001ced14ed510_0;
    %assign/vec4 v000001ced14ec250_0, 0;
    %load/vec4 v000001ced14ec9d0_0;
    %assign/vec4 v000001ced14ec930_0, 0;
    %load/vec4 v000001ced14eca70_0;
    %assign/vec4 v000001ced14ec750_0, 0;
    %load/vec4 v000001ced14eccf0_0;
    %assign/vec4 v000001ced14ec570_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ced1490680;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ced14ed5b0_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v000001ced14ed5b0_0;
    %inv;
    %store/vec4 v000001ced14ed5b0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000001ced1490680;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ced14ed6f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ced14ed6f0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000001ced1490680;
T_13 ;
    %vpi_call 2 25 "$dumpfile", "vector_wf.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ced1490680 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb_matmul.v";
    "matmultop.v";
    "matmul.v";
    "vdatapath.v";
    "nextaddr.v";
    "vmux2.v";
    "vmux3.v";
    "vmux4.v";
    "vmem.v";
