

================================================================
== Vitis HLS Report for 'decision_function_59'
================================================================
* Date:           Tue Mar 11 16:16:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_3_val_read, i18 261530" [firmware/BDT.h:86]   --->   Operation 16 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%icmp_ln86_1176 = icmp_slt  i18 %x_14_val_read, i18 261650" [firmware/BDT.h:86]   --->   Operation 17 'icmp' 'icmp_ln86_1176' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86_1177 = icmp_slt  i18 %x_14_val_read, i18 261856" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86_1177' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_1178 = icmp_slt  i18 %x_3_val_read, i18 261409" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_1178' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_1179 = icmp_slt  i18 %x_3_val_read, i18 261504" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_1179' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_1180 = icmp_slt  i18 %x_14_val_read, i18 261520" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1180' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_1181 = icmp_slt  i18 %x_3_val_read, i18 261637" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1181' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1182 = icmp_slt  i18 %x_14_val_read, i18 261418" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1182' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1183 = icmp_slt  i18 %x_14_val_read, i18 261544" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1183' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1184 = icmp_slt  i18 %x_14_val_read, i18 261965" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1184' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1185 = icmp_slt  i18 %x_14_val_read, i18 261709" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1185' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1186 = icmp_slt  i18 %x_15_val_read, i18 406" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1186' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1187 = icmp_slt  i18 %x_3_val_read, i18 261719" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1187' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1188 = icmp_slt  i18 %x_14_val_read, i18 142" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1188' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1189 = icmp_slt  i18 %x_14_val_read, i18 444" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1189' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1190 = icmp_slt  i18 %x_3_val_read, i18 261370" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1190' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1191 = icmp_slt  i18 %x_10_val_read, i18 261268" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1191' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1192 = icmp_slt  i18 %x_14_val_read, i18 261331" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1192' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1193 = icmp_slt  i18 %x_3_val_read, i18 261469" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1193' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1194 = icmp_slt  i18 %x_15_val_read, i18 312" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1194' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1195 = icmp_slt  i18 %x_14_val_read, i18 41" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1195' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1196 = icmp_slt  i18 %x_2_val_read, i18 261523" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1196' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1197 = icmp_slt  i18 %x_14_val_read, i18 9" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1197' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1198 = icmp_slt  i18 %x_3_val_read, i18 261823" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1198' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1199 = icmp_slt  i18 %x_11_val_read, i18 262104" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1199' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1200 = icmp_slt  i18 %x_3_val_read, i18 261577" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1200' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1201 = icmp_slt  i18 %x_15_val_read, i18 1540" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1201' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1202 = icmp_slt  i18 %x_15_val_read, i18 261889" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1202' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1203 = icmp_slt  i18 %x_0_val_read, i18 749" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1203' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1204 = icmp_slt  i18 %x_3_val_read, i18 414" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1204' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1205 = icmp_slt  i18 %x_3_val_read, i18 225" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1205' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1176, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 47 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_555 = xor i1 %icmp_ln86_1176, i1 1" [firmware/BDT.h:104]   --->   Operation 48 'xor' 'xor_ln104_555' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_555" [firmware/BDT.h:104]   --->   Operation 49 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln102_1463 = and i1 %icmp_ln86_1178, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102_1463' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_211)   --->   "%xor_ln104_557 = xor i1 %icmp_ln86_1178, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_557' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_211 = and i1 %and_ln102, i1 %xor_ln104_557" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104_211' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln102_1467 = and i1 %icmp_ln86_1182, i1 %and_ln102_1463" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_1467' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_561 = xor i1 %icmp_ln86_1182, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_561' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_1468 = and i1 %icmp_ln86_1183, i1 %and_ln104_211" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_1468' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1476 = and i1 %icmp_ln86_1191, i1 %xor_ln104_561" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_1476' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1477 = and i1 %and_ln102_1476, i1 %and_ln102_1463" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_1477' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1467, i1 %and_ln102_1477" [firmware/BDT.h:117]   --->   Operation 58 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 59 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_1464 = and i1 %icmp_ln86_1179, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1464' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_212)   --->   "%xor_ln104_558 = xor i1 %icmp_ln86_1179, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_558' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_212 = and i1 %and_ln104, i1 %xor_ln104_558" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_212' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1157)   --->   "%xor_ln104_562 = xor i1 %icmp_ln86_1183, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_562' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_1469 = and i1 %icmp_ln86_1184, i1 %and_ln102_1464" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1469' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1153)   --->   "%and_ln102_1475 = and i1 %icmp_ln86_1190, i1 %and_ln102_1467" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_1475' <Predicate = (and_ln102_1467 & and_ln102_1463 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1155)   --->   "%and_ln102_1478 = and i1 %icmp_ln86_1192, i1 %and_ln102_1468" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1478' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1157)   --->   "%and_ln102_1479 = and i1 %icmp_ln86_1193, i1 %xor_ln104_562" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1479' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1157)   --->   "%and_ln102_1480 = and i1 %and_ln102_1479, i1 %and_ln104_211" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1480' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1153)   --->   "%xor_ln117 = xor i1 %and_ln102_1475, i1 1" [firmware/BDT.h:117]   --->   Operation 69 'xor' 'xor_ln117' <Predicate = (and_ln102_1467 & and_ln102_1463 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1153)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 70 'zext' 'zext_ln117' <Predicate = (and_ln102_1467 & and_ln102_1463 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1153)   --->   "%select_ln117 = select i1 %and_ln102_1467, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 71 'select' 'select_ln117' <Predicate = (and_ln102_1463 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1153)   --->   "%select_ln117_1152 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 72 'select' 'select_ln117_1152' <Predicate = (and_ln102_1463 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1153)   --->   "%zext_ln117_121 = zext i2 %select_ln117_1152" [firmware/BDT.h:117]   --->   Operation 73 'zext' 'zext_ln117_121' <Predicate = (and_ln102_1463 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1155)   --->   "%or_ln117_1028 = or i1 %and_ln102_1463, i1 %and_ln102_1478" [firmware/BDT.h:117]   --->   Operation 74 'or' 'or_ln117_1028' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1153 = select i1 %and_ln102_1463, i3 %zext_ln117_121, i3 4" [firmware/BDT.h:117]   --->   Operation 75 'select' 'select_ln117_1153' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%or_ln117_1029 = or i1 %and_ln102_1463, i1 %and_ln102_1468" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_1029' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1155)   --->   "%select_ln117_1154 = select i1 %or_ln117_1028, i3 %select_ln117_1153, i3 5" [firmware/BDT.h:117]   --->   Operation 77 'select' 'select_ln117_1154' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1157)   --->   "%or_ln117_1030 = or i1 %or_ln117_1029, i1 %and_ln102_1480" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_1030' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1155 = select i1 %or_ln117_1029, i3 %select_ln117_1154, i3 6" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117_1155' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1157)   --->   "%select_ln117_1156 = select i1 %or_ln117_1030, i3 %select_ln117_1155, i3 7" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_1156' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1157)   --->   "%zext_ln117_122 = zext i3 %select_ln117_1156" [firmware/BDT.h:117]   --->   Operation 81 'zext' 'zext_ln117_122' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1157 = select i1 %and_ln102, i4 %zext_ln117_122, i4 8" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117_1157' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns)   --->   "%or_ln117_1032 = or i1 %and_ln102, i1 %and_ln102_1469" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_1032' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 84 [1/1] (0.97ns)   --->   "%and_ln102_1462 = and i1 %icmp_ln86_1177, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_1462' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_210)   --->   "%xor_ln104_556 = xor i1 %icmp_ln86_1177, i1 1" [firmware/BDT.h:104]   --->   Operation 85 'xor' 'xor_ln104_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_210 = and i1 %xor_ln104_556, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 86 'and' 'and_ln104_210' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.97ns)   --->   "%and_ln102_1465 = and i1 %icmp_ln86_1180, i1 %and_ln102_1462" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_1465' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1161)   --->   "%xor_ln104_563 = xor i1 %icmp_ln86_1184, i1 1" [firmware/BDT.h:104]   --->   Operation 88 'xor' 'xor_ln104_563' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns)   --->   "%and_ln102_1470 = and i1 %icmp_ln86_1185, i1 %and_ln104_212" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_1470' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.97ns)   --->   "%and_ln102_1471 = and i1 %icmp_ln86_1186, i1 %and_ln102_1465" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_1471' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1159)   --->   "%and_ln102_1481 = and i1 %icmp_ln86_1194, i1 %and_ln102_1469" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_1481' <Predicate = (icmp_ln86 & or_ln117_1032)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1161)   --->   "%and_ln102_1482 = and i1 %icmp_ln86_1195, i1 %xor_ln104_563" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_1482' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1161)   --->   "%and_ln102_1483 = and i1 %and_ln102_1482, i1 %and_ln102_1464" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_1483' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1163)   --->   "%and_ln102_1484 = and i1 %icmp_ln86_1196, i1 %and_ln102_1470" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_1484' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1159)   --->   "%or_ln117_1031 = or i1 %and_ln102, i1 %and_ln102_1481" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_1031' <Predicate = (icmp_ln86 & or_ln117_1032)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1159)   --->   "%select_ln117_1158 = select i1 %or_ln117_1031, i4 %select_ln117_1157, i4 9" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1158' <Predicate = (icmp_ln86 & or_ln117_1032)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1161)   --->   "%or_ln117_1033 = or i1 %or_ln117_1032, i1 %and_ln102_1483" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1033' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1159 = select i1 %or_ln117_1032, i4 %select_ln117_1158, i4 10" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1159' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln117_1034 = or i1 %and_ln102, i1 %and_ln102_1464" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1034' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1161)   --->   "%select_ln117_1160 = select i1 %or_ln117_1033, i4 %select_ln117_1159, i4 11" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1160' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1163)   --->   "%or_ln117_1035 = or i1 %or_ln117_1034, i1 %and_ln102_1484" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1035' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1161 = select i1 %or_ln117_1034, i4 %select_ln117_1160, i4 12" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1161' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%or_ln117_1036 = or i1 %or_ln117_1034, i1 %and_ln102_1470" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1036' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1163)   --->   "%select_ln117_1162 = select i1 %or_ln117_1035, i4 %select_ln117_1161, i4 13" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1162' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1163 = select i1 %or_ln117_1036, i4 %select_ln117_1162, i4 14" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1163' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_213)   --->   "%xor_ln104_559 = xor i1 %icmp_ln86_1180, i1 1" [firmware/BDT.h:104]   --->   Operation 106 'xor' 'xor_ln104_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_213 = and i1 %and_ln102_1462, i1 %xor_ln104_559" [firmware/BDT.h:104]   --->   Operation 107 'and' 'and_ln104_213' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.97ns)   --->   "%and_ln102_1466 = and i1 %icmp_ln86_1181, i1 %and_ln104_210" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_1466' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_214)   --->   "%xor_ln104_560 = xor i1 %icmp_ln86_1181, i1 1" [firmware/BDT.h:104]   --->   Operation 109 'xor' 'xor_ln104_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_214 = and i1 %and_ln104_210, i1 %xor_ln104_560" [firmware/BDT.h:104]   --->   Operation 110 'and' 'and_ln104_214' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1165)   --->   "%xor_ln104_564 = xor i1 %icmp_ln86_1185, i1 1" [firmware/BDT.h:104]   --->   Operation 111 'xor' 'xor_ln104_564' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1169)   --->   "%xor_ln104_565 = xor i1 %icmp_ln86_1186, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.97ns)   --->   "%and_ln102_1472 = and i1 %icmp_ln86_1187, i1 %and_ln104_213" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_1472' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1165)   --->   "%and_ln102_1485 = and i1 %icmp_ln86_1197, i1 %xor_ln104_564" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_1485' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1165)   --->   "%and_ln102_1486 = and i1 %and_ln102_1485, i1 %and_ln104_212" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1486' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1167)   --->   "%and_ln102_1487 = and i1 %icmp_ln86_1198, i1 %and_ln102_1471" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_1487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1169)   --->   "%and_ln102_1488 = and i1 %icmp_ln86_1199, i1 %xor_ln104_565" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_1488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1169)   --->   "%and_ln102_1489 = and i1 %and_ln102_1488, i1 %and_ln102_1465" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_1489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1165)   --->   "%or_ln117_1037 = or i1 %or_ln117_1036, i1 %and_ln102_1486" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_1037' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1165)   --->   "%select_ln117_1164 = select i1 %or_ln117_1037, i4 %select_ln117_1163, i4 15" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_1164' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1165)   --->   "%zext_ln117_123 = zext i4 %select_ln117_1164" [firmware/BDT.h:117]   --->   Operation 121 'zext' 'zext_ln117_123' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1167)   --->   "%or_ln117_1038 = or i1 %icmp_ln86, i1 %and_ln102_1487" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1165 = select i1 %icmp_ln86, i5 %zext_ln117_123, i5 16" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_1165' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns)   --->   "%or_ln117_1039 = or i1 %icmp_ln86, i1 %and_ln102_1471" [firmware/BDT.h:117]   --->   Operation 124 'or' 'or_ln117_1039' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1167)   --->   "%select_ln117_1166 = select i1 %or_ln117_1038, i5 %select_ln117_1165, i5 17" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_1166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1169)   --->   "%or_ln117_1040 = or i1 %or_ln117_1039, i1 %and_ln102_1489" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1167 = select i1 %or_ln117_1039, i5 %select_ln117_1166, i5 18" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_1167' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.97ns)   --->   "%or_ln117_1041 = or i1 %icmp_ln86, i1 %and_ln102_1465" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_1041' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1169)   --->   "%select_ln117_1168 = select i1 %or_ln117_1040, i5 %select_ln117_1167, i5 19" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_1168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1169 = select i1 %or_ln117_1041, i5 %select_ln117_1168, i5 20" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_1169' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_1043 = or i1 %or_ln117_1041, i1 %and_ln102_1472" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_1043' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns)   --->   "%or_ln117_1045 = or i1 %icmp_ln86, i1 %and_ln102_1462" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_1045' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1173)   --->   "%xor_ln104_566 = xor i1 %icmp_ln86_1187, i1 1" [firmware/BDT.h:104]   --->   Operation 133 'xor' 'xor_ln104_566' <Predicate = (or_ln117_1045)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.97ns)   --->   "%and_ln102_1473 = and i1 %icmp_ln86_1188, i1 %and_ln102_1466" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1473' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1171)   --->   "%and_ln102_1490 = and i1 %icmp_ln86_1200, i1 %and_ln102_1472" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1490' <Predicate = (or_ln117_1043 & or_ln117_1045)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1173)   --->   "%and_ln102_1491 = and i1 %icmp_ln86_1201, i1 %xor_ln104_566" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1491' <Predicate = (or_ln117_1045)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1173)   --->   "%and_ln102_1492 = and i1 %and_ln102_1491, i1 %and_ln104_213" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1492' <Predicate = (or_ln117_1045)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1175)   --->   "%and_ln102_1493 = and i1 %icmp_ln86_1202, i1 %and_ln102_1473" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1171)   --->   "%or_ln117_1042 = or i1 %or_ln117_1041, i1 %and_ln102_1490" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_1042' <Predicate = (or_ln117_1043 & or_ln117_1045)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1171)   --->   "%select_ln117_1170 = select i1 %or_ln117_1042, i5 %select_ln117_1169, i5 21" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_1170' <Predicate = (or_ln117_1043 & or_ln117_1045)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1173)   --->   "%or_ln117_1044 = or i1 %or_ln117_1043, i1 %and_ln102_1492" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1044' <Predicate = (or_ln117_1045)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1171 = select i1 %or_ln117_1043, i5 %select_ln117_1170, i5 22" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1171' <Predicate = (or_ln117_1045)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1173)   --->   "%select_ln117_1172 = select i1 %or_ln117_1044, i5 %select_ln117_1171, i5 23" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_1172' <Predicate = (or_ln117_1045)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1175)   --->   "%or_ln117_1046 = or i1 %or_ln117_1045, i1 %and_ln102_1493" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1173 = select i1 %or_ln117_1045, i5 %select_ln117_1172, i5 24" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_1173' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln117_1047 = or i1 %or_ln117_1045, i1 %and_ln102_1473" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_1047' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1175)   --->   "%select_ln117_1174 = select i1 %or_ln117_1046, i5 %select_ln117_1173, i5 25" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_1174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1175 = select i1 %or_ln117_1047, i5 %select_ln117_1174, i5 26" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1175' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1177)   --->   "%xor_ln104_567 = xor i1 %icmp_ln86_1188, i1 1" [firmware/BDT.h:104]   --->   Operation 149 'xor' 'xor_ln104_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.97ns)   --->   "%and_ln102_1474 = and i1 %icmp_ln86_1189, i1 %and_ln104_214" [firmware/BDT.h:102]   --->   Operation 150 'and' 'and_ln102_1474' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1177)   --->   "%and_ln102_1494 = and i1 %icmp_ln86_1203, i1 %xor_ln104_567" [firmware/BDT.h:102]   --->   Operation 151 'and' 'and_ln102_1494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1177)   --->   "%and_ln102_1495 = and i1 %and_ln102_1494, i1 %and_ln102_1466" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_1495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1179)   --->   "%and_ln102_1496 = and i1 %icmp_ln86_1204, i1 %and_ln102_1474" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_1496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1177)   --->   "%or_ln117_1048 = or i1 %or_ln117_1047, i1 %and_ln102_1495" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.97ns)   --->   "%or_ln117_1049 = or i1 %or_ln117_1045, i1 %and_ln102_1466" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_1049' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1177)   --->   "%select_ln117_1176 = select i1 %or_ln117_1048, i5 %select_ln117_1175, i5 27" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_1176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1179)   --->   "%or_ln117_1050 = or i1 %or_ln117_1049, i1 %and_ln102_1496" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1177 = select i1 %or_ln117_1049, i5 %select_ln117_1176, i5 28" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1177' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.97ns)   --->   "%or_ln117_1051 = or i1 %or_ln117_1049, i1 %and_ln102_1474" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_1051' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1179)   --->   "%select_ln117_1178 = select i1 %or_ln117_1050, i5 %select_ln117_1177, i5 29" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1179 = select i1 %or_ln117_1051, i5 %select_ln117_1178, i5 30" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1179' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 162 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_568 = xor i1 %icmp_ln86_1189, i1 1" [firmware/BDT.h:104]   --->   Operation 163 'xor' 'xor_ln104_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1497 = and i1 %icmp_ln86_1205, i1 %xor_ln104_568" [firmware/BDT.h:102]   --->   Operation 164 'and' 'and_ln102_1497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1498 = and i1 %and_ln102_1497, i1 %and_ln104_214" [firmware/BDT.h:102]   --->   Operation 165 'and' 'and_ln102_1498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1052 = or i1 %or_ln117_1051, i1 %and_ln102_1498" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1180 = select i1 %or_ln117_1052, i5 %select_ln117_1179, i5 31" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 10, i5 1, i12 3871, i5 2, i12 1629, i5 3, i12 531, i5 4, i12 386, i5 5, i12 3840, i5 6, i12 413, i5 7, i12 3875, i5 8, i12 839, i5 9, i12 535, i5 10, i12 203, i5 11, i12 3767, i5 12, i12 3651, i5 13, i12 29, i5 14, i12 499, i5 15, i12 3831, i5 16, i12 1223, i5 17, i12 3626, i5 18, i12 3808, i5 19, i12 408, i5 20, i12 3956, i5 21, i12 3828, i5 22, i12 311, i5 23, i12 3830, i5 24, i12 134, i5 25, i12 330, i5 26, i12 3733, i5 27, i12 444, i5 28, i12 4032, i5 29, i12 350, i5 30, i12 203, i5 31, i12 4087, i12 0, i5 %select_ln117_1180" [firmware/BDT.h:118]   --->   Operation 168 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 169 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_14_val_read', firmware/BDT.h:86) on port 'x_14_val' (firmware/BDT.h:86) [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1176', firmware/BDT.h:86) [17]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [48]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1463', firmware/BDT.h:102) [54]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1467', firmware/BDT.h:102) [66]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [108]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1475', firmware/BDT.h:102) [82]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [106]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [109]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1152', firmware/BDT.h:117) [110]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1153', firmware/BDT.h:117) [113]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1154', firmware/BDT.h:117) [115]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1155', firmware/BDT.h:117) [117]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1156', firmware/BDT.h:117) [118]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1157', firmware/BDT.h:117) [121]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1481', firmware/BDT.h:102) [88]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1031', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1158', firmware/BDT.h:117) [123]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1159', firmware/BDT.h:117) [125]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1160', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1161', firmware/BDT.h:117) [129]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1162', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1163', firmware/BDT.h:117) [133]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_564', firmware/BDT.h:104) [73]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1485', firmware/BDT.h:102) [92]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1486', firmware/BDT.h:102) [93]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1037', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1164', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1165', firmware/BDT.h:117) [137]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1166', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1167', firmware/BDT.h:117) [141]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1168', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1169', firmware/BDT.h:117) [145]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1490', firmware/BDT.h:102) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1042', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1170', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1171', firmware/BDT.h:117) [149]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1172', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1173', firmware/BDT.h:117) [153]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1174', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1175', firmware/BDT.h:117) [157]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1049', firmware/BDT.h:117) [158]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1177', firmware/BDT.h:117) [161]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1178', firmware/BDT.h:117) [163]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1179', firmware/BDT.h:117) [165]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_568', firmware/BDT.h:104) [81]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1497', firmware/BDT.h:102) [104]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1498', firmware/BDT.h:102) [105]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1052', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1180', firmware/BDT.h:117) [166]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [167]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
