# system info ghrd_10as066n2 on 2017.12.04.16:12:25
system_info:
name,value
DEVICE,10AS066N3F40E2SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,1512421932
#
#
# Files generated for ghrd_10as066n2 on 2017.12.04.16:12:25
files:
filepath,kind,attributes,module,is_top
sim/ghrd_10as066n2.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ghrd_10as066n2,true
interrupt_latency_counter_161/sim/interrupt_latency_counter.v,VERILOG,,interrupt_latency_counter,false
interrupt_latency_counter_161/sim/irq_detector.v,VERILOG,,interrupt_latency_counter,false
interrupt_latency_counter_161/sim/state_machine_counter.v,VERILOG,,interrupt_latency_counter,false
altera_arria10_hps_161/sim/ghrd_10as066n2_altera_arria10_hps_161_wdommvq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ghrd_10as066n2_altera_arria10_hps_161_wdommvq,false
altera_avalon_pio_161/sim/ghrd_10as066n2_altera_avalon_pio_161_imbvr3i.v,VERILOG,,ghrd_10as066n2_altera_avalon_pio_161_imbvr3i,false
altera_avalon_pio_161/sim/ghrd_10as066n2_altera_avalon_pio_161_wd25eay.v,VERILOG,,ghrd_10as066n2_altera_avalon_pio_161_wd25eay,false
altera_emif_a10_hps_161/sim/ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq,false
altera_jtag_avalon_master_161/sim/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi,false
altera_in_system_sources_probes_161/sim/altsource_probe.v,VERILOG,,altsource_probe,false
altera_avalon_pio_161/sim/ghrd_10as066n2_altera_avalon_pio_161_p5oy5va.v,VERILOG,,ghrd_10as066n2_altera_avalon_pio_161_p5oy5va,false
altera_avalon_onchip_memory2_161/sim/ghrd_10as066n2_onchip_memory2_0.hex,HEX,,ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq,false
altera_avalon_onchip_memory2_161/sim/ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq.v,VERILOG,,ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq,false
altera_avalon_mm_bridge_161/sim/altera_avalon_mm_bridge.v,VERILOG,,altera_avalon_mm_bridge,false
protobuf_serializer_30/sim/protobuf_serializer.v,VERILOG,,protobuf_serializer,false
protobuf_serializer_30/sim/varint_in_fifo.qsys,OTHER,,protobuf_serializer,false
protobuf_serializer_30/sim/varint_in_index.qsys,OTHER,,protobuf_serializer,false
protobuf_serializer_30/sim/varint_in_size.qsys,OTHER,,protobuf_serializer,false
protobuf_serializer_30/sim/raw_data_in_fifo.qsys,OTHER,,protobuf_serializer,false
protobuf_serializer_30/sim/raw_data_in_index.qsys,OTHER,,protobuf_serializer,false
protobuf_serializer_30/sim/raw_data_in_wstrb.qsys,OTHER,,protobuf_serializer,false
protobuf_serializer_30/sim/varint_out_fifo.qsys,OTHER,,protobuf_serializer,false
protobuf_serializer_30/sim/varint_out_index.qsys,OTHER,,protobuf_serializer,false
protobuf_serializer_30/sim/raw_data_out_fifo.qsys,OTHER,,protobuf_serializer,false
protobuf_serializer_30/sim/raw_data_out_index.qsys,OTHER,,protobuf_serializer,false
protobuf_serializer_30/sim/out_fifo.qsys,OTHER,,protobuf_serializer,false
protobuf_serializer_30/sim/fsm_0.v,VERILOG,,protobuf_serializer,false
protobuf_serializer_30/sim/fsm_1.v,VERILOG,,protobuf_serializer,false
protobuf_serializer_30/sim/fsm_2.v,VERILOG,,protobuf_serializer,false
protobuf_serializer_30/sim/fsm_3a.v,VERILOG,,protobuf_serializer,false
protobuf_serializer_30/sim/fsm_3b.v,VERILOG,,protobuf_serializer,false
protobuf_serializer_30/sim/fsm_3.v,VERILOG,,protobuf_serializer,false
protobuf_serializer_30/sim/fsm_4.v,VERILOG,,protobuf_serializer,false
altera_avalon_sysid_qsys_161/sim/ghrd_10as066n2_altera_avalon_sysid_qsys_161_qri4vpa.v,VERILOG,,ghrd_10as066n2_altera_avalon_sysid_qsys_161_qri4vpa,false
altera_mm_interconnect_161/sim/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ghrd_10as066n2_altera_mm_interconnect_161_yundlma,false
altera_mm_interconnect_161/sim/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y,false
altera_mm_interconnect_161/sim/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi,false
altera_mm_interconnect_161/sim/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi,false
altera_mm_interconnect_161/sim/ghrd_10as066n2_altera_mm_interconnect_161_srnh6va.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ghrd_10as066n2_altera_mm_interconnect_161_srnh6va,false
altera_mm_interconnect_161/sim/ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y,false
altera_irq_mapper_161/sim/ghrd_10as066n2_altera_irq_mapper_161_nvquryy.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_irq_mapper_161_nvquryy,false
altera_irq_mapper_161/sim/ghrd_10as066n2_altera_irq_mapper_161_43ijldi.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_irq_mapper_161_43ijldi,false
altera_irq_mapper_161/sim/ghrd_10as066n2_altera_irq_mapper_161_kbptgda.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_irq_mapper_161_kbptgda,false
altera_reset_controller_161/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_161/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_161/sim/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
altera_arria10_interface_generator_140/sim/verbosity_pkg.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/avalon_utilities_pkg.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/avalon_mm_pkg.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/questa_mvc_svapi.svh,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/mgc_common_axi.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/mgc_axi_master.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/mgc_axi_slave.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey_f2h_cold_reset_req.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey_f2h_debug_reset_req.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey_f2h_warm_reset_req.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey_f2h_stm_hw_events.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey_emif.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey_f2h_axi_reset.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey_h2f_lw_axi_reset.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey_h2f_axi_reset.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey_f2sdram0_reset.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey_f2sdram2_reset.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_interface_generator_140/sim/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey,false
altera_arria10_hps_io_161/sim/ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq,false
altera_emif_arch_nf_161/sim/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_io_aux.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_bufs.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_udir_se_i.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_udir_se_o.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_udir_df_i.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_udir_df_o.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_udir_cp_i.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_bdir_df.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_bdir_se.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_unused.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_pll.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_pll_fast_sim.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_pll_extra_clks.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_oct.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_core_clks_rsts.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_hps_clks_rsts.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_io_tiles_wrap.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_io_tiles.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_io_tiles_abphy.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_abphy_mux.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_hmc_avl_if.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_hmc_sideband_if.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_hmc_mmr_if.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_hmc_amm_data_if.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_hmc_ast_data_if.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_afi_if.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_seq_if.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_regs.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_oct.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/altera_oct_um_fsm.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/mem_array_abphy.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/twentynm_io_12_lane_abphy.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/twentynm_io_12_lane_encrypted_abphy.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/twentynm_io_12_lane_nf5es_encrypted_abphy.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/io_12_lane_bcm__nf5es_abphy.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/io_12_lane__nf5es_abphy.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_seq_params_sim.hex,HEX,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_seq_params_sim.txt,OTHER,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_seq_params_synth.hex,HEX,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_seq_params_synth.txt,OTHER,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_seq_cal.hex,HEX,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/emif.pre.xml,HPS_ISW,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_emif_arch_nf_161/sim/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_readme.txt,OTHER,,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi,false
altera_jtag_dc_streaming_161/sim/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
timing_adapter_161/sim/ghrd_10as066n2_timing_adapter_161_u532i6q.sv,SYSTEM_VERILOG,,ghrd_10as066n2_timing_adapter_161_u532i6q,false
altera_avalon_sc_fifo_161/sim/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
altera_avalon_st_bytes_to_packets_161/sim/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
altera_avalon_st_packets_to_bytes_161/sim/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
altera_avalon_packets_to_master_161/sim/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
channel_adapter_161/sim/ghrd_10as066n2_channel_adapter_161_fcviibi.sv,SYSTEM_VERILOG,,ghrd_10as066n2_channel_adapter_161_fcviibi,false
channel_adapter_161/sim/ghrd_10as066n2_channel_adapter_161_xd7xncy.sv,SYSTEM_VERILOG,,ghrd_10as066n2_channel_adapter_161_xd7xncy,false
altera_merlin_axi_translator_161/sim/altera_merlin_axi_translator.sv,SYSTEM_VERILOG,,altera_merlin_axi_translator,false
altera_merlin_slave_translator_161/sim/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
altera_merlin_axi_master_ni_161/sim/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
altera_merlin_axi_master_ni_161/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
altera_merlin_axi_slave_ni_161/sim/altera_merlin_axi_slave_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
altera_merlin_axi_slave_ni_161/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
altera_merlin_axi_slave_ni_161/sim/altera_avalon_sc_fifo.v,VERILOG,,altera_merlin_axi_slave_ni,false
altera_merlin_axi_slave_ni_161/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
altera_merlin_slave_agent_161/sim/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
altera_merlin_slave_agent_161/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
altera_merlin_router_161/sim/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_router_161_glc2kaq,false
altera_merlin_router_161/sim/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_router_161_3z24bki,false
altera_merlin_router_161/sim/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_router_161_6tlrwfy,false
altera_merlin_router_161/sim/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_router_161_eznt4gi,false
altera_merlin_router_161/sim/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_router_161_r2wmb7q,false
altera_merlin_traffic_limiter_161/sim/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
altera_merlin_traffic_limiter_161/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
altera_merlin_traffic_limiter_161/sim/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
altera_merlin_traffic_limiter_161/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
altera_merlin_burst_adapter_161/sim/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
altera_merlin_burst_adapter_161/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
altera_merlin_burst_adapter_161/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
altera_merlin_burst_adapter_161/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
altera_merlin_burst_adapter_161/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
altera_merlin_burst_adapter_161/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
altera_merlin_burst_adapter_161/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
altera_merlin_burst_adapter_161/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
altera_merlin_burst_adapter_161/sim/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
altera_merlin_burst_adapter_161/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
altera_merlin_demultiplexer_161/sim/ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea,false
altera_merlin_multiplexer_161/sim/ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a,false
altera_merlin_multiplexer_161/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a,false
altera_merlin_multiplexer_161/sim/ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra,false
altera_merlin_multiplexer_161/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra,false
altera_merlin_demultiplexer_161/sim/ghrd_10as066n2_altera_merlin_demultiplexer_161_vweyymi.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_demultiplexer_161_vweyymi,false
altera_merlin_multiplexer_161/sim/ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq,false
altera_merlin_multiplexer_161/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq,false
altera_merlin_width_adapter_161/sim/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
altera_merlin_width_adapter_161/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
altera_merlin_width_adapter_161/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
altera_avalon_st_pipeline_stage_161/sim/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_pipeline_stage,false
altera_avalon_st_pipeline_stage_161/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_pipeline_stage,false
altera_avalon_st_adapter_161/sim/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy,false
altera_merlin_master_translator_161/sim/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
altera_merlin_master_agent_161/sim/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
altera_merlin_router_161/sim/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_router_161_cwpupmi,false
altera_merlin_router_161/sim/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_router_161_54j6pka,false
altera_merlin_demultiplexer_161/sim/ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa,false
altera_merlin_multiplexer_161/sim/ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y,false
altera_merlin_multiplexer_161/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y,false
altera_merlin_demultiplexer_161/sim/ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i,false
altera_merlin_multiplexer_161/sim/ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey,false
altera_merlin_multiplexer_161/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey,false
altera_avalon_st_adapter_161/sim/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya,false
altera_merlin_router_161/sim/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_router_161_vr26f3y,false
altera_merlin_router_161/sim/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_router_161_pvtvnwi,false
altera_merlin_demultiplexer_161/sim/ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy,false
altera_merlin_multiplexer_161/sim/ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq,false
altera_merlin_multiplexer_161/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq,false
altera_merlin_demultiplexer_161/sim/ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa,false
altera_merlin_multiplexer_161/sim/ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi,false
altera_merlin_multiplexer_161/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi,false
altera_merlin_router_161/sim/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_router_161_23evfkq,false
altera_merlin_router_161/sim/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_router_161_p6phnay,false
altera_merlin_demultiplexer_161/sim/ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa,false
altera_merlin_multiplexer_161/sim/ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq,false
altera_merlin_multiplexer_161/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq,false
altera_merlin_demultiplexer_161/sim/ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q,false
altera_merlin_multiplexer_161/sim/ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy,false
altera_merlin_multiplexer_161/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy,false
altera_arria10_interface_generator_140/sim/verbosity_pkg.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey,false
altera_arria10_interface_generator_140/sim/avalon_utilities_pkg.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey,false
altera_arria10_interface_generator_140/sim/avalon_mm_pkg.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey,false
altera_arria10_interface_generator_140/sim/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey,false
altera_arria10_interface_generator_140/sim/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey,false
altera_arria10_interface_generator_140/sim/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey,false
altera_arria10_interface_generator_140/sim/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey,false
altera_arria10_interface_generator_140/sim/ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey_hps_io.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey,false
altera_arria10_interface_generator_140/sim/ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey.sv,SYSTEM_VERILOG,,ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey,false
error_adapter_161/sim/ghrd_10as066n2_error_adapter_161_mg6siqa.sv,SYSTEM_VERILOG,,ghrd_10as066n2_error_adapter_161_mg6siqa,false
error_adapter_161/sim/ghrd_10as066n2_error_adapter_161_bzz5nli.sv,SYSTEM_VERILOG,,ghrd_10as066n2_error_adapter_161_bzz5nli,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ghrd_10as066n2.f2sdram_only_master,ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi
ghrd_10as066n2.f2sdram_only_master.b2p,altera_avalon_st_bytes_to_packets
ghrd_10as066n2.f2sdram_only_master.b2p_adapter,ghrd_10as066n2_channel_adapter_161_fcviibi
ghrd_10as066n2.f2sdram_only_master.fifo,altera_avalon_sc_fifo
ghrd_10as066n2.f2sdram_only_master.p2b,altera_avalon_st_packets_to_bytes
ghrd_10as066n2.f2sdram_only_master.p2b_adapter,ghrd_10as066n2_channel_adapter_161_xd7xncy
ghrd_10as066n2.f2sdram_only_master.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
ghrd_10as066n2.f2sdram_only_master.transacto,altera_avalon_packets_to_master
ghrd_10as066n2.f2sdram_only_master.rst_controller,altera_reset_controller
ghrd_10as066n2.f2sdram_only_master.timing_adt,ghrd_10as066n2_timing_adapter_161_u532i6q
ghrd_10as066n2.f2sdram_only_master1,ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi
ghrd_10as066n2.f2sdram_only_master1.b2p,altera_avalon_st_bytes_to_packets
ghrd_10as066n2.f2sdram_only_master1.b2p_adapter,ghrd_10as066n2_channel_adapter_161_fcviibi
ghrd_10as066n2.f2sdram_only_master1.fifo,altera_avalon_sc_fifo
ghrd_10as066n2.f2sdram_only_master1.p2b,altera_avalon_st_packets_to_bytes
ghrd_10as066n2.f2sdram_only_master1.p2b_adapter,ghrd_10as066n2_channel_adapter_161_xd7xncy
ghrd_10as066n2.f2sdram_only_master1.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
ghrd_10as066n2.f2sdram_only_master1.transacto,altera_avalon_packets_to_master
ghrd_10as066n2.f2sdram_only_master1.rst_controller,altera_reset_controller
ghrd_10as066n2.f2sdram_only_master1.timing_adt,ghrd_10as066n2_timing_adapter_161_u532i6q
ghrd_10as066n2.fpga_only_master,ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi
ghrd_10as066n2.fpga_only_master.b2p,altera_avalon_st_bytes_to_packets
ghrd_10as066n2.fpga_only_master.b2p_adapter,ghrd_10as066n2_channel_adapter_161_fcviibi
ghrd_10as066n2.fpga_only_master.fifo,altera_avalon_sc_fifo
ghrd_10as066n2.fpga_only_master.p2b,altera_avalon_st_packets_to_bytes
ghrd_10as066n2.fpga_only_master.p2b_adapter,ghrd_10as066n2_channel_adapter_161_xd7xncy
ghrd_10as066n2.fpga_only_master.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
ghrd_10as066n2.fpga_only_master.transacto,altera_avalon_packets_to_master
ghrd_10as066n2.fpga_only_master.rst_controller,altera_reset_controller
ghrd_10as066n2.fpga_only_master.timing_adt,ghrd_10as066n2_timing_adapter_161_u532i6q
ghrd_10as066n2.hps_only_master,ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi
ghrd_10as066n2.hps_only_master.b2p,altera_avalon_st_bytes_to_packets
ghrd_10as066n2.hps_only_master.b2p_adapter,ghrd_10as066n2_channel_adapter_161_fcviibi
ghrd_10as066n2.hps_only_master.fifo,altera_avalon_sc_fifo
ghrd_10as066n2.hps_only_master.p2b,altera_avalon_st_packets_to_bytes
ghrd_10as066n2.hps_only_master.p2b_adapter,ghrd_10as066n2_channel_adapter_161_xd7xncy
ghrd_10as066n2.hps_only_master.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
ghrd_10as066n2.hps_only_master.transacto,altera_avalon_packets_to_master
ghrd_10as066n2.hps_only_master.rst_controller,altera_reset_controller
ghrd_10as066n2.hps_only_master.timing_adt,ghrd_10as066n2_timing_adapter_161_u532i6q
ghrd_10as066n2.protobuf_serializer_0,protobuf_serializer
ghrd_10as066n2.mm_interconnect_2,ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi
ghrd_10as066n2.mm_interconnect_2.pb_lwh2f_m0_limiter,altera_merlin_traffic_limiter
ghrd_10as066n2.mm_interconnect_2.ILC_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
ghrd_10as066n2.mm_interconnect_2.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
ghrd_10as066n2.mm_interconnect_2.led_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
ghrd_10as066n2.mm_interconnect_2.button_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
ghrd_10as066n2.mm_interconnect_2.dipsw_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
ghrd_10as066n2.mm_interconnect_2.pb_lwh2f_m0_translator,altera_merlin_master_translator
ghrd_10as066n2.mm_interconnect_2.rsp_demux,ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa
ghrd_10as066n2.mm_interconnect_2.rsp_demux_001,ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa
ghrd_10as066n2.mm_interconnect_2.rsp_demux_002,ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa
ghrd_10as066n2.mm_interconnect_2.rsp_demux_003,ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa
ghrd_10as066n2.mm_interconnect_2.rsp_demux_004,ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa
ghrd_10as066n2.mm_interconnect_2.router,ghrd_10as066n2_altera_merlin_router_161_vr26f3y
ghrd_10as066n2.mm_interconnect_2.ILC_avalon_slave_translator,altera_merlin_slave_translator
ghrd_10as066n2.mm_interconnect_2.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
ghrd_10as066n2.mm_interconnect_2.led_pio_s1_translator,altera_merlin_slave_translator
ghrd_10as066n2.mm_interconnect_2.button_pio_s1_translator,altera_merlin_slave_translator
ghrd_10as066n2.mm_interconnect_2.dipsw_pio_s1_translator,altera_merlin_slave_translator
ghrd_10as066n2.mm_interconnect_2.rsp_mux,ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi
ghrd_10as066n2.mm_interconnect_2.ILC_avalon_slave_agent,altera_merlin_slave_agent
ghrd_10as066n2.mm_interconnect_2.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
ghrd_10as066n2.mm_interconnect_2.led_pio_s1_agent,altera_merlin_slave_agent
ghrd_10as066n2.mm_interconnect_2.button_pio_s1_agent,altera_merlin_slave_agent
ghrd_10as066n2.mm_interconnect_2.dipsw_pio_s1_agent,altera_merlin_slave_agent
ghrd_10as066n2.mm_interconnect_2.cmd_mux,ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq
ghrd_10as066n2.mm_interconnect_2.cmd_mux_001,ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq
ghrd_10as066n2.mm_interconnect_2.cmd_mux_002,ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq
ghrd_10as066n2.mm_interconnect_2.cmd_mux_003,ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq
ghrd_10as066n2.mm_interconnect_2.cmd_mux_004,ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq
ghrd_10as066n2.mm_interconnect_2.cmd_demux,ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy
ghrd_10as066n2.mm_interconnect_2.router_001,ghrd_10as066n2_altera_merlin_router_161_pvtvnwi
ghrd_10as066n2.mm_interconnect_2.router_002,ghrd_10as066n2_altera_merlin_router_161_pvtvnwi
ghrd_10as066n2.mm_interconnect_2.router_003,ghrd_10as066n2_altera_merlin_router_161_pvtvnwi
ghrd_10as066n2.mm_interconnect_2.router_004,ghrd_10as066n2_altera_merlin_router_161_pvtvnwi
ghrd_10as066n2.mm_interconnect_2.router_005,ghrd_10as066n2_altera_merlin_router_161_pvtvnwi
ghrd_10as066n2.mm_interconnect_2.limiter_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.limiter_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.agent_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.agent_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.agent_pipeline_002,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.agent_pipeline_003,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.agent_pipeline_004,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.agent_pipeline_005,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.agent_pipeline_006,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.agent_pipeline_007,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.agent_pipeline_008,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.agent_pipeline_009,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.mux_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.mux_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.mux_pipeline_002,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.mux_pipeline_003,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.mux_pipeline_004,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.mux_pipeline_005,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.mux_pipeline_006,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.mux_pipeline_007,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.mux_pipeline_008,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.mux_pipeline_009,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.pipeline_stage,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_2.pb_lwh2f_m0_agent,altera_merlin_master_agent
ghrd_10as066n2.mm_interconnect_2.avalon_st_adapter,ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya
ghrd_10as066n2.mm_interconnect_2.avalon_st_adapter.error_adapter_0,ghrd_10as066n2_error_adapter_161_bzz5nli
ghrd_10as066n2.mm_interconnect_2.avalon_st_adapter_001,ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya
ghrd_10as066n2.mm_interconnect_2.avalon_st_adapter_001.error_adapter_0,ghrd_10as066n2_error_adapter_161_bzz5nli
ghrd_10as066n2.mm_interconnect_2.avalon_st_adapter_002,ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya
ghrd_10as066n2.mm_interconnect_2.avalon_st_adapter_002.error_adapter_0,ghrd_10as066n2_error_adapter_161_bzz5nli
ghrd_10as066n2.mm_interconnect_2.avalon_st_adapter_003,ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya
ghrd_10as066n2.mm_interconnect_2.avalon_st_adapter_003.error_adapter_0,ghrd_10as066n2_error_adapter_161_bzz5nli
ghrd_10as066n2.mm_interconnect_2.avalon_st_adapter_004,ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya
ghrd_10as066n2.mm_interconnect_2.avalon_st_adapter_004.error_adapter_0,ghrd_10as066n2_error_adapter_161_bzz5nli
ghrd_10as066n2.arria10_hps_0,ghrd_10as066n2_altera_arria10_hps_161_wdommvq
ghrd_10as066n2.arria10_hps_0.fpga_interfaces,ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey
ghrd_10as066n2.arria10_hps_0.hps_io,ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq
ghrd_10as066n2.arria10_hps_0.hps_io.border,ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey
ghrd_10as066n2.rst_controller,altera_reset_controller
ghrd_10as066n2.rst_controller_001,altera_reset_controller
ghrd_10as066n2.rst_controller_002,altera_reset_controller
ghrd_10as066n2.rst_controller_003,altera_reset_controller
ghrd_10as066n2.rst_controller_004,altera_reset_controller
ghrd_10as066n2.in_system_sources_probes_0,altsource_probe
ghrd_10as066n2.dipsw_pio,ghrd_10as066n2_altera_avalon_pio_161_wd25eay
ghrd_10as066n2.sysid_qsys_0,ghrd_10as066n2_altera_avalon_sysid_qsys_161_qri4vpa
ghrd_10as066n2.mm_interconnect_0,ghrd_10as066n2_altera_mm_interconnect_161_yundlma
ghrd_10as066n2.mm_interconnect_0.arria10_hps_0_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
ghrd_10as066n2.mm_interconnect_0.arria10_hps_0_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
ghrd_10as066n2.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
ghrd_10as066n2.mm_interconnect_0.onchip_memory2_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
ghrd_10as066n2.mm_interconnect_0.avalon_st_adapter,ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy
ghrd_10as066n2.mm_interconnect_0.avalon_st_adapter.error_adapter_0,ghrd_10as066n2_error_adapter_161_mg6siqa
ghrd_10as066n2.mm_interconnect_0.router_001,ghrd_10as066n2_altera_merlin_router_161_3z24bki
ghrd_10as066n2.mm_interconnect_0.onchip_memory2_0_s1_rsp_width_adapter,altera_merlin_width_adapter
ghrd_10as066n2.mm_interconnect_0.onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
ghrd_10as066n2.mm_interconnect_0.cmd_mux,ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a
ghrd_10as066n2.mm_interconnect_0.cmd_mux_001,ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a
ghrd_10as066n2.mm_interconnect_0.rsp_mux,ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq
ghrd_10as066n2.mm_interconnect_0.rsp_mux_001,ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq
ghrd_10as066n2.mm_interconnect_0.router_002,ghrd_10as066n2_altera_merlin_router_161_6tlrwfy
ghrd_10as066n2.mm_interconnect_0.cmd_demux,ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea
ghrd_10as066n2.mm_interconnect_0.cmd_demux_001,ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea
ghrd_10as066n2.mm_interconnect_0.rsp_demux_002,ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea
ghrd_10as066n2.mm_interconnect_0.router,ghrd_10as066n2_altera_merlin_router_161_glc2kaq
ghrd_10as066n2.mm_interconnect_0.protobuf_serializer_0_s0_agent,altera_merlin_axi_slave_ni
ghrd_10as066n2.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
ghrd_10as066n2.mm_interconnect_0.router_004,ghrd_10as066n2_altera_merlin_router_161_r2wmb7q
ghrd_10as066n2.mm_interconnect_0.router_003,ghrd_10as066n2_altera_merlin_router_161_eznt4gi
ghrd_10as066n2.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
ghrd_10as066n2.mm_interconnect_0.cmd_mux_002,ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra
ghrd_10as066n2.mm_interconnect_0.rsp_demux,ghrd_10as066n2_altera_merlin_demultiplexer_161_vweyymi
ghrd_10as066n2.mm_interconnect_0.rsp_demux_001,ghrd_10as066n2_altera_merlin_demultiplexer_161_vweyymi
ghrd_10as066n2.mm_interconnect_0.arria10_hps_0_h2f_axi_master_agent,altera_merlin_axi_master_ni
ghrd_10as066n2.mm_interconnect_0.limiter_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.limiter_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.limiter_pipeline_002,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.limiter_pipeline_003,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.agent_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.agent_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.agent_pipeline_002,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.agent_pipeline_003,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.agent_pipeline_004,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.agent_pipeline_005,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.mux_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.mux_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.mux_pipeline_002,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.mux_pipeline_003,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.mux_pipeline_004,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.mux_pipeline_005,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.mux_pipeline_006,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.mux_pipeline_007,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.pipeline_stage,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.pipeline_stage_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_0.protobuf_serializer_0_s0_translator,altera_merlin_axi_translator
ghrd_10as066n2.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter,altera_merlin_burst_adapter
ghrd_10as066n2.mm_interconnect_4,ghrd_10as066n2_altera_mm_interconnect_161_srnh6va
ghrd_10as066n2.mm_interconnect_4.f2sdram_only_master1_master_limiter,altera_merlin_traffic_limiter
ghrd_10as066n2.mm_interconnect_4.cmd_mux,ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq
ghrd_10as066n2.mm_interconnect_4.cmd_mux_001,ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq
ghrd_10as066n2.mm_interconnect_4.f2sdram_only_master1_master_translator,altera_merlin_master_translator
ghrd_10as066n2.mm_interconnect_4.rsp_demux,ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q
ghrd_10as066n2.mm_interconnect_4.rsp_demux_001,ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q
ghrd_10as066n2.mm_interconnect_4.cmd_demux,ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa
ghrd_10as066n2.mm_interconnect_4.arria10_hps_0_f2sdram0_data_wr_cmd_width_adapter,altera_merlin_width_adapter
ghrd_10as066n2.mm_interconnect_4.arria10_hps_0_f2sdram0_data_rd_cmd_width_adapter,altera_merlin_width_adapter
ghrd_10as066n2.mm_interconnect_4.arria10_hps_0_f2sdram0_data_wr_rsp_width_adapter,altera_merlin_width_adapter
ghrd_10as066n2.mm_interconnect_4.arria10_hps_0_f2sdram0_data_rd_rsp_width_adapter,altera_merlin_width_adapter
ghrd_10as066n2.mm_interconnect_4.rsp_mux,ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy
ghrd_10as066n2.mm_interconnect_4.router_001,ghrd_10as066n2_altera_merlin_router_161_p6phnay
ghrd_10as066n2.mm_interconnect_4.router_002,ghrd_10as066n2_altera_merlin_router_161_p6phnay
ghrd_10as066n2.mm_interconnect_4.arria10_hps_0_f2sdram0_data_agent,altera_merlin_axi_slave_ni
ghrd_10as066n2.mm_interconnect_4.router,ghrd_10as066n2_altera_merlin_router_161_23evfkq
ghrd_10as066n2.mm_interconnect_4.limiter_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_4.limiter_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_4.agent_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_4.agent_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_4.agent_pipeline_002,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_4.agent_pipeline_003,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_4.mux_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_4.mux_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_4.mux_pipeline_002,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_4.mux_pipeline_003,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_4.f2sdram_only_master1_master_agent,altera_merlin_master_agent
ghrd_10as066n2.emif_a10_hps_0,ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq
ghrd_10as066n2.emif_a10_hps_0.arch,ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi
ghrd_10as066n2.led_pio,ghrd_10as066n2_altera_avalon_pio_161_p5oy5va
ghrd_10as066n2.mm_interconnect_1,ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y
ghrd_10as066n2.mm_interconnect_1.pb_lwh2f_s0_agent_rsp_fifo,altera_avalon_sc_fifo
ghrd_10as066n2.mm_interconnect_1.pb_lwh2f_s0_agent_rdata_fifo,altera_avalon_sc_fifo
ghrd_10as066n2.mm_interconnect_1.fpga_only_master_master_translator,altera_merlin_master_translator
ghrd_10as066n2.mm_interconnect_1.cmd_mux,ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y
ghrd_10as066n2.mm_interconnect_1.router_003,ghrd_10as066n2_altera_merlin_router_161_54j6pka
ghrd_10as066n2.mm_interconnect_1.router,ghrd_10as066n2_altera_merlin_router_161_cwpupmi
ghrd_10as066n2.mm_interconnect_1.router_001,ghrd_10as066n2_altera_merlin_router_161_cwpupmi
ghrd_10as066n2.mm_interconnect_1.router_002,ghrd_10as066n2_altera_merlin_router_161_cwpupmi
ghrd_10as066n2.mm_interconnect_1.rsp_demux,ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i
ghrd_10as066n2.mm_interconnect_1.pb_lwh2f_s0_translator,altera_merlin_slave_translator
ghrd_10as066n2.mm_interconnect_1.pb_lwh2f_s0_agent,altera_merlin_slave_agent
ghrd_10as066n2.mm_interconnect_1.rsp_mux,ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey
ghrd_10as066n2.mm_interconnect_1.rsp_mux_001,ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey
ghrd_10as066n2.mm_interconnect_1.rsp_mux_002,ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey
ghrd_10as066n2.mm_interconnect_1.arria10_hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
ghrd_10as066n2.mm_interconnect_1.cmd_demux,ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa
ghrd_10as066n2.mm_interconnect_1.cmd_demux_001,ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa
ghrd_10as066n2.mm_interconnect_1.cmd_demux_002,ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa
ghrd_10as066n2.mm_interconnect_1.agent_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_1.agent_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_1.mux_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_1.mux_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_1.mux_pipeline_002,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_1.mux_pipeline_003,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_1.mux_pipeline_004,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_1.mux_pipeline_005,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_1.fpga_only_master_master_agent,altera_merlin_master_agent
ghrd_10as066n2.mm_interconnect_1.pb_lwh2f_s0_burst_adapter,altera_merlin_burst_adapter
ghrd_10as066n2.mm_interconnect_1.avalon_st_adapter,ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya
ghrd_10as066n2.mm_interconnect_1.avalon_st_adapter.error_adapter_0,ghrd_10as066n2_error_adapter_161_bzz5nli
ghrd_10as066n2.ILC,interrupt_latency_counter
ghrd_10as066n2.onchip_memory2_0,ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq
ghrd_10as066n2.button_pio,ghrd_10as066n2_altera_avalon_pio_161_imbvr3i
ghrd_10as066n2.pb_lwh2f,altera_avalon_mm_bridge
ghrd_10as066n2.irq_mapper_002,ghrd_10as066n2_altera_irq_mapper_161_kbptgda
ghrd_10as066n2.irq_mapper_001,ghrd_10as066n2_altera_irq_mapper_161_43ijldi
ghrd_10as066n2.mm_interconnect_5,ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y
ghrd_10as066n2.mm_interconnect_5.f2sdram_only_master_master_limiter,altera_merlin_traffic_limiter
ghrd_10as066n2.mm_interconnect_5.cmd_mux,ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq
ghrd_10as066n2.mm_interconnect_5.cmd_mux_001,ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq
ghrd_10as066n2.mm_interconnect_5.f2sdram_only_master_master_translator,altera_merlin_master_translator
ghrd_10as066n2.mm_interconnect_5.rsp_demux,ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q
ghrd_10as066n2.mm_interconnect_5.rsp_demux_001,ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q
ghrd_10as066n2.mm_interconnect_5.cmd_demux,ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa
ghrd_10as066n2.mm_interconnect_5.arria10_hps_0_f2sdram2_data_wr_cmd_width_adapter,altera_merlin_width_adapter
ghrd_10as066n2.mm_interconnect_5.arria10_hps_0_f2sdram2_data_rd_cmd_width_adapter,altera_merlin_width_adapter
ghrd_10as066n2.mm_interconnect_5.arria10_hps_0_f2sdram2_data_wr_rsp_width_adapter,altera_merlin_width_adapter
ghrd_10as066n2.mm_interconnect_5.arria10_hps_0_f2sdram2_data_rd_rsp_width_adapter,altera_merlin_width_adapter
ghrd_10as066n2.mm_interconnect_5.rsp_mux,ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy
ghrd_10as066n2.mm_interconnect_5.router_001,ghrd_10as066n2_altera_merlin_router_161_p6phnay
ghrd_10as066n2.mm_interconnect_5.router_002,ghrd_10as066n2_altera_merlin_router_161_p6phnay
ghrd_10as066n2.mm_interconnect_5.arria10_hps_0_f2sdram2_data_agent,altera_merlin_axi_slave_ni
ghrd_10as066n2.mm_interconnect_5.router,ghrd_10as066n2_altera_merlin_router_161_23evfkq
ghrd_10as066n2.mm_interconnect_5.limiter_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_5.limiter_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_5.agent_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_5.agent_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_5.agent_pipeline_002,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_5.agent_pipeline_003,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_5.mux_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_5.mux_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_5.mux_pipeline_002,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_5.mux_pipeline_003,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_5.f2sdram_only_master_master_agent,altera_merlin_master_agent
ghrd_10as066n2.irq_mapper,ghrd_10as066n2_altera_irq_mapper_161_nvquryy
ghrd_10as066n2.mm_interconnect_3,ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi
ghrd_10as066n2.mm_interconnect_3.hps_only_master_master_limiter,altera_merlin_traffic_limiter
ghrd_10as066n2.mm_interconnect_3.cmd_mux,ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq
ghrd_10as066n2.mm_interconnect_3.cmd_mux_001,ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq
ghrd_10as066n2.mm_interconnect_3.hps_only_master_master_translator,altera_merlin_master_translator
ghrd_10as066n2.mm_interconnect_3.rsp_demux,ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q
ghrd_10as066n2.mm_interconnect_3.rsp_demux_001,ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q
ghrd_10as066n2.mm_interconnect_3.cmd_demux,ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa
ghrd_10as066n2.mm_interconnect_3.arria10_hps_0_f2h_axi_slave_wr_cmd_width_adapter,altera_merlin_width_adapter
ghrd_10as066n2.mm_interconnect_3.arria10_hps_0_f2h_axi_slave_rd_cmd_width_adapter,altera_merlin_width_adapter
ghrd_10as066n2.mm_interconnect_3.arria10_hps_0_f2h_axi_slave_wr_rsp_width_adapter,altera_merlin_width_adapter
ghrd_10as066n2.mm_interconnect_3.arria10_hps_0_f2h_axi_slave_rd_rsp_width_adapter,altera_merlin_width_adapter
ghrd_10as066n2.mm_interconnect_3.rsp_mux,ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy
ghrd_10as066n2.mm_interconnect_3.router_001,ghrd_10as066n2_altera_merlin_router_161_p6phnay
ghrd_10as066n2.mm_interconnect_3.router_002,ghrd_10as066n2_altera_merlin_router_161_p6phnay
ghrd_10as066n2.mm_interconnect_3.arria10_hps_0_f2h_axi_slave_agent,altera_merlin_axi_slave_ni
ghrd_10as066n2.mm_interconnect_3.router,ghrd_10as066n2_altera_merlin_router_161_23evfkq
ghrd_10as066n2.mm_interconnect_3.limiter_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_3.limiter_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_3.agent_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_3.agent_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_3.agent_pipeline_002,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_3.agent_pipeline_003,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_3.mux_pipeline,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_3.mux_pipeline_001,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_3.mux_pipeline_002,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_3.mux_pipeline_003,altera_avalon_st_pipeline_stage
ghrd_10as066n2.mm_interconnect_3.hps_only_master_master_agent,altera_merlin_master_agent
