git clone --depth 1 --no-tags https://github.com/vmazashvili/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309187714
git clone --depth 1 --no-tags https://github.com/pv319/isalab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309342028
git clone --depth 1 --no-tags https://github.com/zyp-git01/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310800837
git clone --depth 1 --no-tags https://github.com/safaaboutalebi/DigitalLogicLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304932158
git clone --depth 1 --no-tags https://github.com/priyankajoshi31/RISC-V-MYTH-Workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305437495
git clone --depth 1 --no-tags https://github.com/Licheng-Liang/SPI-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302809655
git clone --depth 1 --no-tags https://github.com/omibo/Floating-Point-Arithmetic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302614361
git clone --depth 1 --no-tags https://github.com/eecmyang/Number_Guessing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302837696
git clone --depth 1 --no-tags https://github.com/curliph/ece5745-S02-back-end.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304249893
git clone --depth 1 --no-tags https://github.com/dimitris-christodoulou57/VGA-DRIVER-IMPLEMENTATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304974500
git clone --depth 1 --no-tags https://github.com/sandeepgunturi/C-class_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306353871
git clone --depth 1 --no-tags https://github.com/Hazuyuki/CommunicationExperiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306013779
git clone --depth 1 --no-tags https://github.com/Antarjita/Prefix-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305696865
git clone --depth 1 --no-tags https://github.com/catherinekuntoro/MIPS-and-Verilog-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307217799
git clone --depth 1 --no-tags https://github.com/bat19122/Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306989858
git clone --depth 1 --no-tags https://github.com/mun19176/Lab-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306813554
git clone --depth 1 --no-tags https://github.com/NodirBobiev/CA_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308393610
git clone --depth 1 --no-tags https://github.com/ThusharaSampath/Processor_Design_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308334884
git clone --depth 1 --no-tags https://github.com/huongvo1106/ECEN350_lab07.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308728778
git clone --depth 1 --no-tags https://github.com/salma77/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307480604
git clone --depth 1 --no-tags https://github.com/michaelmoy/Au_Io_Uart_vga_base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307494689
git clone --depth 1 --no-tags https://github.com/mina1460/risc-v-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307476486
git clone --depth 1 --no-tags https://github.com/rakshitvs/rakshith.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307678349
git clone --depth 1 --no-tags https://github.com/ippond/complex_multification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306840095
git clone --depth 1 --no-tags https://github.com/gazz/vga_gpu_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308770360
git clone --depth 1 --no-tags https://github.com/malefficient/05_uart_rgb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308971626
git clone --depth 1 --no-tags https://github.com/mmanjot/lab_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303224128
git clone --depth 1 --no-tags https://github.com/BarkMoon/cpuex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303128701
git clone --depth 1 --no-tags https://github.com/Jake-Rice/fpga_shift_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302387206
git clone --depth 1 --no-tags https://github.com/EN-FA/soc_m3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311670859
git clone --depth 1 --no-tags https://github.com/UfimtsevMatvey/ProjectSMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311661602
git clone --depth 1 --no-tags https://github.com/kartikeysachdeva/ComputerOrg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311083988
git clone --depth 1 --no-tags https://github.com/sermoragon/ALU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311336555
git clone --depth 1 --no-tags https://github.com/Gioynwa/MIPSimplementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302340651
git clone --depth 1 --no-tags https://github.com/mayank-kabra2001/Branch-prediction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302412575
git clone --depth 1 --no-tags https://github.com/dimitris-christodoulou57/UART-IMPLEMENTATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304153734
git clone --depth 1 --no-tags https://github.com/seraph2018/adi_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304205222
git clone --depth 1 --no-tags https://github.com/est19264/Proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305032378
git clone --depth 1 --no-tags https://github.com/klosvo/369-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304760375
git clone --depth 1 --no-tags https://github.com/sebaspalacino/Proyecto2Digitales2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307509243
git clone --depth 1 --no-tags https://github.com/sathvikswaminathan/5-stage-Pipelined-Processor-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306672766
git clone --depth 1 --no-tags https://github.com/EstephanZ246/Laboratorio8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306989765
git clone --depth 1 --no-tags https://github.com/prithivi-maruthachalam/MicroController_MkI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305401383
git clone --depth 1 --no-tags https://github.com/SSD9573/codeLockNew.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305685445
git clone --depth 1 --no-tags https://github.com/MikeAnj/LiveHD_clone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305827826
git clone --depth 1 --no-tags https://github.com/admiretan/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307559558
git clone --depth 1 --no-tags https://github.com/Ssadaf/Computer-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307617545
git clone --depth 1 --no-tags https://github.com/Danni4real/Mu0-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304241747
git clone --depth 1 --no-tags https://github.com/ANWESH009/Tiburon_Task2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304293473
git clone --depth 1 --no-tags https://github.com/michaelmoy/Au_Io_UART_sha256sum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305566619
git clone --depth 1 --no-tags https://github.com/cac19148/Electronica_Digital_1-Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307026377
git clone --depth 1 --no-tags https://github.com/CuteVoice/firstexp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305755590
git clone --depth 1 --no-tags https://github.com/Alvir-Islam/Pipelined-8-bit-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305756309
git clone --depth 1 --no-tags https://github.com/scsole/tang-nano-exploration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303586607
git clone --depth 1 --no-tags https://github.com/ValeryAndreevichPushkarev/PositionalEncoding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308539148
git clone --depth 1 --no-tags https://github.com/M-zzh/PJ_GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308632751
git clone --depth 1 --no-tags https://github.com/anhpct/7segment_zybo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308488384
git clone --depth 1 --no-tags https://github.com/berrkgulerr/Flip-flop-and-Multi-Agent-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308420340
git clone --depth 1 --no-tags https://github.com/Gendronja/EE354_Simple_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308180458
git clone --depth 1 --no-tags https://github.com/Jasoji/virtual-ds2431.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308186274
git clone --depth 1 --no-tags https://github.com/HaomeiLiu/Space-Monsters-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308336777
git clone --depth 1 --no-tags https://github.com/gar19421/Lab-09.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308932855
git clone --depth 1 --no-tags https://github.com/mun19176/LAb-9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308923721
git clone --depth 1 --no-tags https://github.com/ceyewan/Computer-organization-and-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309074793
git clone --depth 1 --no-tags https://github.com/aryangarg1999/Traffic-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311231255
git clone --depth 1 --no-tags https://github.com/JuanDiegoVillafuertePazos/LLLaBv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311217387
git clone --depth 1 --no-tags https://github.com/adityatulsyan/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310679052
git clone --depth 1 --no-tags https://github.com/Alvir-Islam/FSM-Counter-Hardware-Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311094882
git clone --depth 1 --no-tags https://github.com/sumukhbhat2701/barrel-shifter-16bits-DDCO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310027875
git clone --depth 1 --no-tags https://github.com/Nelson-da-Silva/ISAC-Labs-Team3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311375711
git clone --depth 1 --no-tags https://github.com/kendimce/ov7670.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311805466
git clone --depth 1 --no-tags https://github.com/Dibya-Dipanjan/TIBURON_TASK_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312040914
git clone --depth 1 --no-tags https://github.com/defermelowie/rv32i-course-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307069047
git clone --depth 1 --no-tags https://github.com/Yesha19/Dimensionality-Reduction-using-Linear-Discriminant-Analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304423682
git clone --depth 1 --no-tags https://github.com/18520597-DiemNgoc/RAM1K.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302807472
git clone --depth 1 --no-tags https://github.com/Cyril-Jean/trenz-smf2000-generic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303195048
git clone --depth 1 --no-tags https://github.com/kanishkjeet911/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303362448
git clone --depth 1 --no-tags https://github.com/austinjonathan1/4-DigitProgrammableSafe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304070383
git clone --depth 1 --no-tags https://github.com/BD00ley/FPGA-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304850408
git clone --depth 1 --no-tags https://github.com/vikas7268/Question.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305286390
git clone --depth 1 --no-tags https://github.com/FPGA-team4/HarvardMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302504135
git clone --depth 1 --no-tags https://github.com/ISA-IST/ISA-LAB1_group07.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302567998
git clone --depth 1 --no-tags https://github.com/APChehadi/ECEN-3002-FPGA-VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302413716
git clone --depth 1 --no-tags https://github.com/tenorio74/Basys3_Multiplier_DFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302469415
git clone --depth 1 --no-tags https://github.com/vinevg1996/tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305842304
git clone --depth 1 --no-tags https://github.com/DiogoBranda/sequential_divider_for_32-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306071405
git clone --depth 1 --no-tags https://github.com/kamranmusayev/verysimplecpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306152431
git clone --depth 1 --no-tags https://github.com/solvex123/RISC_16-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305799780
git clone --depth 1 --no-tags https://github.com/gonu0202/Encryption_decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305926828
git clone --depth 1 --no-tags https://github.com/lam19267/LAB10_LAM_19267.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310982670
git clone --depth 1 --no-tags https://github.com/codersahab/verilog.practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311041604
git clone --depth 1 --no-tags https://github.com/eecmyang/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305641038
git clone --depth 1 --no-tags https://github.com/jahaziel2903/Verilog-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305260040
git clone --depth 1 --no-tags https://github.com/MuhammadRiazAli/Digital--System--Design-Riaz-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309325604
git clone --depth 1 --no-tags https://github.com/tropssap/week10Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310322102
git clone --depth 1 --no-tags https://github.com/Asem-Abdelhady/Week10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310322974
git clone --depth 1 --no-tags https://github.com/shuyijia/istd50002CompStruct1D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310350503
