Reading OpenROAD database at '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/41-openroad-repairantennas/1-diodeinsertion/mult.odb'…
Reading library file at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult
Die area:                 ( 0 0 ) ( 111635 122355 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     751
Number of terminals:      36
Number of snets:          2
Number of nets:           557

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 134.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 17358.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 2584.
[INFO DRT-0033] via shape region query size = 185.
[INFO DRT-0033] met2 shape region query size = 123.
[INFO DRT-0033] via2 shape region query size = 148.
[INFO DRT-0033] met3 shape region query size = 133.
[INFO DRT-0033] via3 shape region query size = 148.
[INFO DRT-0033] met4 shape region query size = 41.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 436 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 128 unique inst patterns.
[INFO DRT-0084]   Complete 313 groups.
#scanned instances     = 751
#unique  instances     = 134
#stdCellGenAp          = 3488
#stdCellValidPlanarAp  = 8
#stdCellValidViaAp     = 2669
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1724
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:10, memory = 139.43 (MB), peak = 139.43 (MB)

[INFO DRT-0157] Number of guides:     3227

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 16 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 17 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1226.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 901.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 414.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 22.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1640 vertical wires in 1 frboxes and 923 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 110 vertical wires in 1 frboxes and 260 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 145.64 (MB), peak = 145.64 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 145.64 (MB), peak = 145.64 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 168.02 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 167.30 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 168.84 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:03, memory = 158.40 (MB).
    Completing 50% with 59 violations.
    elapsed time = 00:00:03, memory = 185.40 (MB).
    Completing 60% with 59 violations.
    elapsed time = 00:00:05, memory = 165.01 (MB).
    Completing 70% with 108 violations.
    elapsed time = 00:00:05, memory = 184.26 (MB).
    Completing 80% with 108 violations.
    elapsed time = 00:00:06, memory = 184.76 (MB).
    Completing 90% with 141 violations.
    elapsed time = 00:00:07, memory = 192.13 (MB).
    Completing 100% with 180 violations.
    elapsed time = 00:00:07, memory = 192.13 (MB).
[INFO DRT-0199]   Number of violations = 218.
Viol/Layer         li1   met1   met2   met3
Metal Spacing       18     42      4      8
Recheck              0     24     14      0
Short                0    107      1      0
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:08, memory = 520.51 (MB), peak = 520.51 (MB)
Total wire length = 8577 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4512 um.
Total wire length on LAYER met2 = 3953 um.
Total wire length on LAYER met3 = 112 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3250.
Up-via summary (total 3250):

-----------------------
 FR_MASTERSLICE       0
            li1    1652
           met1    1568
           met2      30
           met3       0
           met4       0
-----------------------
                   3250


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 218 violations.
    elapsed time = 00:00:00, memory = 528.52 (MB).
    Completing 20% with 218 violations.
    elapsed time = 00:00:00, memory = 528.77 (MB).
    Completing 30% with 218 violations.
    elapsed time = 00:00:00, memory = 528.77 (MB).
    Completing 40% with 218 violations.
    elapsed time = 00:00:00, memory = 528.77 (MB).
    Completing 50% with 202 violations.
    elapsed time = 00:00:00, memory = 546.77 (MB).
    Completing 60% with 202 violations.
    elapsed time = 00:00:02, memory = 548.89 (MB).
    Completing 70% with 185 violations.
    elapsed time = 00:00:03, memory = 548.89 (MB).
    Completing 80% with 185 violations.
    elapsed time = 00:00:03, memory = 548.89 (MB).
    Completing 90% with 125 violations.
    elapsed time = 00:00:05, memory = 548.89 (MB).
    Completing 100% with 52 violations.
    elapsed time = 00:00:05, memory = 548.89 (MB).
[INFO DRT-0199]   Number of violations = 52.
Viol/Layer        met1   met2   met3
Metal Spacing       13      0      3
Short               30      6      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:05, memory = 549.02 (MB), peak = 549.02 (MB)
Total wire length = 8470 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4491 um.
Total wire length on LAYER met2 = 3871 um.
Total wire length on LAYER met3 = 107 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3204.
Up-via summary (total 3204):

-----------------------
 FR_MASTERSLICE       0
            li1    1652
           met1    1522
           met2      30
           met3       0
           met4       0
-----------------------
                   3204


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 52 violations.
    elapsed time = 00:00:00, memory = 549.02 (MB).
    Completing 20% with 52 violations.
    elapsed time = 00:00:00, memory = 549.02 (MB).
    Completing 30% with 52 violations.
    elapsed time = 00:00:00, memory = 549.02 (MB).
    Completing 40% with 50 violations.
    elapsed time = 00:00:00, memory = 549.02 (MB).
    Completing 50% with 50 violations.
    elapsed time = 00:00:00, memory = 549.02 (MB).
    Completing 60% with 50 violations.
    elapsed time = 00:00:01, memory = 567.02 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:01, memory = 567.02 (MB).
    Completing 80% with 48 violations.
    elapsed time = 00:00:04, memory = 567.02 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:04, memory = 567.02 (MB).
    Completing 100% with 66 violations.
    elapsed time = 00:00:11, memory = 567.02 (MB).
[INFO DRT-0199]   Number of violations = 66.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     17      4      3
Short                0     40      1      0
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:11, memory = 569.89 (MB), peak = 569.89 (MB)
Total wire length = 8427 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4417 um.
Total wire length on LAYER met2 = 3886 um.
Total wire length on LAYER met3 = 123 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3188.
Up-via summary (total 3188):

-----------------------
 FR_MASTERSLICE       0
            li1    1652
           met1    1505
           met2      31
           met3       0
           met4       0
-----------------------
                   3188


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 66 violations.
    elapsed time = 00:00:00, memory = 569.89 (MB).
    Completing 20% with 66 violations.
    elapsed time = 00:00:00, memory = 569.89 (MB).
    Completing 30% with 66 violations.
    elapsed time = 00:00:00, memory = 585.52 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:04, memory = 597.89 (MB).
    Completing 50% with 36 violations.
    elapsed time = 00:00:04, memory = 597.89 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:06, memory = 598.05 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:06, memory = 598.05 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:06, memory = 602.18 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:07, memory = 607.18 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:07, memory = 607.18 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:07, memory = 607.18 (MB), peak = 623.02 (MB)
Total wire length = 8431 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4378 um.
Total wire length on LAYER met2 = 3890 um.
Total wire length on LAYER met3 = 160 um.
Total wire length on LAYER met4 = 2 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3213.
Up-via summary (total 3213):

-----------------------
 FR_MASTERSLICE       0
            li1    1652
           met1    1512
           met2      47
           met3       2
           met4       0
-----------------------
                   3213


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 607.18 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 607.18 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 607.18 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 607.18 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 607.18 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 608.55 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 608.55 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 608.55 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:01, memory = 608.55 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 608.55 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 608.55 (MB), peak = 623.02 (MB)
Total wire length = 8433 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4379 um.
Total wire length on LAYER met2 = 3891 um.
Total wire length on LAYER met3 = 160 um.
Total wire length on LAYER met4 = 2 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3211.
Up-via summary (total 3211):

-----------------------
 FR_MASTERSLICE       0
            li1    1652
           met1    1510
           met2      47
           met3       2
           met4       0
-----------------------
                   3211


[INFO DRT-0198] Complete detail routing.
Total wire length = 8433 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4379 um.
Total wire length on LAYER met2 = 3891 um.
Total wire length on LAYER met3 = 160 um.
Total wire length on LAYER met4 = 2 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3211.
Up-via summary (total 3211):

-----------------------
 FR_MASTERSLICE       0
            li1    1652
           met1    1510
           met2      47
           met3       2
           met4       0
-----------------------
                   3211


[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:34, memory = 608.55 (MB), peak = 623.02 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                72     270.26
  Tap cell                                133     166.41
  Clock buffer                             10     238.98
  Timing Repair Buffer                     76     467.95
  Inverter                                 77     289.03
  Clock inverter                            6      67.56
  Sequential cell                          72    1801.73
  Multi-Input combinational cell          305    2048.21
  Total                                   751    5350.13
Writing OpenROAD database to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/43-openroad-detailedrouting/mult.odb'…
Writing netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/43-openroad-detailedrouting/mult.nl.v'…
Writing powered netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/43-openroad-detailedrouting/mult.pnl.v'…
Writing layout to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/43-openroad-detailedrouting/mult.def'…
Writing timing constraints to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/43-openroad-detailedrouting/mult.sdc'…
