                                    <!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

    <title>Zhe Jiang</title>

    <meta name="author" content="Zhe Jiang">
    <meta name="viewport" content="width=device-width, initial-scale=1">

    <link rel="stylesheet" type="text/css" href="stylesheet.css">
    <link rel="icon" type="image/png" href="images/icon.ico">
</head>
<body>
    <table
    
        style="width:100%;max-width:800px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
        <tbody>
            <tr style="padding:0px">
                <td style="padding:0px">
                    <table
                        style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
                        <tbody>
                            <tr style="padding:0px">
                                <td style="padding:2.5%;width:63%;vertical-align:middle">
                                    <p style="text-align:center">
                                        <name>Publications</name>
                                        </p>
<a href="./index.html"> <-- Home </a>
                                        </td>

            </td>
            </tr>
            </tbody>
            </table>
 
<p> I am fortunate to collaborate with talented researchers/engineers and published several papers for our work: </p>


<body> 
<heading>2025</heading>
<ul>

    <li>
        Shuai Zhao, Yiyang Gao, Zhiyang Lin, Boyang Li, Xinwei Fang, <strong>Zhe Jiang</strong>, and Nan Guan.
        <papertitle>Response Time Analysis for Probabilistic DAG Tasks in Multicore Real-Time Systems</papertitle>,
        <em>Real-Time Systems Symposium (<strong>RTSS</strong>)</em>, 2025. [Accepted, to appear]
    </li>
    
    <li>
        Xiangfeng Liu, <strong>Zhe Jiang</strong>, Anzhen Zhu, Xiaomeng Han, Mingsong Lyu, Qingxu Deng, and Nan Guan.
        <papertitle><a href= "https://dl.acm.org/doi/abs/10.1145/3760386">Re-thinking Memory-Bound Limitations in CGRAs</a></papertitle>, 
                <em>International Conference on Hardware/Software Codesign and System Synthesis (<strong>CODES+ISSS</strong>)</em>, 2025. <journaltitle> -- Best Paper Award. Well done, Xiangfeng!</journaltitle>
    </li>

    

    <li>
        Dean You, Jieyu Jiang, Xiaoxuan Wang, Yushu Du, Zhihang Tan, Wenbo Xu, Hui Wang, Jiapeng Guan, Wang Zhenyuan, Shuai Zhao, Ran Wei, and <strong>Zhe Jiang</strong>.
        <papertitle><a href= "https://arxiv.org/abs/2504.01582">MERE: Hardware-Software Co-Design for Masking Cache Miss Latency in Embedded Processors</a> </papertitle>,
        <em>International Conference on Hardware/Software Codesign and System Synthesis (<strong>CODES+ISSS</strong>)</em>, 2025.
    </li>



    <li> Junhao Ye, Yuchen Hu, Ke Xu, Dingrong Pan, Qichun Chen, Jie Zhou, Shuai Zhao, Xinwei Fang, Xi Wang, Nan Guan, and <strong>Zhe Jiang</strong>.
        <papertitle><a href="https://arxiv.org/pdf/2504.19959">From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification </a> </papertitle>,
        <em>International Conference On Computer Aided Design (<strong>ICCAD</strong>)</em>, 2025. 
    </li>

    

    <li>
    <strong>Zhe Jiang</strong>, Minli Liao, Sam Ainsworth, Dean You, and Timothy Jones.
    <papertitle><a href= "https://arxiv.org/abs/2504.01347">MEEK: Re-thinking Heterogeneous Parallel Error Detection Architecture for Real-World OoO Superscalar Processors</a></papertitle>,
    <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2025. 
    </li>
    
    <li>
    <strong>Zhe Jiang</strong>, Sam Ainsworth, and Timothy Jones.
    <papertitle><a href= "https://arxiv.org/abs/2504.01380">FireGuard: A Generalized Microarchitecture for Fine-Grained Security Analysis on OoO Superscalar Cores</a></papertitle>,
    <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2025. 
    </li>
    
    <li>
    Tinglue Wang, Yiming Li, Wei Tang, Jiapeng Guan, Zhenghui Guo, Renshuang Jiang, Ran Wei, Jing Li, and <strong>Zhe Jiang</strong>.
    <papertitle><a href= "https://arxiv.org/abs/2503.13848">FlexStep: Enabling Flexible Error Detection in Multi/Many-core Real-time Systems</a></papertitle>,
    <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2025. 
    </li>
    
    <li>
    Hui Wang, Zhengpeng Zhao, Jing Wang, Yushu Du, Yuan Cheng, Bing Guo, He Xiao, Chenhao Ma, Xiaomeng Han, Dean You, Jiapeng Guan, Ran Wei, Dawei Yang, and <strong>Zhe Jiang</strong>.
    <papertitle><a href= "https://arxiv.org/abs/2502.13873">NVR: Vector Runahead on NPUs for Sparse Memory Access</a></papertitle>,
    <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2025. 
    </li>
    
    <li>
    Xiaomeng Han, Yuan Cheng, Jing Wang, Junyang Lu, Hui Wang, Xuanxi Zhang, Ning Xu, Dawei Yang, and <strong>Zhe Jiang</strong>.
    <papertitle><a href= "https://arxiv.org/abs/2504.15721">BBAL: A Bidirectional Block Floating Point-Based Quantization Accelerator for Large Language Models</a></papertitle>,
    <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2025. 
    </li>

    
    <li>
    Yuchen Hu, Junhao Ye, Ke Xu, Jialin Sun, Shiyue Zhang, Xinyao Jiao, Dingrong Pan, Jie Zhou, Ning Wang, Weiwei Shan, Xinwei Fang, Xi Wang, Nan Guan, and <strong>Zhe Jiang</strong>.
    <papertitle><a href= "https://arxiv.org/html/2411.16238v1">UVLLM: An Automated Universal RTL Verification Framework using LLMs</a></papertitle>,
    <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2025. 
    </li>
    
    <li>
    Jie Zhou, Youshu Ji, Ning Wang, Yuchen Hu, Xinyao Jiao, Bingkun Yao, Xinwei Fang, Nan Guan, Shuai Zhao, and <strong>Zhe Jiang</strong>.
    <papertitle><a href= "https://arxiv.org/abs/2503.04057">Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design</a></papertitle>,
    <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2025. 
    </li>
    
    <li>
    Renshuang Jiang, Pan Dong, Zhenling Duan, Yu Shi, Xiaoxiang Fang, Yan Ding, Jun Ma, Shuai Zhao, and <strong>Zhe Jiang</strong>.
    <papertitle><a href= "https://arxiv.org/abs/2503.02335">Unlocking a New Rust Programming Experience: Fast and Slow Thinking with LLMs to Conquer Undefined Behaviors</a></papertitle>,
    <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2025. 
    </li>
    
    

    <li>
    Juxin Niu, Xiangfeng Liu, Dan Niu, Xi Wang, <strong>Zhe Jiang</strong>, and Nan Guan.
    <papertitle><a href= "https://arxiv.org/abs/2505.19734">ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection</a></papertitle>,
    <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2025.
    </li>
    
    <li>
    Bingkun Yao, Ning Wang, Jie Zhou, Xi Wang, Hong Gao, <strong>Zhe Jiang</strong>, and Nan Guan.
    <papertitle><a href= "https://arxiv.org/abs/2409.15186">Location is Key: Leveraging LLM for Functional Bug Localization in Verilog Design</a></papertitle>,
    <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2025. 
    </li>
    
    <li>
    Bingkun Yao, Mun Choon Chan, Hong Gao, <strong>Zhe Jiang</strong>, and Nan Guan.
    <papertitle>Age-of-Information Minimization for Data Aggregation in Energy-Harvesting IoTs</papertitle>,
    <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2025. [Accepted, to appear]
    </li>

    <li>
    Ning Wang, Bingkun Yao, Jie Zhou, Yuchen Hu, Xi Wang, <strong>Zhe Jiang</strong>, and Nan Guan 
    <papertitle><a href= "https://arxiv.org/abs/2407.18271">Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning</a></papertitle>,
    <em>International Conference on LLM-Aided Design (<strong>ICLAD</strong>)</em>, 2025. 
    </li>

    <li>
    Ning Wang, Bingkun Yao, Jie Zhou, Yuchen Hu, Xi Wang, <strong>Zhe Jiang</strong>, and Nan Guan 
    <papertitle><a href= "https://arxiv.org/abs/2504.19099">VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction</a></papertitle>,
    <em>International Conference on LLM-Aided Design (<strong>ICLAD</strong>)</em>, 2025. 
    </li>

    <li>
    Xing Hu, Yuan Cheng, Dawei Yang, Zukang Xu, Zhihang Yuan, Jiangyong Yu, Chen Xu, <strong>Zhe Jiang</strong>, and Sifan Zhou.
    <papertitle><a href= "https://arxiv.org/abs/2501.13987">OstQuant: Refining Large Language Model Quantization with Orthogonal and Scaling Transformations for Better Distribution Fitting</a></papertitle>,
    <em>International Conference on Learning Representations (<strong>ICLR</strong>)</em>, 2025. 
    </li>

    <li>
    Hui Wang, Yuan Cheng, Xiaomeng Han, Zhengpeng Zhao, Dawei Yang, and <strong>Zhe Jiang</strong>.
    <papertitle><a href= "https://ojs.aaai.org/index.php/AAAI/article/view/35407/37562">Pushing the Limits of BFP on Narrow Precision LLM Inference</a></papertitle>,
    <em>AAAI Conference on Artificial Intelligence (<strong>AAAI</strong>)</em>, 2025.
    </li>
    
    <li>
    Jing Wang, Xingke Zheng, Jiaqi Gao, Yue Luo and <strong>Zhe Jiang</strong>.
    <papertitle><a href= "https://chemistry-europe.onlinelibrary.wiley.com/doi/abs/10.1002/slct.202500785">Brightness Control of Mn4+-Doped Ca2LaTaO6 Double Perovskite Red Emitters in a Noncontact Circuit System Authors</a></papertitle>,
    <em>ChemistrySelect (<strong>CS</strong>)</em>, 2025. 
    </li>
        
    <li>
    Qingqiang He, Nan Guan, <strong>Zhe Jiang</strong>, and Mingsong Lv.
    <papertitle><a href= "https://ieeexplore.ieee.org/abstract/document/11146889">Multi-Path Bound for Parallel Tasks With Conditional Branches </a></papertitle>,
    <em>IEEE Transactions on Computers (<strong>TC</strong>)</em>, 2025.
    </li>

    <li>
    Renshuang Jiang, Pan Dong, Yan Ding, Ran Wei, and <strong>Zhe Jiang</strong>.
    <papertitle><a href= "https://dl.acm.org/doi/abs/10.1145/3736729"> Thetis-lathe:Guidance on Reducing Residual Safety Obstacle in System Software From Rust Source Codes</a> </papertitle>,
    <em>Transactions on Embedded Computing Systems (<strong>TECS</strong>)</em>, 2025.
    </li>


</ul>

<heading>2024</heading>
<ul>
    <li> <strong>Zhe Jiang</strong>, Shuai Zhao, Ran Wei, Yiyang Gao, and Jing Li.
        <papertitle><a href= "https://dl.acm.org/doi/abs/10.1145/3649329.3657372"> A Cache/Algorithm Co-design for Parallel Real-Time Systems with Data Dependency on Multi/Many-core System-on-Chips</a> </papertitle>,
        <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2024. 
    </li>

    <li> <strong>Zhe Jiang</strong>, Shuai Zhao, Ran Wei, Gang Chen, Xin Si, and Nan Guan.
        <papertitle><a href= "https://arxiv.org/abs/2409.14779"> ROTA-I/O: Hardware/Algorithm Co-design for Real-Time I/O Control with Improved Timing Accuracy and Robustness </a></papertitle>,
        <em>Real-Time Systems Symposium (<strong>RTSS</strong>)</em>, 2024.
    </li>

    <li> Jiapeng Guan, Ran Wei, Dean You, Yingquan Wang, Ruizhe Yang, Hui Wang, and <strong>Zhe Jiang</strong>.
        <papertitle><a href= "https://arxiv.org/abs/2409.14837"> MESC: Re-thinking Algorithmic Priority/Criticality Inversion for Heterogeneous MCSs </a></papertitle>,
        <em>Real-Time Systems Symposium (<strong>RTSS</strong>)</em>, 2024. <journaltitle> -- This is the first work done by my first student. Congrats, Jiapeng!</journaltitle>
    </li>

    <li> XiaoXiang Fang, Pan Dong, Jun Luo, LeiLei Li, Yan Ding, and <strong>Zhe Jiang</strong>.
        <papertitle><a href="https://link.springer.com/chapter/10.1007/978-981-97-5591-2_11"> Optimization of NUMA aware DNN Computing System </a></papertitle>,
        <em>International Conference on Intelligent Computing, (<strong>ICIC</strong>)</em>, 2024.
    </li>

    <li> Ke Xu, Jialin Sun, Yuchen Hu, Xinwei Fang, Weiwei Shan, Xi Wang, and <strong>Zhe Jiang</strong>.
        <papertitle><a href="https://arxiv.org/abs/2405.06840">MEIC: Re-thinking RTL Debug Automation using LLMs</a> </papertitle>,
        <em>International Conference On Computer Aided Design (<strong>ICCAD</strong>)</em>, 2024. <journaltitle>-- This is the first work supervised by me at the Southeast University. Great job, Ke, Jialin, and Yuchen!</journaltitle>
    </li>

    <li> Ran Wei, Ruizhe Yang, Shijun Liu, Chongsheng Fan, Rong Zhou,
         Zekun Wu, Haochi Wang, Yifan Cai, and <strong>Zhe Jiang</strong>.
        <papertitle><a href="https://doi.org/10.1016/j.jii.2024.100641">Towards an Extensible Model-Based Digital Twin Framework for Space Launch Vehicles</a></papertitle>,
        <em>Journal of Industrial Information Integration (<strong>JIII</strong>)</em>, 2024.
    </li>

    <li> <strong>Zhe Jiang</strong>, Kecheng Yang, Nathan Fisher, Nan Guan, Neil Audsley, and Zheng Dong.
        <papertitle><a href="https://ieeexplore.ieee.org/abstract/document/10316674">Hopscotch: A Hardware-Software Co-Design for Efficient Cache Resizing on Multi-Core SoCs</a> </papertitle>,
        <em>Transactions on Parallel and Distributed Systems (<strong>TPDS</strong>)</em>, 2024.
    </li>

    <li> Dawei Yang, Ning He, Xing Hu, Zhihang Yuan, Jiangyong Yu, Chen Xu, and <strong>Zhe Jiang</strong>.
        <papertitle><a href="https://doi.org/10.1016/j.sysarc.2024.103065">Post-training Quantization for Re-parameterization via Coarse & Fine Weight Splitting</a></papertitle>,
        <em>Journal of System Architecture (<strong>JSA</strong>)</em>, 2024.
    </li>

    <li> Dawei Yang, Yan Wang, Ran Wei, Jiapeng Guan, Xiaohua Huang, Wei Cai, and <strong>Zhe Jiang</strong>.
        <papertitle><a href="https://doi.org/10.1016/j.sysarc.2024.103085">An Efficient Multi-task Learning CNN for Driver Attention Monitoring</a></papertitle>,
        <em>Journal of System Architecture (<strong>JSA</strong>)</em>, 2024.
    </li>
    <li> Qingqiang He, Nan Guan, <strong>Zhe Jiang</strong>, and Mingsong Lv.
        <papertitle><a href="https://doi.org/10.1016/j.sysarc.2024.103286">On the Degree of Parallelism for Parallel Real-Time Tasks</a></papertitle>,
        <em>Journal of System Architecture (<strong>JSA</strong>)</em>, 2024.
    </li>

</ul>
<heading>2023</heading>
<ul>
    <li> <strong>Zhe Jiang</strong>, Nathan Fisher, Nan Guan, and Zheng Dong.
        <papertitle><a href="https://ieeexplore.ieee.org/abstract/document/10247830">BlueFace: Integrating an Accelerator into the Core's Pipeline through Algorithm-Interface Co-Design for Real-Time SoCs</a> </papertitle>,
        <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2023.
    </li>
    
    <li> <strong>Zhe Jiang</strong>, Xiaotian Dai, Alan Burns, Neil Audsley, Zonghua Gu, and Ian Gray.
        <papertitle><a href="https://doi.ieeecomputersociety.org/10.1109/TC.2022.3202721">A High-Resilience Imprecise Computing Architecture for Mixed-Criticality Systems</a></papertitle>,
        <em>Transactions on Computers (<strong>TC</strong>)</em>, 2023.
    </li>

    <li> <strong>Zhe Jiang</strong>, Kecheng Yang, Neil Audsley, Nathan Fisher, Ian Gray, and Zheng Dong.
        <papertitle><a href="https://doi.org/10.1109/TC.2022.3179227">AXI-IC<sup>RT</sup>: Towards a Real-Time AXI-Interconnect for Highly Integrated SoCs</a></papertitle>,
        <em>Transactions on Computers (<strong>TC</strong>)</em>, 2023.
    </li>

    <li> <strong>Zhe Jiang</strong>, Xiaotian Dai, Ran Wei, Ian Gray, Zonghua Gu, Qingling Zhao, and Shuai Zhao.
        <papertitle><a href="https://ieeexplore.ieee.org/abstract/document/10168011">NPRC-I/O: An NoC-Based Real-Time I/O System With Reduced Contention and Enhanced Predictability</a></papertitle>,
        <em>Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>)</em>, 2023.
    </li>
    
    <li> Ran Wei, <strong>Zhe Jiang</strong>, Haitao Mei, Konstantinos Barmpis, Simon Foster, Tim Kelly, and Yan Zhuang.
      <papertitle><a href="https://ieeexplore.ieee.org/abstract/document/10210649">Automated Model Based Assurance Case Management Using Constrained Natural Language</a></papertitle>,
      <em>Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>)</em>, 2023.
    </li>

    <li> Ran Wei, <strong>Zhe Jiang</strong>, Xiaoran Guo, Ruizhe Yang, Haitao Mei,  Athanasios Zolotas, and Tim Kelly.
        <papertitle><a href="https://ieeexplore.ieee.org/abstract/document/10210649">DECISIVE: Designing Critical Systems With Iterative Automated Safety Analysis</a></papertitle>,
        <em>Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>)</em>, 2023.
    </li>

    <li> Renshuang Jiang, Pan Dong, Yan Ding, Ran Wei, and <strong>Zhe Jiang</strong>.
        <papertitle><a href="https://www.mdpi.com/2076-3417/13/23/12738">Thetis: A Booster for Building Safer Systems Using the Rust Programming Language</a></papertitle>,
        <em>Applied Science (<strong>AP</strong>)</em>, 2023. <journaltitle>-- This is the first work supervised by me. Good job, Renshuang!</journaltitle>
    </li>
</ul>

<heading>2022</heading>
<ul>
    <li> Ran Wei, <strong>Zhe Jiang</strong>, Xiaoran Guo, Haitao Mei, Athanasios Zolotas, and Tim Kelly.
        <papertitle><a href="https://dl.acm.org/doi/abs/10.1145/3489517.3530434">Designing Critical Systems with Iterative Automated Safety Analysis</a></papertitle>,
        <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2022.
    </li>

    <li> <strong>Zhe Jiang</strong>, Kecheng Yang, Neil Audsley, Nathan Fisher, Weisong Shi, and Zheng Dong.
        <papertitle><a href="https://dl.acm.org/doi/abs/10.1145/3489517.3530612">BlueScale: Scalable Memory Architecture for Real-Time Computing on Highly Integrated SoCs</a></papertitle>,
        <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2022.
    </li>
  
    <li> <strong>Zhe Jiang</strong>, Ran Wei, Pan Dong, Yan Zhuang,  Neil Audsley, and Ian Gray.
        <papertitle><a href="https://ieeexplore.ieee.org/document/9601212">Towards Time-Predictable Hardware Hypervisor for Many-core Embedded Systems</a></papertitle>,
        <em>Transactions on Computers (<strong>TC</strong>)</em>, 2022.
    </li>

    <li> <strong>Zhe Jiang</strong>, Kecheng Yang, Yunfeng Ma, Nathan Fisher, and Zheng Dong.
        <papertitle><a href="https://doi.ieeecomputersociety.org/10.1109/TC.2022.3202721">Towards Hard Real-Time and Energy-Efficient Virtualization for Many-core Embedded Systems</a></papertitle>,
        <em>Transactions on Computers (<strong>TC</strong>)</em>, 2022.
    </li>

    <li> <strong>Zhe Jiang</strong>, Kecheng Yang, Neil Audsley, Nathan Fisher, and Zheng Dong.
        <papertitle><a href="https://doi.org/10.1016/j.sysarc.2022.102683">Towards an Energy-Efficient Quarter-Clairvoyant Mixed-Criticality System</a></papertitle>,
        <em>Journal of System Architecture (<strong>JSA</strong>)</em>, 2022.
    </li>

    <li> Qingling Zhao, Mengfei Qu, Bo Huang, <strong>Zhe Jiang</strong>, and Haibo Zeng.
        <papertitle><a href="https://doi.org/10.1016/j.sysarc.2021.102383">Schedulability Analysis and Stack Size Minimization for Adaptive Mixed-Criticality Scheduling with Clairvoyance</a></papertitle>,
        <em>Journal of System Architecture (<strong>JSA</strong>)</em>, 2022.
    </li>
</ul>

<heading>2021</heading>
<ul>
    <li> <strong>Zhe Jiang</strong>, Kecheng Yang, Yunfeng Ma, Nathan Fisher, Neil Audsley, and Zheng Dong.
        <papertitle><a href="https://doi.org/10.1109/DAC18074.2021.9586156">I/O-GUARD: Hardware/Software Co-Design for Virtualization with Guaranteed Real-time Performance</a></papertitle>,
        <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2021.
    </li>

    <li> <strong>Zhe Jiang</strong>, Xiaotian Dai, and Neil Audsley.
        <papertitle><a href="https://doi.org/10.1109/RTSS52674.2021.00035">HIART-MCS: High Resilience and Approximated Computing Architecture for Imprecise MCS</a></papertitle>,
        <em>Real-Time Systems Symposium (<strong>RTSS</strong>)</em>, 2021.
    </li>

    <li> Yankai Wang, Dawei Yang, Wei Zhang, <strong>Zhe Jiang</strong>, and Wenqiang Zhang.
        <papertitle><a href="https://doi.org/10.1109/ICASSP39728.2021.9415015">Adaptable Ensemble Distillation</a></papertitle>,
        <em>International Conference on Acoustics, Speech, Signal Processing (<strong>ICASSP</strong>)</em>, 2021.
    </li>

    <li> <strong>Zhe Jiang</strong>, Shuai Zhao, Ran Wei, Dawei Yang, Richard Paterson, Nan Guan, and Yan Zhuang.
        <papertitle><a href="https://doi.org/10.1109/TCAD.2021.3075422">Bridging the Pragmatic Gaps for Mixed-Criticality Systems in Automotive Industry</a></papertitle>,
        <em>Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>)</em>, 2021.
    </li>

    <li> <strong>Zhe Jiang</strong>, Xiaotian Dai, Pan Dong, Ran Wei, Dawei Yang, Neil Audsley, and Nan Guan.
        <papertitle><a href="https://doi.org/10.1109/TCAD.2021.3059566">Towards an Analysable, Scalable, Energy-Efficient Virtualization for Mixed-Criticality Systems</a></papertitle>,
        <em>Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>)</em>, 2021.
    </li>

    <li> <strong>Zhe Jiang</strong>, Ran Wei, Pan Dong, Qingling Zhao, Dizhong Zhu, Yankai Wang, Neil Audsley, and Yan Zhuang.
        <papertitle><a href="https://doi.org/10.1016/j.sysarc.2021.102368">PSpSys: Exploring Real-time Hybrid-Criticality System on ARM TrustZone Technology</a></papertitle>,
        <em>Journal of System Architecture (<strong>JSA</strong>)</em>, 2021.
    </li>
</ul>

<heading>2020</heading>
<ul>
    <li>
        Shuai Zhao, <strong>Zhe Jiang</strong>, Xiaotian Dai, Iain Bate, Ibrahim Habli, and Wanli Chang.
        <papertitle><a href="https://doi.org/10.1109/DAC18072.2020.9218686">Timing-accurate General-purpose I/O for Multi-and Many-core Systems: Scheduling and Hardware Support.</a></papertitle>,
        <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2020.
    </li>

    <li> <strong>Zhe Jiang</strong>, Kecheng Yang, Nathan Fisher, Neil Audsley, and Zheng Dong.
        <papertitle><a href="https://doi.org/10.1109/RTSS49844.2020.00015">Pythia-MCS: Enabling Quarter-Clairvoyance in Mixed-Criticality Systems</a></papertitle>,
        <em>Real-Time Systems Symposium (<strong>RTSS</strong>)</em>, 2020.
    </li>

    <li> <strong>Zhe Jiang</strong>, Shuai Zhao, Pan Dong, Dawei Yang, Ran Wei, Nan Guan, and Neil Audsley.
        <papertitle><a href="https://doi.org/10.1109/ICCD50377.2020.00092">Re-Thinking Mixed-Criticality Architecture for Automotive Industry</a></papertitle>,
        <em>International Conference on Computer Design (<strong>ICCD</strong>)</em>, 2020.
    </li>

    <li>
        Dawei Yang, Xinlei Li, Xiaotian Dai, Rui Zhang, Lizhe Qi, Wenqiang Zhang, and <strong>Zhe Jiang</strong>.
        <papertitle><a href="https://doi.org/10.1109/ICASSP40776.2020.9053659">All in One Network for Driver Attention Monitoring</a></papertitle>,
        <em>International Conference on Acoustics, Speech, and Signal Processing (<strong>ICASSP</strong>)</em>, 2020.
    </li>

    <li>
        Pan Dong, <strong>Zhe Jiang</strong>, Alan Burns, Yan Ding, and Jun Ma.
        <papertitle><a href="https://doi.org/10.1016/j.sysarc.2020.101774">Build real-time communication for hybrid dual-OS system</a></papertitle>,
        <em>Journal of System Architecture (<strong>JSA</strong>)</em>, 2020.
    </li>

</ul>


<heading>2019</heading>
<ul>
    <li>
        <strong>Zhe Jiang</strong>, Neil Audsley, Pan Dong, Nan Guan, Xiaotian Dai, and Lifeng Wei.
        <papertitle><a href="https://doi.org/10.1109/RTSS46320.2019.00037">MCS-IOV: Real-Time I/O Virtualization for Mixed-Criticality Systems</a></papertitle>,
        <em>Real-Time Systems Symposium (<strong>RTSS</strong>)</em>, 2019.
    </li>

    <li>
        <strong>Zhe Jiang</strong>, Neil Audsley, and Pan Dong.
        <papertitle><a href="https://doi.org/10.1145/3309765">BlueIO: A Scalable Real-time Hardware I/O Virtualization System for Many-core Embedded Systems</a></papertitle>,
        <em>Transactions on Embedded Computing Systems (<strong>TECS</strong>)</em>, 2019.
    </li>

    <li>
        <strong>Zhe Jiang</strong>.
        <papertitle><a href="https://eprints.whiterose.ac.uk/159300/">How to build a mixed-criticality system in industry-from the perspective of system architecture</a></papertitle>,
        <em>Workshop on Mixed Criticality Systems (<strong>WMC</strong>)</em>, 2019.
    </li>

</ul>

<heading>2018</heading>
<ul>
    <li>
        <strong>Zhe Jiang</strong>, Neil Audsley, and Pan Dong.
        <papertitle><a href="https://doi.org/10.1109/RTAS.2018.00013">BlueVisor: A Scalable Real-time Hardware Hypervisor for Many-core Embedded Systems</a></papertitle>,
        <em>Real-Time and Embedded Technology and Applications Symposium (<strong>RTAS</strong>)</em>, 2018.
    </li>

    <li>
        Pan Dong, Alan Burns, <strong>Zhe Jiang</strong>, and Xiangke Liao.
        <papertitle><a href="https://ieeexplore.ieee.org/abstract/document/8607234">Tzdks: A new trustzone-based dual-criticality system with balanced performance</a></papertitle>,
        <em>International Conference on Embedded and Real-Time Computing Systems and Applications (<strong>RTCSA</strong>)</em>, 2018.
    </li>
</ul>

<heading>2017</heading>
<ul>
    <li>
        <strong>Zhe Jiang</strong>, and Neil Audsley.
        <papertitle><a href="https://doi.org/10.4230/LIPIcs.ECRTS.2017.5">VCDC: The Virtualized Complicated Device Control</a></papertitle>,
        <em>Euromicro Conference on Real-Time Systems (<strong>ECRTS</strong>)</em>, 2017.
    </li>

    <li>
        <strong>Zhe Jiang</strong>, and Neil Audsley.
        <papertitle><a href="https://doi.org/10.23919/DATE.2017.7927099">GPIOCP: Timing-accurate General Purpose I/O Controller for Many-core Real-time Systems</a></papertitle>,
        <em>Design Automation and Test in Europe (<strong>DATE</strong>)</em>, 2017.
    </li>
</ul>


    


                                        </p>
                                        </td>
                                        </tr>
                                        </tbody>
                                        </table>
                                        </td>
                                        </tr>
                                        </tbody>

</body>

