

================================================================
== Vitis HLS Report for 'attention_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Tue May 27 19:57:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.518 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        8|        8|  26.664 ns|  26.664 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |        6|        6|         5|          2|          1|     2|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%v_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %v_load_5"   --->   Operation 10 'read' 'v_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%v_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %v_load_4"   --->   Operation 11 'read' 'v_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %v_load_3"   --->   Operation 12 'read' 'v_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %v_load_2"   --->   Operation 13 'read' 'v_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %v_load_1"   --->   Operation 14 'read' 'v_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %v_load"   --->   Operation 15 'read' 'v_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%qk_scaled_exp_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_scaled_exp_1_reload"   --->   Operation 16 'read' 'qk_scaled_exp_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%qk_scaled_exp_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_scaled_exp_3_reload"   --->   Operation 17 'read' 'qk_scaled_exp_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%qk_scaled_exp_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_scaled_exp_reload"   --->   Operation 18 'read' 'qk_scaled_exp_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%qk_scaled_exp_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_scaled_exp_2_reload"   --->   Operation 19 'read' 'qk_scaled_exp_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln8 = store i2 0, i2 %i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 20 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_9_2.i23"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 22 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.43ns)   --->   "%icmp_ln8 = icmp_eq  i2 %i_1, i2 2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 23 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.43ns)   --->   "%add_ln8 = add i2 %i_1, i2 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 24 'add' 'add_ln8' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %VITIS_LOOP_9_2.i23.split, void %_Z6matmulILi2ELi2ELi3EEvPAT1__iPAT0__iS1_.exit.exitStub" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 25 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.43ns)   --->   "%empty = icmp_eq  i2 %i_1, i2 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 26 'icmp' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln8 = store i2 %add_ln8, i2 %i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 27 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 28 [1/1] (0.22ns)   --->   "%tmp_3 = select i1 %empty, i32 %qk_scaled_exp_2_reload_read, i32 %qk_scaled_exp_reload_read" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 28 'select' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.22ns)   --->   "%tmp_4 = select i1 %empty, i32 %qk_scaled_exp_3_reload_read, i32 %qk_scaled_exp_1_reload_read" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 29 'select' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [2/2] (2.29ns)   --->   "%mul_ln13_1 = mul i32 %v_load_read, i32 %tmp_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 30 'mul' 'mul_ln13_1' <Predicate = (!icmp_ln8)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [2/2] (2.29ns)   --->   "%mul_ln13 = mul i32 %v_load_1_read, i32 %tmp_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 31 'mul' 'mul_ln13' <Predicate = (!icmp_ln8)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (2.29ns)   --->   "%mul_ln13_2 = mul i32 %v_load_2_read, i32 %tmp_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 32 'mul' 'mul_ln13_2' <Predicate = (!icmp_ln8)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 33 [1/2] (2.29ns)   --->   "%mul_ln13_1 = mul i32 %v_load_read, i32 %tmp_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 33 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/2] (2.29ns)   --->   "%mul_ln13 = mul i32 %v_load_1_read, i32 %tmp_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 34 'mul' 'mul_ln13' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/2] (2.29ns)   --->   "%mul_ln13_2 = mul i32 %v_load_2_read, i32 %tmp_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 35 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [2/2] (2.29ns)   --->   "%mul_ln13_3 = mul i32 %v_load_3_read, i32 %tmp_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 36 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [2/2] (2.29ns)   --->   "%mul_ln13_4 = mul i32 %v_load_4_read, i32 %tmp_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 37 'mul' 'mul_ln13_4' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [2/2] (2.29ns)   --->   "%mul_ln13_5 = mul i32 %v_load_5_read, i32 %tmp_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 38 'mul' 'mul_ln13_5' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i2 %i_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 39 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i2 %i_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 40 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln15, i2 0" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 41 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.57ns)   --->   "%sub_ln15 = sub i3 %p_shl, i3 %zext_ln15" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 42 'sub' 'sub_ln15' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i3 %sub_ln15" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 43 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln15_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 44 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.88ns)   --->   "%sum = add i32 %mul_ln13, i32 %mul_ln13_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 45 'add' 'sum' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] ( I:0.69ns O:0.69ns )   --->   "%store_ln15 = store i32 %sum, i3 %out_r_addr" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 46 'store' 'store_ln15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 47 [1/2] (2.29ns)   --->   "%mul_ln13_3 = mul i32 %v_load_3_read, i32 %tmp_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 47 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/2] (2.29ns)   --->   "%mul_ln13_4 = mul i32 %v_load_4_read, i32 %tmp_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 48 'mul' 'mul_ln13_4' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/2] (2.29ns)   --->   "%mul_ln13_5 = mul i32 %v_load_5_read, i32 %tmp_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 49 'mul' 'mul_ln13_5' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.57>
ST_5 : Operation 50 [1/1] (0.57ns)   --->   "%add_ln15 = add i3 %sub_ln15, i3 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 50 'add' 'add_ln15' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i3 %add_ln15" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 51 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%out_r_addr_1 = getelementptr i32 %out_r, i64 0, i64 %zext_ln15_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 52 'getelementptr' 'out_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.57ns)   --->   "%add_ln15_1 = add i3 %sub_ln15, i3 2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 53 'add' 'add_ln15_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i3 %add_ln15_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 54 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%out_r_addr_2 = getelementptr i32 %out_r, i64 0, i64 %zext_ln15_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 55 'getelementptr' 'out_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 56 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 58 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.88ns)   --->   "%sum_7 = add i32 %mul_ln13_3, i32 %mul_ln13_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 59 'add' 'sum_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] ( I:0.69ns O:0.69ns )   --->   "%store_ln15 = store i32 %sum_7, i3 %out_r_addr_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 60 'store' 'store_ln15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 61 [1/1] (0.88ns)   --->   "%sum_8 = add i32 %mul_ln13_5, i32 %mul_ln13_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 61 'add' 'sum_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] ( I:0.69ns O:0.69ns )   --->   "%store_ln15 = store i32 %sum_8, i3 %out_r_addr_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 62 'store' 'store_ln15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_9_2.i23" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36]   --->   Operation 63 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.400ns.

 <State 1>: 1.210ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln8', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36) of constant 0 on local variable 'i', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36 [24]  (0.387 ns)
	'load' operation 2 bit ('i', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36) on local variable 'i', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln8', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36) [28]  (0.436 ns)
	'store' operation 0 bit ('store_ln8', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36) of variable 'add_ln8', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36 on local variable 'i', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36 [62]  (0.387 ns)

 <State 2>: 2.518ns
The critical path consists of the following:
	'select' operation 32 bit ('tmp_3', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36) [48]  (0.227 ns)
	'mul' operation 32 bit ('mul_ln13_1', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36) [50]  (2.291 ns)

 <State 3>: 2.291ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln13_1', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36) [50]  (2.291 ns)

 <State 4>: 2.291ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln13_3', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36) [55]  (2.291 ns)

 <State 5>: 1.579ns
The critical path consists of the following:
	'add' operation 32 bit ('sum', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36) [56]  (0.880 ns)
	'store' operation 0 bit ('store_ln15', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36) of variable 'sum', C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:36 on array 'out_r' [57]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
