<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Dsu Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Dsu Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___d_s_u.html">Device Service Unit</a> &#124; <a class="el" href="group___s_a_m_l21___d_s_u.html">Device Service Unit</a> &#124; <a class="el" href="group___s_a_m_r21___d_s_u.html">Device Service Unit</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DSU hardware registers.  
 <a href="struct_dsu.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a24e11e45738520b3929f2a2e0a1baf28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_d_s_u___c_t_r_l___type.html">DSU_CTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a24e11e45738520b3929f2a2e0a1baf28">CTRL</a></td></tr>
<tr class="memdesc:a24e11e45738520b3929f2a2e0a1baf28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0000 ( /W 8) Control.  <a href="#a24e11e45738520b3929f2a2e0a1baf28">More...</a><br /></td></tr>
<tr class="separator:a24e11e45738520b3929f2a2e0a1baf28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6759acda48815d98f344c56148ba52ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___s_t_a_t_u_s_a___type.html">DSU_STATUSA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a6759acda48815d98f344c56148ba52ac">STATUSA</a></td></tr>
<tr class="memdesc:a6759acda48815d98f344c56148ba52ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0001 (R/W 8) Status A.  <a href="#a6759acda48815d98f344c56148ba52ac">More...</a><br /></td></tr>
<tr class="separator:a6759acda48815d98f344c56148ba52ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6184b4b81bad58bef585f6ecd1dbe027"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___s_t_a_t_u_s_b___type.html">DSU_STATUSB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a6184b4b81bad58bef585f6ecd1dbe027">STATUSB</a></td></tr>
<tr class="memdesc:a6184b4b81bad58bef585f6ecd1dbe027"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0002 (R/ 8) Status B.  <a href="#a6184b4b81bad58bef585f6ecd1dbe027">More...</a><br /></td></tr>
<tr class="separator:a6184b4b81bad58bef585f6ecd1dbe027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090acd0ea687f5a1b4f3e109c9133e77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a090acd0ea687f5a1b4f3e109c9133e77">Reserved1</a> [0x1]</td></tr>
<tr class="separator:a090acd0ea687f5a1b4f3e109c9133e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3663d6824eee85773d00a11395edd46d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___a_d_d_r___type.html">DSU_ADDR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a3663d6824eee85773d00a11395edd46d">ADDR</a></td></tr>
<tr class="memdesc:a3663d6824eee85773d00a11395edd46d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0004 (R/W 32) Address.  <a href="#a3663d6824eee85773d00a11395edd46d">More...</a><br /></td></tr>
<tr class="separator:a3663d6824eee85773d00a11395edd46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa78c033db4ceb4d96c4250f684ef718"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___l_e_n_g_t_h___type.html">DSU_LENGTH_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#aaa78c033db4ceb4d96c4250f684ef718">LENGTH</a></td></tr>
<tr class="memdesc:aaa78c033db4ceb4d96c4250f684ef718"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0008 (R/W 32) Length.  <a href="#aaa78c033db4ceb4d96c4250f684ef718">More...</a><br /></td></tr>
<tr class="separator:aaa78c033db4ceb4d96c4250f684ef718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5115b1876ae515f5d88ce5f9f871b66f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___d_a_t_a___type.html">DSU_DATA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a5115b1876ae515f5d88ce5f9f871b66f">DATA</a></td></tr>
<tr class="memdesc:a5115b1876ae515f5d88ce5f9f871b66f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000C (R/W 32) Data.  <a href="#a5115b1876ae515f5d88ce5f9f871b66f">More...</a><br /></td></tr>
<tr class="separator:a5115b1876ae515f5d88ce5f9f871b66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acafc590ae0e65df77caec37a84b452a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___d_c_c___type.html">DSU_DCC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#acafc590ae0e65df77caec37a84b452a0">DCC</a> [2]</td></tr>
<tr class="memdesc:acafc590ae0e65df77caec37a84b452a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0010 (R/W 32) Debug Communication Channel n.  <a href="#acafc590ae0e65df77caec37a84b452a0">More...</a><br /></td></tr>
<tr class="separator:acafc590ae0e65df77caec37a84b452a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c28a7eefa6630982dd18f09c7bbd32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___d_i_d___type.html">DSU_DID_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#ad7c28a7eefa6630982dd18f09c7bbd32">DID</a></td></tr>
<tr class="memdesc:ad7c28a7eefa6630982dd18f09c7bbd32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0018 (R/ 32) Device Identification.  <a href="#ad7c28a7eefa6630982dd18f09c7bbd32">More...</a><br /></td></tr>
<tr class="separator:ad7c28a7eefa6630982dd18f09c7bbd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a64048d3426fcffdfccdc8f76f7c3f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a0a64048d3426fcffdfccdc8f76f7c3f6">Reserved2</a> [0xFE4]</td></tr>
<tr class="separator:a0a64048d3426fcffdfccdc8f76f7c3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4768f3ea46a2e369b449f6dbbd0d56fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___e_n_t_r_y___type.html">DSU_ENTRY_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a4768f3ea46a2e369b449f6dbbd0d56fb">ENTRY</a> [2]</td></tr>
<tr class="memdesc:a4768f3ea46a2e369b449f6dbbd0d56fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1000 (R/ 32) Coresight ROM Table Entry n.  <a href="#a4768f3ea46a2e369b449f6dbbd0d56fb">More...</a><br /></td></tr>
<tr class="separator:a4768f3ea46a2e369b449f6dbbd0d56fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4091fe3b88164b1682ee02daeb49c62a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___e_n_d___type.html">DSU_END_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a4091fe3b88164b1682ee02daeb49c62a">END</a></td></tr>
<tr class="memdesc:a4091fe3b88164b1682ee02daeb49c62a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1008 (R/ 32) Coresight ROM Table End.  <a href="#a4091fe3b88164b1682ee02daeb49c62a">More...</a><br /></td></tr>
<tr class="separator:a4091fe3b88164b1682ee02daeb49c62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793c2d43e09fc0180a7256dedb8eb4c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a793c2d43e09fc0180a7256dedb8eb4c2">Reserved3</a> [0xFC0]</td></tr>
<tr class="separator:a793c2d43e09fc0180a7256dedb8eb4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795f2b9189e004c3d638ee9c0c36232b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___m_e_m_t_y_p_e___type.html">DSU_MEMTYPE_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a795f2b9189e004c3d638ee9c0c36232b">MEMTYPE</a></td></tr>
<tr class="memdesc:a795f2b9189e004c3d638ee9c0c36232b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FCC (R/ 32) Coresight ROM Table Memory Type.  <a href="#a795f2b9189e004c3d638ee9c0c36232b">More...</a><br /></td></tr>
<tr class="separator:a795f2b9189e004c3d638ee9c0c36232b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad07c9f8931eb7916a9d7db486e7a1f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d4___type.html">DSU_PID4_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#aad07c9f8931eb7916a9d7db486e7a1f9">PID4</a></td></tr>
<tr class="memdesc:aad07c9f8931eb7916a9d7db486e7a1f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FD0 (R/ 32) Peripheral Identification 4.  <a href="#aad07c9f8931eb7916a9d7db486e7a1f9">More...</a><br /></td></tr>
<tr class="separator:aad07c9f8931eb7916a9d7db486e7a1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4bb3fc876f32b1ac390e40a99fdcd26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#ac4bb3fc876f32b1ac390e40a99fdcd26">Reserved4</a> [0xC]</td></tr>
<tr class="separator:ac4bb3fc876f32b1ac390e40a99fdcd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a522c107da63b44519cdbbdd30f0b9b44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d0___type.html">DSU_PID0_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a522c107da63b44519cdbbdd30f0b9b44">PID0</a></td></tr>
<tr class="memdesc:a522c107da63b44519cdbbdd30f0b9b44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FE0 (R/ 32) Peripheral Identification 0.  <a href="#a522c107da63b44519cdbbdd30f0b9b44">More...</a><br /></td></tr>
<tr class="separator:a522c107da63b44519cdbbdd30f0b9b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb83c5463380bc4b86a3ea40ad4aaab6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d1___type.html">DSU_PID1_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#afb83c5463380bc4b86a3ea40ad4aaab6">PID1</a></td></tr>
<tr class="memdesc:afb83c5463380bc4b86a3ea40ad4aaab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FE4 (R/ 32) Peripheral Identification 1.  <a href="#afb83c5463380bc4b86a3ea40ad4aaab6">More...</a><br /></td></tr>
<tr class="separator:afb83c5463380bc4b86a3ea40ad4aaab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3035ce892197d08526ac79b69cd927"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d2___type.html">DSU_PID2_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a0d3035ce892197d08526ac79b69cd927">PID2</a></td></tr>
<tr class="memdesc:a0d3035ce892197d08526ac79b69cd927"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FE8 (R/ 32) Peripheral Identification 2.  <a href="#a0d3035ce892197d08526ac79b69cd927">More...</a><br /></td></tr>
<tr class="separator:a0d3035ce892197d08526ac79b69cd927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67380c0b807adcea9d24ae09d1d54b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d3___type.html">DSU_PID3_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#af67380c0b807adcea9d24ae09d1d54b6">PID3</a></td></tr>
<tr class="memdesc:af67380c0b807adcea9d24ae09d1d54b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FEC (R/ 32) Peripheral Identification 3.  <a href="#af67380c0b807adcea9d24ae09d1d54b6">More...</a><br /></td></tr>
<tr class="separator:af67380c0b807adcea9d24ae09d1d54b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e039fe0232f95c8dc7919b2542dd48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___c_i_d0___type.html">DSU_CID0_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a16e039fe0232f95c8dc7919b2542dd48">CID0</a></td></tr>
<tr class="memdesc:a16e039fe0232f95c8dc7919b2542dd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FF0 (R/ 32) Component Identification 0.  <a href="#a16e039fe0232f95c8dc7919b2542dd48">More...</a><br /></td></tr>
<tr class="separator:a16e039fe0232f95c8dc7919b2542dd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f595fd177580b2c838f8844c314f245"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___c_i_d1___type.html">DSU_CID1_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a4f595fd177580b2c838f8844c314f245">CID1</a></td></tr>
<tr class="memdesc:a4f595fd177580b2c838f8844c314f245"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FF4 (R/ 32) Component Identification 1.  <a href="#a4f595fd177580b2c838f8844c314f245">More...</a><br /></td></tr>
<tr class="separator:a4f595fd177580b2c838f8844c314f245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab082e3d3bf264bc5403f0c11dde2fa5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___c_i_d2___type.html">DSU_CID2_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#ab082e3d3bf264bc5403f0c11dde2fa5e">CID2</a></td></tr>
<tr class="memdesc:ab082e3d3bf264bc5403f0c11dde2fa5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FF8 (R/ 32) Component Identification 2.  <a href="#ab082e3d3bf264bc5403f0c11dde2fa5e">More...</a><br /></td></tr>
<tr class="separator:ab082e3d3bf264bc5403f0c11dde2fa5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c297f52f243379755caaea53904ec8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___c_i_d3___type.html">DSU_CID3_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a8c297f52f243379755caaea53904ec8c">CID3</a></td></tr>
<tr class="memdesc:a8c297f52f243379755caaea53904ec8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FFC (R/ 32) Component Identification 3.  <a href="#a8c297f52f243379755caaea53904ec8c">More...</a><br /></td></tr>
<tr class="separator:a8c297f52f243379755caaea53904ec8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e6ad3d2156f3ce6345d170f153767d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___d_c_f_g___type.html">DSU_DCFG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a13e6ad3d2156f3ce6345d170f153767d">DCFG</a> [2]</td></tr>
<tr class="memdesc:a13e6ad3d2156f3ce6345d170f153767d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00F0 (R/W 32) Device Configuration.  <a href="#a13e6ad3d2156f3ce6345d170f153767d">More...</a><br /></td></tr>
<tr class="separator:a13e6ad3d2156f3ce6345d170f153767d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f0ede6a5c55d5fa5da2c037ae2efaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d5___type.html">DSU_PID5_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#ad3f0ede6a5c55d5fa5da2c037ae2efaa">PID5</a></td></tr>
<tr class="memdesc:ad3f0ede6a5c55d5fa5da2c037ae2efaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FD4 (R/ 32) Peripheral Identification 5.  <a href="#ad3f0ede6a5c55d5fa5da2c037ae2efaa">More...</a><br /></td></tr>
<tr class="separator:ad3f0ede6a5c55d5fa5da2c037ae2efaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ae5dfcfefb0e78de9e27a5fb467c7f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d6___type.html">DSU_PID6_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a0ae5dfcfefb0e78de9e27a5fb467c7f0">PID6</a></td></tr>
<tr class="memdesc:a0ae5dfcfefb0e78de9e27a5fb467c7f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FD8 (R/ 32) Peripheral Identification 6.  <a href="#a0ae5dfcfefb0e78de9e27a5fb467c7f0">More...</a><br /></td></tr>
<tr class="separator:a0ae5dfcfefb0e78de9e27a5fb467c7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040f1db9a6ad59b40aede396340f2684"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d7___type.html">DSU_PID7_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dsu.html#a040f1db9a6ad59b40aede396340f2684">PID7</a></td></tr>
<tr class="memdesc:a040f1db9a6ad59b40aede396340f2684"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1FDC (R/ 32) Peripheral Identification 7.  <a href="#a040f1db9a6ad59b40aede396340f2684">More...</a><br /></td></tr>
<tr class="separator:a040f1db9a6ad59b40aede396340f2684"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DSU hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00524">524</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a3663d6824eee85773d00a11395edd46d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3663d6824eee85773d00a11395edd46d">&#9670;&nbsp;</a></span>ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___a_d_d_r___type.html">DSU_ADDR_Type</a> ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0004 (R/W 32) Address. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00529">529</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a16e039fe0232f95c8dc7919b2542dd48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16e039fe0232f95c8dc7919b2542dd48">&#9670;&nbsp;</a></span>CID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___c_i_d0___type.html">DSU_CID0_Type</a> CID0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1FF0 (R/ 32) Component Identification 0. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00545">545</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a4f595fd177580b2c838f8844c314f245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f595fd177580b2c838f8844c314f245">&#9670;&nbsp;</a></span>CID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___c_i_d1___type.html">DSU_CID1_Type</a> CID1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1FF4 (R/ 32) Component Identification 1. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00546">546</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="ab082e3d3bf264bc5403f0c11dde2fa5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab082e3d3bf264bc5403f0c11dde2fa5e">&#9670;&nbsp;</a></span>CID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___c_i_d2___type.html">DSU_CID2_Type</a> CID2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1FF8 (R/ 32) Component Identification 2. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00547">547</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a8c297f52f243379755caaea53904ec8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c297f52f243379755caaea53904ec8c">&#9670;&nbsp;</a></span>CID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___c_i_d3___type.html">DSU_CID3_Type</a> CID3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1FFC (R/ 32) Component Identification 3. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00548">548</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a24e11e45738520b3929f2a2e0a1baf28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e11e45738520b3929f2a2e0a1baf28">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_d_s_u___c_t_r_l___type.html">DSU_CTRL_Type</a> CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0000 ( /W 8) Control. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00525">525</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a5115b1876ae515f5d88ce5f9f871b66f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5115b1876ae515f5d88ce5f9f871b66f">&#9670;&nbsp;</a></span>DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___d_a_t_a___type.html">DSU_DATA_Type</a> DATA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x000C (R/W 32) Data. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00531">531</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="acafc590ae0e65df77caec37a84b452a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acafc590ae0e65df77caec37a84b452a0">&#9670;&nbsp;</a></span>DCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___d_c_c___type.html">DSU_DCC_Type</a> DCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0010 (R/W 32) Debug Communication Channel n. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00532">532</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a13e6ad3d2156f3ce6345d170f153767d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e6ad3d2156f3ce6345d170f153767d">&#9670;&nbsp;</a></span>DCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___d_c_f_g___type.html">DSU_DCFG_Type</a> DCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00F0 (R/W 32) Device Configuration. </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2component_2dsu_8h_source.html#l00604">604</a> of file <a class="el" href="saml21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="ad7c28a7eefa6630982dd18f09c7bbd32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c28a7eefa6630982dd18f09c7bbd32">&#9670;&nbsp;</a></span>DID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___d_i_d___type.html">DSU_DID_Type</a> DID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0018 (R/ 32) Device Identification. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00533">533</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a4091fe3b88164b1682ee02daeb49c62a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4091fe3b88164b1682ee02daeb49c62a">&#9670;&nbsp;</a></span>END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___e_n_d___type.html">DSU_END_Type</a> END</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1008 (R/ 32) Coresight ROM Table End. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00536">536</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a4768f3ea46a2e369b449f6dbbd0d56fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4768f3ea46a2e369b449f6dbbd0d56fb">&#9670;&nbsp;</a></span>ENTRY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___e_n_t_r_y___type.html">DSU_ENTRY_Type</a> ENTRY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1000 (R/ 32) Coresight ROM Table Entry n. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00535">535</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="aaa78c033db4ceb4d96c4250f684ef718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa78c033db4ceb4d96c4250f684ef718">&#9670;&nbsp;</a></span>LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___l_e_n_g_t_h___type.html">DSU_LENGTH_Type</a> LENGTH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0008 (R/W 32) Length. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00530">530</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a795f2b9189e004c3d638ee9c0c36232b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a795f2b9189e004c3d638ee9c0c36232b">&#9670;&nbsp;</a></span>MEMTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___m_e_m_t_y_p_e___type.html">DSU_MEMTYPE_Type</a> MEMTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1FCC (R/ 32) Coresight ROM Table Memory Type. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00538">538</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a522c107da63b44519cdbbdd30f0b9b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a522c107da63b44519cdbbdd30f0b9b44">&#9670;&nbsp;</a></span>PID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d0___type.html">DSU_PID0_Type</a> PID0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1FE0 (R/ 32) Peripheral Identification 0. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00541">541</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="afb83c5463380bc4b86a3ea40ad4aaab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb83c5463380bc4b86a3ea40ad4aaab6">&#9670;&nbsp;</a></span>PID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d1___type.html">DSU_PID1_Type</a> PID1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1FE4 (R/ 32) Peripheral Identification 1. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00542">542</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a0d3035ce892197d08526ac79b69cd927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d3035ce892197d08526ac79b69cd927">&#9670;&nbsp;</a></span>PID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d2___type.html">DSU_PID2_Type</a> PID2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1FE8 (R/ 32) Peripheral Identification 2. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00543">543</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="af67380c0b807adcea9d24ae09d1d54b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af67380c0b807adcea9d24ae09d1d54b6">&#9670;&nbsp;</a></span>PID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d3___type.html">DSU_PID3_Type</a> PID3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1FEC (R/ 32) Peripheral Identification 3. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00544">544</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="aad07c9f8931eb7916a9d7db486e7a1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad07c9f8931eb7916a9d7db486e7a1f9">&#9670;&nbsp;</a></span>PID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d4___type.html">DSU_PID4_Type</a> PID4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1FD0 (R/ 32) Peripheral Identification 4. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00539">539</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="ad3f0ede6a5c55d5fa5da2c037ae2efaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3f0ede6a5c55d5fa5da2c037ae2efaa">&#9670;&nbsp;</a></span>PID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d5___type.html">DSU_PID5_Type</a> PID5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1FD4 (R/ 32) Peripheral Identification 5. </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2component_2dsu_8h_source.html#l00611">611</a> of file <a class="el" href="saml21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a0ae5dfcfefb0e78de9e27a5fb467c7f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ae5dfcfefb0e78de9e27a5fb467c7f0">&#9670;&nbsp;</a></span>PID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d6___type.html">DSU_PID6_Type</a> PID6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1FD8 (R/ 32) Peripheral Identification 6. </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2component_2dsu_8h_source.html#l00612">612</a> of file <a class="el" href="saml21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a040f1db9a6ad59b40aede396340f2684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a040f1db9a6ad59b40aede396340f2684">&#9670;&nbsp;</a></span>PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___p_i_d7___type.html">DSU_PID7_Type</a> PID7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1FDC (R/ 32) Peripheral Identification 7. </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2component_2dsu_8h_source.html#l00613">613</a> of file <a class="el" href="saml21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a090acd0ea687f5a1b4f3e109c9133e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090acd0ea687f5a1b4f3e109c9133e77">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00528">528</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a0a64048d3426fcffdfccdc8f76f7c3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a64048d3426fcffdfccdc8f76f7c3f6">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00534">534</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a793c2d43e09fc0180a7256dedb8eb4c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a793c2d43e09fc0180a7256dedb8eb4c2">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00537">537</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="ac4bb3fc876f32b1ac390e40a99fdcd26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4bb3fc876f32b1ac390e40a99fdcd26">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00540">540</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a6759acda48815d98f344c56148ba52ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6759acda48815d98f344c56148ba52ac">&#9670;&nbsp;</a></span>STATUSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_s_u___s_t_a_t_u_s_a___type.html">DSU_STATUSA_Type</a> STATUSA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0001 (R/W 8) Status A. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00526">526</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a6184b4b81bad58bef585f6ecd1dbe027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6184b4b81bad58bef585f6ecd1dbe027">&#9670;&nbsp;</a></span>STATUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_s_u___s_t_a_t_u_s_b___type.html">DSU_STATUSB_Type</a> STATUSB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0002 (R/ 8) Status B. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2dsu_8h_source.html#l00527">527</a> of file <a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam0_common/include/cmsis/samd21/include/component/<a class="el" href="samd21_2include_2component_2dsu_8h_source.html">dsu.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:18 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
