Analysis & Synthesis report for UARTFIFO
Mon Apr 03 09:22:07 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |UARTFIFO|TxSerial:u_TxSerial|rState
 11. State Machine - |UARTFIFO|RxSerial:u_RxSerial|rState
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_k5m1:FIFOram
 16. Parameter Settings for User Entity Instance: PLL50:u_PLL50|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component
 18. altpll Parameter Settings by Entity Instance
 19. scfifo Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "FIFO4kx8:u_fifo4kx8"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 03 09:22:06 2023       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; UARTFIFO                                    ;
; Top-level Entity Name              ; UARTFIFO                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 188                                         ;
;     Total combinational functions  ; 180                                         ;
;     Dedicated logic registers      ; 128                                         ;
; Total registers                    ; 128                                         ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,768                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; UARTFIFO           ; UARTFIFO           ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; ../hdl/UARTFIFO.vhd              ; yes             ; User VHDL File               ; C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd               ;         ;
; ../hdl/RxSerial.vhd              ; yes             ; User VHDL File               ; C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/RxSerial.vhd               ;         ;
; ../hdl/TxSerial.vhd              ; yes             ; User VHDL File               ; C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/TxSerial.vhd               ;         ;
; ../quartusip/PLL50.v             ; yes             ; User Wizard-Generated File   ; C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/PLL50.v              ;         ;
; ../quartusip/FIFO4kx8.vhd        ; yes             ; User Wizard-Generated File   ; C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/FIFO4kx8.vhd         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                            ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                     ;         ;
; db/pll50_altpll.v                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/pll50_altpll.v      ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                            ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                         ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                          ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                          ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                          ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                          ;         ;
; db/scfifo_ss21.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/scfifo_ss21.tdf     ;         ;
; db/a_dpfifo_3331.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf   ;         ;
; db/a_fefifo_1bf.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_fefifo_1bf.tdf    ;         ;
; db/cntr_g47.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/cntr_g47.tdf        ;         ;
; db/altsyncram_k5m1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/altsyncram_k5m1.tdf ;         ;
; db/cntr_44b.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/cntr_44b.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 188                                                                                ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 180                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 33                                                                                 ;
;     -- 3 input functions                    ; 35                                                                                 ;
;     -- <=2 input functions                  ; 112                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 107                                                                                ;
;     -- arithmetic mode                      ; 73                                                                                 ;
;                                             ;                                                                                    ;
; Total registers                             ; 128                                                                                ;
;     -- Dedicated logic registers            ; 128                                                                                ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 7                                                                                  ;
; Total memory bits                           ; 32768                                                                              ;
;                                             ;                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 111                                                                                ;
; Total fan-out                               ; 1110                                                                               ;
; Average fan-out                             ; 3.35                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                ; Entity Name     ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |UARTFIFO                                ; 180 (49)            ; 128 (31)                  ; 32768       ; 0          ; 0            ; 0       ; 0         ; 7    ; 0            ; 0          ; |UARTFIFO                                                                                                                                          ; UARTFIFO        ; work         ;
;    |FIFO4kx8:u_fifo4kx8|                 ; 49 (0)              ; 38 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|FIFO4kx8:u_fifo4kx8                                                                                                                      ; FIFO4kx8        ; work         ;
;       |scfifo:scfifo_component|          ; 49 (0)              ; 38 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;          |scfifo_ss21:auto_generated|    ; 49 (0)              ; 38 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated                                                                   ; scfifo_ss21     ; work         ;
;             |a_dpfifo_3331:dpfifo|       ; 49 (2)              ; 38 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo                                              ; a_dpfifo_3331   ; work         ;
;                |a_fefifo_1bf:fifo_state| ; 23 (11)             ; 14 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|a_fefifo_1bf:fifo_state                      ; a_fefifo_1bf    ; work         ;
;                   |cntr_g47:count_usedw| ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|a_fefifo_1bf:fifo_state|cntr_g47:count_usedw ; cntr_g47        ; work         ;
;                |altsyncram_k5m1:FIFOram| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_k5m1:FIFOram                      ; altsyncram_k5m1 ; work         ;
;                |cntr_44b:rd_ptr_count|   ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|cntr_44b:rd_ptr_count                        ; cntr_44b        ; work         ;
;                |cntr_44b:wr_ptr|         ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|cntr_44b:wr_ptr                              ; cntr_44b        ; work         ;
;    |PLL50:u_PLL50|                       ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|PLL50:u_PLL50                                                                                                                            ; PLL50           ; work         ;
;       |altpll:altpll_component|          ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|PLL50:u_PLL50|altpll:altpll_component                                                                                                    ; altpll          ; work         ;
;          |PLL50_altpll:auto_generated|   ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated                                                                        ; PLL50_altpll    ; work         ;
;    |RxSerial:u_RxSerial|                 ; 38 (38)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|RxSerial:u_RxSerial                                                                                                                      ; RxSerial        ; work         ;
;    |TxSerial:u_TxSerial|                 ; 43 (43)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|TxSerial:u_TxSerial                                                                                                                      ; TxSerial        ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_k5m1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+---------------------------+
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |UARTFIFO|FIFO4kx8:u_fifo4kx8 ; ../quartusip/FIFO4kx8.vhd ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |UARTFIFO|PLL50:u_PLL50       ; ../quartusip/PLL50.v      ;
+--------+--------------+---------+--------------+--------------+-------------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |UARTFIFO|TxSerial:u_TxSerial|rState                                ;
+-----------------+----------------+-----------------+----------------+---------------+
; Name            ; rState.StWtEnd ; rState.StWtData ; rState.StRdReq ; rState.StIdle ;
+-----------------+----------------+-----------------+----------------+---------------+
; rState.StIdle   ; 0              ; 0               ; 0              ; 0             ;
; rState.StRdReq  ; 0              ; 0               ; 1              ; 1             ;
; rState.StWtData ; 0              ; 1               ; 0              ; 1             ;
; rState.StWtEnd  ; 1              ; 0               ; 0              ; 1             ;
+-----------------+----------------+-----------------+----------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |UARTFIFO|RxSerial:u_RxSerial|rState                 ;
+------------------+------------------+----------------+---------------+
; Name             ; rState.StChkFull ; rState.StRdEnd ; rState.StIdle ;
+------------------+------------------+----------------+---------------+
; rState.StIdle    ; 0                ; 0              ; 0             ;
; rState.StRdEnd   ; 0                ; 1              ; 1             ;
; rState.StChkFull ; 1                ; 0              ; 1             ;
+------------------+------------------+----------------+---------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; TxSerial:u_TxSerial|rSerData[9]       ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 128   ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 81    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |UARTFIFO|rRstBCnt[10]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UARTFIFO|RxSerial:u_RxSerial|rRxFfWrData[7] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |UARTFIFO|TxSerial:u_TxSerial|rSerData[7]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UARTFIFO|TxSerial:u_TxSerial|rDataCnt[3]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UARTFIFO|RxSerial:u_RxSerial|rDataCnt[3]    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |UARTFIFO|TxSerial:u_TxSerial|rBuadCnt[0]    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |UARTFIFO|RxSerial:u_RxSerial|rBuadCnt[7]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_k5m1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL50:u_PLL50|altpll:altpll_component ;
+-------------------------------+-------------------------+--------------------------+
; Parameter Name                ; Value                   ; Type                     ;
+-------------------------------+-------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                  ;
; PLL_TYPE                      ; AUTO                    ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL50 ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                  ;
; LOCK_HIGH                     ; 1                       ; Untyped                  ;
; LOCK_LOW                      ; 1                       ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                  ;
; SKIP_VCO                      ; OFF                     ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                  ;
; BANDWIDTH                     ; 0                       ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                  ;
; DOWN_SPREAD                   ; 0                       ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 2                       ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                  ;
; DPA_DIVIDER                   ; 0                       ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                  ;
; VCO_MIN                       ; 0                       ; Untyped                  ;
; VCO_MAX                       ; 0                       ; Untyped                  ;
; VCO_CENTER                    ; 0                       ; Untyped                  ;
; PFD_MIN                       ; 0                       ; Untyped                  ;
; PFD_MAX                       ; 0                       ; Untyped                  ;
; M_INITIAL                     ; 0                       ; Untyped                  ;
; M                             ; 0                       ; Untyped                  ;
; N                             ; 1                       ; Untyped                  ;
; M2                            ; 1                       ; Untyped                  ;
; N2                            ; 1                       ; Untyped                  ;
; SS                            ; 1                       ; Untyped                  ;
; C0_HIGH                       ; 0                       ; Untyped                  ;
; C1_HIGH                       ; 0                       ; Untyped                  ;
; C2_HIGH                       ; 0                       ; Untyped                  ;
; C3_HIGH                       ; 0                       ; Untyped                  ;
; C4_HIGH                       ; 0                       ; Untyped                  ;
; C5_HIGH                       ; 0                       ; Untyped                  ;
; C6_HIGH                       ; 0                       ; Untyped                  ;
; C7_HIGH                       ; 0                       ; Untyped                  ;
; C8_HIGH                       ; 0                       ; Untyped                  ;
; C9_HIGH                       ; 0                       ; Untyped                  ;
; C0_LOW                        ; 0                       ; Untyped                  ;
; C1_LOW                        ; 0                       ; Untyped                  ;
; C2_LOW                        ; 0                       ; Untyped                  ;
; C3_LOW                        ; 0                       ; Untyped                  ;
; C4_LOW                        ; 0                       ; Untyped                  ;
; C5_LOW                        ; 0                       ; Untyped                  ;
; C6_LOW                        ; 0                       ; Untyped                  ;
; C7_LOW                        ; 0                       ; Untyped                  ;
; C8_LOW                        ; 0                       ; Untyped                  ;
; C9_LOW                        ; 0                       ; Untyped                  ;
; C0_INITIAL                    ; 0                       ; Untyped                  ;
; C1_INITIAL                    ; 0                       ; Untyped                  ;
; C2_INITIAL                    ; 0                       ; Untyped                  ;
; C3_INITIAL                    ; 0                       ; Untyped                  ;
; C4_INITIAL                    ; 0                       ; Untyped                  ;
; C5_INITIAL                    ; 0                       ; Untyped                  ;
; C6_INITIAL                    ; 0                       ; Untyped                  ;
; C7_INITIAL                    ; 0                       ; Untyped                  ;
; C8_INITIAL                    ; 0                       ; Untyped                  ;
; C9_INITIAL                    ; 0                       ; Untyped                  ;
; C0_MODE                       ; BYPASS                  ; Untyped                  ;
; C1_MODE                       ; BYPASS                  ; Untyped                  ;
; C2_MODE                       ; BYPASS                  ; Untyped                  ;
; C3_MODE                       ; BYPASS                  ; Untyped                  ;
; C4_MODE                       ; BYPASS                  ; Untyped                  ;
; C5_MODE                       ; BYPASS                  ; Untyped                  ;
; C6_MODE                       ; BYPASS                  ; Untyped                  ;
; C7_MODE                       ; BYPASS                  ; Untyped                  ;
; C8_MODE                       ; BYPASS                  ; Untyped                  ;
; C9_MODE                       ; BYPASS                  ; Untyped                  ;
; C0_PH                         ; 0                       ; Untyped                  ;
; C1_PH                         ; 0                       ; Untyped                  ;
; C2_PH                         ; 0                       ; Untyped                  ;
; C3_PH                         ; 0                       ; Untyped                  ;
; C4_PH                         ; 0                       ; Untyped                  ;
; C5_PH                         ; 0                       ; Untyped                  ;
; C6_PH                         ; 0                       ; Untyped                  ;
; C7_PH                         ; 0                       ; Untyped                  ;
; C8_PH                         ; 0                       ; Untyped                  ;
; C9_PH                         ; 0                       ; Untyped                  ;
; L0_HIGH                       ; 1                       ; Untyped                  ;
; L1_HIGH                       ; 1                       ; Untyped                  ;
; G0_HIGH                       ; 1                       ; Untyped                  ;
; G1_HIGH                       ; 1                       ; Untyped                  ;
; G2_HIGH                       ; 1                       ; Untyped                  ;
; G3_HIGH                       ; 1                       ; Untyped                  ;
; E0_HIGH                       ; 1                       ; Untyped                  ;
; E1_HIGH                       ; 1                       ; Untyped                  ;
; E2_HIGH                       ; 1                       ; Untyped                  ;
; E3_HIGH                       ; 1                       ; Untyped                  ;
; L0_LOW                        ; 1                       ; Untyped                  ;
; L1_LOW                        ; 1                       ; Untyped                  ;
; G0_LOW                        ; 1                       ; Untyped                  ;
; G1_LOW                        ; 1                       ; Untyped                  ;
; G2_LOW                        ; 1                       ; Untyped                  ;
; G3_LOW                        ; 1                       ; Untyped                  ;
; E0_LOW                        ; 1                       ; Untyped                  ;
; E1_LOW                        ; 1                       ; Untyped                  ;
; E2_LOW                        ; 1                       ; Untyped                  ;
; E3_LOW                        ; 1                       ; Untyped                  ;
; L0_INITIAL                    ; 1                       ; Untyped                  ;
; L1_INITIAL                    ; 1                       ; Untyped                  ;
; G0_INITIAL                    ; 1                       ; Untyped                  ;
; G1_INITIAL                    ; 1                       ; Untyped                  ;
; G2_INITIAL                    ; 1                       ; Untyped                  ;
; G3_INITIAL                    ; 1                       ; Untyped                  ;
; E0_INITIAL                    ; 1                       ; Untyped                  ;
; E1_INITIAL                    ; 1                       ; Untyped                  ;
; E2_INITIAL                    ; 1                       ; Untyped                  ;
; E3_INITIAL                    ; 1                       ; Untyped                  ;
; L0_MODE                       ; BYPASS                  ; Untyped                  ;
; L1_MODE                       ; BYPASS                  ; Untyped                  ;
; G0_MODE                       ; BYPASS                  ; Untyped                  ;
; G1_MODE                       ; BYPASS                  ; Untyped                  ;
; G2_MODE                       ; BYPASS                  ; Untyped                  ;
; G3_MODE                       ; BYPASS                  ; Untyped                  ;
; E0_MODE                       ; BYPASS                  ; Untyped                  ;
; E1_MODE                       ; BYPASS                  ; Untyped                  ;
; E2_MODE                       ; BYPASS                  ; Untyped                  ;
; E3_MODE                       ; BYPASS                  ; Untyped                  ;
; L0_PH                         ; 0                       ; Untyped                  ;
; L1_PH                         ; 0                       ; Untyped                  ;
; G0_PH                         ; 0                       ; Untyped                  ;
; G1_PH                         ; 0                       ; Untyped                  ;
; G2_PH                         ; 0                       ; Untyped                  ;
; G3_PH                         ; 0                       ; Untyped                  ;
; E0_PH                         ; 0                       ; Untyped                  ;
; E1_PH                         ; 0                       ; Untyped                  ;
; E2_PH                         ; 0                       ; Untyped                  ;
; E3_PH                         ; 0                       ; Untyped                  ;
; M_PH                          ; 0                       ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; CLK0_COUNTER                  ; G0                      ; Untyped                  ;
; CLK1_COUNTER                  ; G0                      ; Untyped                  ;
; CLK2_COUNTER                  ; G0                      ; Untyped                  ;
; CLK3_COUNTER                  ; G0                      ; Untyped                  ;
; CLK4_COUNTER                  ; G0                      ; Untyped                  ;
; CLK5_COUNTER                  ; G0                      ; Untyped                  ;
; CLK6_COUNTER                  ; E0                      ; Untyped                  ;
; CLK7_COUNTER                  ; E1                      ; Untyped                  ;
; CLK8_COUNTER                  ; E2                      ; Untyped                  ;
; CLK9_COUNTER                  ; E3                      ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                  ;
; M_TIME_DELAY                  ; 0                       ; Untyped                  ;
; N_TIME_DELAY                  ; 0                       ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                  ;
; VCO_POST_SCALE                ; 0                       ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                  ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                  ;
; CBXI_PARAMETER                ; PLL50_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                  ;
; DEVICE_FAMILY                 ; MAX 10                  ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE           ;
+-------------------------------+-------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------+
; Parameter Name          ; Value       ; Type                                             ;
+-------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                   ;
; lpm_width               ; 8           ; Signed Integer                                   ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                   ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                          ;
; USE_EAB                 ; ON          ; Untyped                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                          ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                          ;
; CBXI_PARAMETER          ; scfifo_ss21 ; Untyped                                          ;
+-------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; PLL50:u_PLL50|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+--------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                             ;
+----------------------------+---------------------------------------------+
; Name                       ; Value                                       ;
+----------------------------+---------------------------------------------+
; Number of entity instances ; 1                                           ;
; Entity Instance            ; FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                ;
;     -- lpm_width           ; 8                                           ;
;     -- LPM_NUMWORDS        ; 4096                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                         ;
;     -- USE_EAB             ; ON                                          ;
+----------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO4kx8:u_fifo4kx8"                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 7                           ;
; cycloneiii_ff         ; 128                         ;
;     CLR               ; 2                           ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 38                          ;
;     ENA CLR           ; 36                          ;
;     ENA SLD           ; 7                           ;
;     SCLR              ; 9                           ;
;     SLD               ; 21                          ;
;     plain             ; 14                          ;
; cycloneiii_lcell_comb ; 180                         ;
;     arith             ; 73                          ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 11                          ;
;     normal            ; 107                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 33                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.20                        ;
; Average LUT depth     ; 2.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Apr 03 09:21:51 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UARTFIFO -c UARTFIFO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/hdl/uartfifo.vhd
    Info (12022): Found design unit 1: UARTFIFO-rtl File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 62
    Info (12023): Found entity 1: UARTFIFO File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/hdl/rxserial.vhd
    Info (12022): Found design unit 1: RxSerial-rtl File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/RxSerial.vhd Line: 19
    Info (12023): Found entity 1: RxSerial File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/RxSerial.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/hdl/txserial.vhd
    Info (12022): Found design unit 1: TxSerial-rtl File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/TxSerial.vhd Line: 19
    Info (12023): Found entity 1: TxSerial File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/TxSerial.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/quartusip/pll50.v
    Info (12023): Found entity 1: PLL50 File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/PLL50.v Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/quartusip/fifo4kx8.vhd
    Info (12022): Found design unit 1: fifo4kx8-SYN File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/FIFO4kx8.vhd Line: 58
    Info (12023): Found entity 1: FIFO4kx8 File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/FIFO4kx8.vhd Line: 42
Info (12127): Elaborating entity "UARTFIFO" for the top level hierarchy
Info (12128): Elaborating entity "PLL50" for hierarchy "PLL50:u_PLL50" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 183
Info (12128): Elaborating entity "altpll" for hierarchy "PLL50:u_PLL50|altpll:altpll_component" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/PLL50.v Line: 103
Info (12130): Elaborated megafunction instantiation "PLL50:u_PLL50|altpll:altpll_component" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/PLL50.v Line: 103
Info (12133): Instantiated megafunction "PLL50:u_PLL50|altpll:altpll_component" with the following parameter: File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/PLL50.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL50"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll50_altpll.v
    Info (12023): Found entity 1: PLL50_altpll File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/pll50_altpll.v Line: 30
Info (12128): Elaborating entity "PLL50_altpll" for hierarchy "PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "RxSerial" for hierarchy "RxSerial:u_RxSerial" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 244
Info (12128): Elaborating entity "FIFO4kx8" for hierarchy "FIFO4kx8:u_fifo4kx8" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 261
Info (12128): Elaborating entity "scfifo" for hierarchy "FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/FIFO4kx8.vhd Line: 99
Info (12130): Elaborated megafunction instantiation "FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/FIFO4kx8.vhd Line: 99
Info (12133): Instantiated megafunction "FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component" with the following parameter: File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/FIFO4kx8.vhd Line: 99
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ss21.tdf
    Info (12023): Found entity 1: scfifo_ss21 File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/scfifo_ss21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ss21" for hierarchy "FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3331.tdf
    Info (12023): Found entity 1: a_dpfifo_3331 File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_3331" for hierarchy "FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/scfifo_ss21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_1bf.tdf
    Info (12023): Found entity 1: a_fefifo_1bf File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_fefifo_1bf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_1bf" for hierarchy "FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|a_fefifo_1bf:fifo_state" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g47.tdf
    Info (12023): Found entity 1: cntr_g47 File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/cntr_g47.tdf Line: 25
Info (12128): Elaborating entity "cntr_g47" for hierarchy "FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|a_fefifo_1bf:fifo_state|cntr_g47:count_usedw" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_fefifo_1bf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k5m1.tdf
    Info (12023): Found entity 1: altsyncram_k5m1 File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/altsyncram_k5m1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k5m1" for hierarchy "FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_k5m1:FIFOram" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_44b.tdf
    Info (12023): Found entity 1: cntr_44b File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/cntr_44b.tdf Line: 25
Info (12128): Elaborating entity "cntr_44b" for hierarchy "FIFO4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|cntr_44b:rd_ptr_count" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf Line: 44
Info (12128): Elaborating entity "TxSerial" for hierarchy "TxSerial:u_TxSerial" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 282
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Button" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 53
    Warning (15610): No output dependent on input pin "RESERVED[0]" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 58
    Warning (15610): No output dependent on input pin "RESERVED[1]" File: C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 58
Info (21057): Implemented 204 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 188 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Mon Apr 03 09:22:07 2023
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:34


