Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Thu Jul  6 16:06:06 2017
| Host             : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.171 |
| Dynamic (W)              | 0.109 |
| Device Static (W)        | 0.062 |
| Effective TJA (C/W)      | 4.8   |
| Max Ambient (C)          | 99.2  |
| Junction Temperature (C) | 25.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |    <0.001 |        5 |       --- |             --- |
| Slice Logic             |    <0.001 |      282 |       --- |             --- |
|   LUT as Logic          |    <0.001 |       88 |     20800 |            0.42 |
|   CARRY4                |    <0.001 |        7 |      8150 |            0.09 |
|   Register              |    <0.001 |      134 |     41600 |            0.32 |
|   Others                |     0.000 |       36 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        1 |      9600 |            0.01 |
| Signals                 |    <0.001 |      294 |       --- |             --- |
| Block RAM               |    <0.001 |      1.5 |        50 |            3.00 |
| MMCM                    |     0.106 |        1 |         5 |           20.00 |
| I/O                     |     0.002 |       20 |       210 |            9.52 |
| Static Power            |     0.062 |          |           |                 |
| Total                   |     0.171 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.007 |       0.001 |      0.006 |
| Vccaux    |       1.800 |     0.070 |       0.059 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------+-----------------+
| Clock                         | Domain                                                  | Constraint (ns) |
+-------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |           100.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            20.0 |
| sys_clock                     | sys_clock                                               |            10.0 |
+-------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| design_1_wrapper                               |     0.109 |
|   design_1_i                                   |     0.107 |
|     axi_bram_ctrl_0                            |    <0.001 |
|       U0                                       |    <0.001 |
|         gext_inst.abcv4_0_ext_inst             |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE              |    <0.001 |
|     blk_mem_gen_0                              |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     blk_mem_gen_1                              |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     byte_mux_0                                 |    <0.001 |
|       inst                                     |    <0.001 |
|     c_counter_binary_0                         |    <0.001 |
|       U0                                       |    <0.001 |
|         i_synth                                |    <0.001 |
|           i_baseblox.i_baseblox_counter        |    <0.001 |
|             the_addsub                         |    <0.001 |
|               no_pipelining.the_addsub         |    <0.001 |
|                 i_lut6.i_lut6_addsub           |    <0.001 |
|                   i_q.i_simple.qreg            |    <0.001 |
|     clk_wiz_0                                  |     0.107 |
|       inst                                     |     0.107 |
|     datamover_axi_wrap_0                       |    <0.001 |
|       inst                                     |    <0.001 |
|         u1                                     |    <0.001 |
|     proc_sys_reset_0                           |    <0.001 |
|       U0                                       |    <0.001 |
|         EXT_LPF                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT            |    <0.001 |
|         SEQ                                    |    <0.001 |
|           SEQ_COUNTER                          |    <0.001 |
|     pulse_btn_0                                |    <0.001 |
|       inst                                     |    <0.001 |
|     util_reduced_logic_0                       |    <0.001 |
|       U0                                       |    <0.001 |
|     util_reduced_logic_1                       |    <0.001 |
|     util_vector_logic_0                        |     0.000 |
|     xlconcat_0                                 |     0.000 |
|     xlconcat_1                                 |     0.000 |
|     xlconstant_0                               |     0.000 |
|     xlconstant_1                               |     0.000 |
|     xlconstant_3                               |     0.000 |
|     xlconstant_4                               |     0.000 |
|     xlconstant_5                               |     0.000 |
|     xlslice_0                                  |     0.000 |
|     xlslice_1                                  |     0.000 |
|     xlslice_2                                  |     0.000 |
+------------------------------------------------+-----------+


