
line_V3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3a0  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  0800a670  0800a670  0001a670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a740  0800a740  0001a740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a748  0800a748  0001a748  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a74c  0800a74c  0001a74c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000028  20000000  0800a750  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  20000028  0800a778  00020028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  20000088  0800a7d8  00020088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000f304  200000e8  0800a838  000200e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000f3ec  0800a838  0002f3ec  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003242b  00000000  00000000  00020116  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d58  00000000  00000000  00052541  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bd0  00000000  00000000  000572a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a58  00000000  00000000  00058e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000365aa  00000000  00000000  0005a8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f453  00000000  00000000  00090e72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015f330  00000000  00000000  000b02c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0020f5f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007620  00000000  00000000  0020f648  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	200000e8 	.word	0x200000e8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800a658 	.word	0x0800a658

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	200000ec 	.word	0x200000ec
 800030c:	0800a658 	.word	0x0800a658

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96e 	b.w	8000604 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468c      	mov	ip, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 8083 	bne.w	8000456 <__udivmoddi4+0x116>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d947      	bls.n	80003e6 <__udivmoddi4+0xa6>
 8000356:	fab2 f282 	clz	r2, r2
 800035a:	b142      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035c:	f1c2 0020 	rsb	r0, r2, #32
 8000360:	fa24 f000 	lsr.w	r0, r4, r0
 8000364:	4091      	lsls	r1, r2
 8000366:	4097      	lsls	r7, r2
 8000368:	ea40 0c01 	orr.w	ip, r0, r1
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbbc f6f8 	udiv	r6, ip, r8
 8000378:	fa1f fe87 	uxth.w	lr, r7
 800037c:	fb08 c116 	mls	r1, r8, r6, ip
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f10e 	mul.w	r1, r6, lr
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000392:	f080 8119 	bcs.w	80005c8 <__udivmoddi4+0x288>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8116 	bls.w	80005c8 <__udivmoddi4+0x288>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a8:	fb08 3310 	mls	r3, r8, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8105 	bcs.w	80005cc <__udivmoddi4+0x28c>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8102 	bls.w	80005cc <__udivmoddi4+0x28c>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	2600      	movs	r6, #0
 80003d6:	b11d      	cbz	r5, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c5 4300 	strd	r4, r3, [r5]
 80003e0:	4631      	mov	r1, r6
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xaa>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	d150      	bne.n	8000494 <__udivmoddi4+0x154>
 80003f2:	1bcb      	subs	r3, r1, r7
 80003f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	2601      	movs	r6, #1
 80003fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000402:	0c21      	lsrs	r1, r4, #16
 8000404:	fb0e 331c 	mls	r3, lr, ip, r3
 8000408:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800040c:	fb08 f30c 	mul.w	r3, r8, ip
 8000410:	428b      	cmp	r3, r1
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000414:	1879      	adds	r1, r7, r1
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0xe2>
 800041c:	428b      	cmp	r3, r1
 800041e:	f200 80e9 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 8000422:	4684      	mov	ip, r0
 8000424:	1ac9      	subs	r1, r1, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000430:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x10c>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x10a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80d9 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e7bf      	b.n	80003d6 <__udivmoddi4+0x96>
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x12e>
 800045a:	2d00      	cmp	r5, #0
 800045c:	f000 80b1 	beq.w	80005c2 <__udivmoddi4+0x282>
 8000460:	2600      	movs	r6, #0
 8000462:	e9c5 0100 	strd	r0, r1, [r5]
 8000466:	4630      	mov	r0, r6
 8000468:	4631      	mov	r1, r6
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f683 	clz	r6, r3
 8000472:	2e00      	cmp	r6, #0
 8000474:	d14a      	bne.n	800050c <__udivmoddi4+0x1cc>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0x140>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80b8 	bhi.w	80005f0 <__udivmoddi4+0x2b0>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0103 	sbc.w	r1, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	468c      	mov	ip, r1
 800048a:	2d00      	cmp	r5, #0
 800048c:	d0a8      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800048e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000492:	e7a5      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f603 	lsr.w	r6, r0, r3
 800049c:	4097      	lsls	r7, r2
 800049e:	fa01 f002 	lsl.w	r0, r1, r2
 80004a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a6:	40d9      	lsrs	r1, r3
 80004a8:	4330      	orrs	r0, r6
 80004aa:	0c03      	lsrs	r3, r0, #16
 80004ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80004b0:	fa1f f887 	uxth.w	r8, r7
 80004b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb06 f108 	mul.w	r1, r6, r8
 80004c0:	4299      	cmp	r1, r3
 80004c2:	fa04 f402 	lsl.w	r4, r4, r2
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x19c>
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ce:	f080 808d 	bcs.w	80005ec <__udivmoddi4+0x2ac>
 80004d2:	4299      	cmp	r1, r3
 80004d4:	f240 808a 	bls.w	80005ec <__udivmoddi4+0x2ac>
 80004d8:	3e02      	subs	r6, #2
 80004da:	443b      	add	r3, r7
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b281      	uxth	r1, r0
 80004e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ec:	fb00 f308 	mul.w	r3, r0, r8
 80004f0:	428b      	cmp	r3, r1
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x1c4>
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004fa:	d273      	bcs.n	80005e4 <__udivmoddi4+0x2a4>
 80004fc:	428b      	cmp	r3, r1
 80004fe:	d971      	bls.n	80005e4 <__udivmoddi4+0x2a4>
 8000500:	3802      	subs	r0, #2
 8000502:	4439      	add	r1, r7
 8000504:	1acb      	subs	r3, r1, r3
 8000506:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800050a:	e778      	b.n	80003fe <__udivmoddi4+0xbe>
 800050c:	f1c6 0c20 	rsb	ip, r6, #32
 8000510:	fa03 f406 	lsl.w	r4, r3, r6
 8000514:	fa22 f30c 	lsr.w	r3, r2, ip
 8000518:	431c      	orrs	r4, r3
 800051a:	fa20 f70c 	lsr.w	r7, r0, ip
 800051e:	fa01 f306 	lsl.w	r3, r1, r6
 8000522:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000526:	fa21 f10c 	lsr.w	r1, r1, ip
 800052a:	431f      	orrs	r7, r3
 800052c:	0c3b      	lsrs	r3, r7, #16
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fa1f f884 	uxth.w	r8, r4
 8000536:	fb0e 1119 	mls	r1, lr, r9, r1
 800053a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053e:	fb09 fa08 	mul.w	sl, r9, r8
 8000542:	458a      	cmp	sl, r1
 8000544:	fa02 f206 	lsl.w	r2, r2, r6
 8000548:	fa00 f306 	lsl.w	r3, r0, r6
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x220>
 800054e:	1861      	adds	r1, r4, r1
 8000550:	f109 30ff 	add.w	r0, r9, #4294967295
 8000554:	d248      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 8000556:	458a      	cmp	sl, r1
 8000558:	d946      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4421      	add	r1, r4
 8000560:	eba1 010a 	sub.w	r1, r1, sl
 8000564:	b2bf      	uxth	r7, r7
 8000566:	fbb1 f0fe 	udiv	r0, r1, lr
 800056a:	fb0e 1110 	mls	r1, lr, r0, r1
 800056e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000572:	fb00 f808 	mul.w	r8, r0, r8
 8000576:	45b8      	cmp	r8, r7
 8000578:	d907      	bls.n	800058a <__udivmoddi4+0x24a>
 800057a:	19e7      	adds	r7, r4, r7
 800057c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000580:	d22e      	bcs.n	80005e0 <__udivmoddi4+0x2a0>
 8000582:	45b8      	cmp	r8, r7
 8000584:	d92c      	bls.n	80005e0 <__udivmoddi4+0x2a0>
 8000586:	3802      	subs	r0, #2
 8000588:	4427      	add	r7, r4
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	eba7 0708 	sub.w	r7, r7, r8
 8000592:	fba0 8902 	umull	r8, r9, r0, r2
 8000596:	454f      	cmp	r7, r9
 8000598:	46c6      	mov	lr, r8
 800059a:	4649      	mov	r1, r9
 800059c:	d31a      	bcc.n	80005d4 <__udivmoddi4+0x294>
 800059e:	d017      	beq.n	80005d0 <__udivmoddi4+0x290>
 80005a0:	b15d      	cbz	r5, 80005ba <__udivmoddi4+0x27a>
 80005a2:	ebb3 020e 	subs.w	r2, r3, lr
 80005a6:	eb67 0701 	sbc.w	r7, r7, r1
 80005aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005ae:	40f2      	lsrs	r2, r6
 80005b0:	ea4c 0202 	orr.w	r2, ip, r2
 80005b4:	40f7      	lsrs	r7, r6
 80005b6:	e9c5 2700 	strd	r2, r7, [r5]
 80005ba:	2600      	movs	r6, #0
 80005bc:	4631      	mov	r1, r6
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	462e      	mov	r6, r5
 80005c4:	4628      	mov	r0, r5
 80005c6:	e70b      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005c8:	4606      	mov	r6, r0
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0x60>
 80005cc:	4618      	mov	r0, r3
 80005ce:	e6fd      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d0:	4543      	cmp	r3, r8
 80005d2:	d2e5      	bcs.n	80005a0 <__udivmoddi4+0x260>
 80005d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d8:	eb69 0104 	sbc.w	r1, r9, r4
 80005dc:	3801      	subs	r0, #1
 80005de:	e7df      	b.n	80005a0 <__udivmoddi4+0x260>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e7d2      	b.n	800058a <__udivmoddi4+0x24a>
 80005e4:	4660      	mov	r0, ip
 80005e6:	e78d      	b.n	8000504 <__udivmoddi4+0x1c4>
 80005e8:	4681      	mov	r9, r0
 80005ea:	e7b9      	b.n	8000560 <__udivmoddi4+0x220>
 80005ec:	4666      	mov	r6, ip
 80005ee:	e775      	b.n	80004dc <__udivmoddi4+0x19c>
 80005f0:	4630      	mov	r0, r6
 80005f2:	e74a      	b.n	800048a <__udivmoddi4+0x14a>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	4439      	add	r1, r7
 80005fa:	e713      	b.n	8000424 <__udivmoddi4+0xe4>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e724      	b.n	800044c <__udivmoddi4+0x10c>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <vApplicationIdleHook>:
void vApplicationMallocFailedHook(void);
void vApplicationDaemonTaskStartupHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 800060c:	bf00      	nop
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr

08000616 <vApplicationTickHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 3 */
void vApplicationTickHook( void )
{
 8000616:	b480      	push	{r7}
 8000618:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 800061a:	bf00      	nop
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr

08000624 <vApplicationStackOverflowHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800062e:	bf00      	nop
 8000630:	370c      	adds	r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr

0800063a <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 800063a:	b480      	push	{r7}
 800063c:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 800063e:	bf00      	nop
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr

08000648 <vApplicationDaemonTaskStartupHook>:
/* USER CODE END 5 */

/* USER CODE BEGIN DAEMON_TASK_STARTUP_HOOK */
void vApplicationDaemonTaskStartupHook(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
}
 800064c:	bf00      	nop
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
	...

08000658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b086      	sub	sp, #24
 800065c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800065e:	f002 f861 	bl	8002724 <HAL_Init>

  /* USER CODE BEGIN Init */

  ShowTextOnLCD("2.5    0");
 8000662:	4842      	ldr	r0, [pc, #264]	; (800076c <main+0x114>)
 8000664:	f001 fb3a 	bl	8001cdc <ShowTextOnLCD>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000668:	f000 f8a6 	bl	80007b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800066c:	f000 fa72 	bl	8000b54 <MX_GPIO_Init>
  MX_ETH_Init();
 8000670:	f000 f976 	bl	8000960 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000674:	f000 fa1a 	bl	8000aac <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 8000678:	f000 fa64 	bl	8000b44 <MX_USB_OTG_HS_USB_Init>
  MX_COMP1_Init();
 800067c:	f000 f914 	bl	80008a8 <MX_COMP1_Init>
  MX_COMP2_Init();
 8000680:	f000 f940 	bl	8000904 <MX_COMP2_Init>
  MX_USART1_UART_Init();
 8000684:	f000 f9be 	bl	8000a04 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  __HAL_RCC_TIM3_CLK_ENABLE();
 8000688:	4b39      	ldr	r3, [pc, #228]	; (8000770 <main+0x118>)
 800068a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800068e:	4a38      	ldr	r2, [pc, #224]	; (8000770 <main+0x118>)
 8000690:	f043 0302 	orr.w	r3, r3, #2
 8000694:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000698:	4b35      	ldr	r3, [pc, #212]	; (8000770 <main+0x118>)
 800069a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800069e:	f003 0302 	and.w	r3, r3, #2
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_TIM17_CLK_ENABLE();
 80006a6:	4b32      	ldr	r3, [pc, #200]	; (8000770 <main+0x118>)
 80006a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80006ac:	4a30      	ldr	r2, [pc, #192]	; (8000770 <main+0x118>)
 80006ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80006b2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80006b6:	4b2e      	ldr	r3, [pc, #184]	; (8000770 <main+0x118>)
 80006b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80006bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80006c0:	60bb      	str	r3, [r7, #8]
 80006c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006c4:	4b2a      	ldr	r3, [pc, #168]	; (8000770 <main+0x118>)
 80006c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80006ca:	4a29      	ldr	r2, [pc, #164]	; (8000770 <main+0x118>)
 80006cc:	f043 0301 	orr.w	r3, r3, #1
 80006d0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80006d4:	4b26      	ldr	r3, [pc, #152]	; (8000770 <main+0x118>)
 80006d6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80006da:	f003 0301 	and.w	r3, r3, #1
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	687b      	ldr	r3, [r7, #4]

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80006e2:	f007 f81f 	bl	8007724 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80006e6:	4a23      	ldr	r2, [pc, #140]	; (8000774 <main+0x11c>)
 80006e8:	2100      	movs	r1, #0
 80006ea:	4823      	ldr	r0, [pc, #140]	; (8000778 <main+0x120>)
 80006ec:	f007 f866 	bl	80077bc <osThreadNew>
 80006f0:	4603      	mov	r3, r0
 80006f2:	4a22      	ldr	r2, [pc, #136]	; (800077c <main+0x124>)
 80006f4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  xTaskCreate(vTask_Scanner,(char*)"Task Scanner", 256, NULL, tskIDLE_PRIORITY + 3, &xTaskHandle_Scanner);
 80006f6:	4b22      	ldr	r3, [pc, #136]	; (8000780 <main+0x128>)
 80006f8:	9301      	str	r3, [sp, #4]
 80006fa:	2303      	movs	r3, #3
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	2300      	movs	r3, #0
 8000700:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000704:	491f      	ldr	r1, [pc, #124]	; (8000784 <main+0x12c>)
 8000706:	4820      	ldr	r0, [pc, #128]	; (8000788 <main+0x130>)
 8000708:	f008 f879 	bl	80087fe <xTaskCreate>
  xTaskCreate(vTask_Kyeboard,(char*)"Task Keyboard", 256, NULL, tskIDLE_PRIORITY + 3, &xTaskHandle_Keyboard);
 800070c:	4b1f      	ldr	r3, [pc, #124]	; (800078c <main+0x134>)
 800070e:	9301      	str	r3, [sp, #4]
 8000710:	2303      	movs	r3, #3
 8000712:	9300      	str	r3, [sp, #0]
 8000714:	2300      	movs	r3, #0
 8000716:	f44f 7280 	mov.w	r2, #256	; 0x100
 800071a:	491d      	ldr	r1, [pc, #116]	; (8000790 <main+0x138>)
 800071c:	481d      	ldr	r0, [pc, #116]	; (8000794 <main+0x13c>)
 800071e:	f008 f86e 	bl	80087fe <xTaskCreate>
  xTaskCreate(vTask_ContainerDetect,(char*)"Task Container Detect", 256, NULL, tskIDLE_PRIORITY + 3, &xTaskHandle_ContainerDetect);
 8000722:	4b1d      	ldr	r3, [pc, #116]	; (8000798 <main+0x140>)
 8000724:	9301      	str	r3, [sp, #4]
 8000726:	2303      	movs	r3, #3
 8000728:	9300      	str	r3, [sp, #0]
 800072a:	2300      	movs	r3, #0
 800072c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000730:	491a      	ldr	r1, [pc, #104]	; (800079c <main+0x144>)
 8000732:	481b      	ldr	r0, [pc, #108]	; (80007a0 <main+0x148>)
 8000734:	f008 f863 	bl	80087fe <xTaskCreate>
  xTaskCreate(vTask_LCD,(char*)"Task LCD", 256, NULL, tskIDLE_PRIORITY + 3, &xTaskHandle_LCD);
 8000738:	4b1a      	ldr	r3, [pc, #104]	; (80007a4 <main+0x14c>)
 800073a:	9301      	str	r3, [sp, #4]
 800073c:	2303      	movs	r3, #3
 800073e:	9300      	str	r3, [sp, #0]
 8000740:	2300      	movs	r3, #0
 8000742:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000746:	4918      	ldr	r1, [pc, #96]	; (80007a8 <main+0x150>)
 8000748:	4818      	ldr	r0, [pc, #96]	; (80007ac <main+0x154>)
 800074a:	f008 f858 	bl	80087fe <xTaskCreate>
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */

  xEventGroup_StatusFlags = xEventGroupCreate();
 800074e:	f007 f917 	bl	8007980 <xEventGroupCreate>
 8000752:	4603      	mov	r3, r0
 8000754:	4a16      	ldr	r2, [pc, #88]	; (80007b0 <main+0x158>)
 8000756:	6013      	str	r3, [r2, #0]

  TIM3->CR1 |= TIM_CR1_CEN;
 8000758:	4b16      	ldr	r3, [pc, #88]	; (80007b4 <main+0x15c>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a15      	ldr	r2, [pc, #84]	; (80007b4 <main+0x15c>)
 800075e:	f043 0301 	orr.w	r3, r3, #1
 8000762:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000764:	f007 f804 	bl	8007770 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000768:	e7fe      	b.n	8000768 <main+0x110>
 800076a:	bf00      	nop
 800076c:	0800a67c 	.word	0x0800a67c
 8000770:	58024400 	.word	0x58024400
 8000774:	0800a6e4 	.word	0x0800a6e4
 8000778:	08001fad 	.word	0x08001fad
 800077c:	20009a40 	.word	0x20009a40
 8000780:	20000120 	.word	0x20000120
 8000784:	0800a688 	.word	0x0800a688
 8000788:	080012c1 	.word	0x080012c1
 800078c:	20000124 	.word	0x20000124
 8000790:	0800a698 	.word	0x0800a698
 8000794:	08000f01 	.word	0x08000f01
 8000798:	2000eacc 	.word	0x2000eacc
 800079c:	0800a6a8 	.word	0x0800a6a8
 80007a0:	08001265 	.word	0x08001265
 80007a4:	2000a6d4 	.word	0x2000a6d4
 80007a8:	0800a6c0 	.word	0x0800a6c0
 80007ac:	08000e61 	.word	0x08000e61
 80007b0:	2000eac8 	.word	0x2000eac8
 80007b4:	40000400 	.word	0x40000400

080007b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b09c      	sub	sp, #112	; 0x70
 80007bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007c2:	224c      	movs	r2, #76	; 0x4c
 80007c4:	2100      	movs	r1, #0
 80007c6:	4618      	mov	r0, r3
 80007c8:	f009 ff3e 	bl	800a648 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007cc:	1d3b      	adds	r3, r7, #4
 80007ce:	2220      	movs	r2, #32
 80007d0:	2100      	movs	r1, #0
 80007d2:	4618      	mov	r0, r3
 80007d4:	f009 ff38 	bl	800a648 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80007d8:	2002      	movs	r0, #2
 80007da:	f003 f831 	bl	8003840 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80007de:	2300      	movs	r3, #0
 80007e0:	603b      	str	r3, [r7, #0]
 80007e2:	4b30      	ldr	r3, [pc, #192]	; (80008a4 <SystemClock_Config+0xec>)
 80007e4:	699b      	ldr	r3, [r3, #24]
 80007e6:	4a2f      	ldr	r2, [pc, #188]	; (80008a4 <SystemClock_Config+0xec>)
 80007e8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007ec:	6193      	str	r3, [r2, #24]
 80007ee:	4b2d      	ldr	r3, [pc, #180]	; (80008a4 <SystemClock_Config+0xec>)
 80007f0:	699b      	ldr	r3, [r3, #24]
 80007f2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007f6:	603b      	str	r3, [r7, #0]
 80007f8:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007fa:	bf00      	nop
 80007fc:	4b29      	ldr	r3, [pc, #164]	; (80008a4 <SystemClock_Config+0xec>)
 80007fe:	699b      	ldr	r3, [r3, #24]
 8000800:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000804:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000808:	d1f8      	bne.n	80007fc <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 800080a:	2322      	movs	r3, #34	; 0x22
 800080c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800080e:	2301      	movs	r3, #1
 8000810:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000812:	2340      	movs	r3, #64	; 0x40
 8000814:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000816:	2301      	movs	r3, #1
 8000818:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800081a:	2302      	movs	r3, #2
 800081c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800081e:	2300      	movs	r3, #0
 8000820:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000822:	2304      	movs	r3, #4
 8000824:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 8000826:	2322      	movs	r3, #34	; 0x22
 8000828:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 800082a:	2301      	movs	r3, #1
 800082c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 800082e:	2306      	movs	r3, #6
 8000830:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000832:	2302      	movs	r3, #2
 8000834:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000836:	230c      	movs	r3, #12
 8000838:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800083a:	2300      	movs	r3, #0
 800083c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 800083e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000842:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000844:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000848:	4618      	mov	r0, r3
 800084a:	f003 f833 	bl	80038b4 <HAL_RCC_OscConfig>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000854:	f001 fbc4 	bl	8001fe0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000858:	233f      	movs	r3, #63	; 0x3f
 800085a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800085c:	2303      	movs	r3, #3
 800085e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000860:	2300      	movs	r3, #0
 8000862:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000864:	2308      	movs	r3, #8
 8000866:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000868:	2340      	movs	r3, #64	; 0x40
 800086a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800086c:	2340      	movs	r3, #64	; 0x40
 800086e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000870:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000874:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000876:	2340      	movs	r3, #64	; 0x40
 8000878:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800087a:	1d3b      	adds	r3, r7, #4
 800087c:	2103      	movs	r1, #3
 800087e:	4618      	mov	r0, r3
 8000880:	f003 fba6 	bl	8003fd0 <HAL_RCC_ClockConfig>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800088a:	f001 fba9 	bl	8001fe0 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800088e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000892:	2100      	movs	r1, #0
 8000894:	2000      	movs	r0, #0
 8000896:	f003 fd51 	bl	800433c <HAL_RCC_MCOConfig>
}
 800089a:	bf00      	nop
 800089c:	3770      	adds	r7, #112	; 0x70
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	58024800 	.word	0x58024800

080008a8 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 80008ac:	4b13      	ldr	r3, [pc, #76]	; (80008fc <MX_COMP1_Init+0x54>)
 80008ae:	4a14      	ldr	r2, [pc, #80]	; (8000900 <MX_COMP1_Init+0x58>)
 80008b0:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_IO1;
 80008b2:	4b12      	ldr	r3, [pc, #72]	; (80008fc <MX_COMP1_Init+0x54>)
 80008b4:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80008b8:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 80008ba:	4b10      	ldr	r3, [pc, #64]	; (80008fc <MX_COMP1_Init+0x54>)
 80008bc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80008c0:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80008c2:	4b0e      	ldr	r3, [pc, #56]	; (80008fc <MX_COMP1_Init+0x54>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_MEDIUM;
 80008c8:	4b0c      	ldr	r3, [pc, #48]	; (80008fc <MX_COMP1_Init+0x54>)
 80008ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008ce:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80008d0:	4b0a      	ldr	r3, [pc, #40]	; (80008fc <MX_COMP1_Init+0x54>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 80008d6:	4b09      	ldr	r3, [pc, #36]	; (80008fc <MX_COMP1_Init+0x54>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80008dc:	4b07      	ldr	r3, [pc, #28]	; (80008fc <MX_COMP1_Init+0x54>)
 80008de:	2200      	movs	r2, #0
 80008e0:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80008e2:	4b06      	ldr	r3, [pc, #24]	; (80008fc <MX_COMP1_Init+0x54>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80008e8:	4804      	ldr	r0, [pc, #16]	; (80008fc <MX_COMP1_Init+0x54>)
 80008ea:	f001 ffaf 	bl	800284c <HAL_COMP_Init>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_COMP1_Init+0x50>
  {
    Error_Handler();
 80008f4:	f001 fb74 	bl	8001fe0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80008f8:	bf00      	nop
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	2000bf88 	.word	0x2000bf88
 8000900:	5800380c 	.word	0x5800380c

08000904 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000908:	4b13      	ldr	r3, [pc, #76]	; (8000958 <MX_COMP2_Init+0x54>)
 800090a:	4a14      	ldr	r2, [pc, #80]	; (800095c <MX_COMP2_Init+0x58>)
 800090c:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_IO1;
 800090e:	4b12      	ldr	r3, [pc, #72]	; (8000958 <MX_COMP2_Init+0x54>)
 8000910:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000914:	611a      	str	r2, [r3, #16]
  hcomp2.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8000916:	4b10      	ldr	r3, [pc, #64]	; (8000958 <MX_COMP2_Init+0x54>)
 8000918:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800091c:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800091e:	4b0e      	ldr	r3, [pc, #56]	; (8000958 <MX_COMP2_Init+0x54>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_MEDIUM;
 8000924:	4b0c      	ldr	r3, [pc, #48]	; (8000958 <MX_COMP2_Init+0x54>)
 8000926:	f44f 7200 	mov.w	r2, #512	; 0x200
 800092a:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800092c:	4b0a      	ldr	r3, [pc, #40]	; (8000958 <MX_COMP2_Init+0x54>)
 800092e:	2200      	movs	r2, #0
 8000930:	61da      	str	r2, [r3, #28]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8000932:	4b09      	ldr	r3, [pc, #36]	; (8000958 <MX_COMP2_Init+0x54>)
 8000934:	2200      	movs	r2, #0
 8000936:	609a      	str	r2, [r3, #8]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000938:	4b07      	ldr	r3, [pc, #28]	; (8000958 <MX_COMP2_Init+0x54>)
 800093a:	2200      	movs	r2, #0
 800093c:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800093e:	4b06      	ldr	r3, [pc, #24]	; (8000958 <MX_COMP2_Init+0x54>)
 8000940:	2200      	movs	r2, #0
 8000942:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000944:	4804      	ldr	r0, [pc, #16]	; (8000958 <MX_COMP2_Init+0x54>)
 8000946:	f001 ff81 	bl	800284c <HAL_COMP_Init>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_COMP2_Init+0x50>
  {
    Error_Handler();
 8000950:	f001 fb46 	bl	8001fe0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8000954:	bf00      	nop
 8000956:	bd80      	pop	{r7, pc}
 8000958:	2000ea9c 	.word	0x2000ea9c
 800095c:	58003810 	.word	0x58003810

08000960 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE END ETH_Init 0 */

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000964:	4b22      	ldr	r3, [pc, #136]	; (80009f0 <MX_ETH_Init+0x90>)
 8000966:	4a23      	ldr	r2, [pc, #140]	; (80009f4 <MX_ETH_Init+0x94>)
 8000968:	601a      	str	r2, [r3, #0]
  heth.Init.MACAddr[0] =   0x00;
 800096a:	4b21      	ldr	r3, [pc, #132]	; (80009f0 <MX_ETH_Init+0x90>)
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	2200      	movs	r2, #0
 8000970:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 8000972:	4b1f      	ldr	r3, [pc, #124]	; (80009f0 <MX_ETH_Init+0x90>)
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	3301      	adds	r3, #1
 8000978:	2280      	movs	r2, #128	; 0x80
 800097a:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 800097c:	4b1c      	ldr	r3, [pc, #112]	; (80009f0 <MX_ETH_Init+0x90>)
 800097e:	685b      	ldr	r3, [r3, #4]
 8000980:	3302      	adds	r3, #2
 8000982:	22e1      	movs	r2, #225	; 0xe1
 8000984:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 8000986:	4b1a      	ldr	r3, [pc, #104]	; (80009f0 <MX_ETH_Init+0x90>)
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	3303      	adds	r3, #3
 800098c:	2200      	movs	r2, #0
 800098e:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 8000990:	4b17      	ldr	r3, [pc, #92]	; (80009f0 <MX_ETH_Init+0x90>)
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	3304      	adds	r3, #4
 8000996:	2200      	movs	r2, #0
 8000998:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 800099a:	4b15      	ldr	r3, [pc, #84]	; (80009f0 <MX_ETH_Init+0x90>)
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	3305      	adds	r3, #5
 80009a0:	2200      	movs	r2, #0
 80009a2:	701a      	strb	r2, [r3, #0]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80009a4:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <MX_ETH_Init+0x90>)
 80009a6:	2201      	movs	r2, #1
 80009a8:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80009aa:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <MX_ETH_Init+0x90>)
 80009ac:	4a12      	ldr	r2, [pc, #72]	; (80009f8 <MX_ETH_Init+0x98>)
 80009ae:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	; (80009f0 <MX_ETH_Init+0x90>)
 80009b2:	4a12      	ldr	r2, [pc, #72]	; (80009fc <MX_ETH_Init+0x9c>)
 80009b4:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80009b6:	4b0e      	ldr	r3, [pc, #56]	; (80009f0 <MX_ETH_Init+0x90>)
 80009b8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80009bc:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80009be:	480c      	ldr	r0, [pc, #48]	; (80009f0 <MX_ETH_Init+0x90>)
 80009c0:	f002 f94e 	bl	8002c60 <HAL_ETH_Init>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_ETH_Init+0x6e>
  {
    Error_Handler();
 80009ca:	f001 fb09 	bl	8001fe0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80009ce:	2234      	movs	r2, #52	; 0x34
 80009d0:	2100      	movs	r1, #0
 80009d2:	480b      	ldr	r0, [pc, #44]	; (8000a00 <MX_ETH_Init+0xa0>)
 80009d4:	f009 fe38 	bl	800a648 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80009d8:	4b09      	ldr	r3, [pc, #36]	; (8000a00 <MX_ETH_Init+0xa0>)
 80009da:	2221      	movs	r2, #33	; 0x21
 80009dc:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80009de:	4b08      	ldr	r3, [pc, #32]	; (8000a00 <MX_ETH_Init+0xa0>)
 80009e0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80009e4:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80009e6:	4b06      	ldr	r3, [pc, #24]	; (8000a00 <MX_ETH_Init+0xa0>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80009ec:	bf00      	nop
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	2000ead0 	.word	0x2000ead0
 80009f4:	40028000 	.word	0x40028000
 80009f8:	20000088 	.word	0x20000088
 80009fc:	20000028 	.word	0x20000028
 8000a00:	2000eb58 	.word	0x2000eb58

08000a04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a08:	4b26      	ldr	r3, [pc, #152]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a0a:	4a27      	ldr	r2, [pc, #156]	; (8000aa8 <MX_USART1_UART_Init+0xa4>)
 8000a0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a0e:	4b25      	ldr	r3, [pc, #148]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a10:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a16:	4b23      	ldr	r3, [pc, #140]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a1c:	4b21      	ldr	r3, [pc, #132]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a22:	4b20      	ldr	r3, [pc, #128]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a28:	4b1e      	ldr	r3, [pc, #120]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a2a:	220c      	movs	r2, #12
 8000a2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a2e:	4b1d      	ldr	r3, [pc, #116]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a34:	4b1b      	ldr	r3, [pc, #108]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a3a:	4b1a      	ldr	r3, [pc, #104]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a40:	4b18      	ldr	r3, [pc, #96]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8000a46:	4b17      	ldr	r3, [pc, #92]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a48:	2230      	movs	r2, #48	; 0x30
 8000a4a:	629a      	str	r2, [r3, #40]	; 0x28
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8000a4c:	4b15      	ldr	r3, [pc, #84]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a4e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a52:	63da      	str	r2, [r3, #60]	; 0x3c
  huart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8000a54:	4b13      	ldr	r3, [pc, #76]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a5a:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a5c:	4811      	ldr	r0, [pc, #68]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a5e:	f005 fcff 	bl	8006460 <HAL_UART_Init>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_USART1_UART_Init+0x68>
  {
    Error_Handler();
 8000a68:	f001 faba 	bl	8001fe0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	480d      	ldr	r0, [pc, #52]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a70:	f006 fd4a 	bl	8007508 <HAL_UARTEx_SetTxFifoThreshold>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_USART1_UART_Init+0x7a>
  {
    Error_Handler();
 8000a7a:	f001 fab1 	bl	8001fe0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a7e:	2100      	movs	r1, #0
 8000a80:	4808      	ldr	r0, [pc, #32]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a82:	f006 fd7f 	bl	8007584 <HAL_UARTEx_SetRxFifoThreshold>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a8c:	f001 faa8 	bl	8001fe0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a90:	4804      	ldr	r0, [pc, #16]	; (8000aa4 <MX_USART1_UART_Init+0xa0>)
 8000a92:	f006 fd00 	bl	8007496 <HAL_UARTEx_DisableFifoMode>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_USART1_UART_Init+0x9c>
  {
    Error_Handler();
 8000a9c:	f001 faa0 	bl	8001fe0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000aa0:	bf00      	nop
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	2000c5b4 	.word	0x2000c5b4
 8000aa8:	40011000 	.word	0x40011000

08000aac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ab0:	4b22      	ldr	r3, [pc, #136]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000ab2:	4a23      	ldr	r2, [pc, #140]	; (8000b40 <MX_USART3_UART_Init+0x94>)
 8000ab4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ab6:	4b21      	ldr	r3, [pc, #132]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000ab8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000abc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000abe:	4b1f      	ldr	r3, [pc, #124]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ac4:	4b1d      	ldr	r3, [pc, #116]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000aca:	4b1c      	ldr	r3, [pc, #112]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ad0:	4b1a      	ldr	r3, [pc, #104]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000ad2:	220c      	movs	r2, #12
 8000ad4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ad6:	4b19      	ldr	r3, [pc, #100]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000adc:	4b17      	ldr	r3, [pc, #92]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ae2:	4b16      	ldr	r3, [pc, #88]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ae8:	4b14      	ldr	r3, [pc, #80]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000aee:	4b13      	ldr	r3, [pc, #76]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000af4:	4811      	ldr	r0, [pc, #68]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000af6:	f005 fcb3 	bl	8006460 <HAL_UART_Init>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000b00:	f001 fa6e 	bl	8001fe0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b04:	2100      	movs	r1, #0
 8000b06:	480d      	ldr	r0, [pc, #52]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000b08:	f006 fcfe 	bl	8007508 <HAL_UARTEx_SetTxFifoThreshold>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000b12:	f001 fa65 	bl	8001fe0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b16:	2100      	movs	r1, #0
 8000b18:	4808      	ldr	r0, [pc, #32]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000b1a:	f006 fd33 	bl	8007584 <HAL_UARTEx_SetRxFifoThreshold>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000b24:	f001 fa5c 	bl	8001fe0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000b28:	4804      	ldr	r0, [pc, #16]	; (8000b3c <MX_USART3_UART_Init+0x90>)
 8000b2a:	f006 fcb4 	bl	8007496 <HAL_UARTEx_DisableFifoMode>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000b34:	f001 fa54 	bl	8001fe0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	2000a644 	.word	0x2000a644
 8000b40:	40004800 	.word	0x40004800

08000b44 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000b48:	bf00      	nop
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
	...

08000b54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b08e      	sub	sp, #56	; 0x38
 8000b58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b5e:	2200      	movs	r2, #0
 8000b60:	601a      	str	r2, [r3, #0]
 8000b62:	605a      	str	r2, [r3, #4]
 8000b64:	609a      	str	r2, [r3, #8]
 8000b66:	60da      	str	r2, [r3, #12]
 8000b68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b6a:	4bb4      	ldr	r3, [pc, #720]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000b6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b70:	4ab2      	ldr	r2, [pc, #712]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000b72:	f043 0310 	orr.w	r3, r3, #16
 8000b76:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b7a:	4bb0      	ldr	r3, [pc, #704]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000b7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b80:	f003 0310 	and.w	r3, r3, #16
 8000b84:	623b      	str	r3, [r7, #32]
 8000b86:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b88:	4bac      	ldr	r3, [pc, #688]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b8e:	4aab      	ldr	r2, [pc, #684]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000b90:	f043 0304 	orr.w	r3, r3, #4
 8000b94:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b98:	4ba8      	ldr	r3, [pc, #672]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000b9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b9e:	f003 0304 	and.w	r3, r3, #4
 8000ba2:	61fb      	str	r3, [r7, #28]
 8000ba4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ba6:	4ba5      	ldr	r3, [pc, #660]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bac:	4aa3      	ldr	r2, [pc, #652]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000bae:	f043 0320 	orr.w	r3, r3, #32
 8000bb2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000bb6:	4ba1      	ldr	r3, [pc, #644]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000bb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bbc:	f003 0320 	and.w	r3, r3, #32
 8000bc0:	61bb      	str	r3, [r7, #24]
 8000bc2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bc4:	4b9d      	ldr	r3, [pc, #628]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000bc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bca:	4a9c      	ldr	r2, [pc, #624]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000bcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bd0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000bd4:	4b99      	ldr	r3, [pc, #612]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000bd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bde:	617b      	str	r3, [r7, #20]
 8000be0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be2:	4b96      	ldr	r3, [pc, #600]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000be4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000be8:	4a94      	ldr	r2, [pc, #592]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000bea:	f043 0301 	orr.w	r3, r3, #1
 8000bee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000bf2:	4b92      	ldr	r3, [pc, #584]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000bf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bf8:	f003 0301 	and.w	r3, r3, #1
 8000bfc:	613b      	str	r3, [r7, #16]
 8000bfe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c00:	4b8e      	ldr	r3, [pc, #568]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000c02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c06:	4a8d      	ldr	r2, [pc, #564]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000c08:	f043 0302 	orr.w	r3, r3, #2
 8000c0c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c10:	4b8a      	ldr	r3, [pc, #552]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000c12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c1e:	4b87      	ldr	r3, [pc, #540]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000c20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c24:	4a85      	ldr	r2, [pc, #532]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000c26:	f043 0308 	orr.w	r3, r3, #8
 8000c2a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c2e:	4b83      	ldr	r3, [pc, #524]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000c30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c34:	f003 0308 	and.w	r3, r3, #8
 8000c38:	60bb      	str	r3, [r7, #8]
 8000c3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c3c:	4b7f      	ldr	r3, [pc, #508]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000c3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c42:	4a7e      	ldr	r2, [pc, #504]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000c44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c48:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c4c:	4b7b      	ldr	r3, [pc, #492]	; (8000e3c <MX_GPIO_Init+0x2e8>)
 8000c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c56:	607b      	str	r3, [r7, #4]
 8000c58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RW_LCD_Pin|D0_LCD_Pin|D1_LCD_Pin|D2_LCD_Pin
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	21ff      	movs	r1, #255	; 0xff
 8000c5e:	4878      	ldr	r0, [pc, #480]	; (8000e40 <MX_GPIO_Init+0x2ec>)
 8000c60:	f002 fdd4 	bl	800380c <HAL_GPIO_WritePin>
                          |D3_LCD_Pin|RS_LCD_Pin|E_LCD_Pin|LED_YELLOW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, S0_Pin|S1_Pin|S2_Pin|S3_Pin, GPIO_PIN_RESET);
 8000c64:	2200      	movs	r2, #0
 8000c66:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000c6a:	4876      	ldr	r0, [pc, #472]	; (8000e44 <MX_GPIO_Init+0x2f0>)
 8000c6c:	f002 fdce 	bl	800380c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LIGHT_CONTROL_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000c70:	2200      	movs	r2, #0
 8000c72:	f244 4101 	movw	r1, #17409	; 0x4401
 8000c76:	4874      	ldr	r0, [pc, #464]	; (8000e48 <MX_GPIO_Init+0x2f4>)
 8000c78:	f002 fdc8 	bl	800380c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_FS_PWR_EN_Pin|ROW0_Pin|ROW1_Pin|ROW2_Pin
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	f240 410f 	movw	r1, #1039	; 0x40f
 8000c82:	4872      	ldr	r0, [pc, #456]	; (8000e4c <MX_GPIO_Init+0x2f8>)
 8000c84:	f002 fdc2 	bl	800380c <HAL_GPIO_WritePin>
                          |ROW3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RW_LCD_Pin D0_LCD_Pin D1_LCD_Pin D2_LCD_Pin
                           D3_LCD_Pin RS_LCD_Pin E_LCD_Pin LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = RW_LCD_Pin|D0_LCD_Pin|D1_LCD_Pin|D2_LCD_Pin
 8000c88:	23ff      	movs	r3, #255	; 0xff
 8000c8a:	627b      	str	r3, [r7, #36]	; 0x24
                          |D3_LCD_Pin|RS_LCD_Pin|E_LCD_Pin|LED_YELLOW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c94:	2300      	movs	r3, #0
 8000c96:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4868      	ldr	r0, [pc, #416]	; (8000e40 <MX_GPIO_Init+0x2ec>)
 8000ca0:	f002 fbf4 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ca4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ca8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000caa:	2300      	movs	r3, #0
 8000cac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4865      	ldr	r0, [pc, #404]	; (8000e50 <MX_GPIO_Init+0x2fc>)
 8000cba:	f002 fbe7 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pins : MUX1_Pin MUX2_Pin MUX3_Pin MUX4_Pin
                           MUX5_Pin MUX6_Pin MUX7_Pin MUX8_Pin */
  GPIO_InitStruct.Pin = MUX1_Pin|MUX2_Pin|MUX3_Pin|MUX4_Pin
 8000cbe:	23ff      	movs	r3, #255	; 0xff
 8000cc0:	627b      	str	r3, [r7, #36]	; 0x24
                          |MUX5_Pin|MUX6_Pin|MUX7_Pin|MUX8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000cca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cce:	4619      	mov	r1, r3
 8000cd0:	485c      	ldr	r0, [pc, #368]	; (8000e44 <MX_GPIO_Init+0x2f0>)
 8000cd2:	f002 fbdb 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pins : S0_Pin S1_Pin S2_Pin S3_Pin */
  GPIO_InitStruct.Pin = S0_Pin|S1_Pin|S2_Pin|S3_Pin;
 8000cd6:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000cda:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ce8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cec:	4619      	mov	r1, r3
 8000cee:	4855      	ldr	r0, [pc, #340]	; (8000e44 <MX_GPIO_Init+0x2f0>)
 8000cf0:	f002 fbcc 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pin : TIM3_CH1_LINE_ST_Pin */
  GPIO_InitStruct.Pin = TIM3_CH1_LINE_ST_Pin;
 8000cf4:	2340      	movs	r3, #64	; 0x40
 8000cf6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d00:	2300      	movs	r3, #0
 8000d02:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000d04:	2302      	movs	r3, #2
 8000d06:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(TIM3_CH1_LINE_ST_GPIO_Port, &GPIO_InitStruct);
 8000d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4851      	ldr	r0, [pc, #324]	; (8000e54 <MX_GPIO_Init+0x300>)
 8000d10:	f002 fbbc 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LIGHT_CONTROL_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LIGHT_CONTROL_Pin|LED_RED_Pin;
 8000d14:	f244 4301 	movw	r3, #17409	; 0x4401
 8000d18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d22:	2300      	movs	r3, #0
 8000d24:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4846      	ldr	r0, [pc, #280]	; (8000e48 <MX_GPIO_Init+0x2f4>)
 8000d2e:	f002 fbad 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pin : CONTAINER_DETECT_Pin */
  GPIO_InitStruct.Pin = CONTAINER_DETECT_Pin;
 8000d32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CONTAINER_DETECT_GPIO_Port, &GPIO_InitStruct);
 8000d40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d44:	4619      	mov	r1, r3
 8000d46:	483e      	ldr	r0, [pc, #248]	; (8000e40 <MX_GPIO_Init+0x2ec>)
 8000d48:	f002 fba0 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pins : LINE1_EOS_Pin LINE2_EOS_Pin */
  GPIO_InitStruct.Pin = LINE1_EOS_Pin|LINE2_EOS_Pin;
 8000d4c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000d50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d52:	2300      	movs	r3, #0
 8000d54:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4837      	ldr	r0, [pc, #220]	; (8000e40 <MX_GPIO_Init+0x2ec>)
 8000d62:	f002 fb93 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_PWR_EN_Pin ROW0_Pin ROW1_Pin ROW2_Pin
                           ROW3_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin|ROW0_Pin|ROW1_Pin|ROW2_Pin
 8000d66:	f240 430f 	movw	r3, #1039	; 0x40f
 8000d6a:	627b      	str	r3, [r7, #36]	; 0x24
                          |ROW3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d70:	2300      	movs	r3, #0
 8000d72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d74:	2300      	movs	r3, #0
 8000d76:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	4833      	ldr	r0, [pc, #204]	; (8000e4c <MX_GPIO_Init+0x2f8>)
 8000d80:	f002 fb84 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000d84:	2380      	movs	r3, #128	; 0x80
 8000d86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d88:	4b33      	ldr	r3, [pc, #204]	; (8000e58 <MX_GPIO_Init+0x304>)
 8000d8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000d90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d94:	4619      	mov	r1, r3
 8000d96:	4831      	ldr	r0, [pc, #196]	; (8000e5c <MX_GPIO_Init+0x308>)
 8000d98:	f002 fb78 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000d9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000da0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da2:	2302      	movs	r3, #2
 8000da4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da6:	2300      	movs	r3, #0
 8000da8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000daa:	2300      	movs	r3, #0
 8000dac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000dae:	2300      	movs	r3, #0
 8000db0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000db6:	4619      	mov	r1, r3
 8000db8:	4826      	ldr	r0, [pc, #152]	; (8000e54 <MX_GPIO_Init+0x300>)
 8000dba:	f002 fb67 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000dbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dc2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000dcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4820      	ldr	r0, [pc, #128]	; (8000e54 <MX_GPIO_Init+0x300>)
 8000dd4:	f002 fb5a 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000dd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ddc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dde:	2302      	movs	r3, #2
 8000de0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de6:	2300      	movs	r3, #0
 8000de8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000dea:	230a      	movs	r3, #10
 8000dec:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000dee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000df2:	4619      	mov	r1, r3
 8000df4:	4817      	ldr	r0, [pc, #92]	; (8000e54 <MX_GPIO_Init+0x300>)
 8000df6:	f002 fb49 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pins : COL0_Pin COL1_Pin COL2_Pin COL3_Pin */
  GPIO_InitStruct.Pin = COL0_Pin|COL1_Pin|COL2_Pin|COL3_Pin;
 8000dfa:	23f0      	movs	r3, #240	; 0xf0
 8000dfc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e02:	2302      	movs	r3, #2
 8000e04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	480f      	ldr	r0, [pc, #60]	; (8000e4c <MX_GPIO_Init+0x2f8>)
 8000e0e:	f002 fb3d 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pin : TIM17_CH1_LINE_CLK_Pin */
  GPIO_InitStruct.Pin = TIM17_CH1_LINE_CLK_Pin;
 8000e12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e20:	2300      	movs	r3, #0
 8000e22:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 8000e24:	2301      	movs	r3, #1
 8000e26:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(TIM17_CH1_LINE_CLK_GPIO_Port, &GPIO_InitStruct);
 8000e28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	4806      	ldr	r0, [pc, #24]	; (8000e48 <MX_GPIO_Init+0x2f4>)
 8000e30:	f002 fb2c 	bl	800348c <HAL_GPIO_Init>

}
 8000e34:	bf00      	nop
 8000e36:	3738      	adds	r7, #56	; 0x38
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	58024400 	.word	0x58024400
 8000e40:	58021000 	.word	0x58021000
 8000e44:	58021400 	.word	0x58021400
 8000e48:	58020400 	.word	0x58020400
 8000e4c:	58020c00 	.word	0x58020c00
 8000e50:	58020800 	.word	0x58020800
 8000e54:	58020000 	.word	0x58020000
 8000e58:	11110000 	.word	0x11110000
 8000e5c:	58021800 	.word	0x58021800

08000e60 <vTask_LCD>:
  * @brief  Function implementing the LCDTask thread.
  * @param  argument: Not used
  * @retval None
  */
void vTask_LCD(void *pvParameters)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  /* Infinite loop */

	TuningLCD();
 8000e68:	f000 fe14 	bl	8001a94 <TuningLCD>

	for(;;)
	{
	//	osEventFlagsWait(event_group_1_id, FLAG_REQUEST_LCD_UPDATE, osFlagsWaitAny, osWaitForever);

		CommandLCD(0x01);   		// clear LCD pointer to 0 adsress SDRAM
 8000e6c:	2001      	movs	r0, #1
 8000e6e:	f000 fe65 	bl	8001b3c <CommandLCD>
		osDelay(2);
 8000e72:	2002      	movs	r0, #2
 8000e74:	f006 fd35 	bl	80078e2 <osDelay>
		WriteLCD(PositionLCD[0]);
 8000e78:	4b20      	ldr	r3, [pc, #128]	; (8000efc <vTask_LCD+0x9c>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f000 fea3 	bl	8001bc8 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8000e82:	2001      	movs	r0, #1
 8000e84:	f006 fd2d 	bl	80078e2 <osDelay>
		WriteLCD(PositionLCD[1]);
 8000e88:	4b1c      	ldr	r3, [pc, #112]	; (8000efc <vTask_LCD+0x9c>)
 8000e8a:	785b      	ldrb	r3, [r3, #1]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f000 fe9b 	bl	8001bc8 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8000e92:	2001      	movs	r0, #1
 8000e94:	f006 fd25 	bl	80078e2 <osDelay>
		WriteLCD(PositionLCD[2]);
 8000e98:	4b18      	ldr	r3, [pc, #96]	; (8000efc <vTask_LCD+0x9c>)
 8000e9a:	789b      	ldrb	r3, [r3, #2]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f000 fe93 	bl	8001bc8 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	f006 fd1d 	bl	80078e2 <osDelay>
		WriteLCD(PositionLCD[3]);
 8000ea8:	4b14      	ldr	r3, [pc, #80]	; (8000efc <vTask_LCD+0x9c>)
 8000eaa:	78db      	ldrb	r3, [r3, #3]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f000 fe8b 	bl	8001bc8 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	f006 fd15 	bl	80078e2 <osDelay>
		WriteLCD(PositionLCD[4]);
 8000eb8:	4b10      	ldr	r3, [pc, #64]	; (8000efc <vTask_LCD+0x9c>)
 8000eba:	791b      	ldrb	r3, [r3, #4]
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f000 fe83 	bl	8001bc8 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8000ec2:	2001      	movs	r0, #1
 8000ec4:	f006 fd0d 	bl	80078e2 <osDelay>
		WriteLCD(PositionLCD[5]);
 8000ec8:	4b0c      	ldr	r3, [pc, #48]	; (8000efc <vTask_LCD+0x9c>)
 8000eca:	795b      	ldrb	r3, [r3, #5]
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f000 fe7b 	bl	8001bc8 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	f006 fd05 	bl	80078e2 <osDelay>
		WriteLCD(PositionLCD[6]);
 8000ed8:	4b08      	ldr	r3, [pc, #32]	; (8000efc <vTask_LCD+0x9c>)
 8000eda:	799b      	ldrb	r3, [r3, #6]
 8000edc:	4618      	mov	r0, r3
 8000ede:	f000 fe73 	bl	8001bc8 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8000ee2:	2001      	movs	r0, #1
 8000ee4:	f006 fcfd 	bl	80078e2 <osDelay>
		WriteLCD(PositionLCD[7]);
 8000ee8:	4b04      	ldr	r3, [pc, #16]	; (8000efc <vTask_LCD+0x9c>)
 8000eea:	79db      	ldrb	r3, [r3, #7]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f000 fe6b 	bl	8001bc8 <WriteLCD>
		osDelay(250);
 8000ef2:	20fa      	movs	r0, #250	; 0xfa
 8000ef4:	f006 fcf5 	bl	80078e2 <osDelay>
		CommandLCD(0x01);   		// clear LCD pointer to 0 adsress SDRAM
 8000ef8:	e7b8      	b.n	8000e6c <vTask_LCD+0xc>
 8000efa:	bf00      	nop
 8000efc:	2000ea94 	.word	0x2000ea94

08000f00 <vTask_Kyeboard>:
  * @brief  Function implementing the LCDTask thread.
  * @param  argument: Not used
  * @retval None
  */
void vTask_Kyeboard(void *pvParameters)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b088      	sub	sp, #32
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	77fb      	strb	r3, [r7, #31]
	uint32_t key_current_state = 0, key_previous_state = 0, key_current_status = 0, key_previous_status = 0, key_event_status = 0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	61bb      	str	r3, [r7, #24]
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]
 8000f14:	2300      	movs	r3, #0
 8000f16:	613b      	str	r3, [r7, #16]
 8000f18:	2300      	movs	r3, #0
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	60bb      	str	r3, [r7, #8]
	   *	in memory:
	   *
	   *				D#0*C987B654A321
	   */

	  key_current_state = 0;
 8000f20:	2300      	movs	r3, #0
 8000f22:	61bb      	str	r3, [r7, #24]

	  for(i=0; i<4; i++)
 8000f24:	2300      	movs	r3, #0
 8000f26:	77fb      	strb	r3, [r7, #31]
 8000f28:	e029      	b.n	8000f7e <vTask_Kyeboard+0x7e>
	  {
		  KEY_GPIO_Port->BSRR |= (ROW0_Pin << i); // set row
 8000f2a:	4b25      	ldr	r3, [pc, #148]	; (8000fc0 <vTask_Kyeboard+0xc0>)
 8000f2c:	699b      	ldr	r3, [r3, #24]
 8000f2e:	7ffa      	ldrb	r2, [r7, #31]
 8000f30:	2101      	movs	r1, #1
 8000f32:	fa01 f202 	lsl.w	r2, r1, r2
 8000f36:	4611      	mov	r1, r2
 8000f38:	4a21      	ldr	r2, [pc, #132]	; (8000fc0 <vTask_Kyeboard+0xc0>)
 8000f3a:	430b      	orrs	r3, r1
 8000f3c:	6193      	str	r3, [r2, #24]
		  HAL_Delay(1);
 8000f3e:	2001      	movs	r0, #1
 8000f40:	f001 fc4c 	bl	80027dc <HAL_Delay>
		  key_current_state |= ( ((KEY_GPIO_Port->IDR & 0x000000f0) >> 4) << (i * 4) );
 8000f44:	4b1e      	ldr	r3, [pc, #120]	; (8000fc0 <vTask_Kyeboard+0xc0>)
 8000f46:	691b      	ldr	r3, [r3, #16]
 8000f48:	091b      	lsrs	r3, r3, #4
 8000f4a:	f003 020f 	and.w	r2, r3, #15
 8000f4e:	7ffb      	ldrb	r3, [r7, #31]
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	fa02 f303 	lsl.w	r3, r2, r3
 8000f56:	69ba      	ldr	r2, [r7, #24]
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	61bb      	str	r3, [r7, #24]
		  KEY_GPIO_Port->BSRR |= (ROW0_Pin << (i + 16)); // clear row
 8000f5c:	4b18      	ldr	r3, [pc, #96]	; (8000fc0 <vTask_Kyeboard+0xc0>)
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	7ffa      	ldrb	r2, [r7, #31]
 8000f62:	3210      	adds	r2, #16
 8000f64:	2101      	movs	r1, #1
 8000f66:	fa01 f202 	lsl.w	r2, r1, r2
 8000f6a:	4611      	mov	r1, r2
 8000f6c:	4a14      	ldr	r2, [pc, #80]	; (8000fc0 <vTask_Kyeboard+0xc0>)
 8000f6e:	430b      	orrs	r3, r1
 8000f70:	6193      	str	r3, [r2, #24]
		  HAL_Delay(1);
 8000f72:	2001      	movs	r0, #1
 8000f74:	f001 fc32 	bl	80027dc <HAL_Delay>
	  for(i=0; i<4; i++)
 8000f78:	7ffb      	ldrb	r3, [r7, #31]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	77fb      	strb	r3, [r7, #31]
 8000f7e:	7ffb      	ldrb	r3, [r7, #31]
 8000f80:	2b03      	cmp	r3, #3
 8000f82:	d9d2      	bls.n	8000f2a <vTask_Kyeboard+0x2a>
	  }

	  for (i=0; i<16; i++)
 8000f84:	2300      	movs	r3, #0
 8000f86:	77fb      	strb	r3, [r7, #31]
 8000f88:	e04b      	b.n	8001022 <vTask_Kyeboard+0x122>
	  {
		  if (key_current_state & (1 << i))
 8000f8a:	7ffb      	ldrb	r3, [r7, #31]
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f92:	461a      	mov	r2, r3
 8000f94:	69bb      	ldr	r3, [r7, #24]
 8000f96:	4013      	ands	r3, r2
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d013      	beq.n	8000fc4 <vTask_Kyeboard+0xc4>
		  {
			  if (key_previous_state & (1 << i))
 8000f9c:	7ffb      	ldrb	r3, [r7, #31]
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	4013      	ands	r3, r2
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d01c      	beq.n	8000fe8 <vTask_Kyeboard+0xe8>
			  {
				  key_current_status |= (1 << i);
 8000fae:	7ffb      	ldrb	r3, [r7, #31]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	e013      	b.n	8000fe8 <vTask_Kyeboard+0xe8>
 8000fc0:	58020c00 	.word	0x58020c00
			  }
		  }
		  else
		  {
			  if (!(key_previous_state & (1 << i)))
 8000fc4:	7ffb      	ldrb	r3, [r7, #31]
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	461a      	mov	r2, r3
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d108      	bne.n	8000fe8 <vTask_Kyeboard+0xe8>
			  {
				  key_current_status &= ~(1 << i);
 8000fd6:	7ffb      	ldrb	r3, [r7, #31]
 8000fd8:	2201      	movs	r2, #1
 8000fda:	fa02 f303 	lsl.w	r3, r2, r3
 8000fde:	43db      	mvns	r3, r3
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	613b      	str	r3, [r7, #16]
			  }
		  }

		  if ( (key_current_status & (1 << i)) && (!(key_previous_status & (1 << i))) )
 8000fe8:	7ffb      	ldrb	r3, [r7, #31]
 8000fea:	2201      	movs	r2, #1
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d010      	beq.n	800101c <vTask_Kyeboard+0x11c>
 8000ffa:	7ffb      	ldrb	r3, [r7, #31]
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	461a      	mov	r2, r3
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	4013      	ands	r3, r2
 8001008:	2b00      	cmp	r3, #0
 800100a:	d107      	bne.n	800101c <vTask_Kyeboard+0x11c>
		  {
			  key_event_status |= (1 << i);
 800100c:	7ffb      	ldrb	r3, [r7, #31]
 800100e:	2201      	movs	r2, #1
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	461a      	mov	r2, r3
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	4313      	orrs	r3, r2
 800101a:	60bb      	str	r3, [r7, #8]
	  for (i=0; i<16; i++)
 800101c:	7ffb      	ldrb	r3, [r7, #31]
 800101e:	3301      	adds	r3, #1
 8001020:	77fb      	strb	r3, [r7, #31]
 8001022:	7ffb      	ldrb	r3, [r7, #31]
 8001024:	2b0f      	cmp	r3, #15
 8001026:	d9b0      	bls.n	8000f8a <vTask_Kyeboard+0x8a>
		  }
	  }


	  key_previous_state = key_current_state;
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	617b      	str	r3, [r7, #20]

	  key_previous_status = key_current_status;
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	60fb      	str	r3, [r7, #12]

	  // defining button events

	  if (key_event_status & KEY_1)
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	f003 0301 	and.w	r3, r3, #1
 8001036:	2b00      	cmp	r3, #0
 8001038:	d00c      	beq.n	8001054 <vTask_Kyeboard+0x154>
	  {
		  key_event_status &= ~KEY_1;
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	f023 0301 	bic.w	r3, r3, #1
 8001040:	60bb      	str	r3, [r7, #8]

		  numObjects = 1;
 8001042:	4b86      	ldr	r3, [pc, #536]	; (800125c <vTask_Kyeboard+0x35c>)
 8001044:	2201      	movs	r2, #1
 8001046:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001048:	4b84      	ldr	r3, [pc, #528]	; (800125c <vTask_Kyeboard+0x35c>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f000 fe78 	bl	8001d44 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_2)
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	f003 0302 	and.w	r3, r3, #2
 800105a:	2b00      	cmp	r3, #0
 800105c:	d00c      	beq.n	8001078 <vTask_Kyeboard+0x178>
	  {
		  key_event_status &= ~KEY_2;
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	f023 0302 	bic.w	r3, r3, #2
 8001064:	60bb      	str	r3, [r7, #8]

		  numObjects = 2;
 8001066:	4b7d      	ldr	r3, [pc, #500]	; (800125c <vTask_Kyeboard+0x35c>)
 8001068:	2202      	movs	r2, #2
 800106a:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 800106c:	4b7b      	ldr	r3, [pc, #492]	; (800125c <vTask_Kyeboard+0x35c>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2100      	movs	r1, #0
 8001072:	4618      	mov	r0, r3
 8001074:	f000 fe66 	bl	8001d44 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_3)
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	f003 0304 	and.w	r3, r3, #4
 800107e:	2b00      	cmp	r3, #0
 8001080:	d00c      	beq.n	800109c <vTask_Kyeboard+0x19c>
	  {
		  key_event_status &= ~KEY_3;
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	f023 0304 	bic.w	r3, r3, #4
 8001088:	60bb      	str	r3, [r7, #8]

		  numObjects = 3;
 800108a:	4b74      	ldr	r3, [pc, #464]	; (800125c <vTask_Kyeboard+0x35c>)
 800108c:	2203      	movs	r2, #3
 800108e:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001090:	4b72      	ldr	r3, [pc, #456]	; (800125c <vTask_Kyeboard+0x35c>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2100      	movs	r1, #0
 8001096:	4618      	mov	r0, r3
 8001098:	f000 fe54 	bl	8001d44 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_4)
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	f003 0310 	and.w	r3, r3, #16
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d00c      	beq.n	80010c0 <vTask_Kyeboard+0x1c0>
	  {
		  key_event_status &= ~KEY_4;
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	f023 0310 	bic.w	r3, r3, #16
 80010ac:	60bb      	str	r3, [r7, #8]

		  numObjects = 4;
 80010ae:	4b6b      	ldr	r3, [pc, #428]	; (800125c <vTask_Kyeboard+0x35c>)
 80010b0:	2204      	movs	r2, #4
 80010b2:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 80010b4:	4b69      	ldr	r3, [pc, #420]	; (800125c <vTask_Kyeboard+0x35c>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2100      	movs	r1, #0
 80010ba:	4618      	mov	r0, r3
 80010bc:	f000 fe42 	bl	8001d44 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_5)
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	f003 0320 	and.w	r3, r3, #32
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d00c      	beq.n	80010e4 <vTask_Kyeboard+0x1e4>
	  {
		  key_event_status &= ~KEY_5;
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	f023 0320 	bic.w	r3, r3, #32
 80010d0:	60bb      	str	r3, [r7, #8]

		  numObjects = 5;
 80010d2:	4b62      	ldr	r3, [pc, #392]	; (800125c <vTask_Kyeboard+0x35c>)
 80010d4:	2205      	movs	r2, #5
 80010d6:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 80010d8:	4b60      	ldr	r3, [pc, #384]	; (800125c <vTask_Kyeboard+0x35c>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2100      	movs	r1, #0
 80010de:	4618      	mov	r0, r3
 80010e0:	f000 fe30 	bl	8001d44 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_6)
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d00c      	beq.n	8001108 <vTask_Kyeboard+0x208>
	  {
		  key_event_status &= ~KEY_6;
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80010f4:	60bb      	str	r3, [r7, #8]

		  numObjects = 6;
 80010f6:	4b59      	ldr	r3, [pc, #356]	; (800125c <vTask_Kyeboard+0x35c>)
 80010f8:	2206      	movs	r2, #6
 80010fa:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 80010fc:	4b57      	ldr	r3, [pc, #348]	; (800125c <vTask_Kyeboard+0x35c>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f000 fe1e 	bl	8001d44 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_7)
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800110e:	2b00      	cmp	r3, #0
 8001110:	d00c      	beq.n	800112c <vTask_Kyeboard+0x22c>
	  {
		  key_event_status &= ~KEY_7;
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001118:	60bb      	str	r3, [r7, #8]

		  numObjects = 7;
 800111a:	4b50      	ldr	r3, [pc, #320]	; (800125c <vTask_Kyeboard+0x35c>)
 800111c:	2207      	movs	r2, #7
 800111e:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001120:	4b4e      	ldr	r3, [pc, #312]	; (800125c <vTask_Kyeboard+0x35c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2100      	movs	r1, #0
 8001126:	4618      	mov	r0, r3
 8001128:	f000 fe0c 	bl	8001d44 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_8)
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001132:	2b00      	cmp	r3, #0
 8001134:	d00c      	beq.n	8001150 <vTask_Kyeboard+0x250>
	  {
		  key_event_status &= ~KEY_8;
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800113c:	60bb      	str	r3, [r7, #8]

		  numObjects = 8;
 800113e:	4b47      	ldr	r3, [pc, #284]	; (800125c <vTask_Kyeboard+0x35c>)
 8001140:	2208      	movs	r2, #8
 8001142:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001144:	4b45      	ldr	r3, [pc, #276]	; (800125c <vTask_Kyeboard+0x35c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2100      	movs	r1, #0
 800114a:	4618      	mov	r0, r3
 800114c:	f000 fdfa 	bl	8001d44 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_9)
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001156:	2b00      	cmp	r3, #0
 8001158:	d00c      	beq.n	8001174 <vTask_Kyeboard+0x274>
	  {
		  key_event_status &= ~KEY_9;
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001160:	60bb      	str	r3, [r7, #8]

		  numObjects = 9;
 8001162:	4b3e      	ldr	r3, [pc, #248]	; (800125c <vTask_Kyeboard+0x35c>)
 8001164:	2209      	movs	r2, #9
 8001166:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001168:	4b3c      	ldr	r3, [pc, #240]	; (800125c <vTask_Kyeboard+0x35c>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2100      	movs	r1, #0
 800116e:	4618      	mov	r0, r3
 8001170:	f000 fde8 	bl	8001d44 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_0)
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d00c      	beq.n	8001198 <vTask_Kyeboard+0x298>
	  {
		  key_event_status &= ~KEY_0;
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001184:	60bb      	str	r3, [r7, #8]

		  numObjects = 10;
 8001186:	4b35      	ldr	r3, [pc, #212]	; (800125c <vTask_Kyeboard+0x35c>)
 8001188:	220a      	movs	r2, #10
 800118a:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 800118c:	4b33      	ldr	r3, [pc, #204]	; (800125c <vTask_Kyeboard+0x35c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2100      	movs	r1, #0
 8001192:	4618      	mov	r0, r3
 8001194:	f000 fdd6 	bl	8001d44 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_A)
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	f003 0308 	and.w	r3, r3, #8
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d00c      	beq.n	80011bc <vTask_Kyeboard+0x2bc>
	  {
		  key_event_status &= ~KEY_A;
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	f023 0308 	bic.w	r3, r3, #8
 80011a8:	60bb      	str	r3, [r7, #8]

		  numObjects = 11;
 80011aa:	4b2c      	ldr	r3, [pc, #176]	; (800125c <vTask_Kyeboard+0x35c>)
 80011ac:	220b      	movs	r2, #11
 80011ae:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 80011b0:	4b2a      	ldr	r3, [pc, #168]	; (800125c <vTask_Kyeboard+0x35c>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f000 fdc4 	bl	8001d44 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_B)
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d00c      	beq.n	80011e0 <vTask_Kyeboard+0x2e0>
	  {
		  key_event_status &= ~KEY_B;
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011cc:	60bb      	str	r3, [r7, #8]

		  numObjects = 12;
 80011ce:	4b23      	ldr	r3, [pc, #140]	; (800125c <vTask_Kyeboard+0x35c>)
 80011d0:	220c      	movs	r2, #12
 80011d2:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 80011d4:	4b21      	ldr	r3, [pc, #132]	; (800125c <vTask_Kyeboard+0x35c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	2100      	movs	r1, #0
 80011da:	4618      	mov	r0, r3
 80011dc:	f000 fdb2 	bl	8001d44 <ShowNumberOnLCD>
	  }

	  // C key

	  if (key_event_status & KEY_C)
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d00b      	beq.n	8001202 <vTask_Kyeboard+0x302>
	  {
		  key_event_status &= ~KEY_C;
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80011f0:	60bb      	str	r3, [r7, #8]

		  Clear_Counter();
 80011f2:	f000 fc21 	bl	8001a38 <Clear_Counter>
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 80011f6:	4b19      	ldr	r3, [pc, #100]	; (800125c <vTask_Kyeboard+0x35c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2100      	movs	r1, #0
 80011fc:	4618      	mov	r0, r3
 80011fe:	f000 fda1 	bl	8001d44 <ShowNumberOnLCD>
	  }

	  // SRAT key

	  if (key_event_status & KEY_STAR)
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001208:	2b00      	cmp	r3, #0
 800120a:	d016      	beq.n	800123a <vTask_Kyeboard+0x33a>
	  {
		  key_event_status &= ~KEY_STAR;
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001212:	60bb      	str	r3, [r7, #8]

		  if (numObjects)
 8001214:	4b11      	ldr	r3, [pc, #68]	; (800125c <vTask_Kyeboard+0x35c>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d00e      	beq.n	800123a <vTask_Kyeboard+0x33a>
		  {
				if(num_show_object_area < numObjects)
 800121c:	4b10      	ldr	r3, [pc, #64]	; (8001260 <vTask_Kyeboard+0x360>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	4b0e      	ldr	r3, [pc, #56]	; (800125c <vTask_Kyeboard+0x35c>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	429a      	cmp	r2, r3
 8001226:	d205      	bcs.n	8001234 <vTask_Kyeboard+0x334>
				{
					num_show_object_area++;
 8001228:	4b0d      	ldr	r3, [pc, #52]	; (8001260 <vTask_Kyeboard+0x360>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	3301      	adds	r3, #1
 800122e:	4a0c      	ldr	r2, [pc, #48]	; (8001260 <vTask_Kyeboard+0x360>)
 8001230:	6013      	str	r3, [r2, #0]
 8001232:	e002      	b.n	800123a <vTask_Kyeboard+0x33a>
				}
				else
				{
					num_show_object_area = 1;
 8001234:	4b0a      	ldr	r3, [pc, #40]	; (8001260 <vTask_Kyeboard+0x360>)
 8001236:	2201      	movs	r2, #1
 8001238:	601a      	str	r2, [r3, #0]
		  }
	  }

	  // GIRD key

	  if (key_event_status & KEY_GRID)
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001240:	2b00      	cmp	r3, #0
 8001242:	d006      	beq.n	8001252 <vTask_Kyeboard+0x352>
	  {
		  key_event_status &= ~KEY_GRID;
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800124a:	60bb      	str	r3, [r7, #8]

		  num_show_object_area = 0;
 800124c:	4b04      	ldr	r3, [pc, #16]	; (8001260 <vTask_Kyeboard+0x360>)
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
	  }

	  osDelay(100);
 8001252:	2064      	movs	r0, #100	; 0x64
 8001254:	f006 fb45 	bl	80078e2 <osDelay>
	  key_current_state = 0;
 8001258:	e662      	b.n	8000f20 <vTask_Kyeboard+0x20>
 800125a:	bf00      	nop
 800125c:	2000010c 	.word	0x2000010c
 8001260:	20000110 	.word	0x20000110

08001264 <vTask_ContainerDetect>:
  * @brief  Function implementing the LCD Task thread.
  * @param  argument: Not used
  * @retval None
  */
void vTask_ContainerDetect(void *pvParameters)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
	static uint8_t previous_state = 1, event_state = 0;

	/* Infinite loop */
  for(;;)
  {
	  if (HAL_GPIO_ReadPin(CONTAINER_DETECT_GPIO_Port, CONTAINER_DETECT_Pin))
 800126c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001270:	4810      	ldr	r0, [pc, #64]	; (80012b4 <vTask_ContainerDetect+0x50>)
 8001272:	f002 fab3 	bl	80037dc <HAL_GPIO_ReadPin>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d006      	beq.n	800128a <vTask_ContainerDetect+0x26>
	  {
		  previous_state = 1;
 800127c:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <vTask_ContainerDetect+0x54>)
 800127e:	2201      	movs	r2, #1
 8001280:	701a      	strb	r2, [r3, #0]
		  event_state = 0;
 8001282:	4b0e      	ldr	r3, [pc, #56]	; (80012bc <vTask_ContainerDetect+0x58>)
 8001284:	2200      	movs	r2, #0
 8001286:	701a      	strb	r2, [r3, #0]
 8001288:	e00f      	b.n	80012aa <vTask_ContainerDetect+0x46>
	  }
	  else
	  {
			if (!previous_state)
 800128a:	4b0b      	ldr	r3, [pc, #44]	; (80012b8 <vTask_ContainerDetect+0x54>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d108      	bne.n	80012a4 <vTask_ContainerDetect+0x40>
			{
				if(!event_state)
 8001292:	4b0a      	ldr	r3, [pc, #40]	; (80012bc <vTask_ContainerDetect+0x58>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d104      	bne.n	80012a4 <vTask_ContainerDetect+0x40>
				{
					event_state = 1;
 800129a:	4b08      	ldr	r3, [pc, #32]	; (80012bc <vTask_ContainerDetect+0x58>)
 800129c:	2201      	movs	r2, #1
 800129e:	701a      	strb	r2, [r3, #0]

					Clear_Counter();
 80012a0:	f000 fbca 	bl	8001a38 <Clear_Counter>
				}
			}

			previous_state = 0;
 80012a4:	4b04      	ldr	r3, [pc, #16]	; (80012b8 <vTask_ContainerDetect+0x54>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]
		}

	  osDelay(100);
 80012aa:	2064      	movs	r0, #100	; 0x64
 80012ac:	f006 fb19 	bl	80078e2 <osDelay>
	  if (HAL_GPIO_ReadPin(CONTAINER_DETECT_GPIO_Port, CONTAINER_DETECT_Pin))
 80012b0:	e7dc      	b.n	800126c <vTask_ContainerDetect+0x8>
 80012b2:	bf00      	nop
 80012b4:	58021000 	.word	0x58021000
 80012b8:	20000000 	.word	0x20000000
 80012bc:	20000128 	.word	0x20000128

080012c0 <vTask_Scanner>:
  * @brief  Function implementing the Scaner Task thread.
  * @param  argument: Not used
  * @retval None
  */
void vTask_Scanner(void *pvParameters)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	f5ad 5df1 	sub.w	sp, sp, #7712	; 0x1e20
 80012c6:	af02      	add	r7, sp, #8
 80012c8:	4b89      	ldr	r3, [pc, #548]	; (80014f0 <vTask_Scanner+0x230>)
 80012ca:	f641 6218 	movw	r2, #7704	; 0x1e18
 80012ce:	443a      	add	r2, r7
 80012d0:	4413      	add	r3, r2
 80012d2:	6018      	str	r0, [r3, #0]
	uint32_t j, p, i;
	uint8_t current_line[LINE_SIZE], NumObjectsInCurrentLine = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	f641 620b 	movw	r2, #7691	; 0x1e0b
 80012da:	443a      	add	r2, r7
 80012dc:	7013      	strb	r3, [r2, #0]
	uint8_t lastbit = 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	f641 620a 	movw	r2, #7690	; 0x1e0a
 80012e4:	443a      	add	r2, r7
 80012e6:	7013      	strb	r3, [r2, #0]
	line_object_t *p_objects_current_line[LINE_SIZE /2];

	/* Infinite loop */
	for(;;)
	{
		xEventGroupWaitBits( xEventGroup_StatusFlags, Flag_Scanner_Busy, pdFALSE, pdFALSE, portMAX_DELAY );
 80012e8:	4b82      	ldr	r3, [pc, #520]	; (80014f4 <vTask_Scanner+0x234>)
 80012ea:	6818      	ldr	r0, [r3, #0]
 80012ec:	2101      	movs	r1, #1
 80012ee:	f04f 33ff 	mov.w	r3, #4294967295
 80012f2:	9300      	str	r3, [sp, #0]
 80012f4:	2300      	movs	r3, #0
 80012f6:	2200      	movs	r2, #0
 80012f8:	f006 fb5c 	bl	80079b4 <xEventGroupWaitBits>

		memcpy(BufferCOMP2, BufferCOMP1, sizeof(BufferCOMP2));
 80012fc:	4a7e      	ldr	r2, [pc, #504]	; (80014f8 <vTask_Scanner+0x238>)
 80012fe:	4b7f      	ldr	r3, [pc, #508]	; (80014fc <vTask_Scanner+0x23c>)
 8001300:	4610      	mov	r0, r2
 8001302:	4619      	mov	r1, r3
 8001304:	f641 0350 	movw	r3, #6224	; 0x1850
 8001308:	461a      	mov	r2, r3
 800130a:	f009 f98f 	bl	800a62c <memcpy>

	  	NumObjectsInCurrentLine = 0;
 800130e:	2300      	movs	r3, #0
 8001310:	f641 620b 	movw	r2, #7691	; 0x1e0b
 8001314:	443a      	add	r2, r7
 8001316:	7013      	strb	r3, [r2, #0]
	  	lastbit = 0;
 8001318:	2300      	movs	r3, #0
 800131a:	f641 620a 	movw	r2, #7690	; 0x1e0a
 800131e:	443a      	add	r2, r7
 8001320:	7013      	strb	r3, [r2, #0]

	  	for (j = 0; j < LINE_SIZE; j++)
 8001322:	2300      	movs	r3, #0
 8001324:	f641 6214 	movw	r2, #7700	; 0x1e14
 8001328:	443a      	add	r2, r7
 800132a:	6013      	str	r3, [r2, #0]
 800132c:	e194      	b.n	8001658 <vTask_Scanner+0x398>
	  	{
	  		if(BufferCOMP2[j + LINE_DUMMY] & COMP_SR_C1VAL)
 800132e:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001332:	443b      	add	r3, r7
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	3314      	adds	r3, #20
 8001338:	4a6f      	ldr	r2, [pc, #444]	; (80014f8 <vTask_Scanner+0x238>)
 800133a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	2b00      	cmp	r3, #0
 8001344:	d00f      	beq.n	8001366 <vTask_Scanner+0xa6>
	  		{
	  			current_line[j] = 0;
 8001346:	f641 0208 	movw	r2, #6152	; 0x1808
 800134a:	443a      	add	r2, r7
 800134c:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001350:	443b      	add	r3, r7
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4413      	add	r3, r2
 8001356:	2200      	movs	r2, #0
 8001358:	701a      	strb	r2, [r3, #0]
	  			lastbit = 0;
 800135a:	2300      	movs	r3, #0
 800135c:	f641 620a 	movw	r2, #7690	; 0x1e0a
 8001360:	443a      	add	r2, r7
 8001362:	7013      	strb	r3, [r2, #0]
 8001364:	e15e      	b.n	8001624 <vTask_Scanner+0x364>
	  		}
	  		else
	  		{
	  			if(!lastbit)
 8001366:	f641 630a 	movw	r3, #7690	; 0x1e0a
 800136a:	443b      	add	r3, r7
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d12e      	bne.n	80013d0 <vTask_Scanner+0x110>
	  			{
	  				NumObjectsInCurrentLine++;
 8001372:	f641 630b 	movw	r3, #7691	; 0x1e0b
 8001376:	443b      	add	r3, r7
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	3301      	adds	r3, #1
 800137c:	f641 620b 	movw	r2, #7691	; 0x1e0b
 8001380:	443a      	add	r2, r7
 8001382:	7013      	strb	r3, [r2, #0]

	  				p_objects_current_line[NumObjectsInCurrentLine-1] = &objects_current_line[NumObjectsInCurrentLine-1];
 8001384:	f641 630b 	movw	r3, #7691	; 0x1e0b
 8001388:	443b      	add	r3, r7
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	1e59      	subs	r1, r3, #1
 800138e:	f641 630b 	movw	r3, #7691	; 0x1e0b
 8001392:	443b      	add	r3, r7
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	1e5a      	subs	r2, r3, #1
 8001398:	4b59      	ldr	r3, [pc, #356]	; (8001500 <vTask_Scanner+0x240>)
 800139a:	f641 6018 	movw	r0, #7704	; 0x1e18
 800139e:	4438      	add	r0, r7
 80013a0:	4403      	add	r3, r0
 80013a2:	0089      	lsls	r1, r1, #2
 80013a4:	4419      	add	r1, r3
 80013a6:	4b57      	ldr	r3, [pc, #348]	; (8001504 <vTask_Scanner+0x244>)
 80013a8:	f641 6018 	movw	r0, #7704	; 0x1e18
 80013ac:	4438      	add	r0, r7
 80013ae:	4403      	add	r3, r0
 80013b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	  				p_objects_current_line[NumObjectsInCurrentLine-1]->area = 0;
 80013b4:	f641 630b 	movw	r3, #7691	; 0x1e0b
 80013b8:	443b      	add	r3, r7
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	1e5a      	subs	r2, r3, #1
 80013be:	4b51      	ldr	r3, [pc, #324]	; (8001504 <vTask_Scanner+0x244>)
 80013c0:	f641 6118 	movw	r1, #7704	; 0x1e18
 80013c4:	4439      	add	r1, r7
 80013c6:	440b      	add	r3, r1
 80013c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013cc:	2200      	movs	r2, #0
 80013ce:	801a      	strh	r2, [r3, #0]
	  			}

	  			current_line[j] = NumObjectsInCurrentLine;
 80013d0:	f641 0208 	movw	r2, #6152	; 0x1808
 80013d4:	443a      	add	r2, r7
 80013d6:	f641 6314 	movw	r3, #7700	; 0x1e14
 80013da:	443b      	add	r3, r7
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4413      	add	r3, r2
 80013e0:	f641 620b 	movw	r2, #7691	; 0x1e0b
 80013e4:	443a      	add	r2, r7
 80013e6:	7812      	ldrb	r2, [r2, #0]
 80013e8:	701a      	strb	r2, [r3, #0]
	  			p_objects_current_line[NumObjectsInCurrentLine-1]->area++;
 80013ea:	f641 630b 	movw	r3, #7691	; 0x1e0b
 80013ee:	443b      	add	r3, r7
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	1e5a      	subs	r2, r3, #1
 80013f4:	4b43      	ldr	r3, [pc, #268]	; (8001504 <vTask_Scanner+0x244>)
 80013f6:	f641 6118 	movw	r1, #7704	; 0x1e18
 80013fa:	4439      	add	r1, r7
 80013fc:	440b      	add	r3, r1
 80013fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001402:	881a      	ldrh	r2, [r3, #0]
 8001404:	3201      	adds	r2, #1
 8001406:	b292      	uxth	r2, r2
 8001408:	801a      	strh	r2, [r3, #0]
	  			lastbit = 1;
 800140a:	2301      	movs	r3, #1
 800140c:	f641 620a 	movw	r2, #7690	; 0x1e0a
 8001410:	443a      	add	r2, r7
 8001412:	7013      	strb	r3, [r2, #0]

	  			if(last_line[j])
 8001414:	4a3c      	ldr	r2, [pc, #240]	; (8001508 <vTask_Scanner+0x248>)
 8001416:	f641 6314 	movw	r3, #7700	; 0x1e14
 800141a:	443b      	add	r3, r7
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4413      	add	r3, r2
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b00      	cmp	r3, #0
 8001424:	f000 80fe 	beq.w	8001624 <vTask_Scanner+0x364>
	  			{
	  				p_objects_last_line[last_line[j]-1]->cont = 1;
 8001428:	4a37      	ldr	r2, [pc, #220]	; (8001508 <vTask_Scanner+0x248>)
 800142a:	f641 6314 	movw	r3, #7700	; 0x1e14
 800142e:	443b      	add	r3, r7
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4413      	add	r3, r2
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	3b01      	subs	r3, #1
 8001438:	4a34      	ldr	r2, [pc, #208]	; (800150c <vTask_Scanner+0x24c>)
 800143a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800143e:	2201      	movs	r2, #1
 8001440:	709a      	strb	r2, [r3, #2]

	  				if (!p_objects_last_line[last_line[j]-1]->sl)
 8001442:	4a31      	ldr	r2, [pc, #196]	; (8001508 <vTask_Scanner+0x248>)
 8001444:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001448:	443b      	add	r3, r7
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4413      	add	r3, r2
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	3b01      	subs	r3, #1
 8001452:	4a2e      	ldr	r2, [pc, #184]	; (800150c <vTask_Scanner+0x24c>)
 8001454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001458:	78db      	ldrb	r3, [r3, #3]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d158      	bne.n	8001510 <vTask_Scanner+0x250>
	  				{
	  					p_objects_last_line[last_line[j]-1]->sl = current_line[j];
 800145e:	4a2a      	ldr	r2, [pc, #168]	; (8001508 <vTask_Scanner+0x248>)
 8001460:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001464:	443b      	add	r3, r7
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4413      	add	r3, r2
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	3b01      	subs	r3, #1
 800146e:	4a27      	ldr	r2, [pc, #156]	; (800150c <vTask_Scanner+0x24c>)
 8001470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001474:	f641 0108 	movw	r1, #6152	; 0x1808
 8001478:	4439      	add	r1, r7
 800147a:	f641 6214 	movw	r2, #7700	; 0x1e14
 800147e:	443a      	add	r2, r7
 8001480:	6812      	ldr	r2, [r2, #0]
 8001482:	440a      	add	r2, r1
 8001484:	7812      	ldrb	r2, [r2, #0]
 8001486:	70da      	strb	r2, [r3, #3]
	  					p_objects_current_line[current_line[j]-1]->area += p_objects_last_line[last_line[j]-1]->area;
 8001488:	f641 0208 	movw	r2, #6152	; 0x1808
 800148c:	443a      	add	r2, r7
 800148e:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001492:	443b      	add	r3, r7
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4413      	add	r3, r2
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	1e5a      	subs	r2, r3, #1
 800149c:	4b19      	ldr	r3, [pc, #100]	; (8001504 <vTask_Scanner+0x244>)
 800149e:	f641 6118 	movw	r1, #7704	; 0x1e18
 80014a2:	4439      	add	r1, r7
 80014a4:	440b      	add	r3, r1
 80014a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014aa:	8819      	ldrh	r1, [r3, #0]
 80014ac:	4a16      	ldr	r2, [pc, #88]	; (8001508 <vTask_Scanner+0x248>)
 80014ae:	f641 6314 	movw	r3, #7700	; 0x1e14
 80014b2:	443b      	add	r3, r7
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4413      	add	r3, r2
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	3b01      	subs	r3, #1
 80014bc:	4a13      	ldr	r2, [pc, #76]	; (800150c <vTask_Scanner+0x24c>)
 80014be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014c2:	881a      	ldrh	r2, [r3, #0]
 80014c4:	f641 0008 	movw	r0, #6152	; 0x1808
 80014c8:	4438      	add	r0, r7
 80014ca:	f641 6314 	movw	r3, #7700	; 0x1e14
 80014ce:	443b      	add	r3, r7
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4403      	add	r3, r0
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	1e58      	subs	r0, r3, #1
 80014d8:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <vTask_Scanner+0x244>)
 80014da:	f641 6c18 	movw	ip, #7704	; 0x1e18
 80014de:	44bc      	add	ip, r7
 80014e0:	4463      	add	r3, ip
 80014e2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80014e6:	440a      	add	r2, r1
 80014e8:	b292      	uxth	r2, r2
 80014ea:	801a      	strh	r2, [r3, #0]
 80014ec:	e09a      	b.n	8001624 <vTask_Scanner+0x364>
 80014ee:	bf00      	nop
 80014f0:	ffffe1ec 	.word	0xffffe1ec
 80014f4:	2000eac8 	.word	0x2000eac8
 80014f8:	2000c644 	.word	0x2000c644
 80014fc:	2000a6d8 	.word	0x2000a6d8
 8001500:	ffffedf0 	.word	0xffffedf0
 8001504:	ffffe1f0 	.word	0xffffe1f0
 8001508:	20009440 	.word	0x20009440
 800150c:	20009a44 	.word	0x20009a44
	  				}
	  				else
	  				{
	  					if (p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl - 1] != p_objects_current_line[current_line[j]-1])
 8001510:	4aad      	ldr	r2, [pc, #692]	; (80017c8 <vTask_Scanner+0x508>)
 8001512:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001516:	443b      	add	r3, r7
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4413      	add	r3, r2
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	3b01      	subs	r3, #1
 8001520:	4aaa      	ldr	r2, [pc, #680]	; (80017cc <vTask_Scanner+0x50c>)
 8001522:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001526:	78db      	ldrb	r3, [r3, #3]
 8001528:	1e5a      	subs	r2, r3, #1
 800152a:	4ba9      	ldr	r3, [pc, #676]	; (80017d0 <vTask_Scanner+0x510>)
 800152c:	f641 6118 	movw	r1, #7704	; 0x1e18
 8001530:	4439      	add	r1, r7
 8001532:	440b      	add	r3, r1
 8001534:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001538:	f641 0108 	movw	r1, #6152	; 0x1808
 800153c:	4439      	add	r1, r7
 800153e:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001542:	443b      	add	r3, r7
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	440b      	add	r3, r1
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	1e59      	subs	r1, r3, #1
 800154c:	4ba0      	ldr	r3, [pc, #640]	; (80017d0 <vTask_Scanner+0x510>)
 800154e:	f641 6018 	movw	r0, #7704	; 0x1e18
 8001552:	4438      	add	r0, r7
 8001554:	4403      	add	r3, r0
 8001556:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800155a:	429a      	cmp	r2, r3
 800155c:	d062      	beq.n	8001624 <vTask_Scanner+0x364>
	  					{
	  						p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl-1]->area += p_objects_current_line[current_line[j]-1]->area;
 800155e:	4a9a      	ldr	r2, [pc, #616]	; (80017c8 <vTask_Scanner+0x508>)
 8001560:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001564:	443b      	add	r3, r7
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4413      	add	r3, r2
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	3b01      	subs	r3, #1
 800156e:	4a97      	ldr	r2, [pc, #604]	; (80017cc <vTask_Scanner+0x50c>)
 8001570:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001574:	78db      	ldrb	r3, [r3, #3]
 8001576:	1e5a      	subs	r2, r3, #1
 8001578:	4b95      	ldr	r3, [pc, #596]	; (80017d0 <vTask_Scanner+0x510>)
 800157a:	f641 6118 	movw	r1, #7704	; 0x1e18
 800157e:	4439      	add	r1, r7
 8001580:	440b      	add	r3, r1
 8001582:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001586:	8819      	ldrh	r1, [r3, #0]
 8001588:	f641 0208 	movw	r2, #6152	; 0x1808
 800158c:	443a      	add	r2, r7
 800158e:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001592:	443b      	add	r3, r7
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4413      	add	r3, r2
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	1e5a      	subs	r2, r3, #1
 800159c:	4b8c      	ldr	r3, [pc, #560]	; (80017d0 <vTask_Scanner+0x510>)
 800159e:	f641 6018 	movw	r0, #7704	; 0x1e18
 80015a2:	4438      	add	r0, r7
 80015a4:	4403      	add	r3, r0
 80015a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015aa:	881a      	ldrh	r2, [r3, #0]
 80015ac:	4886      	ldr	r0, [pc, #536]	; (80017c8 <vTask_Scanner+0x508>)
 80015ae:	f641 6314 	movw	r3, #7700	; 0x1e14
 80015b2:	443b      	add	r3, r7
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4403      	add	r3, r0
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	3b01      	subs	r3, #1
 80015bc:	4883      	ldr	r0, [pc, #524]	; (80017cc <vTask_Scanner+0x50c>)
 80015be:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80015c2:	78db      	ldrb	r3, [r3, #3]
 80015c4:	1e58      	subs	r0, r3, #1
 80015c6:	4b82      	ldr	r3, [pc, #520]	; (80017d0 <vTask_Scanner+0x510>)
 80015c8:	f641 6c18 	movw	ip, #7704	; 0x1e18
 80015cc:	44bc      	add	ip, r7
 80015ce:	4463      	add	r3, ip
 80015d0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80015d4:	440a      	add	r2, r1
 80015d6:	b292      	uxth	r2, r2
 80015d8:	801a      	strh	r2, [r3, #0]

	  						p_objects_current_line[current_line[j]-1] = p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl - 1];
 80015da:	4a7b      	ldr	r2, [pc, #492]	; (80017c8 <vTask_Scanner+0x508>)
 80015dc:	f641 6314 	movw	r3, #7700	; 0x1e14
 80015e0:	443b      	add	r3, r7
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4413      	add	r3, r2
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	3b01      	subs	r3, #1
 80015ea:	4a78      	ldr	r2, [pc, #480]	; (80017cc <vTask_Scanner+0x50c>)
 80015ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015f0:	78db      	ldrb	r3, [r3, #3]
 80015f2:	1e59      	subs	r1, r3, #1
 80015f4:	f641 0208 	movw	r2, #6152	; 0x1808
 80015f8:	443a      	add	r2, r7
 80015fa:	f641 6314 	movw	r3, #7700	; 0x1e14
 80015fe:	443b      	add	r3, r7
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4413      	add	r3, r2
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	1e5a      	subs	r2, r3, #1
 8001608:	4b71      	ldr	r3, [pc, #452]	; (80017d0 <vTask_Scanner+0x510>)
 800160a:	f641 6018 	movw	r0, #7704	; 0x1e18
 800160e:	4438      	add	r0, r7
 8001610:	4403      	add	r3, r0
 8001612:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8001616:	4b6e      	ldr	r3, [pc, #440]	; (80017d0 <vTask_Scanner+0x510>)
 8001618:	f641 6018 	movw	r0, #7704	; 0x1e18
 800161c:	4438      	add	r0, r7
 800161e:	4403      	add	r3, r0
 8001620:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	  			}
	  		}

	  		//  ???    ? ?   ?  ??? ?? 

	  		last_line[j] = current_line[j];
 8001624:	f641 0208 	movw	r2, #6152	; 0x1808
 8001628:	443a      	add	r2, r7
 800162a:	f641 6314 	movw	r3, #7700	; 0x1e14
 800162e:	443b      	add	r3, r7
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4413      	add	r3, r2
 8001634:	7819      	ldrb	r1, [r3, #0]
 8001636:	4a64      	ldr	r2, [pc, #400]	; (80017c8 <vTask_Scanner+0x508>)
 8001638:	f641 6314 	movw	r3, #7700	; 0x1e14
 800163c:	443b      	add	r3, r7
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4413      	add	r3, r2
 8001642:	460a      	mov	r2, r1
 8001644:	701a      	strb	r2, [r3, #0]
	  	for (j = 0; j < LINE_SIZE; j++)
 8001646:	f641 6314 	movw	r3, #7700	; 0x1e14
 800164a:	443b      	add	r3, r7
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	3301      	adds	r3, #1
 8001650:	f641 6214 	movw	r2, #7700	; 0x1e14
 8001654:	443a      	add	r2, r7
 8001656:	6013      	str	r3, [r2, #0]
 8001658:	f641 6314 	movw	r3, #7700	; 0x1e14
 800165c:	443b      	add	r3, r7
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8001664:	f4ff ae63 	bcc.w	800132e <vTask_Scanner+0x6e>
	  	}

	  	// ? ?  ??    

	  	for (j=0; j < NumObjectsInLastLine; j++)
 8001668:	2300      	movs	r3, #0
 800166a:	f641 6214 	movw	r2, #7700	; 0x1e14
 800166e:	443a      	add	r2, r7
 8001670:	6013      	str	r3, [r2, #0]
 8001672:	e156      	b.n	8001922 <vTask_Scanner+0x662>
	  	{
	  		if (!p_objects_last_line[j]->cont)
 8001674:	4a55      	ldr	r2, [pc, #340]	; (80017cc <vTask_Scanner+0x50c>)
 8001676:	f641 6314 	movw	r3, #7700	; 0x1e14
 800167a:	443b      	add	r3, r7
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001682:	789b      	ldrb	r3, [r3, #2]
 8001684:	2b00      	cmp	r3, #0
 8001686:	f040 8143 	bne.w	8001910 <vTask_Scanner+0x650>
	  		{
	  			if(numObjects == 1000)
 800168a:	4b52      	ldr	r3, [pc, #328]	; (80017d4 <vTask_Scanner+0x514>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001692:	d102      	bne.n	800169a <vTask_Scanner+0x3da>
	  			{
	  				numObjects = 0;
 8001694:	4b4f      	ldr	r3, [pc, #316]	; (80017d4 <vTask_Scanner+0x514>)
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
	  			}

	  			if (numObjects == 10)
 800169a:	4b4e      	ldr	r3, [pc, #312]	; (80017d4 <vTask_Scanner+0x514>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2b0a      	cmp	r3, #10
 80016a0:	d14e      	bne.n	8001740 <vTask_Scanner+0x480>
	  			{
	  				for (i=0;i<10;i++)
 80016a2:	2300      	movs	r3, #0
 80016a4:	f641 620c 	movw	r2, #7692	; 0x1e0c
 80016a8:	443a      	add	r2, r7
 80016aa:	6013      	str	r3, [r2, #0]
 80016ac:	e015      	b.n	80016da <vTask_Scanner+0x41a>
	  				{
	  					max_area += Objects_area[i];
 80016ae:	4a4a      	ldr	r2, [pc, #296]	; (80017d8 <vTask_Scanner+0x518>)
 80016b0:	f641 630c 	movw	r3, #7692	; 0x1e0c
 80016b4:	443b      	add	r3, r7
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016bc:	461a      	mov	r2, r3
 80016be:	4b47      	ldr	r3, [pc, #284]	; (80017dc <vTask_Scanner+0x51c>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4413      	add	r3, r2
 80016c4:	4a45      	ldr	r2, [pc, #276]	; (80017dc <vTask_Scanner+0x51c>)
 80016c6:	6013      	str	r3, [r2, #0]
	  				for (i=0;i<10;i++)
 80016c8:	f641 630c 	movw	r3, #7692	; 0x1e0c
 80016cc:	443b      	add	r3, r7
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	3301      	adds	r3, #1
 80016d2:	f641 620c 	movw	r2, #7692	; 0x1e0c
 80016d6:	443a      	add	r2, r7
 80016d8:	6013      	str	r3, [r2, #0]
 80016da:	f641 630c 	movw	r3, #7692	; 0x1e0c
 80016de:	443b      	add	r3, r7
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	2b09      	cmp	r3, #9
 80016e4:	d9e3      	bls.n	80016ae <vTask_Scanner+0x3ee>
	  				}
	  				max_area /=10;
 80016e6:	4b3d      	ldr	r3, [pc, #244]	; (80017dc <vTask_Scanner+0x51c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a3d      	ldr	r2, [pc, #244]	; (80017e0 <vTask_Scanner+0x520>)
 80016ec:	fba2 2303 	umull	r2, r3, r2, r3
 80016f0:	08db      	lsrs	r3, r3, #3
 80016f2:	4a3a      	ldr	r2, [pc, #232]	; (80017dc <vTask_Scanner+0x51c>)
 80016f4:	6013      	str	r3, [r2, #0]

	  				if(max_area < 70)
 80016f6:	4b39      	ldr	r3, [pc, #228]	; (80017dc <vTask_Scanner+0x51c>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2b45      	cmp	r3, #69	; 0x45
 80016fc:	d810      	bhi.n	8001720 <vTask_Scanner+0x460>
	  				{
	  					max_area *=2.4;
 80016fe:	4b37      	ldr	r3, [pc, #220]	; (80017dc <vTask_Scanner+0x51c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	ee07 3a90 	vmov	s15, r3
 8001706:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800170a:	ed9f 6b2b 	vldr	d6, [pc, #172]	; 80017b8 <vTask_Scanner+0x4f8>
 800170e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001712:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001716:	ee17 2a90 	vmov	r2, s15
 800171a:	4b30      	ldr	r3, [pc, #192]	; (80017dc <vTask_Scanner+0x51c>)
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	e00f      	b.n	8001740 <vTask_Scanner+0x480>
	  				}
	  				else
	  				{
	  					max_area *=1.95;
 8001720:	4b2e      	ldr	r3, [pc, #184]	; (80017dc <vTask_Scanner+0x51c>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	ee07 3a90 	vmov	s15, r3
 8001728:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800172c:	ed9f 6b24 	vldr	d6, [pc, #144]	; 80017c0 <vTask_Scanner+0x500>
 8001730:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001734:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001738:	ee17 2a90 	vmov	r2, s15
 800173c:	4b27      	ldr	r3, [pc, #156]	; (80017dc <vTask_Scanner+0x51c>)
 800173e:	601a      	str	r2, [r3, #0]
	  				}
	  			}

	  			if(p_objects_last_line[j]->area < 2000)
 8001740:	4a22      	ldr	r2, [pc, #136]	; (80017cc <vTask_Scanner+0x50c>)
 8001742:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001746:	443b      	add	r3, r7
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800174e:	881b      	ldrh	r3, [r3, #0]
 8001750:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001754:	f080 80dc 	bcs.w	8001910 <vTask_Scanner+0x650>
	  			{
	  				if (max_area)
 8001758:	4b20      	ldr	r3, [pc, #128]	; (80017dc <vTask_Scanner+0x51c>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d067      	beq.n	8001830 <vTask_Scanner+0x570>
	  				{
	  					while (p_objects_last_line[j]->area)
 8001760:	e05b      	b.n	800181a <vTask_Scanner+0x55a>
	  					{
	  						if (p_objects_last_line[j]->area > max_area)
 8001762:	4a1a      	ldr	r2, [pc, #104]	; (80017cc <vTask_Scanner+0x50c>)
 8001764:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001768:	443b      	add	r3, r7
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001770:	881b      	ldrh	r3, [r3, #0]
 8001772:	461a      	mov	r2, r3
 8001774:	4b19      	ldr	r3, [pc, #100]	; (80017dc <vTask_Scanner+0x51c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	429a      	cmp	r2, r3
 800177a:	d933      	bls.n	80017e4 <vTask_Scanner+0x524>
	  						{
	  							Objects_area[numObjects] = max_area;
 800177c:	4b17      	ldr	r3, [pc, #92]	; (80017dc <vTask_Scanner+0x51c>)
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	4b14      	ldr	r3, [pc, #80]	; (80017d4 <vTask_Scanner+0x514>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	b291      	uxth	r1, r2
 8001786:	4a14      	ldr	r2, [pc, #80]	; (80017d8 <vTask_Scanner+0x518>)
 8001788:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  							p_objects_last_line[j]->area -= max_area;
 800178c:	4a0f      	ldr	r2, [pc, #60]	; (80017cc <vTask_Scanner+0x50c>)
 800178e:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001792:	443b      	add	r3, r7
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800179a:	8819      	ldrh	r1, [r3, #0]
 800179c:	4b0f      	ldr	r3, [pc, #60]	; (80017dc <vTask_Scanner+0x51c>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	480a      	ldr	r0, [pc, #40]	; (80017cc <vTask_Scanner+0x50c>)
 80017a4:	f641 6314 	movw	r3, #7700	; 0x1e14
 80017a8:	443b      	add	r3, r7
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80017b0:	1a8a      	subs	r2, r1, r2
 80017b2:	b292      	uxth	r2, r2
 80017b4:	801a      	strh	r2, [r3, #0]
 80017b6:	e02b      	b.n	8001810 <vTask_Scanner+0x550>
 80017b8:	33333333 	.word	0x33333333
 80017bc:	40033333 	.word	0x40033333
 80017c0:	33333333 	.word	0x33333333
 80017c4:	3fff3333 	.word	0x3fff3333
 80017c8:	20009440 	.word	0x20009440
 80017cc:	20009a44 	.word	0x20009a44
 80017d0:	ffffe1f0 	.word	0xffffe1f0
 80017d4:	2000010c 	.word	0x2000010c
 80017d8:	2000eb8c 	.word	0x2000eb8c
 80017dc:	20000114 	.word	0x20000114
 80017e0:	cccccccd 	.word	0xcccccccd
	  						}
	  						else
	  						{
	  							Objects_area[numObjects] = p_objects_last_line[j]->area;
 80017e4:	4a88      	ldr	r2, [pc, #544]	; (8001a08 <vTask_Scanner+0x748>)
 80017e6:	f641 6314 	movw	r3, #7700	; 0x1e14
 80017ea:	443b      	add	r3, r7
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017f2:	4b86      	ldr	r3, [pc, #536]	; (8001a0c <vTask_Scanner+0x74c>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	8811      	ldrh	r1, [r2, #0]
 80017f8:	4a85      	ldr	r2, [pc, #532]	; (8001a10 <vTask_Scanner+0x750>)
 80017fa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  							p_objects_last_line[j]->area = 0;
 80017fe:	4a82      	ldr	r2, [pc, #520]	; (8001a08 <vTask_Scanner+0x748>)
 8001800:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001804:	443b      	add	r3, r7
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800180c:	2200      	movs	r2, #0
 800180e:	801a      	strh	r2, [r3, #0]
	  						}
	  						numObjects++;
 8001810:	4b7e      	ldr	r3, [pc, #504]	; (8001a0c <vTask_Scanner+0x74c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	3301      	adds	r3, #1
 8001816:	4a7d      	ldr	r2, [pc, #500]	; (8001a0c <vTask_Scanner+0x74c>)
 8001818:	6013      	str	r3, [r2, #0]
	  					while (p_objects_last_line[j]->area)
 800181a:	4a7b      	ldr	r2, [pc, #492]	; (8001a08 <vTask_Scanner+0x748>)
 800181c:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001820:	443b      	add	r3, r7
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d199      	bne.n	8001762 <vTask_Scanner+0x4a2>
 800182e:	e011      	b.n	8001854 <vTask_Scanner+0x594>
	  					}
	  				}
	  				else
	  				{
	  					Objects_area[numObjects] = p_objects_last_line[j]->area;
 8001830:	4a75      	ldr	r2, [pc, #468]	; (8001a08 <vTask_Scanner+0x748>)
 8001832:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001836:	443b      	add	r3, r7
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800183e:	4b73      	ldr	r3, [pc, #460]	; (8001a0c <vTask_Scanner+0x74c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	8811      	ldrh	r1, [r2, #0]
 8001844:	4a72      	ldr	r2, [pc, #456]	; (8001a10 <vTask_Scanner+0x750>)
 8001846:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  					numObjects++;
 800184a:	4b70      	ldr	r3, [pc, #448]	; (8001a0c <vTask_Scanner+0x74c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	3301      	adds	r3, #1
 8001850:	4a6e      	ldr	r2, [pc, #440]	; (8001a0c <vTask_Scanner+0x74c>)
 8001852:	6013      	str	r3, [r2, #0]
	  				}

	  				for (p=1; p < NUM_PICES_PERIOD; p++)
 8001854:	2301      	movs	r3, #1
 8001856:	f641 6210 	movw	r2, #7696	; 0x1e10
 800185a:	443a      	add	r2, r7
 800185c:	6013      	str	r3, [r2, #0]
 800185e:	e017      	b.n	8001890 <vTask_Scanner+0x5d0>
	  				{
	  					pices_time[p-1] = pices_time[p];
 8001860:	f641 6310 	movw	r3, #7696	; 0x1e10
 8001864:	443b      	add	r3, r7
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	3b01      	subs	r3, #1
 800186a:	496a      	ldr	r1, [pc, #424]	; (8001a14 <vTask_Scanner+0x754>)
 800186c:	f641 6210 	movw	r2, #7696	; 0x1e10
 8001870:	443a      	add	r2, r7
 8001872:	6812      	ldr	r2, [r2, #0]
 8001874:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001878:	4966      	ldr	r1, [pc, #408]	; (8001a14 <vTask_Scanner+0x754>)
 800187a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  				for (p=1; p < NUM_PICES_PERIOD; p++)
 800187e:	f641 6310 	movw	r3, #7696	; 0x1e10
 8001882:	443b      	add	r3, r7
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	3301      	adds	r3, #1
 8001888:	f641 6210 	movw	r2, #7696	; 0x1e10
 800188c:	443a      	add	r2, r7
 800188e:	6013      	str	r3, [r2, #0]
 8001890:	f641 6310 	movw	r3, #7696	; 0x1e10
 8001894:	443b      	add	r3, r7
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b07      	cmp	r3, #7
 800189a:	d9e1      	bls.n	8001860 <vTask_Scanner+0x5a0>
	  				}

	  				pices_time[NUM_PICES_PERIOD - 1]  = system_time;
 800189c:	4b5e      	ldr	r3, [pc, #376]	; (8001a18 <vTask_Scanner+0x758>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a5c      	ldr	r2, [pc, #368]	; (8001a14 <vTask_Scanner+0x754>)
 80018a2:	61d3      	str	r3, [r2, #28]

	  				if (numObjects > (NUM_PICES_PERIOD - 1))
 80018a4:	4b59      	ldr	r3, [pc, #356]	; (8001a0c <vTask_Scanner+0x74c>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2b07      	cmp	r3, #7
 80018aa:	d931      	bls.n	8001910 <vTask_Scanner+0x650>
	  				{
	  					pice_period = (pices_time[NUM_PICES_PERIOD - 1] - pices_time[0]) / NUM_PICES_PERIOD;
 80018ac:	4b59      	ldr	r3, [pc, #356]	; (8001a14 <vTask_Scanner+0x754>)
 80018ae:	69da      	ldr	r2, [r3, #28]
 80018b0:	4b58      	ldr	r3, [pc, #352]	; (8001a14 <vTask_Scanner+0x754>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	08db      	lsrs	r3, r3, #3
 80018b8:	4a58      	ldr	r2, [pc, #352]	; (8001a1c <vTask_Scanner+0x75c>)
 80018ba:	6013      	str	r3, [r2, #0]
	  					if (pice_period < MIN_PICE_PERIOD)
 80018bc:	4b57      	ldr	r3, [pc, #348]	; (8001a1c <vTask_Scanner+0x75c>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2b1d      	cmp	r3, #29
 80018c2:	d825      	bhi.n	8001910 <vTask_Scanner+0x650>
	  					{
	  						if (counter_num_extra_count < 5)
 80018c4:	4b56      	ldr	r3, [pc, #344]	; (8001a20 <vTask_Scanner+0x760>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2b04      	cmp	r3, #4
 80018ca:	d821      	bhi.n	8001910 <vTask_Scanner+0x650>
	  						{
	  							counter_num_extra_count++;
 80018cc:	4b54      	ldr	r3, [pc, #336]	; (8001a20 <vTask_Scanner+0x760>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	3301      	adds	r3, #1
 80018d2:	4a53      	ldr	r2, [pc, #332]	; (8001a20 <vTask_Scanner+0x760>)
 80018d4:	6013      	str	r3, [r2, #0]
	  							//ShowNumExtraCountOnLeds(counter_num_extra_count);

	  							for (p=0; p < NUM_PICES_PERIOD; p++)
 80018d6:	2300      	movs	r3, #0
 80018d8:	f641 6210 	movw	r2, #7696	; 0x1e10
 80018dc:	443a      	add	r2, r7
 80018de:	6013      	str	r3, [r2, #0]
 80018e0:	e010      	b.n	8001904 <vTask_Scanner+0x644>
	  							{
	  								pices_time[p] = 0;
 80018e2:	4a4c      	ldr	r2, [pc, #304]	; (8001a14 <vTask_Scanner+0x754>)
 80018e4:	f641 6310 	movw	r3, #7696	; 0x1e10
 80018e8:	443b      	add	r3, r7
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2100      	movs	r1, #0
 80018ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  							for (p=0; p < NUM_PICES_PERIOD; p++)
 80018f2:	f641 6310 	movw	r3, #7696	; 0x1e10
 80018f6:	443b      	add	r3, r7
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	3301      	adds	r3, #1
 80018fc:	f641 6210 	movw	r2, #7696	; 0x1e10
 8001900:	443a      	add	r2, r7
 8001902:	6013      	str	r3, [r2, #0]
 8001904:	f641 6310 	movw	r3, #7696	; 0x1e10
 8001908:	443b      	add	r3, r7
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	2b07      	cmp	r3, #7
 800190e:	d9e8      	bls.n	80018e2 <vTask_Scanner+0x622>
	  	for (j=0; j < NumObjectsInLastLine; j++)
 8001910:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001914:	443b      	add	r3, r7
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	3301      	adds	r3, #1
 800191a:	f641 6214 	movw	r2, #7700	; 0x1e14
 800191e:	443a      	add	r2, r7
 8001920:	6013      	str	r3, [r2, #0]
 8001922:	4b40      	ldr	r3, [pc, #256]	; (8001a24 <vTask_Scanner+0x764>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	461a      	mov	r2, r3
 8001928:	f641 6314 	movw	r3, #7700	; 0x1e14
 800192c:	443b      	add	r3, r7
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4293      	cmp	r3, r2
 8001932:	f4ff ae9f 	bcc.w	8001674 <vTask_Scanner+0x3b4>
	  		}
	  	}

	  	// ?     

	  	for (j=0; j < NumObjectsInCurrentLine; j++)
 8001936:	2300      	movs	r3, #0
 8001938:	f641 6214 	movw	r2, #7700	; 0x1e14
 800193c:	443a      	add	r2, r7
 800193e:	6013      	str	r3, [r2, #0]
 8001940:	e049      	b.n	80019d6 <vTask_Scanner+0x716>
	  	{
	  		p_objects_last_line[j] = &objects_last_line[0] + (p_objects_current_line[j] - &objects_current_line[0]);
 8001942:	4b39      	ldr	r3, [pc, #228]	; (8001a28 <vTask_Scanner+0x768>)
 8001944:	f641 6218 	movw	r2, #7704	; 0x1e18
 8001948:	443a      	add	r2, r7
 800194a:	4413      	add	r3, r2
 800194c:	f641 6214 	movw	r2, #7700	; 0x1e14
 8001950:	443a      	add	r2, r7
 8001952:	6812      	ldr	r2, [r2, #0]
 8001954:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001958:	4b34      	ldr	r3, [pc, #208]	; (8001a2c <vTask_Scanner+0x76c>)
 800195a:	f641 6118 	movw	r1, #7704	; 0x1e18
 800195e:	4439      	add	r1, r7
 8001960:	440b      	add	r3, r1
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	461a      	mov	r2, r3
 8001966:	4b32      	ldr	r3, [pc, #200]	; (8001a30 <vTask_Scanner+0x770>)
 8001968:	441a      	add	r2, r3
 800196a:	4927      	ldr	r1, [pc, #156]	; (8001a08 <vTask_Scanner+0x748>)
 800196c:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001970:	443b      	add	r3, r7
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	  		p_objects_last_line[j]->area = p_objects_current_line[j]->area;
 8001978:	4b2b      	ldr	r3, [pc, #172]	; (8001a28 <vTask_Scanner+0x768>)
 800197a:	f641 6218 	movw	r2, #7704	; 0x1e18
 800197e:	443a      	add	r2, r7
 8001980:	4413      	add	r3, r2
 8001982:	f641 6214 	movw	r2, #7700	; 0x1e14
 8001986:	443a      	add	r2, r7
 8001988:	6812      	ldr	r2, [r2, #0]
 800198a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800198e:	491e      	ldr	r1, [pc, #120]	; (8001a08 <vTask_Scanner+0x748>)
 8001990:	f641 6314 	movw	r3, #7700	; 0x1e14
 8001994:	443b      	add	r3, r7
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800199c:	8812      	ldrh	r2, [r2, #0]
 800199e:	801a      	strh	r2, [r3, #0]
	  		p_objects_last_line[j]->cont = 0;
 80019a0:	4a19      	ldr	r2, [pc, #100]	; (8001a08 <vTask_Scanner+0x748>)
 80019a2:	f641 6314 	movw	r3, #7700	; 0x1e14
 80019a6:	443b      	add	r3, r7
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ae:	2200      	movs	r2, #0
 80019b0:	709a      	strb	r2, [r3, #2]
	  		p_objects_last_line[j]->sl = 0;
 80019b2:	4a15      	ldr	r2, [pc, #84]	; (8001a08 <vTask_Scanner+0x748>)
 80019b4:	f641 6314 	movw	r3, #7700	; 0x1e14
 80019b8:	443b      	add	r3, r7
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019c0:	2200      	movs	r2, #0
 80019c2:	70da      	strb	r2, [r3, #3]
	  	for (j=0; j < NumObjectsInCurrentLine; j++)
 80019c4:	f641 6314 	movw	r3, #7700	; 0x1e14
 80019c8:	443b      	add	r3, r7
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	3301      	adds	r3, #1
 80019ce:	f641 6214 	movw	r2, #7700	; 0x1e14
 80019d2:	443a      	add	r2, r7
 80019d4:	6013      	str	r3, [r2, #0]
 80019d6:	f641 630b 	movw	r3, #7691	; 0x1e0b
 80019da:	443b      	add	r3, r7
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	f641 6214 	movw	r2, #7700	; 0x1e14
 80019e2:	443a      	add	r2, r7
 80019e4:	6812      	ldr	r2, [r2, #0]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d3ab      	bcc.n	8001942 <vTask_Scanner+0x682>
	  	}

	  	NumObjectsInLastLine = NumObjectsInCurrentLine;
 80019ea:	4a0e      	ldr	r2, [pc, #56]	; (8001a24 <vTask_Scanner+0x764>)
 80019ec:	f641 630b 	movw	r3, #7691	; 0x1e0b
 80019f0:	443b      	add	r3, r7
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	7013      	strb	r3, [r2, #0]

	  	// ?    ?

	  	xEventGroupClearBits( xEventGroup_StatusFlags, Flag_Scanner_Busy);
 80019f6:	4b0f      	ldr	r3, [pc, #60]	; (8001a34 <vTask_Scanner+0x774>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	2201      	movs	r2, #1
 80019fc:	4611      	mov	r1, r2
 80019fe:	4618      	mov	r0, r3
 8001a00:	f006 f8a6 	bl	8007b50 <xEventGroupClearBits>
		xEventGroupWaitBits( xEventGroup_StatusFlags, Flag_Scanner_Busy, pdFALSE, pdFALSE, portMAX_DELAY );
 8001a04:	e470      	b.n	80012e8 <vTask_Scanner+0x28>
 8001a06:	bf00      	nop
 8001a08:	20009a44 	.word	0x20009a44
 8001a0c:	2000010c 	.word	0x2000010c
 8001a10:	2000eb8c 	.word	0x2000eb8c
 8001a14:	2000bf28 	.word	0x2000bf28
 8001a18:	20000118 	.word	0x20000118
 8001a1c:	2000011c 	.word	0x2000011c
 8001a20:	20000108 	.word	0x20000108
 8001a24:	20000104 	.word	0x20000104
 8001a28:	ffffe1f0 	.word	0xffffe1f0
 8001a2c:	ffffedf0 	.word	0xffffedf0
 8001a30:	2000de94 	.word	0x2000de94
 8001a34:	2000eac8 	.word	0x2000eac8

08001a38 <Clear_Counter>:
/*
 * *************** General Purpose Functions ***************
 */

void Clear_Counter (void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
	uint8_t p;

	counter_num_extra_count = 0;
 8001a3e:	4b10      	ldr	r3, [pc, #64]	; (8001a80 <Clear_Counter+0x48>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
	numObjects = 0;
 8001a44:	4b0f      	ldr	r3, [pc, #60]	; (8001a84 <Clear_Counter+0x4c>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
	num_show_object_area = 0;
 8001a4a:	4b0f      	ldr	r3, [pc, #60]	; (8001a88 <Clear_Counter+0x50>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
	max_area = 0;
 8001a50:	4b0e      	ldr	r3, [pc, #56]	; (8001a8c <Clear_Counter+0x54>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]

	for (p=0; p < NUM_PICES_PERIOD; p++)
 8001a56:	2300      	movs	r3, #0
 8001a58:	71fb      	strb	r3, [r7, #7]
 8001a5a:	e007      	b.n	8001a6c <Clear_Counter+0x34>
	{
		pices_time[p] = 0;
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	4a0c      	ldr	r2, [pc, #48]	; (8001a90 <Clear_Counter+0x58>)
 8001a60:	2100      	movs	r1, #0
 8001a62:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (p=0; p < NUM_PICES_PERIOD; p++)
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	71fb      	strb	r3, [r7, #7]
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	2b07      	cmp	r3, #7
 8001a70:	d9f4      	bls.n	8001a5c <Clear_Counter+0x24>
	}
}
 8001a72:	bf00      	nop
 8001a74:	bf00      	nop
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr
 8001a80:	20000108 	.word	0x20000108
 8001a84:	2000010c 	.word	0x2000010c
 8001a88:	20000110 	.word	0x20000110
 8001a8c:	20000114 	.word	0x20000114
 8001a90:	2000bf28 	.word	0x2000bf28

08001a94 <TuningLCD>:
/*
 * Tuning LCD
 */

void TuningLCD (void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
	//4-bit Initialization:

	HAL_Delay(40);
 8001a98:	2028      	movs	r0, #40	; 0x28
 8001a9a:	f000 fe9f 	bl	80027dc <HAL_Delay>
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001a9e:	4b26      	ldr	r3, [pc, #152]	; (8001b38 <TuningLCD+0xa4>)
 8001aa0:	695b      	ldr	r3, [r3, #20]
 8001aa2:	4a25      	ldr	r2, [pc, #148]	; (8001b38 <TuningLCD+0xa4>)
 8001aa4:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001aa8:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( 0x03 << 3); // write 0x03
 8001aaa:	4b23      	ldr	r3, [pc, #140]	; (8001b38 <TuningLCD+0xa4>)
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	4a22      	ldr	r2, [pc, #136]	; (8001b38 <TuningLCD+0xa4>)
 8001ab0:	f043 0318 	orr.w	r3, r3, #24
 8001ab4:	6153      	str	r3, [r2, #20]
	HAL_Delay(5);
 8001ab6:	2005      	movs	r0, #5
 8001ab8:	f000 fe90 	bl	80027dc <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up
 8001abc:	f000 f8ca 	bl	8001c54 <Nybble>
	HAL_Delay(1);
 8001ac0:	2001      	movs	r0, #1
 8001ac2:	f000 fe8b 	bl	80027dc <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up #2
 8001ac6:	f000 f8c5 	bl	8001c54 <Nybble>
	HAL_Delay(1);
 8001aca:	2001      	movs	r0, #1
 8001acc:	f000 fe86 	bl	80027dc <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up #3
 8001ad0:	f000 f8c0 	bl	8001c54 <Nybble>
	HAL_Delay(10); 		//can check busy flag now instead of delay
 8001ad4:	200a      	movs	r0, #10
 8001ad6:	f000 fe81 	bl	80027dc <HAL_Delay>
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001ada:	4b17      	ldr	r3, [pc, #92]	; (8001b38 <TuningLCD+0xa4>)
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	4a16      	ldr	r2, [pc, #88]	; (8001b38 <TuningLCD+0xa4>)
 8001ae0:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001ae4:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( 0x02 << 3); // write 0x02
 8001ae6:	4b14      	ldr	r3, [pc, #80]	; (8001b38 <TuningLCD+0xa4>)
 8001ae8:	695b      	ldr	r3, [r3, #20]
 8001aea:	4a13      	ldr	r2, [pc, #76]	; (8001b38 <TuningLCD+0xa4>)
 8001aec:	f043 0310 	orr.w	r3, r3, #16
 8001af0:	6153      	str	r3, [r2, #20]
	HAL_Delay(1);
 8001af2:	2001      	movs	r0, #1
 8001af4:	f000 fe72 	bl	80027dc <HAL_Delay>
	Nybble(); 			//Function set: 4-bit interface
 8001af8:	f000 f8ac 	bl	8001c54 <Nybble>
	HAL_Delay(1); 		//can check busy flag now instead of delay
 8001afc:	2001      	movs	r0, #1
 8001afe:	f000 fe6d 	bl	80027dc <HAL_Delay>
	CommandLCD(0x28); 	//Function set: 4-bit/2-line
 8001b02:	2028      	movs	r0, #40	; 0x28
 8001b04:	f000 f81a 	bl	8001b3c <CommandLCD>
	HAL_Delay(1);
 8001b08:	2001      	movs	r0, #1
 8001b0a:	f000 fe67 	bl	80027dc <HAL_Delay>
	CommandLCD(0x10); 	//Set cursor
 8001b0e:	2010      	movs	r0, #16
 8001b10:	f000 f814 	bl	8001b3c <CommandLCD>
	HAL_Delay(1);
 8001b14:	2001      	movs	r0, #1
 8001b16:	f000 fe61 	bl	80027dc <HAL_Delay>
	CommandLCD(0x0F); 	//Display ON
 8001b1a:	200f      	movs	r0, #15
 8001b1c:	f000 f80e 	bl	8001b3c <CommandLCD>
	HAL_Delay(1);
 8001b20:	2001      	movs	r0, #1
 8001b22:	f000 fe5b 	bl	80027dc <HAL_Delay>
	CommandLCD(0x06); 	//Entry Mode set
 8001b26:	2006      	movs	r0, #6
 8001b28:	f000 f808 	bl	8001b3c <CommandLCD>
	HAL_Delay(1);
 8001b2c:	2001      	movs	r0, #1
 8001b2e:	f000 fe55 	bl	80027dc <HAL_Delay>
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	58021000 	.word	0x58021000

08001b3c <CommandLCD>:
/*
 *
 */

void CommandLCD(uint8_t i)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	71fb      	strb	r3, [r7, #7]

	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001b46:	4b1f      	ldr	r3, [pc, #124]	; (8001bc4 <CommandLCD+0x88>)
 8001b48:	695b      	ldr	r3, [r3, #20]
 8001b4a:	4a1e      	ldr	r2, [pc, #120]	; (8001bc4 <CommandLCD+0x88>)
 8001b4c:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001b50:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |=  ( (i>>4) << 3) ;	// set lower bits
 8001b52:	4b1c      	ldr	r3, [pc, #112]	; (8001bc4 <CommandLCD+0x88>)
 8001b54:	695b      	ldr	r3, [r3, #20]
 8001b56:	79fa      	ldrb	r2, [r7, #7]
 8001b58:	0912      	lsrs	r2, r2, #4
 8001b5a:	b2d2      	uxtb	r2, r2
 8001b5c:	00d2      	lsls	r2, r2, #3
 8001b5e:	4611      	mov	r1, r2
 8001b60:	4a18      	ldr	r2, [pc, #96]	; (8001bc4 <CommandLCD+0x88>)
 8001b62:	430b      	orrs	r3, r1
 8001b64:	6153      	str	r3, [r2, #20]
	RS_LCD_GPIO_Port->BSRR |= (RS_LCD_Pin << 16); // RS low - command
 8001b66:	4b17      	ldr	r3, [pc, #92]	; (8001bc4 <CommandLCD+0x88>)
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	4a16      	ldr	r2, [pc, #88]	; (8001bc4 <CommandLCD+0x88>)
 8001b6c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001b70:	6193      	str	r3, [r2, #24]
	RW_LCD_GPIO_Port->BSRR |= ( RW_LCD_Pin << 16); //R/W low
 8001b72:	4b14      	ldr	r3, [pc, #80]	; (8001bc4 <CommandLCD+0x88>)
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	4a13      	ldr	r2, [pc, #76]	; (8001bc4 <CommandLCD+0x88>)
 8001b78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b7c:	6193      	str	r3, [r2, #24]
	Delay_us(1);
 8001b7e:	2001      	movs	r0, #1
 8001b80:	f000 f88a 	bl	8001c98 <Delay_us>
	Nybble(); //Send lower 4 bits
 8001b84:	f000 f866 	bl	8001c54 <Nybble>
	Delay_us(1);
 8001b88:	2001      	movs	r0, #1
 8001b8a:	f000 f885 	bl	8001c98 <Delay_us>
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001b8e:	4b0d      	ldr	r3, [pc, #52]	; (8001bc4 <CommandLCD+0x88>)
 8001b90:	695b      	ldr	r3, [r3, #20]
 8001b92:	4a0c      	ldr	r2, [pc, #48]	; (8001bc4 <CommandLCD+0x88>)
 8001b94:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001b98:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( (i & 0x0f) << 3); // set upper bits
 8001b9a:	4b0a      	ldr	r3, [pc, #40]	; (8001bc4 <CommandLCD+0x88>)
 8001b9c:	695a      	ldr	r2, [r3, #20]
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	00db      	lsls	r3, r3, #3
 8001ba2:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8001ba6:	4907      	ldr	r1, [pc, #28]	; (8001bc4 <CommandLCD+0x88>)
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	614b      	str	r3, [r1, #20]
	Delay_us(1);
 8001bac:	2001      	movs	r0, #1
 8001bae:	f000 f873 	bl	8001c98 <Delay_us>
	Nybble(); //Send upper 4 bits
 8001bb2:	f000 f84f 	bl	8001c54 <Nybble>
	Delay_us(1);
 8001bb6:	2001      	movs	r0, #1
 8001bb8:	f000 f86e 	bl	8001c98 <Delay_us>
}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	58021000 	.word	0x58021000

08001bc8 <WriteLCD>:
/*
 *
 */

void WriteLCD(char i)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	71fb      	strb	r3, [r7, #7]
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001bd2:	4b1f      	ldr	r3, [pc, #124]	; (8001c50 <WriteLCD+0x88>)
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	4a1e      	ldr	r2, [pc, #120]	; (8001c50 <WriteLCD+0x88>)
 8001bd8:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001bdc:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( (i>>4) << 3);	// set lower bits
 8001bde:	4b1c      	ldr	r3, [pc, #112]	; (8001c50 <WriteLCD+0x88>)
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	79fa      	ldrb	r2, [r7, #7]
 8001be4:	0912      	lsrs	r2, r2, #4
 8001be6:	b2d2      	uxtb	r2, r2
 8001be8:	00d2      	lsls	r2, r2, #3
 8001bea:	4611      	mov	r1, r2
 8001bec:	4a18      	ldr	r2, [pc, #96]	; (8001c50 <WriteLCD+0x88>)
 8001bee:	430b      	orrs	r3, r1
 8001bf0:	6153      	str	r3, [r2, #20]
	RS_LCD_GPIO_Port->BSRR |= RS_LCD_Pin; // RS high - data
 8001bf2:	4b17      	ldr	r3, [pc, #92]	; (8001c50 <WriteLCD+0x88>)
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	4a16      	ldr	r2, [pc, #88]	; (8001c50 <WriteLCD+0x88>)
 8001bf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bfc:	6193      	str	r3, [r2, #24]
	RW_LCD_GPIO_Port->BSRR |= ( RW_LCD_Pin << 16); // R/W low
 8001bfe:	4b14      	ldr	r3, [pc, #80]	; (8001c50 <WriteLCD+0x88>)
 8001c00:	699b      	ldr	r3, [r3, #24]
 8001c02:	4a13      	ldr	r2, [pc, #76]	; (8001c50 <WriteLCD+0x88>)
 8001c04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c08:	6193      	str	r3, [r2, #24]
	Delay_us(1);
 8001c0a:	2001      	movs	r0, #1
 8001c0c:	f000 f844 	bl	8001c98 <Delay_us>
	Nybble(); //Clock lower 4 bits
 8001c10:	f000 f820 	bl	8001c54 <Nybble>
	Delay_us(1);
 8001c14:	2001      	movs	r0, #1
 8001c16:	f000 f83f 	bl	8001c98 <Delay_us>
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001c1a:	4b0d      	ldr	r3, [pc, #52]	; (8001c50 <WriteLCD+0x88>)
 8001c1c:	695b      	ldr	r3, [r3, #20]
 8001c1e:	4a0c      	ldr	r2, [pc, #48]	; (8001c50 <WriteLCD+0x88>)
 8001c20:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001c24:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( (i & 0x0f) << 3); // set upper bits
 8001c26:	4b0a      	ldr	r3, [pc, #40]	; (8001c50 <WriteLCD+0x88>)
 8001c28:	695a      	ldr	r2, [r3, #20]
 8001c2a:	79fb      	ldrb	r3, [r7, #7]
 8001c2c:	00db      	lsls	r3, r3, #3
 8001c2e:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8001c32:	4907      	ldr	r1, [pc, #28]	; (8001c50 <WriteLCD+0x88>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	614b      	str	r3, [r1, #20]
	Delay_us(1);
 8001c38:	2001      	movs	r0, #1
 8001c3a:	f000 f82d 	bl	8001c98 <Delay_us>
	Nybble(); //Send upper 4 bits
 8001c3e:	f000 f809 	bl	8001c54 <Nybble>
	Delay_us(1);
 8001c42:	2001      	movs	r0, #1
 8001c44:	f000 f828 	bl	8001c98 <Delay_us>
}
 8001c48:	bf00      	nop
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	58021000 	.word	0x58021000

08001c54 <Nybble>:
/*
 *
 */

void Nybble(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
	E_LCD_GPIO_Port->BSRR |= E_LCD_Pin;						// E = high
 8001c5a:	4b0e      	ldr	r3, [pc, #56]	; (8001c94 <Nybble+0x40>)
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	4a0d      	ldr	r2, [pc, #52]	; (8001c94 <Nybble+0x40>)
 8001c60:	f043 0301 	orr.w	r3, r3, #1
 8001c64:	6193      	str	r3, [r2, #24]

	for (uint8_t i=0; i== 55; i++) //140
 8001c66:	2300      	movs	r3, #0
 8001c68:	71fb      	strb	r3, [r7, #7]
 8001c6a:	e003      	b.n	8001c74 <Nybble+0x20>
	{
		asm ("nop");
 8001c6c:	bf00      	nop
	for (uint8_t i=0; i== 55; i++) //140
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	3301      	adds	r3, #1
 8001c72:	71fb      	strb	r3, [r7, #7]
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	2b37      	cmp	r3, #55	; 0x37
 8001c78:	d0f8      	beq.n	8001c6c <Nybble+0x18>
	}

	E_LCD_GPIO_Port->BSRR |= (E_LCD_Pin << 16);				// E = low
 8001c7a:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <Nybble+0x40>)
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	4a05      	ldr	r2, [pc, #20]	; (8001c94 <Nybble+0x40>)
 8001c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c84:	6193      	str	r3, [r2, #24]
}
 8001c86:	bf00      	nop
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	58021000 	.word	0x58021000

08001c98 <Delay_us>:
/*
 *
 */

void Delay_us(uint32_t us)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
	uint32_t delay_time = (550*us)/3;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	f240 2226 	movw	r2, #550	; 0x226
 8001ca6:	fb02 f303 	mul.w	r3, r2, r3
 8001caa:	4a0b      	ldr	r2, [pc, #44]	; (8001cd8 <Delay_us+0x40>)
 8001cac:	fba2 2303 	umull	r2, r3, r2, r3
 8001cb0:	085b      	lsrs	r3, r3, #1
 8001cb2:	60bb      	str	r3, [r7, #8]

	for (uint32_t i=0; i== delay_time; i++)
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	e003      	b.n	8001cc2 <Delay_us+0x2a>
	{
		asm ("nop");
 8001cba:	bf00      	nop
	for (uint32_t i=0; i== delay_time; i++)
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d0f7      	beq.n	8001cba <Delay_us+0x22>
	}
}
 8001cca:	bf00      	nop
 8001ccc:	bf00      	nop
 8001cce:	3714      	adds	r7, #20
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr
 8001cd8:	aaaaaaab 	.word	0xaaaaaaab

08001cdc <ShowTextOnLCD>:
/*
 *
 */

void ShowTextOnLCD (const char *text)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
	PositionLCD[0] = (uint8_t)text[0];
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	781a      	ldrb	r2, [r3, #0]
 8001ce8:	4b15      	ldr	r3, [pc, #84]	; (8001d40 <ShowTextOnLCD+0x64>)
 8001cea:	701a      	strb	r2, [r3, #0]
	PositionLCD[1] = (uint8_t)text[1];
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	3301      	adds	r3, #1
 8001cf0:	781a      	ldrb	r2, [r3, #0]
 8001cf2:	4b13      	ldr	r3, [pc, #76]	; (8001d40 <ShowTextOnLCD+0x64>)
 8001cf4:	705a      	strb	r2, [r3, #1]
	PositionLCD[2] = (uint8_t)text[2];
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	3302      	adds	r3, #2
 8001cfa:	781a      	ldrb	r2, [r3, #0]
 8001cfc:	4b10      	ldr	r3, [pc, #64]	; (8001d40 <ShowTextOnLCD+0x64>)
 8001cfe:	709a      	strb	r2, [r3, #2]
	PositionLCD[3] = (uint8_t)text[3];
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	3303      	adds	r3, #3
 8001d04:	781a      	ldrb	r2, [r3, #0]
 8001d06:	4b0e      	ldr	r3, [pc, #56]	; (8001d40 <ShowTextOnLCD+0x64>)
 8001d08:	70da      	strb	r2, [r3, #3]
	PositionLCD[4] = (uint8_t)text[4];
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	3304      	adds	r3, #4
 8001d0e:	781a      	ldrb	r2, [r3, #0]
 8001d10:	4b0b      	ldr	r3, [pc, #44]	; (8001d40 <ShowTextOnLCD+0x64>)
 8001d12:	711a      	strb	r2, [r3, #4]
	PositionLCD[5] = (uint8_t)text[5];
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3305      	adds	r3, #5
 8001d18:	781a      	ldrb	r2, [r3, #0]
 8001d1a:	4b09      	ldr	r3, [pc, #36]	; (8001d40 <ShowTextOnLCD+0x64>)
 8001d1c:	715a      	strb	r2, [r3, #5]
	PositionLCD[6] = (uint8_t)text[6];
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	3306      	adds	r3, #6
 8001d22:	781a      	ldrb	r2, [r3, #0]
 8001d24:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <ShowTextOnLCD+0x64>)
 8001d26:	719a      	strb	r2, [r3, #6]
	PositionLCD[7] = (uint8_t)text[7];
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	3307      	adds	r3, #7
 8001d2c:	781a      	ldrb	r2, [r3, #0]
 8001d2e:	4b04      	ldr	r3, [pc, #16]	; (8001d40 <ShowTextOnLCD+0x64>)
 8001d30:	71da      	strb	r2, [r3, #7]
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	2000ea94 	.word	0x2000ea94

08001d44 <ShowNumberOnLCD>:

void ShowNumberOnLCD (uint32_t number, uint16_t num_areas)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	807b      	strh	r3, [r7, #2]
	uint8_t i;

	memset(PositionLCD, 0x30, sizeof(PositionLCD));
 8001d50:	2208      	movs	r2, #8
 8001d52:	2130      	movs	r1, #48	; 0x30
 8001d54:	4866      	ldr	r0, [pc, #408]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001d56:	f008 fc77 	bl	800a648 <memset>

	while (number > 9999999) { number -=10000000, PositionLCD[0]++;}
 8001d5a:	e009      	b.n	8001d70 <ShowNumberOnLCD+0x2c>
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	4b65      	ldr	r3, [pc, #404]	; (8001ef4 <ShowNumberOnLCD+0x1b0>)
 8001d60:	4413      	add	r3, r2
 8001d62:	607b      	str	r3, [r7, #4]
 8001d64:	4b62      	ldr	r3, [pc, #392]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	b2da      	uxtb	r2, r3
 8001d6c:	4b60      	ldr	r3, [pc, #384]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001d6e:	701a      	strb	r2, [r3, #0]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	4a61      	ldr	r2, [pc, #388]	; (8001ef8 <ShowNumberOnLCD+0x1b4>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d2f1      	bcs.n	8001d5c <ShowNumberOnLCD+0x18>
	while (number > 999999) { number -=1000000, PositionLCD[1]++;}
 8001d78:	e009      	b.n	8001d8e <ShowNumberOnLCD+0x4a>
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	4b5f      	ldr	r3, [pc, #380]	; (8001efc <ShowNumberOnLCD+0x1b8>)
 8001d7e:	4413      	add	r3, r2
 8001d80:	607b      	str	r3, [r7, #4]
 8001d82:	4b5b      	ldr	r3, [pc, #364]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001d84:	785b      	ldrb	r3, [r3, #1]
 8001d86:	3301      	adds	r3, #1
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	4b59      	ldr	r3, [pc, #356]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001d8c:	705a      	strb	r2, [r3, #1]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a5b      	ldr	r2, [pc, #364]	; (8001f00 <ShowNumberOnLCD+0x1bc>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d8f1      	bhi.n	8001d7a <ShowNumberOnLCD+0x36>
	while (number > 99999) { number -=100000, PositionLCD[2]++;}
 8001d96:	e009      	b.n	8001dac <ShowNumberOnLCD+0x68>
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	4b5a      	ldr	r3, [pc, #360]	; (8001f04 <ShowNumberOnLCD+0x1c0>)
 8001d9c:	4413      	add	r3, r2
 8001d9e:	607b      	str	r3, [r7, #4]
 8001da0:	4b53      	ldr	r3, [pc, #332]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001da2:	789b      	ldrb	r3, [r3, #2]
 8001da4:	3301      	adds	r3, #1
 8001da6:	b2da      	uxtb	r2, r3
 8001da8:	4b51      	ldr	r3, [pc, #324]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001daa:	709a      	strb	r2, [r3, #2]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	4a56      	ldr	r2, [pc, #344]	; (8001f08 <ShowNumberOnLCD+0x1c4>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d8f1      	bhi.n	8001d98 <ShowNumberOnLCD+0x54>
	while (number > 9999) { number -=10000, PositionLCD[3]++;}
 8001db4:	e009      	b.n	8001dca <ShowNumberOnLCD+0x86>
 8001db6:	687a      	ldr	r2, [r7, #4]
 8001db8:	4b54      	ldr	r3, [pc, #336]	; (8001f0c <ShowNumberOnLCD+0x1c8>)
 8001dba:	4413      	add	r3, r2
 8001dbc:	607b      	str	r3, [r7, #4]
 8001dbe:	4b4c      	ldr	r3, [pc, #304]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001dc0:	78db      	ldrb	r3, [r3, #3]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	4b4a      	ldr	r3, [pc, #296]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001dc8:	70da      	strb	r2, [r3, #3]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f242 720f 	movw	r2, #9999	; 0x270f
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d8f0      	bhi.n	8001db6 <ShowNumberOnLCD+0x72>
	while (number > 999) { number -=1000, PositionLCD[4]++;}
 8001dd4:	e009      	b.n	8001dea <ShowNumberOnLCD+0xa6>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8001ddc:	607b      	str	r3, [r7, #4]
 8001dde:	4b44      	ldr	r3, [pc, #272]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001de0:	791b      	ldrb	r3, [r3, #4]
 8001de2:	3301      	adds	r3, #1
 8001de4:	b2da      	uxtb	r2, r3
 8001de6:	4b42      	ldr	r3, [pc, #264]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001de8:	711a      	strb	r2, [r3, #4]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001df0:	d2f1      	bcs.n	8001dd6 <ShowNumberOnLCD+0x92>
	while (number > 99) { number -=100, PositionLCD[5]++;}
 8001df2:	e008      	b.n	8001e06 <ShowNumberOnLCD+0xc2>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	3b64      	subs	r3, #100	; 0x64
 8001df8:	607b      	str	r3, [r7, #4]
 8001dfa:	4b3d      	ldr	r3, [pc, #244]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001dfc:	795b      	ldrb	r3, [r3, #5]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	b2da      	uxtb	r2, r3
 8001e02:	4b3b      	ldr	r3, [pc, #236]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001e04:	715a      	strb	r2, [r3, #5]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2b63      	cmp	r3, #99	; 0x63
 8001e0a:	d8f3      	bhi.n	8001df4 <ShowNumberOnLCD+0xb0>
	while (number > 9) { number -=10, PositionLCD[6]++;}
 8001e0c:	e008      	b.n	8001e20 <ShowNumberOnLCD+0xdc>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	3b0a      	subs	r3, #10
 8001e12:	607b      	str	r3, [r7, #4]
 8001e14:	4b36      	ldr	r3, [pc, #216]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001e16:	799b      	ldrb	r3, [r3, #6]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	b2da      	uxtb	r2, r3
 8001e1c:	4b34      	ldr	r3, [pc, #208]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001e1e:	719a      	strb	r2, [r3, #6]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2b09      	cmp	r3, #9
 8001e24:	d8f3      	bhi.n	8001e0e <ShowNumberOnLCD+0xca>
	PositionLCD[7] += (uint8_t)number;
 8001e26:	4b32      	ldr	r3, [pc, #200]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001e28:	79da      	ldrb	r2, [r3, #7]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	4413      	add	r3, r2
 8001e30:	b2da      	uxtb	r2, r3
 8001e32:	4b2f      	ldr	r3, [pc, #188]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001e34:	71da      	strb	r2, [r3, #7]

	for(i=0; i < 7; i++)
 8001e36:	2300      	movs	r3, #0
 8001e38:	73fb      	strb	r3, [r7, #15]
 8001e3a:	e00b      	b.n	8001e54 <ShowNumberOnLCD+0x110>
	{
		if (PositionLCD[i] == 0x30)
 8001e3c:	7bfb      	ldrb	r3, [r7, #15]
 8001e3e:	4a2c      	ldr	r2, [pc, #176]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001e40:	5cd3      	ldrb	r3, [r2, r3]
 8001e42:	2b30      	cmp	r3, #48	; 0x30
 8001e44:	d10a      	bne.n	8001e5c <ShowNumberOnLCD+0x118>
		{
			PositionLCD[i] = 0x20;
 8001e46:	7bfb      	ldrb	r3, [r7, #15]
 8001e48:	4a29      	ldr	r2, [pc, #164]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001e4a:	2120      	movs	r1, #32
 8001e4c:	54d1      	strb	r1, [r2, r3]
	for(i=0; i < 7; i++)
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
 8001e50:	3301      	adds	r3, #1
 8001e52:	73fb      	strb	r3, [r7, #15]
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
 8001e56:	2b06      	cmp	r3, #6
 8001e58:	d9f0      	bls.n	8001e3c <ShowNumberOnLCD+0xf8>
 8001e5a:	e000      	b.n	8001e5e <ShowNumberOnLCD+0x11a>
		}
		else
		{
			break;
 8001e5c:	bf00      	nop
		}
	}

	if (num_areas)
 8001e5e:	887b      	ldrh	r3, [r7, #2]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d041      	beq.n	8001ee8 <ShowNumberOnLCD+0x1a4>
	{
		PositionLCD[0] = 0x30;
 8001e64:	4b22      	ldr	r3, [pc, #136]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001e66:	2230      	movs	r2, #48	; 0x30
 8001e68:	701a      	strb	r2, [r3, #0]
		PositionLCD[1] = 0x30;
 8001e6a:	4b21      	ldr	r3, [pc, #132]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001e6c:	2230      	movs	r2, #48	; 0x30
 8001e6e:	705a      	strb	r2, [r3, #1]
		PositionLCD[2] = 0x30;
 8001e70:	4b1f      	ldr	r3, [pc, #124]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001e72:	2230      	movs	r2, #48	; 0x30
 8001e74:	709a      	strb	r2, [r3, #2]
		PositionLCD[3] = 0x20;
 8001e76:	4b1e      	ldr	r3, [pc, #120]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001e78:	2220      	movs	r2, #32
 8001e7a:	70da      	strb	r2, [r3, #3]

		while (num_areas > 99) { num_areas -=100, PositionLCD[0]++;}
 8001e7c:	e008      	b.n	8001e90 <ShowNumberOnLCD+0x14c>
 8001e7e:	887b      	ldrh	r3, [r7, #2]
 8001e80:	3b64      	subs	r3, #100	; 0x64
 8001e82:	807b      	strh	r3, [r7, #2]
 8001e84:	4b1a      	ldr	r3, [pc, #104]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	b2da      	uxtb	r2, r3
 8001e8c:	4b18      	ldr	r3, [pc, #96]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001e8e:	701a      	strb	r2, [r3, #0]
 8001e90:	887b      	ldrh	r3, [r7, #2]
 8001e92:	2b63      	cmp	r3, #99	; 0x63
 8001e94:	d8f3      	bhi.n	8001e7e <ShowNumberOnLCD+0x13a>
		while (num_areas > 9) { num_areas -=10, PositionLCD[1]++;}
 8001e96:	e008      	b.n	8001eaa <ShowNumberOnLCD+0x166>
 8001e98:	887b      	ldrh	r3, [r7, #2]
 8001e9a:	3b0a      	subs	r3, #10
 8001e9c:	807b      	strh	r3, [r7, #2]
 8001e9e:	4b14      	ldr	r3, [pc, #80]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001ea0:	785b      	ldrb	r3, [r3, #1]
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	b2da      	uxtb	r2, r3
 8001ea6:	4b12      	ldr	r3, [pc, #72]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001ea8:	705a      	strb	r2, [r3, #1]
 8001eaa:	887b      	ldrh	r3, [r7, #2]
 8001eac:	2b09      	cmp	r3, #9
 8001eae:	d8f3      	bhi.n	8001e98 <ShowNumberOnLCD+0x154>
		PositionLCD[2] += num_areas;
 8001eb0:	4b0f      	ldr	r3, [pc, #60]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001eb2:	789a      	ldrb	r2, [r3, #2]
 8001eb4:	887b      	ldrh	r3, [r7, #2]
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	4413      	add	r3, r2
 8001eba:	b2da      	uxtb	r2, r3
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001ebe:	709a      	strb	r2, [r3, #2]

		for(i=0; i < 2; i++)
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	73fb      	strb	r3, [r7, #15]
 8001ec4:	e00b      	b.n	8001ede <ShowNumberOnLCD+0x19a>
		{
			if (PositionLCD[i] == 0x30)
 8001ec6:	7bfb      	ldrb	r3, [r7, #15]
 8001ec8:	4a09      	ldr	r2, [pc, #36]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001eca:	5cd3      	ldrb	r3, [r2, r3]
 8001ecc:	2b30      	cmp	r3, #48	; 0x30
 8001ece:	d10a      	bne.n	8001ee6 <ShowNumberOnLCD+0x1a2>
			{
				PositionLCD[i] = 0x20;
 8001ed0:	7bfb      	ldrb	r3, [r7, #15]
 8001ed2:	4a07      	ldr	r2, [pc, #28]	; (8001ef0 <ShowNumberOnLCD+0x1ac>)
 8001ed4:	2120      	movs	r1, #32
 8001ed6:	54d1      	strb	r1, [r2, r3]
		for(i=0; i < 2; i++)
 8001ed8:	7bfb      	ldrb	r3, [r7, #15]
 8001eda:	3301      	adds	r3, #1
 8001edc:	73fb      	strb	r3, [r7, #15]
 8001ede:	7bfb      	ldrb	r3, [r7, #15]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d9f0      	bls.n	8001ec6 <ShowNumberOnLCD+0x182>
			{
				break;
			}
		}
	}
}
 8001ee4:	e000      	b.n	8001ee8 <ShowNumberOnLCD+0x1a4>
				break;
 8001ee6:	bf00      	nop
}
 8001ee8:	bf00      	nop
 8001eea:	3710      	adds	r7, #16
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	2000ea94 	.word	0x2000ea94
 8001ef4:	ff676980 	.word	0xff676980
 8001ef8:	00989680 	.word	0x00989680
 8001efc:	fff0bdc0 	.word	0xfff0bdc0
 8001f00:	000f423f 	.word	0x000f423f
 8001f04:	fffe7960 	.word	0xfffe7960
 8001f08:	0001869f 	.word	0x0001869f
 8001f0c:	ffffd8f0 	.word	0xffffd8f0

08001f10 <DMATuning>:
/*
 *
 */

void DMATuning(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
    // for change addresses DMA chanal must disable !!!

	DMA1_Stream0->CR &= ~DMA_SxCR_EN;
 8001f14:	4b14      	ldr	r3, [pc, #80]	; (8001f68 <DMATuning+0x58>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a13      	ldr	r2, [pc, #76]	; (8001f68 <DMATuning+0x58>)
 8001f1a:	f023 0301 	bic.w	r3, r3, #1
 8001f1e:	6013      	str	r3, [r2, #0]
	DMA1_Stream0->PAR = (uint32_t)&COMP12->SR;
 8001f20:	4b11      	ldr	r3, [pc, #68]	; (8001f68 <DMATuning+0x58>)
 8001f22:	4a12      	ldr	r2, [pc, #72]	; (8001f6c <DMATuning+0x5c>)
 8001f24:	609a      	str	r2, [r3, #8]
	DMA1_Stream0->M0AR = (uint32_t) BufferCOMP1;
 8001f26:	4b10      	ldr	r3, [pc, #64]	; (8001f68 <DMATuning+0x58>)
 8001f28:	4a11      	ldr	r2, [pc, #68]	; (8001f70 <DMATuning+0x60>)
 8001f2a:	60da      	str	r2, [r3, #12]
	DMA1_Stream0->NDTR = 1536;
 8001f2c:	4b0e      	ldr	r3, [pc, #56]	; (8001f68 <DMATuning+0x58>)
 8001f2e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8001f32:	605a      	str	r2, [r3, #4]
	DMA1_Stream0->CR = DMA_SxCR_PSIZE_1 | DMA_SxCR_MSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_PL_0 | DMA_SxCR_PL_1;
 8001f34:	4b0c      	ldr	r3, [pc, #48]	; (8001f68 <DMATuning+0x58>)
 8001f36:	4a0f      	ldr	r2, [pc, #60]	; (8001f74 <DMATuning+0x64>)
 8001f38:	601a      	str	r2, [r3, #0]
	DMAMUX1_Channel0->CCR = ( 111 << DMAMUX_CxCR_DMAREQ_ID_Pos);
 8001f3a:	4b0f      	ldr	r3, [pc, #60]	; (8001f78 <DMATuning+0x68>)
 8001f3c:	226f      	movs	r2, #111	; 0x6f
 8001f3e:	601a      	str	r2, [r3, #0]
	DMA1->LIFCR = 0xffffffff;
 8001f40:	4b0e      	ldr	r3, [pc, #56]	; (8001f7c <DMATuning+0x6c>)
 8001f42:	f04f 32ff 	mov.w	r2, #4294967295
 8001f46:	609a      	str	r2, [r3, #8]
	DMA1->HIFCR = 0xffffffff;
 8001f48:	4b0c      	ldr	r3, [pc, #48]	; (8001f7c <DMATuning+0x6c>)
 8001f4a:	f04f 32ff 	mov.w	r2, #4294967295
 8001f4e:	60da      	str	r2, [r3, #12]
	DMA1_Stream0->CR |= DMA_SxCR_EN;
 8001f50:	4b05      	ldr	r3, [pc, #20]	; (8001f68 <DMATuning+0x58>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a04      	ldr	r2, [pc, #16]	; (8001f68 <DMATuning+0x58>)
 8001f56:	f043 0301 	orr.w	r3, r3, #1
 8001f5a:	6013      	str	r3, [r2, #0]
}
 8001f5c:	bf00      	nop
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	40020010 	.word	0x40020010
 8001f6c:	58003800 	.word	0x58003800
 8001f70:	2000a6d8 	.word	0x2000a6d8
 8001f74:	00035410 	.word	0x00035410
 8001f78:	40020800 	.word	0x40020800
 8001f7c:	40020000 	.word	0x40020000

08001f80 <TIM3_IRQHandler>:
/*
 *
 */

void TIM3_IRQHandler(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
    TIM3->SR &=~ TIM_SR_CC1IF;
 8001f84:	4b07      	ldr	r3, [pc, #28]	; (8001fa4 <TIM3_IRQHandler+0x24>)
 8001f86:	691b      	ldr	r3, [r3, #16]
 8001f88:	4a06      	ldr	r2, [pc, #24]	; (8001fa4 <TIM3_IRQHandler+0x24>)
 8001f8a:	f023 0302 	bic.w	r3, r3, #2
 8001f8e:	6113      	str	r3, [r2, #16]

    DMATuning();
 8001f90:	f7ff ffbe 	bl	8001f10 <DMATuning>
    TIM17->CR1 |= TIM_CR1_CEN;
 8001f94:	4b04      	ldr	r3, [pc, #16]	; (8001fa8 <TIM3_IRQHandler+0x28>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a03      	ldr	r2, [pc, #12]	; (8001fa8 <TIM3_IRQHandler+0x28>)
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	6013      	str	r3, [r2, #0]
}
 8001fa0:	bf00      	nop
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40000400 	.word	0x40000400
 8001fa8:	40014800 	.word	0x40014800

08001fac <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001fb4:	2001      	movs	r0, #1
 8001fb6:	f005 fc94 	bl	80078e2 <osDelay>
 8001fba:	e7fb      	b.n	8001fb4 <StartDefaultTask+0x8>

08001fbc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a04      	ldr	r2, [pc, #16]	; (8001fdc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d101      	bne.n	8001fd2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001fce:	f000 fbe5 	bl	800279c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	40010000 	.word	0x40010000

08001fe0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fe4:	b672      	cpsid	i
}
 8001fe6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fe8:	e7fe      	b.n	8001fe8 <Error_Handler+0x8>
	...

08001fec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff2:	4b0c      	ldr	r3, [pc, #48]	; (8002024 <HAL_MspInit+0x38>)
 8001ff4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001ff8:	4a0a      	ldr	r2, [pc, #40]	; (8002024 <HAL_MspInit+0x38>)
 8001ffa:	f043 0302 	orr.w	r3, r3, #2
 8001ffe:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002002:	4b08      	ldr	r3, [pc, #32]	; (8002024 <HAL_MspInit+0x38>)
 8002004:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002008:	f003 0302 	and.w	r3, r3, #2
 800200c:	607b      	str	r3, [r7, #4]
 800200e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002010:	2200      	movs	r2, #0
 8002012:	210f      	movs	r1, #15
 8002014:	f06f 0001 	mvn.w	r0, #1
 8002018:	f000 fdfa 	bl	8002c10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800201c:	bf00      	nop
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	58024400 	.word	0x58024400

08002028 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08c      	sub	sp, #48	; 0x30
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002030:	f107 031c 	add.w	r3, r7, #28
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	60da      	str	r2, [r3, #12]
 800203e:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a52      	ldr	r2, [pc, #328]	; (8002190 <HAL_COMP_MspInit+0x168>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d153      	bne.n	80020f2 <HAL_COMP_MspInit+0xca>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_COMP12_CLK_ENABLED++;
 800204a:	4b52      	ldr	r3, [pc, #328]	; (8002194 <HAL_COMP_MspInit+0x16c>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	3301      	adds	r3, #1
 8002050:	4a50      	ldr	r2, [pc, #320]	; (8002194 <HAL_COMP_MspInit+0x16c>)
 8002052:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_COMP12_CLK_ENABLED==1){
 8002054:	4b4f      	ldr	r3, [pc, #316]	; (8002194 <HAL_COMP_MspInit+0x16c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2b01      	cmp	r3, #1
 800205a:	d10e      	bne.n	800207a <HAL_COMP_MspInit+0x52>
      __HAL_RCC_COMP12_CLK_ENABLE();
 800205c:	4b4e      	ldr	r3, [pc, #312]	; (8002198 <HAL_COMP_MspInit+0x170>)
 800205e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002062:	4a4d      	ldr	r2, [pc, #308]	; (8002198 <HAL_COMP_MspInit+0x170>)
 8002064:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002068:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800206c:	4b4a      	ldr	r3, [pc, #296]	; (8002198 <HAL_COMP_MspInit+0x170>)
 800206e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002072:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002076:	61bb      	str	r3, [r7, #24]
 8002078:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800207a:	4b47      	ldr	r3, [pc, #284]	; (8002198 <HAL_COMP_MspInit+0x170>)
 800207c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002080:	4a45      	ldr	r2, [pc, #276]	; (8002198 <HAL_COMP_MspInit+0x170>)
 8002082:	f043 0302 	orr.w	r3, r3, #2
 8002086:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800208a:	4b43      	ldr	r3, [pc, #268]	; (8002198 <HAL_COMP_MspInit+0x170>)
 800208c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002090:	f003 0302 	and.w	r3, r3, #2
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002098:	4b3f      	ldr	r3, [pc, #252]	; (8002198 <HAL_COMP_MspInit+0x170>)
 800209a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800209e:	4a3e      	ldr	r2, [pc, #248]	; (8002198 <HAL_COMP_MspInit+0x170>)
 80020a0:	f043 0310 	orr.w	r3, r3, #16
 80020a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80020a8:	4b3b      	ldr	r3, [pc, #236]	; (8002198 <HAL_COMP_MspInit+0x170>)
 80020aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020ae:	f003 0310 	and.w	r3, r3, #16
 80020b2:	613b      	str	r3, [r7, #16]
 80020b4:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PB1     ------> COMP1_INM
    PB2     ------> COMP1_INP
    PE12     ------> COMP1_OUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|COMP1_INP_LINE1_VIDEO_Pin;
 80020b6:	2306      	movs	r3, #6
 80020b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020ba:	2303      	movs	r3, #3
 80020bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020c2:	f107 031c 	add.w	r3, r7, #28
 80020c6:	4619      	mov	r1, r3
 80020c8:	4834      	ldr	r0, [pc, #208]	; (800219c <HAL_COMP_MspInit+0x174>)
 80020ca:	f001 f9df 	bl	800348c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80020ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d4:	2302      	movs	r3, #2
 80020d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d8:	2300      	movs	r3, #0
 80020da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020dc:	2300      	movs	r3, #0
 80020de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP1;
 80020e0:	230d      	movs	r3, #13
 80020e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020e4:	f107 031c 	add.w	r3, r7, #28
 80020e8:	4619      	mov	r1, r3
 80020ea:	482d      	ldr	r0, [pc, #180]	; (80021a0 <HAL_COMP_MspInit+0x178>)
 80020ec:	f001 f9ce 	bl	800348c <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }

}
 80020f0:	e049      	b.n	8002186 <HAL_COMP_MspInit+0x15e>
  else if(hcomp->Instance==COMP2)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a2b      	ldr	r2, [pc, #172]	; (80021a4 <HAL_COMP_MspInit+0x17c>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d144      	bne.n	8002186 <HAL_COMP_MspInit+0x15e>
    HAL_RCC_COMP12_CLK_ENABLED++;
 80020fc:	4b25      	ldr	r3, [pc, #148]	; (8002194 <HAL_COMP_MspInit+0x16c>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	3301      	adds	r3, #1
 8002102:	4a24      	ldr	r2, [pc, #144]	; (8002194 <HAL_COMP_MspInit+0x16c>)
 8002104:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_COMP12_CLK_ENABLED==1){
 8002106:	4b23      	ldr	r3, [pc, #140]	; (8002194 <HAL_COMP_MspInit+0x16c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d10e      	bne.n	800212c <HAL_COMP_MspInit+0x104>
      __HAL_RCC_COMP12_CLK_ENABLE();
 800210e:	4b22      	ldr	r3, [pc, #136]	; (8002198 <HAL_COMP_MspInit+0x170>)
 8002110:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002114:	4a20      	ldr	r2, [pc, #128]	; (8002198 <HAL_COMP_MspInit+0x170>)
 8002116:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800211a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800211e:	4b1e      	ldr	r3, [pc, #120]	; (8002198 <HAL_COMP_MspInit+0x170>)
 8002120:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002124:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002128:	60fb      	str	r3, [r7, #12]
 800212a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800212c:	4b1a      	ldr	r3, [pc, #104]	; (8002198 <HAL_COMP_MspInit+0x170>)
 800212e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002132:	4a19      	ldr	r2, [pc, #100]	; (8002198 <HAL_COMP_MspInit+0x170>)
 8002134:	f043 0310 	orr.w	r3, r3, #16
 8002138:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800213c:	4b16      	ldr	r3, [pc, #88]	; (8002198 <HAL_COMP_MspInit+0x170>)
 800213e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002142:	f003 0310 	and.w	r3, r3, #16
 8002146:	60bb      	str	r3, [r7, #8]
 8002148:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|COMP2_INP_LINE2_VIDEO_Pin;
 800214a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800214e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002150:	2303      	movs	r3, #3
 8002152:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002154:	2300      	movs	r3, #0
 8002156:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002158:	f107 031c 	add.w	r3, r7, #28
 800215c:	4619      	mov	r1, r3
 800215e:	4810      	ldr	r0, [pc, #64]	; (80021a0 <HAL_COMP_MspInit+0x178>)
 8002160:	f001 f994 	bl	800348c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002164:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002168:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216a:	2302      	movs	r3, #2
 800216c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216e:	2300      	movs	r3, #0
 8002170:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002172:	2300      	movs	r3, #0
 8002174:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP2;
 8002176:	230d      	movs	r3, #13
 8002178:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800217a:	f107 031c 	add.w	r3, r7, #28
 800217e:	4619      	mov	r1, r3
 8002180:	4807      	ldr	r0, [pc, #28]	; (80021a0 <HAL_COMP_MspInit+0x178>)
 8002182:	f001 f983 	bl	800348c <HAL_GPIO_Init>
}
 8002186:	bf00      	nop
 8002188:	3730      	adds	r7, #48	; 0x30
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	5800380c 	.word	0x5800380c
 8002194:	2000012c 	.word	0x2000012c
 8002198:	58024400 	.word	0x58024400
 800219c:	58020400 	.word	0x58020400
 80021a0:	58021000 	.word	0x58021000
 80021a4:	58003810 	.word	0x58003810

080021a8 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b08e      	sub	sp, #56	; 0x38
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	605a      	str	r2, [r3, #4]
 80021ba:	609a      	str	r2, [r3, #8]
 80021bc:	60da      	str	r2, [r3, #12]
 80021be:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a59      	ldr	r2, [pc, #356]	; (800232c <HAL_ETH_MspInit+0x184>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	f040 80ab 	bne.w	8002322 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80021cc:	4b58      	ldr	r3, [pc, #352]	; (8002330 <HAL_ETH_MspInit+0x188>)
 80021ce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80021d2:	4a57      	ldr	r2, [pc, #348]	; (8002330 <HAL_ETH_MspInit+0x188>)
 80021d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021d8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80021dc:	4b54      	ldr	r3, [pc, #336]	; (8002330 <HAL_ETH_MspInit+0x188>)
 80021de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80021e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80021e6:	623b      	str	r3, [r7, #32]
 80021e8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 80021ea:	4b51      	ldr	r3, [pc, #324]	; (8002330 <HAL_ETH_MspInit+0x188>)
 80021ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80021f0:	4a4f      	ldr	r2, [pc, #316]	; (8002330 <HAL_ETH_MspInit+0x188>)
 80021f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021f6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80021fa:	4b4d      	ldr	r3, [pc, #308]	; (8002330 <HAL_ETH_MspInit+0x188>)
 80021fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002200:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002204:	61fb      	str	r3, [r7, #28]
 8002206:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8002208:	4b49      	ldr	r3, [pc, #292]	; (8002330 <HAL_ETH_MspInit+0x188>)
 800220a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800220e:	4a48      	ldr	r2, [pc, #288]	; (8002330 <HAL_ETH_MspInit+0x188>)
 8002210:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002214:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002218:	4b45      	ldr	r3, [pc, #276]	; (8002330 <HAL_ETH_MspInit+0x188>)
 800221a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800221e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002222:	61bb      	str	r3, [r7, #24]
 8002224:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002226:	4b42      	ldr	r3, [pc, #264]	; (8002330 <HAL_ETH_MspInit+0x188>)
 8002228:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800222c:	4a40      	ldr	r2, [pc, #256]	; (8002330 <HAL_ETH_MspInit+0x188>)
 800222e:	f043 0304 	orr.w	r3, r3, #4
 8002232:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002236:	4b3e      	ldr	r3, [pc, #248]	; (8002330 <HAL_ETH_MspInit+0x188>)
 8002238:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800223c:	f003 0304 	and.w	r3, r3, #4
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002244:	4b3a      	ldr	r3, [pc, #232]	; (8002330 <HAL_ETH_MspInit+0x188>)
 8002246:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800224a:	4a39      	ldr	r2, [pc, #228]	; (8002330 <HAL_ETH_MspInit+0x188>)
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002254:	4b36      	ldr	r3, [pc, #216]	; (8002330 <HAL_ETH_MspInit+0x188>)
 8002256:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	613b      	str	r3, [r7, #16]
 8002260:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002262:	4b33      	ldr	r3, [pc, #204]	; (8002330 <HAL_ETH_MspInit+0x188>)
 8002264:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002268:	4a31      	ldr	r2, [pc, #196]	; (8002330 <HAL_ETH_MspInit+0x188>)
 800226a:	f043 0302 	orr.w	r3, r3, #2
 800226e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002272:	4b2f      	ldr	r3, [pc, #188]	; (8002330 <HAL_ETH_MspInit+0x188>)
 8002274:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	60fb      	str	r3, [r7, #12]
 800227e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002280:	4b2b      	ldr	r3, [pc, #172]	; (8002330 <HAL_ETH_MspInit+0x188>)
 8002282:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002286:	4a2a      	ldr	r2, [pc, #168]	; (8002330 <HAL_ETH_MspInit+0x188>)
 8002288:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800228c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002290:	4b27      	ldr	r3, [pc, #156]	; (8002330 <HAL_ETH_MspInit+0x188>)
 8002292:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800229a:	60bb      	str	r3, [r7, #8]
 800229c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800229e:	2332      	movs	r3, #50	; 0x32
 80022a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a2:	2302      	movs	r3, #2
 80022a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022aa:	2300      	movs	r3, #0
 80022ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022ae:	230b      	movs	r3, #11
 80022b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b6:	4619      	mov	r1, r3
 80022b8:	481e      	ldr	r0, [pc, #120]	; (8002334 <HAL_ETH_MspInit+0x18c>)
 80022ba:	f001 f8e7 	bl	800348c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80022be:	2386      	movs	r3, #134	; 0x86
 80022c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c2:	2302      	movs	r3, #2
 80022c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c6:	2300      	movs	r3, #0
 80022c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ca:	2300      	movs	r3, #0
 80022cc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022ce:	230b      	movs	r3, #11
 80022d0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022d6:	4619      	mov	r1, r3
 80022d8:	4817      	ldr	r0, [pc, #92]	; (8002338 <HAL_ETH_MspInit+0x190>)
 80022da:	f001 f8d7 	bl	800348c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80022de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e4:	2302      	movs	r3, #2
 80022e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ec:	2300      	movs	r3, #0
 80022ee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022f0:	230b      	movs	r3, #11
 80022f2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80022f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022f8:	4619      	mov	r1, r3
 80022fa:	4810      	ldr	r0, [pc, #64]	; (800233c <HAL_ETH_MspInit+0x194>)
 80022fc:	f001 f8c6 	bl	800348c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002300:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002304:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002306:	2302      	movs	r3, #2
 8002308:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230a:	2300      	movs	r3, #0
 800230c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230e:	2300      	movs	r3, #0
 8002310:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002312:	230b      	movs	r3, #11
 8002314:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002316:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800231a:	4619      	mov	r1, r3
 800231c:	4808      	ldr	r0, [pc, #32]	; (8002340 <HAL_ETH_MspInit+0x198>)
 800231e:	f001 f8b5 	bl	800348c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8002322:	bf00      	nop
 8002324:	3738      	adds	r7, #56	; 0x38
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40028000 	.word	0x40028000
 8002330:	58024400 	.word	0x58024400
 8002334:	58020800 	.word	0x58020800
 8002338:	58020000 	.word	0x58020000
 800233c:	58020400 	.word	0x58020400
 8002340:	58021800 	.word	0x58021800

08002344 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b0b8      	sub	sp, #224	; 0xe0
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800234c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	605a      	str	r2, [r3, #4]
 8002356:	609a      	str	r2, [r3, #8]
 8002358:	60da      	str	r2, [r3, #12]
 800235a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800235c:	f107 0318 	add.w	r3, r7, #24
 8002360:	22b4      	movs	r2, #180	; 0xb4
 8002362:	2100      	movs	r1, #0
 8002364:	4618      	mov	r0, r3
 8002366:	f008 f96f 	bl	800a648 <memset>
  if(huart->Instance==USART1)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a54      	ldr	r2, [pc, #336]	; (80024c0 <HAL_UART_MspInit+0x17c>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d158      	bne.n	8002426 <HAL_UART_MspInit+0xe2>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002374:	2301      	movs	r3, #1
 8002376:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002378:	2300      	movs	r3, #0
 800237a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800237e:	f107 0318 	add.w	r3, r7, #24
 8002382:	4618      	mov	r0, r3
 8002384:	f002 fa5c 	bl	8004840 <HAL_RCCEx_PeriphCLKConfig>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800238e:	f7ff fe27 	bl	8001fe0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002392:	4b4c      	ldr	r3, [pc, #304]	; (80024c4 <HAL_UART_MspInit+0x180>)
 8002394:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002398:	4a4a      	ldr	r2, [pc, #296]	; (80024c4 <HAL_UART_MspInit+0x180>)
 800239a:	f043 0310 	orr.w	r3, r3, #16
 800239e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80023a2:	4b48      	ldr	r3, [pc, #288]	; (80024c4 <HAL_UART_MspInit+0x180>)
 80023a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80023a8:	f003 0310 	and.w	r3, r3, #16
 80023ac:	617b      	str	r3, [r7, #20]
 80023ae:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023b0:	4b44      	ldr	r3, [pc, #272]	; (80024c4 <HAL_UART_MspInit+0x180>)
 80023b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023b6:	4a43      	ldr	r2, [pc, #268]	; (80024c4 <HAL_UART_MspInit+0x180>)
 80023b8:	f043 0302 	orr.w	r3, r3, #2
 80023bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80023c0:	4b40      	ldr	r3, [pc, #256]	; (80024c4 <HAL_UART_MspInit+0x180>)
 80023c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023c6:	f003 0302 	and.w	r3, r3, #2
 80023ca:	613b      	str	r3, [r7, #16]
 80023cc:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80023ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023d2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d6:	2302      	movs	r3, #2
 80023d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023dc:	2300      	movs	r3, #0
 80023de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e2:	2300      	movs	r3, #0
 80023e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80023e8:	2304      	movs	r3, #4
 80023ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ee:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80023f2:	4619      	mov	r1, r3
 80023f4:	4834      	ldr	r0, [pc, #208]	; (80024c8 <HAL_UART_MspInit+0x184>)
 80023f6:	f001 f849 	bl	800348c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023fa:	2340      	movs	r3, #64	; 0x40
 80023fc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002400:	2302      	movs	r3, #2
 8002402:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002406:	2300      	movs	r3, #0
 8002408:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800240c:	2300      	movs	r3, #0
 800240e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002412:	2307      	movs	r3, #7
 8002414:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002418:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800241c:	4619      	mov	r1, r3
 800241e:	482a      	ldr	r0, [pc, #168]	; (80024c8 <HAL_UART_MspInit+0x184>)
 8002420:	f001 f834 	bl	800348c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002424:	e047      	b.n	80024b6 <HAL_UART_MspInit+0x172>
  else if(huart->Instance==USART3)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a28      	ldr	r2, [pc, #160]	; (80024cc <HAL_UART_MspInit+0x188>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d142      	bne.n	80024b6 <HAL_UART_MspInit+0x172>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002430:	2302      	movs	r3, #2
 8002432:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002434:	2300      	movs	r3, #0
 8002436:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800243a:	f107 0318 	add.w	r3, r7, #24
 800243e:	4618      	mov	r0, r3
 8002440:	f002 f9fe 	bl	8004840 <HAL_RCCEx_PeriphCLKConfig>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <HAL_UART_MspInit+0x10a>
      Error_Handler();
 800244a:	f7ff fdc9 	bl	8001fe0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800244e:	4b1d      	ldr	r3, [pc, #116]	; (80024c4 <HAL_UART_MspInit+0x180>)
 8002450:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002454:	4a1b      	ldr	r2, [pc, #108]	; (80024c4 <HAL_UART_MspInit+0x180>)
 8002456:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800245a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800245e:	4b19      	ldr	r3, [pc, #100]	; (80024c4 <HAL_UART_MspInit+0x180>)
 8002460:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002464:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002468:	60fb      	str	r3, [r7, #12]
 800246a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800246c:	4b15      	ldr	r3, [pc, #84]	; (80024c4 <HAL_UART_MspInit+0x180>)
 800246e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002472:	4a14      	ldr	r2, [pc, #80]	; (80024c4 <HAL_UART_MspInit+0x180>)
 8002474:	f043 0308 	orr.w	r3, r3, #8
 8002478:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800247c:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <HAL_UART_MspInit+0x180>)
 800247e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002482:	f003 0308 	and.w	r3, r3, #8
 8002486:	60bb      	str	r3, [r7, #8]
 8002488:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 800248a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800248e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002492:	2302      	movs	r3, #2
 8002494:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002498:	2300      	movs	r3, #0
 800249a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249e:	2300      	movs	r3, #0
 80024a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024a4:	2307      	movs	r3, #7
 80024a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024aa:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80024ae:	4619      	mov	r1, r3
 80024b0:	4807      	ldr	r0, [pc, #28]	; (80024d0 <HAL_UART_MspInit+0x18c>)
 80024b2:	f000 ffeb 	bl	800348c <HAL_GPIO_Init>
}
 80024b6:	bf00      	nop
 80024b8:	37e0      	adds	r7, #224	; 0xe0
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40011000 	.word	0x40011000
 80024c4:	58024400 	.word	0x58024400
 80024c8:	58020400 	.word	0x58020400
 80024cc:	40004800 	.word	0x40004800
 80024d0:	58020c00 	.word	0x58020c00

080024d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b08e      	sub	sp, #56	; 0x38
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2b0f      	cmp	r3, #15
 80024e0:	d844      	bhi.n	800256c <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 80024e2:	2200      	movs	r2, #0
 80024e4:	6879      	ldr	r1, [r7, #4]
 80024e6:	2019      	movs	r0, #25
 80024e8:	f000 fb92 	bl	8002c10 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80024ec:	2019      	movs	r0, #25
 80024ee:	f000 fba9 	bl	8002c44 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 80024f2:	4a24      	ldr	r2, [pc, #144]	; (8002584 <HAL_InitTick+0xb0>)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80024f8:	4b23      	ldr	r3, [pc, #140]	; (8002588 <HAL_InitTick+0xb4>)
 80024fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80024fe:	4a22      	ldr	r2, [pc, #136]	; (8002588 <HAL_InitTick+0xb4>)
 8002500:	f043 0301 	orr.w	r3, r3, #1
 8002504:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002508:	4b1f      	ldr	r3, [pc, #124]	; (8002588 <HAL_InitTick+0xb4>)
 800250a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800250e:	f003 0301 	and.w	r3, r3, #1
 8002512:	60bb      	str	r3, [r7, #8]
 8002514:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002516:	f107 020c 	add.w	r2, r7, #12
 800251a:	f107 0310 	add.w	r3, r7, #16
 800251e:	4611      	mov	r1, r2
 8002520:	4618      	mov	r0, r3
 8002522:	f002 f94b 	bl	80047bc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */

  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002526:	f002 f933 	bl	8004790 <HAL_RCC_GetPCLK2Freq>
 800252a:	4603      	mov	r3, r0
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002530:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002532:	4a16      	ldr	r2, [pc, #88]	; (800258c <HAL_InitTick+0xb8>)
 8002534:	fba2 2303 	umull	r2, r3, r2, r3
 8002538:	0c9b      	lsrs	r3, r3, #18
 800253a:	3b01      	subs	r3, #1
 800253c:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800253e:	4b14      	ldr	r3, [pc, #80]	; (8002590 <HAL_InitTick+0xbc>)
 8002540:	4a14      	ldr	r2, [pc, #80]	; (8002594 <HAL_InitTick+0xc0>)
 8002542:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002544:	4b12      	ldr	r3, [pc, #72]	; (8002590 <HAL_InitTick+0xbc>)
 8002546:	f240 32e7 	movw	r2, #999	; 0x3e7
 800254a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800254c:	4a10      	ldr	r2, [pc, #64]	; (8002590 <HAL_InitTick+0xbc>)
 800254e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002550:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002552:	4b0f      	ldr	r3, [pc, #60]	; (8002590 <HAL_InitTick+0xbc>)
 8002554:	2200      	movs	r2, #0
 8002556:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002558:	4b0d      	ldr	r3, [pc, #52]	; (8002590 <HAL_InitTick+0xbc>)
 800255a:	2200      	movs	r2, #0
 800255c:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800255e:	480c      	ldr	r0, [pc, #48]	; (8002590 <HAL_InitTick+0xbc>)
 8002560:	f003 fc8a 	bl	8005e78 <HAL_TIM_Base_Init>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d107      	bne.n	800257a <HAL_InitTick+0xa6>
 800256a:	e001      	b.n	8002570 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e005      	b.n	800257c <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002570:	4807      	ldr	r0, [pc, #28]	; (8002590 <HAL_InitTick+0xbc>)
 8002572:	f003 fce3 	bl	8005f3c <HAL_TIM_Base_Start_IT>
 8002576:	4603      	mov	r3, r0
 8002578:	e000      	b.n	800257c <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
}
 800257c:	4618      	mov	r0, r3
 800257e:	3738      	adds	r7, #56	; 0x38
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	2000000c 	.word	0x2000000c
 8002588:	58024400 	.word	0x58024400
 800258c:	431bde83 	.word	0x431bde83
 8002590:	2000f35c 	.word	0x2000f35c
 8002594:	40010000 	.word	0x40010000

08002598 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800259c:	e7fe      	b.n	800259c <NMI_Handler+0x4>

0800259e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800259e:	b480      	push	{r7}
 80025a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025a2:	e7fe      	b.n	80025a2 <HardFault_Handler+0x4>

080025a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025a8:	e7fe      	b.n	80025a8 <MemManage_Handler+0x4>

080025aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025aa:	b480      	push	{r7}
 80025ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025ae:	e7fe      	b.n	80025ae <BusFault_Handler+0x4>

080025b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025b4:	e7fe      	b.n	80025b4 <UsageFault_Handler+0x4>

080025b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025b6:	b480      	push	{r7}
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025ba:	bf00      	nop
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80025c8:	4802      	ldr	r0, [pc, #8]	; (80025d4 <TIM1_UP_IRQHandler+0x10>)
 80025ca:	f003 fd3d 	bl	8006048 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80025ce:	bf00      	nop
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	2000f35c 	.word	0x2000f35c

080025d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80025dc:	4b34      	ldr	r3, [pc, #208]	; (80026b0 <SystemInit+0xd8>)
 80025de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025e2:	4a33      	ldr	r2, [pc, #204]	; (80026b0 <SystemInit+0xd8>)
 80025e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80025ec:	4b31      	ldr	r3, [pc, #196]	; (80026b4 <SystemInit+0xdc>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f003 030f 	and.w	r3, r3, #15
 80025f4:	2b06      	cmp	r3, #6
 80025f6:	d807      	bhi.n	8002608 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80025f8:	4b2e      	ldr	r3, [pc, #184]	; (80026b4 <SystemInit+0xdc>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f023 030f 	bic.w	r3, r3, #15
 8002600:	4a2c      	ldr	r2, [pc, #176]	; (80026b4 <SystemInit+0xdc>)
 8002602:	f043 0307 	orr.w	r3, r3, #7
 8002606:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002608:	4b2b      	ldr	r3, [pc, #172]	; (80026b8 <SystemInit+0xe0>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a2a      	ldr	r2, [pc, #168]	; (80026b8 <SystemInit+0xe0>)
 800260e:	f043 0301 	orr.w	r3, r3, #1
 8002612:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002614:	4b28      	ldr	r3, [pc, #160]	; (80026b8 <SystemInit+0xe0>)
 8002616:	2200      	movs	r2, #0
 8002618:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800261a:	4b27      	ldr	r3, [pc, #156]	; (80026b8 <SystemInit+0xe0>)
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	4926      	ldr	r1, [pc, #152]	; (80026b8 <SystemInit+0xe0>)
 8002620:	4b26      	ldr	r3, [pc, #152]	; (80026bc <SystemInit+0xe4>)
 8002622:	4013      	ands	r3, r2
 8002624:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002626:	4b23      	ldr	r3, [pc, #140]	; (80026b4 <SystemInit+0xdc>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0308 	and.w	r3, r3, #8
 800262e:	2b00      	cmp	r3, #0
 8002630:	d007      	beq.n	8002642 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002632:	4b20      	ldr	r3, [pc, #128]	; (80026b4 <SystemInit+0xdc>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f023 030f 	bic.w	r3, r3, #15
 800263a:	4a1e      	ldr	r2, [pc, #120]	; (80026b4 <SystemInit+0xdc>)
 800263c:	f043 0307 	orr.w	r3, r3, #7
 8002640:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002642:	4b1d      	ldr	r3, [pc, #116]	; (80026b8 <SystemInit+0xe0>)
 8002644:	2200      	movs	r2, #0
 8002646:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002648:	4b1b      	ldr	r3, [pc, #108]	; (80026b8 <SystemInit+0xe0>)
 800264a:	2200      	movs	r2, #0
 800264c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800264e:	4b1a      	ldr	r3, [pc, #104]	; (80026b8 <SystemInit+0xe0>)
 8002650:	2200      	movs	r2, #0
 8002652:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002654:	4b18      	ldr	r3, [pc, #96]	; (80026b8 <SystemInit+0xe0>)
 8002656:	4a1a      	ldr	r2, [pc, #104]	; (80026c0 <SystemInit+0xe8>)
 8002658:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800265a:	4b17      	ldr	r3, [pc, #92]	; (80026b8 <SystemInit+0xe0>)
 800265c:	4a19      	ldr	r2, [pc, #100]	; (80026c4 <SystemInit+0xec>)
 800265e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002660:	4b15      	ldr	r3, [pc, #84]	; (80026b8 <SystemInit+0xe0>)
 8002662:	4a19      	ldr	r2, [pc, #100]	; (80026c8 <SystemInit+0xf0>)
 8002664:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002666:	4b14      	ldr	r3, [pc, #80]	; (80026b8 <SystemInit+0xe0>)
 8002668:	2200      	movs	r2, #0
 800266a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800266c:	4b12      	ldr	r3, [pc, #72]	; (80026b8 <SystemInit+0xe0>)
 800266e:	4a16      	ldr	r2, [pc, #88]	; (80026c8 <SystemInit+0xf0>)
 8002670:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002672:	4b11      	ldr	r3, [pc, #68]	; (80026b8 <SystemInit+0xe0>)
 8002674:	2200      	movs	r2, #0
 8002676:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002678:	4b0f      	ldr	r3, [pc, #60]	; (80026b8 <SystemInit+0xe0>)
 800267a:	4a13      	ldr	r2, [pc, #76]	; (80026c8 <SystemInit+0xf0>)
 800267c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800267e:	4b0e      	ldr	r3, [pc, #56]	; (80026b8 <SystemInit+0xe0>)
 8002680:	2200      	movs	r2, #0
 8002682:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002684:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <SystemInit+0xe0>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a0b      	ldr	r2, [pc, #44]	; (80026b8 <SystemInit+0xe0>)
 800268a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800268e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002690:	4b09      	ldr	r3, [pc, #36]	; (80026b8 <SystemInit+0xe0>)
 8002692:	2200      	movs	r2, #0
 8002694:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002696:	4b0d      	ldr	r3, [pc, #52]	; (80026cc <SystemInit+0xf4>)
 8002698:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800269c:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800269e:	4b04      	ldr	r3, [pc, #16]	; (80026b0 <SystemInit+0xd8>)
 80026a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026a4:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 80026a6:	bf00      	nop
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr
 80026b0:	e000ed00 	.word	0xe000ed00
 80026b4:	52002000 	.word	0x52002000
 80026b8:	58024400 	.word	0x58024400
 80026bc:	eaf6ed7f 	.word	0xeaf6ed7f
 80026c0:	02020200 	.word	0x02020200
 80026c4:	01ff0000 	.word	0x01ff0000
 80026c8:	01010280 	.word	0x01010280
 80026cc:	52004000 	.word	0x52004000

080026d0 <Reset_Handler>:
 80026d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002708 <LoopFillZerobss+0xe>
 80026d4:	f7ff ff80 	bl	80025d8 <SystemInit>
 80026d8:	480c      	ldr	r0, [pc, #48]	; (800270c <LoopFillZerobss+0x12>)
 80026da:	490d      	ldr	r1, [pc, #52]	; (8002710 <LoopFillZerobss+0x16>)
 80026dc:	4a0d      	ldr	r2, [pc, #52]	; (8002714 <LoopFillZerobss+0x1a>)
 80026de:	2300      	movs	r3, #0
 80026e0:	e002      	b.n	80026e8 <LoopCopyDataInit>

080026e2 <CopyDataInit>:
 80026e2:	58d4      	ldr	r4, [r2, r3]
 80026e4:	50c4      	str	r4, [r0, r3]
 80026e6:	3304      	adds	r3, #4

080026e8 <LoopCopyDataInit>:
 80026e8:	18c4      	adds	r4, r0, r3
 80026ea:	428c      	cmp	r4, r1
 80026ec:	d3f9      	bcc.n	80026e2 <CopyDataInit>
 80026ee:	4a0a      	ldr	r2, [pc, #40]	; (8002718 <LoopFillZerobss+0x1e>)
 80026f0:	4c0a      	ldr	r4, [pc, #40]	; (800271c <LoopFillZerobss+0x22>)
 80026f2:	2300      	movs	r3, #0
 80026f4:	e001      	b.n	80026fa <LoopFillZerobss>

080026f6 <FillZerobss>:
 80026f6:	6013      	str	r3, [r2, #0]
 80026f8:	3204      	adds	r2, #4

080026fa <LoopFillZerobss>:
 80026fa:	42a2      	cmp	r2, r4
 80026fc:	d3fb      	bcc.n	80026f6 <FillZerobss>
 80026fe:	f007 ff71 	bl	800a5e4 <__libc_init_array>
 8002702:	f7fd ffa9 	bl	8000658 <main>
 8002706:	4770      	bx	lr
 8002708:	20020000 	.word	0x20020000
 800270c:	20000000 	.word	0x20000000
 8002710:	20000028 	.word	0x20000028
 8002714:	0800a750 	.word	0x0800a750
 8002718:	200000e8 	.word	0x200000e8
 800271c:	2000f3ec 	.word	0x2000f3ec

08002720 <ADC3_IRQHandler>:
 8002720:	e7fe      	b.n	8002720 <ADC3_IRQHandler>
	...

08002724 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800272a:	2003      	movs	r0, #3
 800272c:	f000 fa65 	bl	8002bfa <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002730:	f001 fe6e 	bl	8004410 <HAL_RCC_GetSysClockFreq>
 8002734:	4602      	mov	r2, r0
 8002736:	4b15      	ldr	r3, [pc, #84]	; (800278c <HAL_Init+0x68>)
 8002738:	699b      	ldr	r3, [r3, #24]
 800273a:	0a1b      	lsrs	r3, r3, #8
 800273c:	f003 030f 	and.w	r3, r3, #15
 8002740:	4913      	ldr	r1, [pc, #76]	; (8002790 <HAL_Init+0x6c>)
 8002742:	5ccb      	ldrb	r3, [r1, r3]
 8002744:	f003 031f 	and.w	r3, r3, #31
 8002748:	fa22 f303 	lsr.w	r3, r2, r3
 800274c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800274e:	4b0f      	ldr	r3, [pc, #60]	; (800278c <HAL_Init+0x68>)
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	f003 030f 	and.w	r3, r3, #15
 8002756:	4a0e      	ldr	r2, [pc, #56]	; (8002790 <HAL_Init+0x6c>)
 8002758:	5cd3      	ldrb	r3, [r2, r3]
 800275a:	f003 031f 	and.w	r3, r3, #31
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	fa22 f303 	lsr.w	r3, r2, r3
 8002764:	4a0b      	ldr	r2, [pc, #44]	; (8002794 <HAL_Init+0x70>)
 8002766:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002768:	4a0b      	ldr	r2, [pc, #44]	; (8002798 <HAL_Init+0x74>)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800276e:	2000      	movs	r0, #0
 8002770:	f7ff feb0 	bl	80024d4 <HAL_InitTick>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e002      	b.n	8002784 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800277e:	f7ff fc35 	bl	8001fec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002782:	2300      	movs	r3, #0
}
 8002784:	4618      	mov	r0, r3
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	58024400 	.word	0x58024400
 8002790:	0800a708 	.word	0x0800a708
 8002794:	20000008 	.word	0x20000008
 8002798:	20000004 	.word	0x20000004

0800279c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80027a0:	4b06      	ldr	r3, [pc, #24]	; (80027bc <HAL_IncTick+0x20>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	461a      	mov	r2, r3
 80027a6:	4b06      	ldr	r3, [pc, #24]	; (80027c0 <HAL_IncTick+0x24>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4413      	add	r3, r2
 80027ac:	4a04      	ldr	r2, [pc, #16]	; (80027c0 <HAL_IncTick+0x24>)
 80027ae:	6013      	str	r3, [r2, #0]
}
 80027b0:	bf00      	nop
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	20000010 	.word	0x20000010
 80027c0:	2000f3a8 	.word	0x2000f3a8

080027c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  return uwTick;
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <HAL_GetTick+0x14>)
 80027ca:	681b      	ldr	r3, [r3, #0]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	2000f3a8 	.word	0x2000f3a8

080027dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027e4:	f7ff ffee 	bl	80027c4 <HAL_GetTick>
 80027e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f4:	d005      	beq.n	8002802 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027f6:	4b0a      	ldr	r3, [pc, #40]	; (8002820 <HAL_Delay+0x44>)
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	461a      	mov	r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	4413      	add	r3, r2
 8002800:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002802:	bf00      	nop
 8002804:	f7ff ffde 	bl	80027c4 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	429a      	cmp	r2, r3
 8002812:	d8f7      	bhi.n	8002804 <HAL_Delay+0x28>
  {
  }
}
 8002814:	bf00      	nop
 8002816:	bf00      	nop
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	20000010 	.word	0x20000010

08002824 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 800282c:	4b06      	ldr	r3, [pc, #24]	; (8002848 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8002834:	4904      	ldr	r1, [pc, #16]	; (8002848 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4313      	orrs	r3, r2
 800283a:	604b      	str	r3, [r1, #4]
}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr
 8002848:	58000400 	.word	0x58000400

0800284c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b088      	sub	sp, #32
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr ;
  uint32_t exti_line ;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" is comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8002854:	2300      	movs	r3, #0
 8002856:	60fb      	str	r3, [r7, #12]

  HAL_StatusTypeDef status = HAL_OK;
 8002858:	2300      	movs	r3, #0
 800285a:	77fb      	strb	r3, [r7, #31]
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d102      	bne.n	8002868 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	77fb      	strb	r3, [r7, #31]
 8002866:	e10e      	b.n	8002a86 <HAL_COMP_Init+0x23a>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002872:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002876:	d102      	bne.n	800287e <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	77fb      	strb	r3, [r7, #31]
 800287c:	e103      	b.n	8002a86 <HAL_COMP_Init+0x23a>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRCE(hcomp->Init.BlankingSrce)); 
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b00      	cmp	r3, #0
 8002888:	d109      	bne.n	800289e <HAL_COMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	  
	  /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
	 /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f7ff fbc5 	bl	8002028 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0304 	and.w	r3, r3, #4
 80028a8:	61bb      	str	r3, [r7, #24]
    /*     Set BLANKING bits according to hcomp->Init.BlankingSrce value       */
    /*     Set HYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set POLARITY bit according to hcomp->Init.OutputPol value           */
    /*     Set POWERMODE bits according to hcomp->Init.Mode value              */
   
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	691a      	ldr	r2, [r3, #16]
              hcomp->Init.NonInvertingInput  |  \
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80028b2:	431a      	orrs	r2, r3
              hcomp->Init.BlankingSrce       |  \
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	69db      	ldr	r3, [r3, #28]
              hcomp->Init.NonInvertingInput  |  \
 80028b8:	431a      	orrs	r2, r3
              hcomp->Init.Hysteresis         |  \
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	695b      	ldr	r3, [r3, #20]
              hcomp->Init.BlankingSrce       |  \
 80028be:	431a      	orrs	r2, r3
              hcomp->Init.OutputPol          |  \
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	699b      	ldr	r3, [r3, #24]
              hcomp->Init.Hysteresis         |  \
 80028c4:	431a      	orrs	r2, r3
              hcomp->Init.Mode                );
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80028ca:	4313      	orrs	r3, r2
 80028cc:	617b      	str	r3, [r7, #20]
               COMP_CFGRx_INP2SEL  | COMP_CFGRx_WINMODE  | COMP_CFGRx_POLARITY | COMP_CFGRx_HYST    |
               COMP_CFGRx_BLANKING | COMP_CFGRx_BRGEN    | COMP_CFGRx_SCALEN,
               tmp_csr
              );
#else
    MODIFY_REG(hcomp->Instance->CFGR,
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	4b6e      	ldr	r3, [pc, #440]	; (8002a90 <HAL_COMP_Init+0x244>)
 80028d6:	4013      	ands	r3, r2
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	6812      	ldr	r2, [r2, #0]
 80028dc:	6979      	ldr	r1, [r7, #20]
 80028de:	430b      	orrs	r3, r1
 80028e0:	6013      	str	r3, [r2, #0]
#endif
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	2b10      	cmp	r3, #16
 80028e8:	d108      	bne.n	80028fc <HAL_COMP_Init+0xb0>
    {
      SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f042 0210 	orr.w	r2, r2, #16
 80028f8:	601a      	str	r2, [r3, #0]
 80028fa:	e007      	b.n	800290c <HAL_COMP_Init+0xc0>
    }
    else
    {
      CLEAR_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f022 0210 	bic.w	r2, r2, #16
 800290a:	601a      	str	r2, [r3, #0]
    }
    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is enabled for the first time */
    if ((READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN) != 0UL) &&
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0304 	and.w	r3, r3, #4
 8002916:	2b00      	cmp	r3, #0
 8002918:	d016      	beq.n	8002948 <HAL_COMP_Init+0xfc>
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d013      	beq.n	8002948 <HAL_COMP_Init+0xfc>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.*/

     wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002920:	4b5c      	ldr	r3, [pc, #368]	; (8002a94 <HAL_COMP_Init+0x248>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	099b      	lsrs	r3, r3, #6
 8002926:	4a5c      	ldr	r2, [pc, #368]	; (8002a98 <HAL_COMP_Init+0x24c>)
 8002928:	fba2 2303 	umull	r2, r3, r2, r3
 800292c:	099b      	lsrs	r3, r3, #6
 800292e:	1c5a      	adds	r2, r3, #1
 8002930:	4613      	mov	r3, r2
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	4413      	add	r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	60fb      	str	r3, [r7, #12]

     while(wait_loop_index != 0UL)
 800293a:	e002      	b.n	8002942 <HAL_COMP_Init+0xf6>
     {
       wait_loop_index --;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	3b01      	subs	r3, #1
 8002940:	60fb      	str	r3, [r7, #12]
     while(wait_loop_index != 0UL)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d1f9      	bne.n	800293c <HAL_COMP_Init+0xf0>
     }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a53      	ldr	r2, [pc, #332]	; (8002a9c <HAL_COMP_Init+0x250>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d102      	bne.n	8002958 <HAL_COMP_Init+0x10c>
 8002952:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002956:	e001      	b.n	800295c <HAL_COMP_Init+0x110>
 8002958:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800295c:	613b      	str	r3, [r7, #16]
    
    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a1b      	ldr	r3, [r3, #32]
 8002962:	f003 0303 	and.w	r3, r3, #3
 8002966:	2b00      	cmp	r3, #0
 8002968:	d06d      	beq.n	8002a46 <HAL_COMP_Init+0x1fa>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a1b      	ldr	r3, [r3, #32]
 800296e:	f003 0310 	and.w	r3, r3, #16
 8002972:	2b00      	cmp	r3, #0
 8002974:	d008      	beq.n	8002988 <HAL_COMP_Init+0x13c>
      {
        SET_BIT(EXTI->RTSR1, exti_line);
 8002976:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	4313      	orrs	r3, r2
 8002984:	600b      	str	r3, [r1, #0]
 8002986:	e008      	b.n	800299a <HAL_COMP_Init+0x14e>
      }
      else
      {
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 8002988:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	43db      	mvns	r3, r3
 8002992:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002996:	4013      	ands	r3, r2
 8002998:	600b      	str	r3, [r1, #0]
      }
      
      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6a1b      	ldr	r3, [r3, #32]
 800299e:	f003 0320 	and.w	r3, r3, #32
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d008      	beq.n	80029b8 <HAL_COMP_Init+0x16c>
      {
        SET_BIT(EXTI->FTSR1, exti_line);
 80029a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029aa:	685a      	ldr	r2, [r3, #4]
 80029ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	604b      	str	r3, [r1, #4]
 80029b6:	e008      	b.n	80029ca <HAL_COMP_Init+0x17e>
      }
      else
      {
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 80029b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029bc:	685a      	ldr	r2, [r3, #4]
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	43db      	mvns	r3, r3
 80029c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029c6:	4013      	ands	r3, r2
 80029c8:	604b      	str	r3, [r1, #4]
      }
     
#if !defined (CORE_CM4)
      /* Clear COMP EXTI pending bit (if any) */
      WRITE_REG(EXTI->PR1, exti_line);
 80029ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	f003 0302 	and.w	r3, r3, #2
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d00a      	beq.n	80029f6 <HAL_COMP_Init+0x1aa>
      {
        SET_BIT(EXTI->EMR1, exti_line);
 80029e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029e4:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80029e8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
 80029f4:	e00a      	b.n	8002a0c <HAL_COMP_Init+0x1c0>
      }
      else
      {
        CLEAR_BIT(EXTI->EMR1, exti_line);
 80029f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029fa:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	43db      	mvns	r3, r3
 8002a02:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a06:	4013      	ands	r3, r2
 8002a08:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      }
      
       /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a1b      	ldr	r3, [r3, #32]
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d00a      	beq.n	8002a2e <HAL_COMP_Init+0x1e2>
      {
        SET_BIT(EXTI->IMR1, exti_line);
 8002a18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a1c:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002a20:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 8002a2c:	e021      	b.n	8002a72 <HAL_COMP_Init+0x226>
      }
      else
      {
        CLEAR_BIT(EXTI->IMR1, exti_line);
 8002a2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a32:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a3e:	4013      	ands	r3, r2
 8002a40:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 8002a44:	e015      	b.n	8002a72 <HAL_COMP_Init+0x226>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      CLEAR_BIT(EXTI->EMR1, exti_line);
 8002a46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a4a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	43db      	mvns	r3, r3
 8002a52:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a56:	4013      	ands	r3, r2
 8002a58:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      
      /* Disable EXTI interrupt mode */
      CLEAR_BIT(EXTI->IMR1, exti_line);
 8002a5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a60:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	43db      	mvns	r3, r3
 8002a68:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
    }
#endif
    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d103      	bne.n	8002a86 <HAL_COMP_Init+0x23a>
    {
     
      hcomp->State = HAL_COMP_STATE_READY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2201      	movs	r2, #1
 8002a82:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
   
  }
  
  return status;
 8002a86:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3720      	adds	r7, #32
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	f0e8cce1 	.word	0xf0e8cce1
 8002a94:	20000004 	.word	0x20000004
 8002a98:	053e2d63 	.word	0x053e2d63
 8002a9c:	5800380c 	.word	0x5800380c

08002aa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f003 0307 	and.w	r3, r3, #7
 8002aae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ab0:	4b0b      	ldr	r3, [pc, #44]	; (8002ae0 <__NVIC_SetPriorityGrouping+0x40>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002abc:	4013      	ands	r3, r2
 8002abe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002ac8:	4b06      	ldr	r3, [pc, #24]	; (8002ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ace:	4a04      	ldr	r2, [pc, #16]	; (8002ae0 <__NVIC_SetPriorityGrouping+0x40>)
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	60d3      	str	r3, [r2, #12]
}
 8002ad4:	bf00      	nop
 8002ad6:	3714      	adds	r7, #20
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	e000ed00 	.word	0xe000ed00
 8002ae4:	05fa0000 	.word	0x05fa0000

08002ae8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002aec:	4b04      	ldr	r3, [pc, #16]	; (8002b00 <__NVIC_GetPriorityGrouping+0x18>)
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	0a1b      	lsrs	r3, r3, #8
 8002af2:	f003 0307 	and.w	r3, r3, #7
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	e000ed00 	.word	0xe000ed00

08002b04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002b0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	db0b      	blt.n	8002b2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b16:	88fb      	ldrh	r3, [r7, #6]
 8002b18:	f003 021f 	and.w	r2, r3, #31
 8002b1c:	4907      	ldr	r1, [pc, #28]	; (8002b3c <__NVIC_EnableIRQ+0x38>)
 8002b1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b22:	095b      	lsrs	r3, r3, #5
 8002b24:	2001      	movs	r0, #1
 8002b26:	fa00 f202 	lsl.w	r2, r0, r2
 8002b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	e000e100 	.word	0xe000e100

08002b40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	4603      	mov	r3, r0
 8002b48:	6039      	str	r1, [r7, #0]
 8002b4a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002b4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	db0a      	blt.n	8002b6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	b2da      	uxtb	r2, r3
 8002b58:	490c      	ldr	r1, [pc, #48]	; (8002b8c <__NVIC_SetPriority+0x4c>)
 8002b5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b5e:	0112      	lsls	r2, r2, #4
 8002b60:	b2d2      	uxtb	r2, r2
 8002b62:	440b      	add	r3, r1
 8002b64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b68:	e00a      	b.n	8002b80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	4908      	ldr	r1, [pc, #32]	; (8002b90 <__NVIC_SetPriority+0x50>)
 8002b70:	88fb      	ldrh	r3, [r7, #6]
 8002b72:	f003 030f 	and.w	r3, r3, #15
 8002b76:	3b04      	subs	r3, #4
 8002b78:	0112      	lsls	r2, r2, #4
 8002b7a:	b2d2      	uxtb	r2, r2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	761a      	strb	r2, [r3, #24]
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr
 8002b8c:	e000e100 	.word	0xe000e100
 8002b90:	e000ed00 	.word	0xe000ed00

08002b94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b089      	sub	sp, #36	; 0x24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f1c3 0307 	rsb	r3, r3, #7
 8002bae:	2b04      	cmp	r3, #4
 8002bb0:	bf28      	it	cs
 8002bb2:	2304      	movcs	r3, #4
 8002bb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	3304      	adds	r3, #4
 8002bba:	2b06      	cmp	r3, #6
 8002bbc:	d902      	bls.n	8002bc4 <NVIC_EncodePriority+0x30>
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	3b03      	subs	r3, #3
 8002bc2:	e000      	b.n	8002bc6 <NVIC_EncodePriority+0x32>
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	43da      	mvns	r2, r3
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	401a      	ands	r2, r3
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	fa01 f303 	lsl.w	r3, r1, r3
 8002be6:	43d9      	mvns	r1, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bec:	4313      	orrs	r3, r2
         );
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3724      	adds	r7, #36	; 0x24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr

08002bfa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b082      	sub	sp, #8
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f7ff ff4c 	bl	8002aa0 <__NVIC_SetPriorityGrouping>
}
 8002c08:	bf00      	nop
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b086      	sub	sp, #24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	4603      	mov	r3, r0
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
 8002c1c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c1e:	f7ff ff63 	bl	8002ae8 <__NVIC_GetPriorityGrouping>
 8002c22:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	68b9      	ldr	r1, [r7, #8]
 8002c28:	6978      	ldr	r0, [r7, #20]
 8002c2a:	f7ff ffb3 	bl	8002b94 <NVIC_EncodePriority>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c34:	4611      	mov	r1, r2
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7ff ff82 	bl	8002b40 <__NVIC_SetPriority>
}
 8002c3c:	bf00      	nop
 8002c3e:	3718      	adds	r7, #24
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff ff56 	bl	8002b04 <__NVIC_EnableIRQ>
}
 8002c58:	bf00      	nop
 8002c5a:	3708      	adds	r7, #8
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d101      	bne.n	8002c72 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e0c6      	b.n	8002e00 <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d102      	bne.n	8002c80 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7ff fa94 	bl	80021a8 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2223      	movs	r2, #35	; 0x23
 8002c84:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c86:	4b60      	ldr	r3, [pc, #384]	; (8002e08 <HAL_ETH_Init+0x1a8>)
 8002c88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002c8c:	4a5e      	ldr	r2, [pc, #376]	; (8002e08 <HAL_ETH_Init+0x1a8>)
 8002c8e:	f043 0302 	orr.w	r3, r3, #2
 8002c92:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002c96:	4b5c      	ldr	r3, [pc, #368]	; (8002e08 <HAL_ETH_Init+0x1a8>)
 8002c98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	60bb      	str	r3, [r7, #8]
 8002ca2:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	7a1b      	ldrb	r3, [r3, #8]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d103      	bne.n	8002cb4 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8002cac:	2000      	movs	r0, #0
 8002cae:	f7ff fdb9 	bl	8002824 <HAL_SYSCFG_ETHInterfaceSelect>
 8002cb2:	e003      	b.n	8002cbc <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8002cb4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8002cb8:	f7ff fdb4 	bl	8002824 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f042 0201 	orr.w	r2, r2, #1
 8002cce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002cd2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002cd4:	f7ff fd76 	bl	80027c4 <HAL_GetTick>
 8002cd8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8002cda:	e00f      	b.n	8002cfc <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8002cdc:	f7ff fd72 	bl	80027c4 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002cea:	d907      	bls.n	8002cfc <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2204      	movs	r2, #4
 8002cf0:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	22e0      	movs	r2, #224	; 0xe0
 8002cf6:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e081      	b.n	8002e00 <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d1e6      	bne.n	8002cdc <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 fac0 	bl	8003294 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8002d14:	f001 fcf6 	bl	8004704 <HAL_RCC_GetHCLKFreq>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	4a3c      	ldr	r2, [pc, #240]	; (8002e0c <HAL_ETH_Init+0x1ac>)
 8002d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d20:	0c9a      	lsrs	r2, r3, #18
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	3a01      	subs	r2, #1
 8002d28:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 fa13 	bl	8003158 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002d48:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8002d4c:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	695b      	ldr	r3, [r3, #20]
 8002d52:	f003 0303 	and.w	r3, r3, #3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d007      	beq.n	8002d6a <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	22e0      	movs	r2, #224	; 0xe0
 8002d64:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e04a      	b.n	8002e00 <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	f241 1308 	movw	r3, #4360	; 0x1108
 8002d72:	4413      	add	r3, r2
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	4b26      	ldr	r3, [pc, #152]	; (8002e10 <HAL_ETH_Init+0x1b0>)
 8002d78:	4013      	ands	r3, r2
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	6952      	ldr	r2, [r2, #20]
 8002d7e:	0052      	lsls	r2, r2, #1
 8002d80:	6879      	ldr	r1, [r7, #4]
 8002d82:	6809      	ldr	r1, [r1, #0]
 8002d84:	431a      	orrs	r2, r3
 8002d86:	f241 1308 	movw	r3, #4360	; 0x1108
 8002d8a:	440b      	add	r3, r1
 8002d8c:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 fad8 	bl	8003344 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f000 fb1c 	bl	80033d2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	3305      	adds	r3, #5
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	021a      	lsls	r2, r3, #8
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	3304      	adds	r3, #4
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	4619      	mov	r1, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	3303      	adds	r3, #3
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	061a      	lsls	r2, r3, #24
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	3302      	adds	r3, #2
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	041b      	lsls	r3, r3, #16
 8002dcc:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002dd8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002de6:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002de8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2210      	movs	r2, #16
 8002df6:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2210      	movs	r2, #16
 8002dfc:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8002dfe:	2300      	movs	r3, #0
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3710      	adds	r7, #16
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	58024400 	.word	0x58024400
 8002e0c:	431bde83 	.word	0x431bde83
 8002e10:	ffff8001 	.word	0xffff8001

08002e14 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b085      	sub	sp, #20
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8002e26:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	791b      	ldrb	r3, [r3, #4]
 8002e2c:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8002e2e:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	7b1b      	ldrb	r3, [r3, #12]
 8002e34:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8002e36:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	7b5b      	ldrb	r3, [r3, #13]
 8002e3c:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002e3e:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	7b9b      	ldrb	r3, [r3, #14]
 8002e44:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8002e46:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	7bdb      	ldrb	r3, [r3, #15]
 8002e4c:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002e4e:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002e50:	683a      	ldr	r2, [r7, #0]
 8002e52:	7c12      	ldrb	r2, [r2, #16]
 8002e54:	2a00      	cmp	r2, #0
 8002e56:	d102      	bne.n	8002e5e <ETH_SetMACConfig+0x4a>
 8002e58:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002e5c:	e000      	b.n	8002e60 <ETH_SetMACConfig+0x4c>
 8002e5e:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002e60:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002e62:	683a      	ldr	r2, [r7, #0]
 8002e64:	7c52      	ldrb	r2, [r2, #17]
 8002e66:	2a00      	cmp	r2, #0
 8002e68:	d102      	bne.n	8002e70 <ETH_SetMACConfig+0x5c>
 8002e6a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002e6e:	e000      	b.n	8002e72 <ETH_SetMACConfig+0x5e>
 8002e70:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002e72:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	7c9b      	ldrb	r3, [r3, #18]
 8002e78:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002e7a:	431a      	orrs	r2, r3
                                macconf->Speed |
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8002e80:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8002e86:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	7f1b      	ldrb	r3, [r3, #28]
 8002e8c:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8002e8e:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	7f5b      	ldrb	r3, [r3, #29]
 8002e94:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8002e96:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8002e98:	683a      	ldr	r2, [r7, #0]
 8002e9a:	7f92      	ldrb	r2, [r2, #30]
 8002e9c:	2a00      	cmp	r2, #0
 8002e9e:	d102      	bne.n	8002ea6 <ETH_SetMACConfig+0x92>
 8002ea0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ea4:	e000      	b.n	8002ea8 <ETH_SetMACConfig+0x94>
 8002ea6:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8002ea8:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	7fdb      	ldrb	r3, [r3, #31]
 8002eae:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8002eb0:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8002eb2:	683a      	ldr	r2, [r7, #0]
 8002eb4:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002eb8:	2a00      	cmp	r2, #0
 8002eba:	d102      	bne.n	8002ec2 <ETH_SetMACConfig+0xae>
 8002ebc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ec0:	e000      	b.n	8002ec4 <ETH_SetMACConfig+0xb0>
 8002ec2:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8002ec4:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8002eca:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002ed2:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8002ed4:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 8002eda:	4313      	orrs	r3, r2
 8002edc:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	4b56      	ldr	r3, [pc, #344]	; (8003040 <ETH_SetMACConfig+0x22c>)
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	6812      	ldr	r2, [r2, #0]
 8002eec:	68f9      	ldr	r1, [r7, #12]
 8002eee:	430b      	orrs	r3, r1
 8002ef0:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ef6:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002efe:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8002f00:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002f08:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8002f0a:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8002f12:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8002f14:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8002f16:	683a      	ldr	r2, [r7, #0]
 8002f18:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8002f1c:	2a00      	cmp	r2, #0
 8002f1e:	d102      	bne.n	8002f26 <ETH_SetMACConfig+0x112>
 8002f20:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002f24:	e000      	b.n	8002f28 <ETH_SetMACConfig+0x114>
 8002f26:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8002f28:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685a      	ldr	r2, [r3, #4]
 8002f38:	4b42      	ldr	r3, [pc, #264]	; (8003044 <ETH_SetMACConfig+0x230>)
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	6812      	ldr	r2, [r2, #0]
 8002f40:	68f9      	ldr	r1, [r7, #12]
 8002f42:	430b      	orrs	r3, r1
 8002f44:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f4c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002f52:	4313      	orrs	r3, r2
 8002f54:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	68da      	ldr	r2, [r3, #12]
 8002f5c:	4b3a      	ldr	r3, [pc, #232]	; (8003048 <ETH_SetMACConfig+0x234>)
 8002f5e:	4013      	ands	r3, r2
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	6812      	ldr	r2, [r2, #0]
 8002f64:	68f9      	ldr	r1, [r7, #12]
 8002f66:	430b      	orrs	r3, r1
 8002f68:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002f70:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002f76:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8002f78:	683a      	ldr	r2, [r7, #0]
 8002f7a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002f7e:	2a00      	cmp	r2, #0
 8002f80:	d101      	bne.n	8002f86 <ETH_SetMACConfig+0x172>
 8002f82:	2280      	movs	r2, #128	; 0x80
 8002f84:	e000      	b.n	8002f88 <ETH_SetMACConfig+0x174>
 8002f86:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8002f88:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f8e:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002f90:	4313      	orrs	r3, r2
 8002f92:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002f9a:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	6812      	ldr	r2, [r2, #0]
 8002fa4:	68f9      	ldr	r1, [r7, #12]
 8002fa6:	430b      	orrs	r3, r1
 8002fa8:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8002fb0:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8002fb8:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fc6:	f023 0103 	bic.w	r1, r3, #3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8002fde:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002ff4:	683a      	ldr	r2, [r7, #0]
 8002ff6:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8002ffa:	2a00      	cmp	r2, #0
 8002ffc:	d101      	bne.n	8003002 <ETH_SetMACConfig+0x1ee>
 8002ffe:	2240      	movs	r2, #64	; 0x40
 8003000:	e000      	b.n	8003004 <ETH_SetMACConfig+0x1f0>
 8003002:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8003004:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800300c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800300e:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8003016:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8003018:	4313      	orrs	r3, r2
 800301a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8003024:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	430a      	orrs	r2, r1
 8003030:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8003034:	bf00      	nop
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	00048083 	.word	0x00048083
 8003044:	c0f88000 	.word	0xc0f88000
 8003048:	fffffef0 	.word	0xfffffef0

0800304c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800304c:	b480      	push	{r7}
 800304e:	b085      	sub	sp, #20
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	4b38      	ldr	r3, [pc, #224]	; (8003144 <ETH_SetDMAConfig+0xf8>)
 8003062:	4013      	ands	r3, r2
 8003064:	683a      	ldr	r2, [r7, #0]
 8003066:	6812      	ldr	r2, [r2, #0]
 8003068:	6879      	ldr	r1, [r7, #4]
 800306a:	6809      	ldr	r1, [r1, #0]
 800306c:	431a      	orrs	r2, r3
 800306e:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8003072:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	791b      	ldrb	r3, [r3, #4]
 8003078:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800307e:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	7b1b      	ldrb	r3, [r3, #12]
 8003084:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003086:	4313      	orrs	r3, r2
 8003088:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	f241 0304 	movw	r3, #4100	; 0x1004
 8003092:	4413      	add	r3, r2
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	4b2c      	ldr	r3, [pc, #176]	; (8003148 <ETH_SetDMAConfig+0xfc>)
 8003098:	4013      	ands	r3, r2
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	6811      	ldr	r1, [r2, #0]
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	431a      	orrs	r2, r3
 80030a2:	f241 0304 	movw	r3, #4100	; 0x1004
 80030a6:	440b      	add	r3, r1
 80030a8:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	7b5b      	ldrb	r3, [r3, #13]
 80030ae:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80030b4:	4313      	orrs	r3, r2
 80030b6:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	4b22      	ldr	r3, [pc, #136]	; (800314c <ETH_SetDMAConfig+0x100>)
 80030c4:	4013      	ands	r3, r2
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	6811      	ldr	r1, [r2, #0]
 80030ca:	68fa      	ldr	r2, [r7, #12]
 80030cc:	431a      	orrs	r2, r3
 80030ce:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 80030d2:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	7d1b      	ldrb	r3, [r3, #20]
 80030dc:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80030de:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	7f5b      	ldrb	r3, [r3, #29]
 80030e4:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80030e6:	4313      	orrs	r3, r2
 80030e8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	f241 1304 	movw	r3, #4356	; 0x1104
 80030f2:	4413      	add	r3, r2
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	4b16      	ldr	r3, [pc, #88]	; (8003150 <ETH_SetDMAConfig+0x104>)
 80030f8:	4013      	ands	r3, r2
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	6811      	ldr	r1, [r2, #0]
 80030fe:	68fa      	ldr	r2, [r7, #12]
 8003100:	431a      	orrs	r2, r3
 8003102:	f241 1304 	movw	r3, #4356	; 0x1104
 8003106:	440b      	add	r3, r1
 8003108:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	7f1b      	ldrb	r3, [r3, #28]
 800310e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003114:	4313      	orrs	r3, r2
 8003116:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	f241 1308 	movw	r3, #4360	; 0x1108
 8003120:	4413      	add	r3, r2
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	4b0b      	ldr	r3, [pc, #44]	; (8003154 <ETH_SetDMAConfig+0x108>)
 8003126:	4013      	ands	r3, r2
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	6811      	ldr	r1, [r2, #0]
 800312c:	68fa      	ldr	r2, [r7, #12]
 800312e:	431a      	orrs	r2, r3
 8003130:	f241 1308 	movw	r3, #4360	; 0x1108
 8003134:	440b      	add	r3, r1
 8003136:	601a      	str	r2, [r3, #0]
}
 8003138:	bf00      	nop
 800313a:	3714      	adds	r7, #20
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr
 8003144:	ffff87fd 	.word	0xffff87fd
 8003148:	ffff2ffe 	.word	0xffff2ffe
 800314c:	fffec000 	.word	0xfffec000
 8003150:	ffc0efef 	.word	0xffc0efef
 8003154:	7fc0ffff 	.word	0x7fc0ffff

08003158 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b0a4      	sub	sp, #144	; 0x90
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8003160:	2301      	movs	r3, #1
 8003162:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003166:	2300      	movs	r3, #0
 8003168:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800316a:	2300      	movs	r3, #0
 800316c:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003170:	2300      	movs	r3, #0
 8003172:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8003176:	2301      	movs	r3, #1
 8003178:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 800317c:	2301      	movs	r3, #1
 800317e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003182:	2301      	movs	r3, #1
 8003184:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8003188:	2300      	movs	r3, #0
 800318a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800318e:	2301      	movs	r3, #1
 8003190:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003194:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003198:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800319a:	2300      	movs	r3, #0
 800319c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 80031a0:	2300      	movs	r3, #0
 80031a2:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80031a4:	2300      	movs	r3, #0
 80031a6:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80031aa:	2300      	movs	r3, #0
 80031ac:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80031b0:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80031b4:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80031b6:	2300      	movs	r3, #0
 80031b8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80031bc:	2300      	movs	r3, #0
 80031be:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 80031c0:	2301      	movs	r3, #1
 80031c2:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80031c6:	2300      	movs	r3, #0
 80031c8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80031cc:	2300      	movs	r3, #0
 80031ce:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80031d2:	2300      	movs	r3, #0
 80031d4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 80031d6:	2300      	movs	r3, #0
 80031d8:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80031da:	2300      	movs	r3, #0
 80031dc:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80031de:	2300      	movs	r3, #0
 80031e0:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80031e4:	2300      	movs	r3, #0
 80031e6:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80031ea:	2301      	movs	r3, #1
 80031ec:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80031f0:	2320      	movs	r3, #32
 80031f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80031f6:	2301      	movs	r3, #1
 80031f8:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80031fc:	2300      	movs	r3, #0
 80031fe:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8003202:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8003206:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003208:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800320c:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800320e:	2300      	movs	r3, #0
 8003210:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8003214:	2302      	movs	r3, #2
 8003216:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800321a:	2300      	movs	r3, #0
 800321c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003220:	2300      	movs	r3, #0
 8003222:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8003226:	2300      	movs	r3, #0
 8003228:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 800322c:	2301      	movs	r3, #1
 800322e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8003232:	2300      	movs	r3, #0
 8003234:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8003236:	2301      	movs	r3, #1
 8003238:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800323c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003240:	4619      	mov	r1, r3
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f7ff fde6 	bl	8002e14 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003248:	2301      	movs	r3, #1
 800324a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800324c:	2301      	movs	r3, #1
 800324e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8003250:	2300      	movs	r3, #0
 8003252:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8003254:	2300      	movs	r3, #0
 8003256:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800325a:	2300      	movs	r3, #0
 800325c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800325e:	2300      	movs	r3, #0
 8003260:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003262:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003266:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8003268:	2300      	movs	r3, #0
 800326a:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800326c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003270:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8003272:	2300      	movs	r3, #0
 8003274:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8003278:	f44f 7306 	mov.w	r3, #536	; 0x218
 800327c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800327e:	f107 0308 	add.w	r3, r7, #8
 8003282:	4619      	mov	r1, r3
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7ff fee1 	bl	800304c <ETH_SetDMAConfig>
}
 800328a:	bf00      	nop
 800328c:	3790      	adds	r7, #144	; 0x90
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
	...

08003294 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80032a4:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80032ac:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80032ae:	f001 fa29 	bl	8004704 <HAL_RCC_GetHCLKFreq>
 80032b2:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	4a1e      	ldr	r2, [pc, #120]	; (8003330 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d908      	bls.n	80032ce <ETH_MAC_MDIO_ClkConfig+0x3a>
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	4a1d      	ldr	r2, [pc, #116]	; (8003334 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d804      	bhi.n	80032ce <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032ca:	60fb      	str	r3, [r7, #12]
 80032cc:	e027      	b.n	800331e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	4a18      	ldr	r2, [pc, #96]	; (8003334 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d908      	bls.n	80032e8 <ETH_MAC_MDIO_ClkConfig+0x54>
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	4a17      	ldr	r2, [pc, #92]	; (8003338 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d204      	bcs.n	80032e8 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80032e4:	60fb      	str	r3, [r7, #12]
 80032e6:	e01a      	b.n	800331e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	4a13      	ldr	r2, [pc, #76]	; (8003338 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d303      	bcc.n	80032f8 <ETH_MAC_MDIO_ClkConfig+0x64>
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	4a12      	ldr	r2, [pc, #72]	; (800333c <ETH_MAC_MDIO_ClkConfig+0xa8>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d911      	bls.n	800331c <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	4a10      	ldr	r2, [pc, #64]	; (800333c <ETH_MAC_MDIO_ClkConfig+0xa8>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d908      	bls.n	8003312 <ETH_MAC_MDIO_ClkConfig+0x7e>
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	4a0f      	ldr	r2, [pc, #60]	; (8003340 <ETH_MAC_MDIO_ClkConfig+0xac>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d804      	bhi.n	8003312 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800330e:	60fb      	str	r3, [r7, #12]
 8003310:	e005      	b.n	800331e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003318:	60fb      	str	r3, [r7, #12]
 800331a:	e000      	b.n	800331e <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 800331c:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8003328:	bf00      	nop
 800332a:	3710      	adds	r7, #16
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	01312cff 	.word	0x01312cff
 8003334:	02160ebf 	.word	0x02160ebf
 8003338:	03938700 	.word	0x03938700
 800333c:	05f5e0ff 	.word	0x05f5e0ff
 8003340:	08f0d17f 	.word	0x08f0d17f

08003344 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003344:	b480      	push	{r7}
 8003346:	b085      	sub	sp, #20
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800334c:	2300      	movs	r3, #0
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	e01d      	b.n	800338e <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	68d9      	ldr	r1, [r3, #12]
 8003356:	68fa      	ldr	r2, [r7, #12]
 8003358:	4613      	mov	r3, r2
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	4413      	add	r3, r2
 800335e:	00db      	lsls	r3, r3, #3
 8003360:	440b      	add	r3, r1
 8003362:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	2200      	movs	r2, #0
 8003368:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	2200      	movs	r2, #0
 800336e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	2200      	movs	r2, #0
 8003374:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	2200      	movs	r2, #0
 800337a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800337c:	68b9      	ldr	r1, [r7, #8]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	3206      	adds	r2, #6
 8003384:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	3301      	adds	r3, #1
 800338c:	60fb      	str	r3, [r7, #12]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2b03      	cmp	r3, #3
 8003392:	d9de      	bls.n	8003352 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	f241 132c 	movw	r3, #4396	; 0x112c
 80033a2:	4413      	add	r3, r2
 80033a4:	2203      	movs	r2, #3
 80033a6:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	68d9      	ldr	r1, [r3, #12]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	f241 1314 	movw	r3, #4372	; 0x1114
 80033b4:	4413      	add	r3, r2
 80033b6:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	68da      	ldr	r2, [r3, #12]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 80033c4:	601a      	str	r2, [r3, #0]
}
 80033c6:	bf00      	nop
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80033d2:	b480      	push	{r7}
 80033d4:	b085      	sub	sp, #20
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80033da:	2300      	movs	r3, #0
 80033dc:	60fb      	str	r3, [r7, #12]
 80033de:	e024      	b.n	800342a <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6919      	ldr	r1, [r3, #16]
 80033e4:	68fa      	ldr	r2, [r7, #12]
 80033e6:	4613      	mov	r3, r2
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	4413      	add	r3, r2
 80033ec:	00db      	lsls	r3, r3, #3
 80033ee:	440b      	add	r3, r1
 80033f0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	2200      	movs	r2, #0
 80033f6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	2200      	movs	r2, #0
 80033fc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	2200      	movs	r2, #0
 8003402:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	2200      	movs	r2, #0
 8003408:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	2200      	movs	r2, #0
 800340e:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	2200      	movs	r2, #0
 8003414:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003416:	68ba      	ldr	r2, [r7, #8]
 8003418:	6879      	ldr	r1, [r7, #4]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	3310      	adds	r3, #16
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	440b      	add	r3, r1
 8003422:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	3301      	adds	r3, #1
 8003428:	60fb      	str	r3, [r7, #12]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2b03      	cmp	r3, #3
 800342e:	d9d7      	bls.n	80033e0 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	f241 1330 	movw	r3, #4400	; 0x1130
 8003456:	4413      	add	r3, r2
 8003458:	2203      	movs	r2, #3
 800345a:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6919      	ldr	r1, [r3, #16]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	f241 131c 	movw	r3, #4380	; 0x111c
 8003468:	4413      	add	r3, r2
 800346a:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	691b      	ldr	r3, [r3, #16]
 8003470:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	f241 1328 	movw	r3, #4392	; 0x1128
 800347c:	4413      	add	r3, r2
 800347e:	6019      	str	r1, [r3, #0]
}
 8003480:	bf00      	nop
 8003482:	3714      	adds	r7, #20
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr

0800348c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800348c:	b480      	push	{r7}
 800348e:	b089      	sub	sp, #36	; 0x24
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003496:	2300      	movs	r3, #0
 8003498:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800349a:	4b86      	ldr	r3, [pc, #536]	; (80036b4 <HAL_GPIO_Init+0x228>)
 800349c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800349e:	e18c      	b.n	80037ba <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	2101      	movs	r1, #1
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	fa01 f303 	lsl.w	r3, r1, r3
 80034ac:	4013      	ands	r3, r2
 80034ae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f000 817e 	beq.w	80037b4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d00b      	beq.n	80034d8 <HAL_GPIO_Init+0x4c>
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d007      	beq.n	80034d8 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034cc:	2b11      	cmp	r3, #17
 80034ce:	d003      	beq.n	80034d8 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	2b12      	cmp	r3, #18
 80034d6:	d130      	bne.n	800353a <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	2203      	movs	r2, #3
 80034e4:	fa02 f303 	lsl.w	r3, r2, r3
 80034e8:	43db      	mvns	r3, r3
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	4013      	ands	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	68da      	ldr	r2, [r3, #12]
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	005b      	lsls	r3, r3, #1
 80034f8:	fa02 f303 	lsl.w	r3, r2, r3
 80034fc:	69ba      	ldr	r2, [r7, #24]
 80034fe:	4313      	orrs	r3, r2
 8003500:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800350e:	2201      	movs	r2, #1
 8003510:	69fb      	ldr	r3, [r7, #28]
 8003512:	fa02 f303 	lsl.w	r3, r2, r3
 8003516:	43db      	mvns	r3, r3
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	4013      	ands	r3, r2
 800351c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	091b      	lsrs	r3, r3, #4
 8003524:	f003 0201 	and.w	r2, r3, #1
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	fa02 f303 	lsl.w	r3, r2, r3
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	4313      	orrs	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	69ba      	ldr	r2, [r7, #24]
 8003538:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	005b      	lsls	r3, r3, #1
 8003544:	2203      	movs	r2, #3
 8003546:	fa02 f303 	lsl.w	r3, r2, r3
 800354a:	43db      	mvns	r3, r3
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	4013      	ands	r3, r2
 8003550:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	689a      	ldr	r2, [r3, #8]
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	4313      	orrs	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	2b02      	cmp	r3, #2
 8003570:	d003      	beq.n	800357a <HAL_GPIO_Init+0xee>
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	2b12      	cmp	r3, #18
 8003578:	d123      	bne.n	80035c2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	08da      	lsrs	r2, r3, #3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	3208      	adds	r2, #8
 8003582:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003586:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	f003 0307 	and.w	r3, r3, #7
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	220f      	movs	r2, #15
 8003592:	fa02 f303 	lsl.w	r3, r2, r3
 8003596:	43db      	mvns	r3, r3
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	4013      	ands	r3, r2
 800359c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	691a      	ldr	r2, [r3, #16]
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	f003 0307 	and.w	r3, r3, #7
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	fa02 f303 	lsl.w	r3, r2, r3
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	08da      	lsrs	r2, r3, #3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	3208      	adds	r2, #8
 80035bc:	69b9      	ldr	r1, [r7, #24]
 80035be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	005b      	lsls	r3, r3, #1
 80035cc:	2203      	movs	r2, #3
 80035ce:	fa02 f303 	lsl.w	r3, r2, r3
 80035d2:	43db      	mvns	r3, r3
 80035d4:	69ba      	ldr	r2, [r7, #24]
 80035d6:	4013      	ands	r3, r2
 80035d8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	f003 0203 	and.w	r2, r3, #3
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	69ba      	ldr	r2, [r7, #24]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	69ba      	ldr	r2, [r7, #24]
 80035f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f000 80d8 	beq.w	80037b4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003604:	4b2c      	ldr	r3, [pc, #176]	; (80036b8 <HAL_GPIO_Init+0x22c>)
 8003606:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800360a:	4a2b      	ldr	r2, [pc, #172]	; (80036b8 <HAL_GPIO_Init+0x22c>)
 800360c:	f043 0302 	orr.w	r3, r3, #2
 8003610:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003614:	4b28      	ldr	r3, [pc, #160]	; (80036b8 <HAL_GPIO_Init+0x22c>)
 8003616:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	60fb      	str	r3, [r7, #12]
 8003620:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003622:	4a26      	ldr	r2, [pc, #152]	; (80036bc <HAL_GPIO_Init+0x230>)
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	089b      	lsrs	r3, r3, #2
 8003628:	3302      	adds	r3, #2
 800362a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800362e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	f003 0303 	and.w	r3, r3, #3
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	220f      	movs	r2, #15
 800363a:	fa02 f303 	lsl.w	r3, r2, r3
 800363e:	43db      	mvns	r3, r3
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	4013      	ands	r3, r2
 8003644:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a1d      	ldr	r2, [pc, #116]	; (80036c0 <HAL_GPIO_Init+0x234>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d04a      	beq.n	80036e4 <HAL_GPIO_Init+0x258>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a1c      	ldr	r2, [pc, #112]	; (80036c4 <HAL_GPIO_Init+0x238>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d02b      	beq.n	80036ae <HAL_GPIO_Init+0x222>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a1b      	ldr	r2, [pc, #108]	; (80036c8 <HAL_GPIO_Init+0x23c>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d025      	beq.n	80036aa <HAL_GPIO_Init+0x21e>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a1a      	ldr	r2, [pc, #104]	; (80036cc <HAL_GPIO_Init+0x240>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d01f      	beq.n	80036a6 <HAL_GPIO_Init+0x21a>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a19      	ldr	r2, [pc, #100]	; (80036d0 <HAL_GPIO_Init+0x244>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d019      	beq.n	80036a2 <HAL_GPIO_Init+0x216>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a18      	ldr	r2, [pc, #96]	; (80036d4 <HAL_GPIO_Init+0x248>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d013      	beq.n	800369e <HAL_GPIO_Init+0x212>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a17      	ldr	r2, [pc, #92]	; (80036d8 <HAL_GPIO_Init+0x24c>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d00d      	beq.n	800369a <HAL_GPIO_Init+0x20e>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a16      	ldr	r2, [pc, #88]	; (80036dc <HAL_GPIO_Init+0x250>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d007      	beq.n	8003696 <HAL_GPIO_Init+0x20a>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a15      	ldr	r2, [pc, #84]	; (80036e0 <HAL_GPIO_Init+0x254>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d101      	bne.n	8003692 <HAL_GPIO_Init+0x206>
 800368e:	2309      	movs	r3, #9
 8003690:	e029      	b.n	80036e6 <HAL_GPIO_Init+0x25a>
 8003692:	230a      	movs	r3, #10
 8003694:	e027      	b.n	80036e6 <HAL_GPIO_Init+0x25a>
 8003696:	2307      	movs	r3, #7
 8003698:	e025      	b.n	80036e6 <HAL_GPIO_Init+0x25a>
 800369a:	2306      	movs	r3, #6
 800369c:	e023      	b.n	80036e6 <HAL_GPIO_Init+0x25a>
 800369e:	2305      	movs	r3, #5
 80036a0:	e021      	b.n	80036e6 <HAL_GPIO_Init+0x25a>
 80036a2:	2304      	movs	r3, #4
 80036a4:	e01f      	b.n	80036e6 <HAL_GPIO_Init+0x25a>
 80036a6:	2303      	movs	r3, #3
 80036a8:	e01d      	b.n	80036e6 <HAL_GPIO_Init+0x25a>
 80036aa:	2302      	movs	r3, #2
 80036ac:	e01b      	b.n	80036e6 <HAL_GPIO_Init+0x25a>
 80036ae:	2301      	movs	r3, #1
 80036b0:	e019      	b.n	80036e6 <HAL_GPIO_Init+0x25a>
 80036b2:	bf00      	nop
 80036b4:	58000080 	.word	0x58000080
 80036b8:	58024400 	.word	0x58024400
 80036bc:	58000400 	.word	0x58000400
 80036c0:	58020000 	.word	0x58020000
 80036c4:	58020400 	.word	0x58020400
 80036c8:	58020800 	.word	0x58020800
 80036cc:	58020c00 	.word	0x58020c00
 80036d0:	58021000 	.word	0x58021000
 80036d4:	58021400 	.word	0x58021400
 80036d8:	58021800 	.word	0x58021800
 80036dc:	58021c00 	.word	0x58021c00
 80036e0:	58022400 	.word	0x58022400
 80036e4:	2300      	movs	r3, #0
 80036e6:	69fa      	ldr	r2, [r7, #28]
 80036e8:	f002 0203 	and.w	r2, r2, #3
 80036ec:	0092      	lsls	r2, r2, #2
 80036ee:	4093      	lsls	r3, r2
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036f6:	4938      	ldr	r1, [pc, #224]	; (80037d8 <HAL_GPIO_Init+0x34c>)
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	089b      	lsrs	r3, r3, #2
 80036fc:	3302      	adds	r3, #2
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	43db      	mvns	r3, r3
 800370e:	69ba      	ldr	r2, [r7, #24]
 8003710:	4013      	ands	r3, r2
 8003712:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d003      	beq.n	8003728 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003720:	69ba      	ldr	r2, [r7, #24]
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	4313      	orrs	r3, r2
 8003726:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	69ba      	ldr	r2, [r7, #24]
 800372c:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	43db      	mvns	r3, r3
 8003738:	69ba      	ldr	r2, [r7, #24]
 800373a:	4013      	ands	r3, r2
 800373c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d003      	beq.n	8003752 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800374a:	69ba      	ldr	r2, [r7, #24]
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	4313      	orrs	r3, r2
 8003750:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003758:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	43db      	mvns	r3, r3
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	4013      	ands	r3, r2
 8003768:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d003      	beq.n	800377e <HAL_GPIO_Init+0x2f2>
        {
          temp |= iocurrent;
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	4313      	orrs	r3, r2
 800377c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800377e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003786:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	43db      	mvns	r3, r3
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	4013      	ands	r3, r2
 8003796:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d003      	beq.n	80037ac <HAL_GPIO_Init+0x320>
        {
          temp |= iocurrent;
 80037a4:	69ba      	ldr	r2, [r7, #24]
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80037ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80037b4:	69fb      	ldr	r3, [r7, #28]
 80037b6:	3301      	adds	r3, #1
 80037b8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	fa22 f303 	lsr.w	r3, r2, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	f47f ae6b 	bne.w	80034a0 <HAL_GPIO_Init+0x14>
  }
}
 80037ca:	bf00      	nop
 80037cc:	bf00      	nop
 80037ce:	3724      	adds	r7, #36	; 0x24
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr
 80037d8:	58000400 	.word	0x58000400

080037dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	460b      	mov	r3, r1
 80037e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	691a      	ldr	r2, [r3, #16]
 80037ec:	887b      	ldrh	r3, [r7, #2]
 80037ee:	4013      	ands	r3, r2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d002      	beq.n	80037fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037f4:	2301      	movs	r3, #1
 80037f6:	73fb      	strb	r3, [r7, #15]
 80037f8:	e001      	b.n	80037fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037fa:	2300      	movs	r3, #0
 80037fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003800:	4618      	mov	r0, r3
 8003802:	3714      	adds	r7, #20
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	460b      	mov	r3, r1
 8003816:	807b      	strh	r3, [r7, #2]
 8003818:	4613      	mov	r3, r2
 800381a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800381c:	787b      	ldrb	r3, [r7, #1]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d003      	beq.n	800382a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003822:	887a      	ldrh	r2, [r7, #2]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003828:	e003      	b.n	8003832 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800382a:	887b      	ldrh	r3, [r7, #2]
 800382c:	041a      	lsls	r2, r3, #16
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	619a      	str	r2, [r3, #24]
}
 8003832:	bf00      	nop
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
	...

08003840 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003848:	4b19      	ldr	r3, [pc, #100]	; (80038b0 <HAL_PWREx_ConfigSupply+0x70>)
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	f003 0304 	and.w	r3, r3, #4
 8003850:	2b04      	cmp	r3, #4
 8003852:	d00a      	beq.n	800386a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003854:	4b16      	ldr	r3, [pc, #88]	; (80038b0 <HAL_PWREx_ConfigSupply+0x70>)
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	f003 0307 	and.w	r3, r3, #7
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	429a      	cmp	r2, r3
 8003860:	d001      	beq.n	8003866 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e01f      	b.n	80038a6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003866:	2300      	movs	r3, #0
 8003868:	e01d      	b.n	80038a6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800386a:	4b11      	ldr	r3, [pc, #68]	; (80038b0 <HAL_PWREx_ConfigSupply+0x70>)
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	f023 0207 	bic.w	r2, r3, #7
 8003872:	490f      	ldr	r1, [pc, #60]	; (80038b0 <HAL_PWREx_ConfigSupply+0x70>)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4313      	orrs	r3, r2
 8003878:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800387a:	f7fe ffa3 	bl	80027c4 <HAL_GetTick>
 800387e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003880:	e009      	b.n	8003896 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003882:	f7fe ff9f 	bl	80027c4 <HAL_GetTick>
 8003886:	4602      	mov	r2, r0
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003890:	d901      	bls.n	8003896 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e007      	b.n	80038a6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003896:	4b06      	ldr	r3, [pc, #24]	; (80038b0 <HAL_PWREx_ConfigSupply+0x70>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800389e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038a2:	d1ee      	bne.n	8003882 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80038a4:	2300      	movs	r3, #0
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3710      	adds	r7, #16
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	58024800 	.word	0x58024800

080038b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b08c      	sub	sp, #48	; 0x30
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d101      	bne.n	80038c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e37a      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0301 	and.w	r3, r3, #1
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	f000 8087 	beq.w	80039e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038d4:	4ba0      	ldr	r3, [pc, #640]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80038dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80038de:	4b9e      	ldr	r3, [pc, #632]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 80038e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e2:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80038e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038e6:	2b10      	cmp	r3, #16
 80038e8:	d007      	beq.n	80038fa <HAL_RCC_OscConfig+0x46>
 80038ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038ec:	2b18      	cmp	r3, #24
 80038ee:	d110      	bne.n	8003912 <HAL_RCC_OscConfig+0x5e>
 80038f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f2:	f003 0303 	and.w	r3, r3, #3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d10b      	bne.n	8003912 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038fa:	4b97      	ldr	r3, [pc, #604]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d06c      	beq.n	80039e0 <HAL_RCC_OscConfig+0x12c>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d168      	bne.n	80039e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e354      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800391a:	d106      	bne.n	800392a <HAL_RCC_OscConfig+0x76>
 800391c:	4b8e      	ldr	r3, [pc, #568]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a8d      	ldr	r2, [pc, #564]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003922:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003926:	6013      	str	r3, [r2, #0]
 8003928:	e02e      	b.n	8003988 <HAL_RCC_OscConfig+0xd4>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d10c      	bne.n	800394c <HAL_RCC_OscConfig+0x98>
 8003932:	4b89      	ldr	r3, [pc, #548]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a88      	ldr	r2, [pc, #544]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003938:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800393c:	6013      	str	r3, [r2, #0]
 800393e:	4b86      	ldr	r3, [pc, #536]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a85      	ldr	r2, [pc, #532]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003944:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003948:	6013      	str	r3, [r2, #0]
 800394a:	e01d      	b.n	8003988 <HAL_RCC_OscConfig+0xd4>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003954:	d10c      	bne.n	8003970 <HAL_RCC_OscConfig+0xbc>
 8003956:	4b80      	ldr	r3, [pc, #512]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a7f      	ldr	r2, [pc, #508]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 800395c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003960:	6013      	str	r3, [r2, #0]
 8003962:	4b7d      	ldr	r3, [pc, #500]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a7c      	ldr	r2, [pc, #496]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003968:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800396c:	6013      	str	r3, [r2, #0]
 800396e:	e00b      	b.n	8003988 <HAL_RCC_OscConfig+0xd4>
 8003970:	4b79      	ldr	r3, [pc, #484]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a78      	ldr	r2, [pc, #480]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003976:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800397a:	6013      	str	r3, [r2, #0]
 800397c:	4b76      	ldr	r3, [pc, #472]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a75      	ldr	r2, [pc, #468]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003982:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003986:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d013      	beq.n	80039b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003990:	f7fe ff18 	bl	80027c4 <HAL_GetTick>
 8003994:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003996:	e008      	b.n	80039aa <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003998:	f7fe ff14 	bl	80027c4 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b64      	cmp	r3, #100	; 0x64
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e308      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80039aa:	4b6b      	ldr	r3, [pc, #428]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d0f0      	beq.n	8003998 <HAL_RCC_OscConfig+0xe4>
 80039b6:	e014      	b.n	80039e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b8:	f7fe ff04 	bl	80027c4 <HAL_GetTick>
 80039bc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80039be:	e008      	b.n	80039d2 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039c0:	f7fe ff00 	bl	80027c4 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	2b64      	cmp	r3, #100	; 0x64
 80039cc:	d901      	bls.n	80039d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e2f4      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80039d2:	4b61      	ldr	r3, [pc, #388]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d1f0      	bne.n	80039c0 <HAL_RCC_OscConfig+0x10c>
 80039de:	e000      	b.n	80039e2 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d06d      	beq.n	8003aca <HAL_RCC_OscConfig+0x216>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039ee:	4b5a      	ldr	r3, [pc, #360]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80039f6:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80039f8:	4b57      	ldr	r3, [pc, #348]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 80039fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039fc:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80039fe:	6a3b      	ldr	r3, [r7, #32]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d007      	beq.n	8003a14 <HAL_RCC_OscConfig+0x160>
 8003a04:	6a3b      	ldr	r3, [r7, #32]
 8003a06:	2b18      	cmp	r3, #24
 8003a08:	d11b      	bne.n	8003a42 <HAL_RCC_OscConfig+0x18e>
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	f003 0303 	and.w	r3, r3, #3
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d116      	bne.n	8003a42 <HAL_RCC_OscConfig+0x18e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a14:	4b50      	ldr	r3, [pc, #320]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0304 	and.w	r3, r3, #4
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d005      	beq.n	8003a2c <HAL_RCC_OscConfig+0x178>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d101      	bne.n	8003a2c <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e2c7      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a2c:	4b4a      	ldr	r3, [pc, #296]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	691b      	ldr	r3, [r3, #16]
 8003a38:	061b      	lsls	r3, r3, #24
 8003a3a:	4947      	ldr	r1, [pc, #284]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a40:	e043      	b.n	8003aca <HAL_RCC_OscConfig+0x216>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d026      	beq.n	8003a98 <HAL_RCC_OscConfig+0x1e4>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003a4a:	4b43      	ldr	r3, [pc, #268]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f023 0219 	bic.w	r2, r3, #25
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	4940      	ldr	r1, [pc, #256]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a5c:	f7fe feb2 	bl	80027c4 <HAL_GetTick>
 8003a60:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a62:	e008      	b.n	8003a76 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a64:	f7fe feae 	bl	80027c4 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	2b02      	cmp	r3, #2
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e2a2      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a76:	4b38      	ldr	r3, [pc, #224]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0304 	and.w	r3, r3, #4
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d0f0      	beq.n	8003a64 <HAL_RCC_OscConfig+0x1b0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a82:	4b35      	ldr	r3, [pc, #212]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	061b      	lsls	r3, r3, #24
 8003a90:	4931      	ldr	r1, [pc, #196]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	604b      	str	r3, [r1, #4]
 8003a96:	e018      	b.n	8003aca <HAL_RCC_OscConfig+0x216>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a98:	4b2f      	ldr	r3, [pc, #188]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a2e      	ldr	r2, [pc, #184]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003a9e:	f023 0301 	bic.w	r3, r3, #1
 8003aa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa4:	f7fe fe8e 	bl	80027c4 <HAL_GetTick>
 8003aa8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003aac:	f7fe fe8a 	bl	80027c4 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e27e      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003abe:	4b26      	ldr	r3, [pc, #152]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0304 	and.w	r3, r3, #4
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1f0      	bne.n	8003aac <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0310 	and.w	r3, r3, #16
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d06c      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x2fc>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ad6:	4b20      	ldr	r3, [pc, #128]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003ade:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003ae0:	4b1d      	ldr	r3, [pc, #116]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ae4:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003ae6:	69bb      	ldr	r3, [r7, #24]
 8003ae8:	2b08      	cmp	r3, #8
 8003aea:	d007      	beq.n	8003afc <HAL_RCC_OscConfig+0x248>
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	2b18      	cmp	r3, #24
 8003af0:	d11b      	bne.n	8003b2a <HAL_RCC_OscConfig+0x276>
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	f003 0303 	and.w	r3, r3, #3
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d116      	bne.n	8003b2a <HAL_RCC_OscConfig+0x276>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003afc:	4b16      	ldr	r3, [pc, #88]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d005      	beq.n	8003b14 <HAL_RCC_OscConfig+0x260>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	69db      	ldr	r3, [r3, #28]
 8003b0c:	2b80      	cmp	r3, #128	; 0x80
 8003b0e:	d001      	beq.n	8003b14 <HAL_RCC_OscConfig+0x260>
      {
        return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e253      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003b14:	4b10      	ldr	r3, [pc, #64]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a1b      	ldr	r3, [r3, #32]
 8003b20:	061b      	lsls	r3, r3, #24
 8003b22:	490d      	ldr	r1, [pc, #52]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003b28:	e042      	b.n	8003bb0 <HAL_RCC_OscConfig+0x2fc>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	69db      	ldr	r3, [r3, #28]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d025      	beq.n	8003b7e <HAL_RCC_OscConfig+0x2ca>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003b32:	4b09      	ldr	r3, [pc, #36]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a08      	ldr	r2, [pc, #32]	; (8003b58 <HAL_RCC_OscConfig+0x2a4>)
 8003b38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b3e:	f7fe fe41 	bl	80027c4 <HAL_GetTick>
 8003b42:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003b44:	e00a      	b.n	8003b5c <HAL_RCC_OscConfig+0x2a8>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003b46:	f7fe fe3d 	bl	80027c4 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d903      	bls.n	8003b5c <HAL_RCC_OscConfig+0x2a8>
          {
            return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e231      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
 8003b58:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003b5c:	4ba3      	ldr	r3, [pc, #652]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d0ee      	beq.n	8003b46 <HAL_RCC_OscConfig+0x292>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003b68:	4ba0      	ldr	r3, [pc, #640]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a1b      	ldr	r3, [r3, #32]
 8003b74:	061b      	lsls	r3, r3, #24
 8003b76:	499d      	ldr	r1, [pc, #628]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	60cb      	str	r3, [r1, #12]
 8003b7c:	e018      	b.n	8003bb0 <HAL_RCC_OscConfig+0x2fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003b7e:	4b9b      	ldr	r3, [pc, #620]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a9a      	ldr	r2, [pc, #616]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003b84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b8a:	f7fe fe1b 	bl	80027c4 <HAL_GetTick>
 8003b8e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003b90:	e008      	b.n	8003ba4 <HAL_RCC_OscConfig+0x2f0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003b92:	f7fe fe17 	bl	80027c4 <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	d901      	bls.n	8003ba4 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e20b      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003ba4:	4b91      	ldr	r3, [pc, #580]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d1f0      	bne.n	8003b92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0308 	and.w	r3, r3, #8
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d036      	beq.n	8003c2a <HAL_RCC_OscConfig+0x376>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	695b      	ldr	r3, [r3, #20]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d019      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x344>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bc4:	4b89      	ldr	r3, [pc, #548]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003bc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bc8:	4a88      	ldr	r2, [pc, #544]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003bca:	f043 0301 	orr.w	r3, r3, #1
 8003bce:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bd0:	f7fe fdf8 	bl	80027c4 <HAL_GetTick>
 8003bd4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0x336>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bd8:	f7fe fdf4 	bl	80027c4 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x336>
        {
          return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e1e8      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003bea:	4b80      	ldr	r3, [pc, #512]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003bec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d0f0      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x324>
 8003bf6:	e018      	b.n	8003c2a <HAL_RCC_OscConfig+0x376>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bf8:	4b7c      	ldr	r3, [pc, #496]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003bfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bfc:	4a7b      	ldr	r2, [pc, #492]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003bfe:	f023 0301 	bic.w	r3, r3, #1
 8003c02:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c04:	f7fe fdde 	bl	80027c4 <HAL_GetTick>
 8003c08:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003c0a:	e008      	b.n	8003c1e <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c0c:	f7fe fdda 	bl	80027c4 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d901      	bls.n	8003c1e <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e1ce      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003c1e:	4b73      	ldr	r3, [pc, #460]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003c20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1f0      	bne.n	8003c0c <HAL_RCC_OscConfig+0x358>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0320 	and.w	r3, r3, #32
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d036      	beq.n	8003ca4 <HAL_RCC_OscConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	699b      	ldr	r3, [r3, #24]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d019      	beq.n	8003c72 <HAL_RCC_OscConfig+0x3be>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c3e:	4b6b      	ldr	r3, [pc, #428]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a6a      	ldr	r2, [pc, #424]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003c44:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003c48:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003c4a:	f7fe fdbb 	bl	80027c4 <HAL_GetTick>
 8003c4e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003c50:	e008      	b.n	8003c64 <HAL_RCC_OscConfig+0x3b0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003c52:	f7fe fdb7 	bl	80027c4 <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d901      	bls.n	8003c64 <HAL_RCC_OscConfig+0x3b0>
        {
          return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e1ab      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003c64:	4b61      	ldr	r3, [pc, #388]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d0f0      	beq.n	8003c52 <HAL_RCC_OscConfig+0x39e>
 8003c70:	e018      	b.n	8003ca4 <HAL_RCC_OscConfig+0x3f0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c72:	4b5e      	ldr	r3, [pc, #376]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a5d      	ldr	r2, [pc, #372]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003c78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c7c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003c7e:	f7fe fda1 	bl	80027c4 <HAL_GetTick>
 8003c82:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003c84:	e008      	b.n	8003c98 <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003c86:	f7fe fd9d 	bl	80027c4 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d901      	bls.n	8003c98 <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e191      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003c98:	4b54      	ldr	r3, [pc, #336]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1f0      	bne.n	8003c86 <HAL_RCC_OscConfig+0x3d2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0304 	and.w	r3, r3, #4
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	f000 8081 	beq.w	8003db4 <HAL_RCC_OscConfig+0x500>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003cb2:	4b4f      	ldr	r3, [pc, #316]	; (8003df0 <HAL_RCC_OscConfig+0x53c>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a4e      	ldr	r2, [pc, #312]	; (8003df0 <HAL_RCC_OscConfig+0x53c>)
 8003cb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cbc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003cbe:	f7fe fd81 	bl	80027c4 <HAL_GetTick>
 8003cc2:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003cc4:	e008      	b.n	8003cd8 <HAL_RCC_OscConfig+0x424>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003cc6:	f7fe fd7d 	bl	80027c4 <HAL_GetTick>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	2b64      	cmp	r3, #100	; 0x64
 8003cd2:	d901      	bls.n	8003cd8 <HAL_RCC_OscConfig+0x424>
      {
        return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e171      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003cd8:	4b45      	ldr	r3, [pc, #276]	; (8003df0 <HAL_RCC_OscConfig+0x53c>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d0f0      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x412>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d106      	bne.n	8003cfa <HAL_RCC_OscConfig+0x446>
 8003cec:	4b3f      	ldr	r3, [pc, #252]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003cee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cf0:	4a3e      	ldr	r2, [pc, #248]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003cf2:	f043 0301 	orr.w	r3, r3, #1
 8003cf6:	6713      	str	r3, [r2, #112]	; 0x70
 8003cf8:	e02d      	b.n	8003d56 <HAL_RCC_OscConfig+0x4a2>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d10c      	bne.n	8003d1c <HAL_RCC_OscConfig+0x468>
 8003d02:	4b3a      	ldr	r3, [pc, #232]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003d04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d06:	4a39      	ldr	r2, [pc, #228]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003d08:	f023 0301 	bic.w	r3, r3, #1
 8003d0c:	6713      	str	r3, [r2, #112]	; 0x70
 8003d0e:	4b37      	ldr	r3, [pc, #220]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d12:	4a36      	ldr	r2, [pc, #216]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003d14:	f023 0304 	bic.w	r3, r3, #4
 8003d18:	6713      	str	r3, [r2, #112]	; 0x70
 8003d1a:	e01c      	b.n	8003d56 <HAL_RCC_OscConfig+0x4a2>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	2b05      	cmp	r3, #5
 8003d22:	d10c      	bne.n	8003d3e <HAL_RCC_OscConfig+0x48a>
 8003d24:	4b31      	ldr	r3, [pc, #196]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003d26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d28:	4a30      	ldr	r2, [pc, #192]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003d2a:	f043 0304 	orr.w	r3, r3, #4
 8003d2e:	6713      	str	r3, [r2, #112]	; 0x70
 8003d30:	4b2e      	ldr	r3, [pc, #184]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003d32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d34:	4a2d      	ldr	r2, [pc, #180]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003d36:	f043 0301 	orr.w	r3, r3, #1
 8003d3a:	6713      	str	r3, [r2, #112]	; 0x70
 8003d3c:	e00b      	b.n	8003d56 <HAL_RCC_OscConfig+0x4a2>
 8003d3e:	4b2b      	ldr	r3, [pc, #172]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d42:	4a2a      	ldr	r2, [pc, #168]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003d44:	f023 0301 	bic.w	r3, r3, #1
 8003d48:	6713      	str	r3, [r2, #112]	; 0x70
 8003d4a:	4b28      	ldr	r3, [pc, #160]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003d4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d4e:	4a27      	ldr	r2, [pc, #156]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003d50:	f023 0304 	bic.w	r3, r3, #4
 8003d54:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d015      	beq.n	8003d8a <HAL_RCC_OscConfig+0x4d6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d5e:	f7fe fd31 	bl	80027c4 <HAL_GetTick>
 8003d62:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d64:	e00a      	b.n	8003d7c <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d66:	f7fe fd2d 	bl	80027c4 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e11f      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d7c:	4b1b      	ldr	r3, [pc, #108]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d0ee      	beq.n	8003d66 <HAL_RCC_OscConfig+0x4b2>
 8003d88:	e014      	b.n	8003db4 <HAL_RCC_OscConfig+0x500>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d8a:	f7fe fd1b 	bl	80027c4 <HAL_GetTick>
 8003d8e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003d90:	e00a      	b.n	8003da8 <HAL_RCC_OscConfig+0x4f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d92:	f7fe fd17 	bl	80027c4 <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d901      	bls.n	8003da8 <HAL_RCC_OscConfig+0x4f4>
        {
          return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e109      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003da8:	4b10      	ldr	r3, [pc, #64]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003daa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dac:	f003 0302 	and.w	r3, r3, #2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1ee      	bne.n	8003d92 <HAL_RCC_OscConfig+0x4de>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 80fe 	beq.w	8003fba <HAL_RCC_OscConfig+0x706>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003dbe:	4b0b      	ldr	r3, [pc, #44]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003dc6:	2b18      	cmp	r3, #24
 8003dc8:	f000 80b9 	beq.w	8003f3e <HAL_RCC_OscConfig+0x68a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	f040 809a 	bne.w	8003f0a <HAL_RCC_OscConfig+0x656>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dd6:	4b05      	ldr	r3, [pc, #20]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a04      	ldr	r2, [pc, #16]	; (8003dec <HAL_RCC_OscConfig+0x538>)
 8003ddc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003de0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de2:	f7fe fcef 	bl	80027c4 <HAL_GetTick>
 8003de6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003de8:	e00d      	b.n	8003e06 <HAL_RCC_OscConfig+0x552>
 8003dea:	bf00      	nop
 8003dec:	58024400 	.word	0x58024400
 8003df0:	58024800 	.word	0x58024800
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003df4:	f7fe fce6 	bl	80027c4 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x552>
          {
            return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e0da      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003e06:	4b6f      	ldr	r3, [pc, #444]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1f0      	bne.n	8003df4 <HAL_RCC_OscConfig+0x540>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e12:	4b6c      	ldr	r3, [pc, #432]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003e14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e16:	4b6c      	ldr	r3, [pc, #432]	; (8003fc8 <HAL_RCC_OscConfig+0x714>)
 8003e18:	4013      	ands	r3, r2
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003e22:	0112      	lsls	r2, r2, #4
 8003e24:	430a      	orrs	r2, r1
 8003e26:	4967      	ldr	r1, [pc, #412]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	628b      	str	r3, [r1, #40]	; 0x28
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e30:	3b01      	subs	r3, #1
 8003e32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	025b      	lsls	r3, r3, #9
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	431a      	orrs	r2, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e46:	3b01      	subs	r3, #1
 8003e48:	041b      	lsls	r3, r3, #16
 8003e4a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003e4e:	431a      	orrs	r2, r3
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e54:	3b01      	subs	r3, #1
 8003e56:	061b      	lsls	r3, r3, #24
 8003e58:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003e5c:	4959      	ldr	r1, [pc, #356]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8003e62:	4b58      	ldr	r3, [pc, #352]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e66:	4a57      	ldr	r2, [pc, #348]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003e68:	f023 0301 	bic.w	r3, r3, #1
 8003e6c:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003e6e:	4b55      	ldr	r3, [pc, #340]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003e70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e72:	4b56      	ldr	r3, [pc, #344]	; (8003fcc <HAL_RCC_OscConfig+0x718>)
 8003e74:	4013      	ands	r3, r2
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003e7a:	00d2      	lsls	r2, r2, #3
 8003e7c:	4951      	ldr	r1, [pc, #324]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003e82:	4b50      	ldr	r3, [pc, #320]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e86:	f023 020c 	bic.w	r2, r3, #12
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8e:	494d      	ldr	r1, [pc, #308]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003e94:	4b4b      	ldr	r3, [pc, #300]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e98:	f023 0202 	bic.w	r2, r3, #2
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea0:	4948      	ldr	r1, [pc, #288]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003ea6:	4b47      	ldr	r3, [pc, #284]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eaa:	4a46      	ldr	r2, [pc, #280]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003eac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003eb0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003eb2:	4b44      	ldr	r3, [pc, #272]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb6:	4a43      	ldr	r2, [pc, #268]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003eb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ebc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003ebe:	4b41      	ldr	r3, [pc, #260]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec2:	4a40      	ldr	r2, [pc, #256]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003ec4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ec8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8003eca:	4b3e      	ldr	r3, [pc, #248]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ece:	4a3d      	ldr	r2, [pc, #244]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003ed0:	f043 0301 	orr.w	r3, r3, #1
 8003ed4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ed6:	4b3b      	ldr	r3, [pc, #236]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a3a      	ldr	r2, [pc, #232]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003edc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ee0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee2:	f7fe fc6f 	bl	80027c4 <HAL_GetTick>
 8003ee6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003ee8:	e008      	b.n	8003efc <HAL_RCC_OscConfig+0x648>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003eea:	f7fe fc6b 	bl	80027c4 <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d901      	bls.n	8003efc <HAL_RCC_OscConfig+0x648>
          {
            return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e05f      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003efc:	4b31      	ldr	r3, [pc, #196]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d0f0      	beq.n	8003eea <HAL_RCC_OscConfig+0x636>
 8003f08:	e057      	b.n	8003fba <HAL_RCC_OscConfig+0x706>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f0a:	4b2e      	ldr	r3, [pc, #184]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a2d      	ldr	r2, [pc, #180]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003f10:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f16:	f7fe fc55 	bl	80027c4 <HAL_GetTick>
 8003f1a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f1c:	e008      	b.n	8003f30 <HAL_RCC_OscConfig+0x67c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f1e:	f7fe fc51 	bl	80027c4 <HAL_GetTick>
 8003f22:	4602      	mov	r2, r0
 8003f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d901      	bls.n	8003f30 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e045      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f30:	4b24      	ldr	r3, [pc, #144]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d1f0      	bne.n	8003f1e <HAL_RCC_OscConfig+0x66a>
 8003f3c:	e03d      	b.n	8003fba <HAL_RCC_OscConfig+0x706>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003f3e:	4b21      	ldr	r3, [pc, #132]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f42:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003f44:	4b1f      	ldr	r3, [pc, #124]	; (8003fc4 <HAL_RCC_OscConfig+0x710>)
 8003f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f48:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d031      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x702>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	f003 0203 	and.w	r2, r3, #3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d12a      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	091b      	lsrs	r3, r3, #4
 8003f64:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d122      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x702>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7a:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d11a      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	0a5b      	lsrs	r3, r3, #9
 8003f84:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f8c:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d111      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	0c1b      	lsrs	r3, r3, #16
 8003f96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f9e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d108      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	0e1b      	lsrs	r3, r3, #24
 8003fa8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fb0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d001      	beq.n	8003fba <HAL_RCC_OscConfig+0x706>
      {
        return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e000      	b.n	8003fbc <HAL_RCC_OscConfig+0x708>
      }
    }
  }
  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3730      	adds	r7, #48	; 0x30
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	58024400 	.word	0x58024400
 8003fc8:	fffffc0c 	.word	0xfffffc0c
 8003fcc:	ffff0007 	.word	0xffff0007

08003fd0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d101      	bne.n	8003fe4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e19c      	b.n	800431e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fe4:	4b8a      	ldr	r3, [pc, #552]	; (8004210 <HAL_RCC_ClockConfig+0x240>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 030f 	and.w	r3, r3, #15
 8003fec:	683a      	ldr	r2, [r7, #0]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d910      	bls.n	8004014 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ff2:	4b87      	ldr	r3, [pc, #540]	; (8004210 <HAL_RCC_ClockConfig+0x240>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f023 020f 	bic.w	r2, r3, #15
 8003ffa:	4985      	ldr	r1, [pc, #532]	; (8004210 <HAL_RCC_ClockConfig+0x240>)
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004002:	4b83      	ldr	r3, [pc, #524]	; (8004210 <HAL_RCC_ClockConfig+0x240>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 030f 	and.w	r3, r3, #15
 800400a:	683a      	ldr	r2, [r7, #0]
 800400c:	429a      	cmp	r2, r3
 800400e:	d001      	beq.n	8004014 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e184      	b.n	800431e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 0304 	and.w	r3, r3, #4
 800401c:	2b00      	cmp	r3, #0
 800401e:	d010      	beq.n	8004042 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	691a      	ldr	r2, [r3, #16]
 8004024:	4b7b      	ldr	r3, [pc, #492]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 8004026:	699b      	ldr	r3, [r3, #24]
 8004028:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800402c:	429a      	cmp	r2, r3
 800402e:	d908      	bls.n	8004042 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004030:	4b78      	ldr	r3, [pc, #480]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	691b      	ldr	r3, [r3, #16]
 800403c:	4975      	ldr	r1, [pc, #468]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 800403e:	4313      	orrs	r3, r2
 8004040:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0308 	and.w	r3, r3, #8
 800404a:	2b00      	cmp	r3, #0
 800404c:	d010      	beq.n	8004070 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	695a      	ldr	r2, [r3, #20]
 8004052:	4b70      	ldr	r3, [pc, #448]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 8004054:	69db      	ldr	r3, [r3, #28]
 8004056:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800405a:	429a      	cmp	r2, r3
 800405c:	d908      	bls.n	8004070 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800405e:	4b6d      	ldr	r3, [pc, #436]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 8004060:	69db      	ldr	r3, [r3, #28]
 8004062:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	496a      	ldr	r1, [pc, #424]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 800406c:	4313      	orrs	r3, r2
 800406e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0310 	and.w	r3, r3, #16
 8004078:	2b00      	cmp	r3, #0
 800407a:	d010      	beq.n	800409e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	699a      	ldr	r2, [r3, #24]
 8004080:	4b64      	ldr	r3, [pc, #400]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 8004082:	69db      	ldr	r3, [r3, #28]
 8004084:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004088:	429a      	cmp	r2, r3
 800408a:	d908      	bls.n	800409e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800408c:	4b61      	ldr	r3, [pc, #388]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 800408e:	69db      	ldr	r3, [r3, #28]
 8004090:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	699b      	ldr	r3, [r3, #24]
 8004098:	495e      	ldr	r1, [pc, #376]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 800409a:	4313      	orrs	r3, r2
 800409c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0320 	and.w	r3, r3, #32
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d010      	beq.n	80040cc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	69da      	ldr	r2, [r3, #28]
 80040ae:	4b59      	ldr	r3, [pc, #356]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d908      	bls.n	80040cc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80040ba:	4b56      	ldr	r3, [pc, #344]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	69db      	ldr	r3, [r3, #28]
 80040c6:	4953      	ldr	r1, [pc, #332]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0302 	and.w	r3, r3, #2
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d010      	beq.n	80040fa <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	68da      	ldr	r2, [r3, #12]
 80040dc:	4b4d      	ldr	r3, [pc, #308]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 80040de:	699b      	ldr	r3, [r3, #24]
 80040e0:	f003 030f 	and.w	r3, r3, #15
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d908      	bls.n	80040fa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040e8:	4b4a      	ldr	r3, [pc, #296]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	f023 020f 	bic.w	r2, r3, #15
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	4947      	ldr	r1, [pc, #284]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0301 	and.w	r3, r3, #1
 8004102:	2b00      	cmp	r3, #0
 8004104:	d055      	beq.n	80041b2 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004106:	4b43      	ldr	r3, [pc, #268]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 8004108:	699b      	ldr	r3, [r3, #24]
 800410a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	4940      	ldr	r1, [pc, #256]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 8004114:	4313      	orrs	r3, r2
 8004116:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	2b02      	cmp	r3, #2
 800411e:	d107      	bne.n	8004130 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004120:	4b3c      	ldr	r3, [pc, #240]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d121      	bne.n	8004170 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e0f6      	b.n	800431e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	2b03      	cmp	r3, #3
 8004136:	d107      	bne.n	8004148 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004138:	4b36      	ldr	r3, [pc, #216]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004140:	2b00      	cmp	r3, #0
 8004142:	d115      	bne.n	8004170 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e0ea      	b.n	800431e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d107      	bne.n	8004160 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004150:	4b30      	ldr	r3, [pc, #192]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004158:	2b00      	cmp	r3, #0
 800415a:	d109      	bne.n	8004170 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e0de      	b.n	800431e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004160:	4b2c      	ldr	r3, [pc, #176]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 0304 	and.w	r3, r3, #4
 8004168:	2b00      	cmp	r3, #0
 800416a:	d101      	bne.n	8004170 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e0d6      	b.n	800431e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004170:	4b28      	ldr	r3, [pc, #160]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 8004172:	691b      	ldr	r3, [r3, #16]
 8004174:	f023 0207 	bic.w	r2, r3, #7
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	4925      	ldr	r1, [pc, #148]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 800417e:	4313      	orrs	r3, r2
 8004180:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004182:	f7fe fb1f 	bl	80027c4 <HAL_GetTick>
 8004186:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004188:	e00a      	b.n	80041a0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800418a:	f7fe fb1b 	bl	80027c4 <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	f241 3288 	movw	r2, #5000	; 0x1388
 8004198:	4293      	cmp	r3, r2
 800419a:	d901      	bls.n	80041a0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800419c:	2303      	movs	r3, #3
 800419e:	e0be      	b.n	800431e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041a0:	4b1c      	ldr	r3, [pc, #112]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	00db      	lsls	r3, r3, #3
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d1eb      	bne.n	800418a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d010      	beq.n	80041e0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	68da      	ldr	r2, [r3, #12]
 80041c2:	4b14      	ldr	r3, [pc, #80]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	f003 030f 	and.w	r3, r3, #15
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d208      	bcs.n	80041e0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041ce:	4b11      	ldr	r3, [pc, #68]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	f023 020f 	bic.w	r2, r3, #15
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	490e      	ldr	r1, [pc, #56]	; (8004214 <HAL_RCC_ClockConfig+0x244>)
 80041dc:	4313      	orrs	r3, r2
 80041de:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041e0:	4b0b      	ldr	r3, [pc, #44]	; (8004210 <HAL_RCC_ClockConfig+0x240>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 030f 	and.w	r3, r3, #15
 80041e8:	683a      	ldr	r2, [r7, #0]
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d214      	bcs.n	8004218 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ee:	4b08      	ldr	r3, [pc, #32]	; (8004210 <HAL_RCC_ClockConfig+0x240>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f023 020f 	bic.w	r2, r3, #15
 80041f6:	4906      	ldr	r1, [pc, #24]	; (8004210 <HAL_RCC_ClockConfig+0x240>)
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041fe:	4b04      	ldr	r3, [pc, #16]	; (8004210 <HAL_RCC_ClockConfig+0x240>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 030f 	and.w	r3, r3, #15
 8004206:	683a      	ldr	r2, [r7, #0]
 8004208:	429a      	cmp	r2, r3
 800420a:	d005      	beq.n	8004218 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e086      	b.n	800431e <HAL_RCC_ClockConfig+0x34e>
 8004210:	52002000 	.word	0x52002000
 8004214:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0304 	and.w	r3, r3, #4
 8004220:	2b00      	cmp	r3, #0
 8004222:	d010      	beq.n	8004246 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	691a      	ldr	r2, [r3, #16]
 8004228:	4b3f      	ldr	r3, [pc, #252]	; (8004328 <HAL_RCC_ClockConfig+0x358>)
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004230:	429a      	cmp	r2, r3
 8004232:	d208      	bcs.n	8004246 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004234:	4b3c      	ldr	r3, [pc, #240]	; (8004328 <HAL_RCC_ClockConfig+0x358>)
 8004236:	699b      	ldr	r3, [r3, #24]
 8004238:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	691b      	ldr	r3, [r3, #16]
 8004240:	4939      	ldr	r1, [pc, #228]	; (8004328 <HAL_RCC_ClockConfig+0x358>)
 8004242:	4313      	orrs	r3, r2
 8004244:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 0308 	and.w	r3, r3, #8
 800424e:	2b00      	cmp	r3, #0
 8004250:	d010      	beq.n	8004274 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	695a      	ldr	r2, [r3, #20]
 8004256:	4b34      	ldr	r3, [pc, #208]	; (8004328 <HAL_RCC_ClockConfig+0x358>)
 8004258:	69db      	ldr	r3, [r3, #28]
 800425a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800425e:	429a      	cmp	r2, r3
 8004260:	d208      	bcs.n	8004274 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004262:	4b31      	ldr	r3, [pc, #196]	; (8004328 <HAL_RCC_ClockConfig+0x358>)
 8004264:	69db      	ldr	r3, [r3, #28]
 8004266:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	492e      	ldr	r1, [pc, #184]	; (8004328 <HAL_RCC_ClockConfig+0x358>)
 8004270:	4313      	orrs	r3, r2
 8004272:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0310 	and.w	r3, r3, #16
 800427c:	2b00      	cmp	r3, #0
 800427e:	d010      	beq.n	80042a2 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	699a      	ldr	r2, [r3, #24]
 8004284:	4b28      	ldr	r3, [pc, #160]	; (8004328 <HAL_RCC_ClockConfig+0x358>)
 8004286:	69db      	ldr	r3, [r3, #28]
 8004288:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800428c:	429a      	cmp	r2, r3
 800428e:	d208      	bcs.n	80042a2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004290:	4b25      	ldr	r3, [pc, #148]	; (8004328 <HAL_RCC_ClockConfig+0x358>)
 8004292:	69db      	ldr	r3, [r3, #28]
 8004294:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	4922      	ldr	r1, [pc, #136]	; (8004328 <HAL_RCC_ClockConfig+0x358>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0320 	and.w	r3, r3, #32
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d010      	beq.n	80042d0 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	69da      	ldr	r2, [r3, #28]
 80042b2:	4b1d      	ldr	r3, [pc, #116]	; (8004328 <HAL_RCC_ClockConfig+0x358>)
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d208      	bcs.n	80042d0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80042be:	4b1a      	ldr	r3, [pc, #104]	; (8004328 <HAL_RCC_ClockConfig+0x358>)
 80042c0:	6a1b      	ldr	r3, [r3, #32]
 80042c2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	69db      	ldr	r3, [r3, #28]
 80042ca:	4917      	ldr	r1, [pc, #92]	; (8004328 <HAL_RCC_ClockConfig+0x358>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80042d0:	f000 f89e 	bl	8004410 <HAL_RCC_GetSysClockFreq>
 80042d4:	4602      	mov	r2, r0
 80042d6:	4b14      	ldr	r3, [pc, #80]	; (8004328 <HAL_RCC_ClockConfig+0x358>)
 80042d8:	699b      	ldr	r3, [r3, #24]
 80042da:	0a1b      	lsrs	r3, r3, #8
 80042dc:	f003 030f 	and.w	r3, r3, #15
 80042e0:	4912      	ldr	r1, [pc, #72]	; (800432c <HAL_RCC_ClockConfig+0x35c>)
 80042e2:	5ccb      	ldrb	r3, [r1, r3]
 80042e4:	f003 031f 	and.w	r3, r3, #31
 80042e8:	fa22 f303 	lsr.w	r3, r2, r3
 80042ec:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80042ee:	4b0e      	ldr	r3, [pc, #56]	; (8004328 <HAL_RCC_ClockConfig+0x358>)
 80042f0:	699b      	ldr	r3, [r3, #24]
 80042f2:	f003 030f 	and.w	r3, r3, #15
 80042f6:	4a0d      	ldr	r2, [pc, #52]	; (800432c <HAL_RCC_ClockConfig+0x35c>)
 80042f8:	5cd3      	ldrb	r3, [r2, r3]
 80042fa:	f003 031f 	and.w	r3, r3, #31
 80042fe:	693a      	ldr	r2, [r7, #16]
 8004300:	fa22 f303 	lsr.w	r3, r2, r3
 8004304:	4a0a      	ldr	r2, [pc, #40]	; (8004330 <HAL_RCC_ClockConfig+0x360>)
 8004306:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004308:	4a0a      	ldr	r2, [pc, #40]	; (8004334 <HAL_RCC_ClockConfig+0x364>)
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800430e:	4b0a      	ldr	r3, [pc, #40]	; (8004338 <HAL_RCC_ClockConfig+0x368>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4618      	mov	r0, r3
 8004314:	f7fe f8de 	bl	80024d4 <HAL_InitTick>
 8004318:	4603      	mov	r3, r0
 800431a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800431c:	7bfb      	ldrb	r3, [r7, #15]
}
 800431e:	4618      	mov	r0, r3
 8004320:	3718      	adds	r7, #24
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	58024400 	.word	0x58024400
 800432c:	0800a708 	.word	0x0800a708
 8004330:	20000008 	.word	0x20000008
 8004334:	20000004 	.word	0x20000004
 8004338:	2000000c 	.word	0x2000000c

0800433c <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b08c      	sub	sp, #48	; 0x30
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d12a      	bne.n	80043a4 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800434e:	4b2d      	ldr	r3, [pc, #180]	; (8004404 <HAL_RCC_MCOConfig+0xc8>)
 8004350:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004354:	4a2b      	ldr	r2, [pc, #172]	; (8004404 <HAL_RCC_MCOConfig+0xc8>)
 8004356:	f043 0301 	orr.w	r3, r3, #1
 800435a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800435e:	4b29      	ldr	r3, [pc, #164]	; (8004404 <HAL_RCC_MCOConfig+0xc8>)
 8004360:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004364:	f003 0301 	and.w	r3, r3, #1
 8004368:	61bb      	str	r3, [r7, #24]
 800436a:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800436c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004372:	2302      	movs	r3, #2
 8004374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004376:	2303      	movs	r3, #3
 8004378:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800437a:	2300      	movs	r3, #0
 800437c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800437e:	2300      	movs	r3, #0
 8004380:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004382:	f107 031c 	add.w	r3, r7, #28
 8004386:	4619      	mov	r1, r3
 8004388:	481f      	ldr	r0, [pc, #124]	; (8004408 <HAL_RCC_MCOConfig+0xcc>)
 800438a:	f7ff f87f 	bl	800348c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800438e:	4b1d      	ldr	r3, [pc, #116]	; (8004404 <HAL_RCC_MCOConfig+0xc8>)
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 8004396:	68b9      	ldr	r1, [r7, #8]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	430b      	orrs	r3, r1
 800439c:	4919      	ldr	r1, [pc, #100]	; (8004404 <HAL_RCC_MCOConfig+0xc8>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 80043a2:	e02a      	b.n	80043fa <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 80043a4:	4b17      	ldr	r3, [pc, #92]	; (8004404 <HAL_RCC_MCOConfig+0xc8>)
 80043a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80043aa:	4a16      	ldr	r2, [pc, #88]	; (8004404 <HAL_RCC_MCOConfig+0xc8>)
 80043ac:	f043 0304 	orr.w	r3, r3, #4
 80043b0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80043b4:	4b13      	ldr	r3, [pc, #76]	; (8004404 <HAL_RCC_MCOConfig+0xc8>)
 80043b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80043ba:	f003 0304 	and.w	r3, r3, #4
 80043be:	617b      	str	r3, [r7, #20]
 80043c0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 80043c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80043c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043c8:	2302      	movs	r3, #2
 80043ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043cc:	2303      	movs	r3, #3
 80043ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043d0:	2300      	movs	r3, #0
 80043d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80043d4:	2300      	movs	r3, #0
 80043d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 80043d8:	f107 031c 	add.w	r3, r7, #28
 80043dc:	4619      	mov	r1, r3
 80043de:	480b      	ldr	r0, [pc, #44]	; (800440c <HAL_RCC_MCOConfig+0xd0>)
 80043e0:	f7ff f854 	bl	800348c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 80043e4:	4b07      	ldr	r3, [pc, #28]	; (8004404 <HAL_RCC_MCOConfig+0xc8>)
 80043e6:	691b      	ldr	r3, [r3, #16]
 80043e8:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	01d9      	lsls	r1, r3, #7
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	430b      	orrs	r3, r1
 80043f4:	4903      	ldr	r1, [pc, #12]	; (8004404 <HAL_RCC_MCOConfig+0xc8>)
 80043f6:	4313      	orrs	r3, r2
 80043f8:	610b      	str	r3, [r1, #16]
}
 80043fa:	bf00      	nop
 80043fc:	3730      	adds	r7, #48	; 0x30
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	58024400 	.word	0x58024400
 8004408:	58020000 	.word	0x58020000
 800440c:	58020800 	.word	0x58020800

08004410 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004410:	b480      	push	{r7}
 8004412:	b089      	sub	sp, #36	; 0x24
 8004414:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004416:	4bb3      	ldr	r3, [pc, #716]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800441e:	2b18      	cmp	r3, #24
 8004420:	f200 8155 	bhi.w	80046ce <HAL_RCC_GetSysClockFreq+0x2be>
 8004424:	a201      	add	r2, pc, #4	; (adr r2, 800442c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800442a:	bf00      	nop
 800442c:	08004491 	.word	0x08004491
 8004430:	080046cf 	.word	0x080046cf
 8004434:	080046cf 	.word	0x080046cf
 8004438:	080046cf 	.word	0x080046cf
 800443c:	080046cf 	.word	0x080046cf
 8004440:	080046cf 	.word	0x080046cf
 8004444:	080046cf 	.word	0x080046cf
 8004448:	080046cf 	.word	0x080046cf
 800444c:	080044b7 	.word	0x080044b7
 8004450:	080046cf 	.word	0x080046cf
 8004454:	080046cf 	.word	0x080046cf
 8004458:	080046cf 	.word	0x080046cf
 800445c:	080046cf 	.word	0x080046cf
 8004460:	080046cf 	.word	0x080046cf
 8004464:	080046cf 	.word	0x080046cf
 8004468:	080046cf 	.word	0x080046cf
 800446c:	080044bd 	.word	0x080044bd
 8004470:	080046cf 	.word	0x080046cf
 8004474:	080046cf 	.word	0x080046cf
 8004478:	080046cf 	.word	0x080046cf
 800447c:	080046cf 	.word	0x080046cf
 8004480:	080046cf 	.word	0x080046cf
 8004484:	080046cf 	.word	0x080046cf
 8004488:	080046cf 	.word	0x080046cf
 800448c:	080044c3 	.word	0x080044c3
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004490:	4b94      	ldr	r3, [pc, #592]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0320 	and.w	r3, r3, #32
 8004498:	2b00      	cmp	r3, #0
 800449a:	d009      	beq.n	80044b0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800449c:	4b91      	ldr	r3, [pc, #580]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	08db      	lsrs	r3, r3, #3
 80044a2:	f003 0303 	and.w	r3, r3, #3
 80044a6:	4a90      	ldr	r2, [pc, #576]	; (80046e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80044a8:	fa22 f303 	lsr.w	r3, r2, r3
 80044ac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80044ae:	e111      	b.n	80046d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80044b0:	4b8d      	ldr	r3, [pc, #564]	; (80046e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80044b2:	61bb      	str	r3, [r7, #24]
    break;
 80044b4:	e10e      	b.n	80046d4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80044b6:	4b8d      	ldr	r3, [pc, #564]	; (80046ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80044b8:	61bb      	str	r3, [r7, #24]
    break;
 80044ba:	e10b      	b.n	80046d4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80044bc:	4b8c      	ldr	r3, [pc, #560]	; (80046f0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80044be:	61bb      	str	r3, [r7, #24]
    break;
 80044c0:	e108      	b.n	80046d4 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80044c2:	4b88      	ldr	r3, [pc, #544]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044c6:	f003 0303 	and.w	r3, r3, #3
 80044ca:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80044cc:	4b85      	ldr	r3, [pc, #532]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d0:	091b      	lsrs	r3, r3, #4
 80044d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044d6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80044d8:	4b82      	ldr	r3, [pc, #520]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80044e2:	4b80      	ldr	r3, [pc, #512]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044e6:	08db      	lsrs	r3, r3, #3
 80044e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80044ec:	68fa      	ldr	r2, [r7, #12]
 80044ee:	fb02 f303 	mul.w	r3, r2, r3
 80044f2:	ee07 3a90 	vmov	s15, r3
 80044f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044fa:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	2b00      	cmp	r3, #0
 8004502:	f000 80e1 	beq.w	80046c8 <HAL_RCC_GetSysClockFreq+0x2b8>
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	2b02      	cmp	r3, #2
 800450a:	f000 8083 	beq.w	8004614 <HAL_RCC_GetSysClockFreq+0x204>
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	2b02      	cmp	r3, #2
 8004512:	f200 80a1 	bhi.w	8004658 <HAL_RCC_GetSysClockFreq+0x248>
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d003      	beq.n	8004524 <HAL_RCC_GetSysClockFreq+0x114>
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d056      	beq.n	80045d0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004522:	e099      	b.n	8004658 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004524:	4b6f      	ldr	r3, [pc, #444]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0320 	and.w	r3, r3, #32
 800452c:	2b00      	cmp	r3, #0
 800452e:	d02d      	beq.n	800458c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004530:	4b6c      	ldr	r3, [pc, #432]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	08db      	lsrs	r3, r3, #3
 8004536:	f003 0303 	and.w	r3, r3, #3
 800453a:	4a6b      	ldr	r2, [pc, #428]	; (80046e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800453c:	fa22 f303 	lsr.w	r3, r2, r3
 8004540:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	ee07 3a90 	vmov	s15, r3
 8004548:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	ee07 3a90 	vmov	s15, r3
 8004552:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004556:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800455a:	4b62      	ldr	r3, [pc, #392]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800455c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800455e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004562:	ee07 3a90 	vmov	s15, r3
 8004566:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800456a:	ed97 6a02 	vldr	s12, [r7, #8]
 800456e:	eddf 5a61 	vldr	s11, [pc, #388]	; 80046f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004572:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004576:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800457a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800457e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004582:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004586:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800458a:	e087      	b.n	800469c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	ee07 3a90 	vmov	s15, r3
 8004592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004596:	eddf 6a58 	vldr	s13, [pc, #352]	; 80046f8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800459a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800459e:	4b51      	ldr	r3, [pc, #324]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045a6:	ee07 3a90 	vmov	s15, r3
 80045aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80045b2:	eddf 5a50 	vldr	s11, [pc, #320]	; 80046f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80045b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80045c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80045ce:	e065      	b.n	800469c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	ee07 3a90 	vmov	s15, r3
 80045d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045da:	eddf 6a48 	vldr	s13, [pc, #288]	; 80046fc <HAL_RCC_GetSysClockFreq+0x2ec>
 80045de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045e2:	4b40      	ldr	r3, [pc, #256]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045ea:	ee07 3a90 	vmov	s15, r3
 80045ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80045f6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80046f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80045fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004602:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800460a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800460e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004612:	e043      	b.n	800469c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	ee07 3a90 	vmov	s15, r3
 800461a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800461e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8004700 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004622:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004626:	4b2f      	ldr	r3, [pc, #188]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800462e:	ee07 3a90 	vmov	s15, r3
 8004632:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004636:	ed97 6a02 	vldr	s12, [r7, #8]
 800463a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80046f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800463e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004642:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004646:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800464a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800464e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004652:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004656:	e021      	b.n	800469c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	ee07 3a90 	vmov	s15, r3
 800465e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004662:	eddf 6a26 	vldr	s13, [pc, #152]	; 80046fc <HAL_RCC_GetSysClockFreq+0x2ec>
 8004666:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800466a:	4b1e      	ldr	r3, [pc, #120]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800466c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800466e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004672:	ee07 3a90 	vmov	s15, r3
 8004676:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800467a:	ed97 6a02 	vldr	s12, [r7, #8]
 800467e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80046f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004682:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004686:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800468a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800468e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004696:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800469a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800469c:	4b11      	ldr	r3, [pc, #68]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800469e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a0:	0a5b      	lsrs	r3, r3, #9
 80046a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046a6:	3301      	adds	r3, #1
 80046a8:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	ee07 3a90 	vmov	s15, r3
 80046b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80046b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80046b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046c0:	ee17 3a90 	vmov	r3, s15
 80046c4:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80046c6:	e005      	b.n	80046d4 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80046c8:	2300      	movs	r3, #0
 80046ca:	61bb      	str	r3, [r7, #24]
    break;
 80046cc:	e002      	b.n	80046d4 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80046ce:	4b07      	ldr	r3, [pc, #28]	; (80046ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80046d0:	61bb      	str	r3, [r7, #24]
    break;
 80046d2:	bf00      	nop
  }

  return sysclockfreq;
 80046d4:	69bb      	ldr	r3, [r7, #24]
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3724      	adds	r7, #36	; 0x24
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	58024400 	.word	0x58024400
 80046e8:	03d09000 	.word	0x03d09000
 80046ec:	003d0900 	.word	0x003d0900
 80046f0:	007a1200 	.word	0x007a1200
 80046f4:	46000000 	.word	0x46000000
 80046f8:	4c742400 	.word	0x4c742400
 80046fc:	4a742400 	.word	0x4a742400
 8004700:	4af42400 	.word	0x4af42400

08004704 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800470a:	f7ff fe81 	bl	8004410 <HAL_RCC_GetSysClockFreq>
 800470e:	4602      	mov	r2, r0
 8004710:	4b10      	ldr	r3, [pc, #64]	; (8004754 <HAL_RCC_GetHCLKFreq+0x50>)
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	0a1b      	lsrs	r3, r3, #8
 8004716:	f003 030f 	and.w	r3, r3, #15
 800471a:	490f      	ldr	r1, [pc, #60]	; (8004758 <HAL_RCC_GetHCLKFreq+0x54>)
 800471c:	5ccb      	ldrb	r3, [r1, r3]
 800471e:	f003 031f 	and.w	r3, r3, #31
 8004722:	fa22 f303 	lsr.w	r3, r2, r3
 8004726:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004728:	4b0a      	ldr	r3, [pc, #40]	; (8004754 <HAL_RCC_GetHCLKFreq+0x50>)
 800472a:	699b      	ldr	r3, [r3, #24]
 800472c:	f003 030f 	and.w	r3, r3, #15
 8004730:	4a09      	ldr	r2, [pc, #36]	; (8004758 <HAL_RCC_GetHCLKFreq+0x54>)
 8004732:	5cd3      	ldrb	r3, [r2, r3]
 8004734:	f003 031f 	and.w	r3, r3, #31
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	fa22 f303 	lsr.w	r3, r2, r3
 800473e:	4a07      	ldr	r2, [pc, #28]	; (800475c <HAL_RCC_GetHCLKFreq+0x58>)
 8004740:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004742:	4a07      	ldr	r2, [pc, #28]	; (8004760 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004748:	4b04      	ldr	r3, [pc, #16]	; (800475c <HAL_RCC_GetHCLKFreq+0x58>)
 800474a:	681b      	ldr	r3, [r3, #0]
}
 800474c:	4618      	mov	r0, r3
 800474e:	3708      	adds	r7, #8
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}
 8004754:	58024400 	.word	0x58024400
 8004758:	0800a708 	.word	0x0800a708
 800475c:	20000008 	.word	0x20000008
 8004760:	20000004 	.word	0x20000004

08004764 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004768:	f7ff ffcc 	bl	8004704 <HAL_RCC_GetHCLKFreq>
 800476c:	4602      	mov	r2, r0
 800476e:	4b06      	ldr	r3, [pc, #24]	; (8004788 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004770:	69db      	ldr	r3, [r3, #28]
 8004772:	091b      	lsrs	r3, r3, #4
 8004774:	f003 0307 	and.w	r3, r3, #7
 8004778:	4904      	ldr	r1, [pc, #16]	; (800478c <HAL_RCC_GetPCLK1Freq+0x28>)
 800477a:	5ccb      	ldrb	r3, [r1, r3]
 800477c:	f003 031f 	and.w	r3, r3, #31
 8004780:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004784:	4618      	mov	r0, r3
 8004786:	bd80      	pop	{r7, pc}
 8004788:	58024400 	.word	0x58024400
 800478c:	0800a708 	.word	0x0800a708

08004790 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004794:	f7ff ffb6 	bl	8004704 <HAL_RCC_GetHCLKFreq>
 8004798:	4602      	mov	r2, r0
 800479a:	4b06      	ldr	r3, [pc, #24]	; (80047b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800479c:	69db      	ldr	r3, [r3, #28]
 800479e:	0a1b      	lsrs	r3, r3, #8
 80047a0:	f003 0307 	and.w	r3, r3, #7
 80047a4:	4904      	ldr	r1, [pc, #16]	; (80047b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80047a6:	5ccb      	ldrb	r3, [r1, r3]
 80047a8:	f003 031f 	and.w	r3, r3, #31
 80047ac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	58024400 	.word	0x58024400
 80047b8:	0800a708 	.word	0x0800a708

080047bc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	223f      	movs	r2, #63	; 0x3f
 80047ca:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80047cc:	4b1a      	ldr	r3, [pc, #104]	; (8004838 <HAL_RCC_GetClockConfig+0x7c>)
 80047ce:	691b      	ldr	r3, [r3, #16]
 80047d0:	f003 0207 	and.w	r2, r3, #7
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80047d8:	4b17      	ldr	r3, [pc, #92]	; (8004838 <HAL_RCC_GetClockConfig+0x7c>)
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80047e4:	4b14      	ldr	r3, [pc, #80]	; (8004838 <HAL_RCC_GetClockConfig+0x7c>)
 80047e6:	699b      	ldr	r3, [r3, #24]
 80047e8:	f003 020f 	and.w	r2, r3, #15
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80047f0:	4b11      	ldr	r3, [pc, #68]	; (8004838 <HAL_RCC_GetClockConfig+0x7c>)
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80047fc:	4b0e      	ldr	r3, [pc, #56]	; (8004838 <HAL_RCC_GetClockConfig+0x7c>)
 80047fe:	69db      	ldr	r3, [r3, #28]
 8004800:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004808:	4b0b      	ldr	r3, [pc, #44]	; (8004838 <HAL_RCC_GetClockConfig+0x7c>)
 800480a:	69db      	ldr	r3, [r3, #28]
 800480c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004814:	4b08      	ldr	r3, [pc, #32]	; (8004838 <HAL_RCC_GetClockConfig+0x7c>)
 8004816:	6a1b      	ldr	r3, [r3, #32]
 8004818:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004820:	4b06      	ldr	r3, [pc, #24]	; (800483c <HAL_RCC_GetClockConfig+0x80>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 020f 	and.w	r2, r3, #15
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	601a      	str	r2, [r3, #0]
}
 800482c:	bf00      	nop
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr
 8004838:	58024400 	.word	0x58024400
 800483c:	52002000 	.word	0x52002000

08004840 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b086      	sub	sp, #24
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004848:	2300      	movs	r3, #0
 800484a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800484c:	2300      	movs	r3, #0
 800484e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d03f      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004860:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004864:	d02a      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004866:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800486a:	d824      	bhi.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800486c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004870:	d018      	beq.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004872:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004876:	d81e      	bhi.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004878:	2b00      	cmp	r3, #0
 800487a:	d003      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800487c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004880:	d007      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004882:	e018      	b.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004884:	4bab      	ldr	r3, [pc, #684]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004888:	4aaa      	ldr	r2, [pc, #680]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800488a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800488e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004890:	e015      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	3304      	adds	r3, #4
 8004896:	2102      	movs	r1, #2
 8004898:	4618      	mov	r0, r3
 800489a:	f001 f989 	bl	8005bb0 <RCCEx_PLL2_Config>
 800489e:	4603      	mov	r3, r0
 80048a0:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80048a2:	e00c      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	3324      	adds	r3, #36	; 0x24
 80048a8:	2102      	movs	r1, #2
 80048aa:	4618      	mov	r0, r3
 80048ac:	f001 fa32 	bl	8005d14 <RCCEx_PLL3_Config>
 80048b0:	4603      	mov	r3, r0
 80048b2:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80048b4:	e003      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	75fb      	strb	r3, [r7, #23]
      break;
 80048ba:	e000      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80048bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80048be:	7dfb      	ldrb	r3, [r7, #23]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d109      	bne.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80048c4:	4b9b      	ldr	r3, [pc, #620]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80048c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048d0:	4998      	ldr	r1, [pc, #608]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80048d2:	4313      	orrs	r3, r2
 80048d4:	650b      	str	r3, [r1, #80]	; 0x50
 80048d6:	e001      	b.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048d8:	7dfb      	ldrb	r3, [r7, #23]
 80048da:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d03d      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ec:	2b04      	cmp	r3, #4
 80048ee:	d826      	bhi.n	800493e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80048f0:	a201      	add	r2, pc, #4	; (adr r2, 80048f8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80048f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f6:	bf00      	nop
 80048f8:	0800490d 	.word	0x0800490d
 80048fc:	0800491b 	.word	0x0800491b
 8004900:	0800492d 	.word	0x0800492d
 8004904:	08004945 	.word	0x08004945
 8004908:	08004945 	.word	0x08004945
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800490c:	4b89      	ldr	r3, [pc, #548]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800490e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004910:	4a88      	ldr	r2, [pc, #544]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004912:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004916:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004918:	e015      	b.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	3304      	adds	r3, #4
 800491e:	2100      	movs	r1, #0
 8004920:	4618      	mov	r0, r3
 8004922:	f001 f945 	bl	8005bb0 <RCCEx_PLL2_Config>
 8004926:	4603      	mov	r3, r0
 8004928:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800492a:	e00c      	b.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	3324      	adds	r3, #36	; 0x24
 8004930:	2100      	movs	r1, #0
 8004932:	4618      	mov	r0, r3
 8004934:	f001 f9ee 	bl	8005d14 <RCCEx_PLL3_Config>
 8004938:	4603      	mov	r3, r0
 800493a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800493c:	e003      	b.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	75fb      	strb	r3, [r7, #23]
      break;
 8004942:	e000      	b.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8004944:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004946:	7dfb      	ldrb	r3, [r7, #23]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d109      	bne.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800494c:	4b79      	ldr	r3, [pc, #484]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800494e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004950:	f023 0207 	bic.w	r2, r3, #7
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004958:	4976      	ldr	r1, [pc, #472]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800495a:	4313      	orrs	r3, r2
 800495c:	650b      	str	r3, [r1, #80]	; 0x50
 800495e:	e001      	b.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004960:	7dfb      	ldrb	r3, [r7, #23]
 8004962:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800496c:	2b00      	cmp	r3, #0
 800496e:	d051      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004976:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800497a:	d036      	beq.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800497c:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8004980:	d830      	bhi.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8004982:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004986:	d032      	beq.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004988:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800498c:	d82a      	bhi.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800498e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004992:	d02e      	beq.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8004994:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004998:	d824      	bhi.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800499a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800499e:	d018      	beq.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x192>
 80049a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049a4:	d81e      	bhi.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d003      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x172>
 80049aa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80049ae:	d007      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x180>
 80049b0:	e018      	b.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049b2:	4b60      	ldr	r3, [pc, #384]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80049b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b6:	4a5f      	ldr	r2, [pc, #380]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80049b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049bc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80049be:	e019      	b.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	3304      	adds	r3, #4
 80049c4:	2100      	movs	r1, #0
 80049c6:	4618      	mov	r0, r3
 80049c8:	f001 f8f2 	bl	8005bb0 <RCCEx_PLL2_Config>
 80049cc:	4603      	mov	r3, r0
 80049ce:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80049d0:	e010      	b.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	3324      	adds	r3, #36	; 0x24
 80049d6:	2100      	movs	r1, #0
 80049d8:	4618      	mov	r0, r3
 80049da:	f001 f99b 	bl	8005d14 <RCCEx_PLL3_Config>
 80049de:	4603      	mov	r3, r0
 80049e0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80049e2:	e007      	b.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	75fb      	strb	r3, [r7, #23]
      break;
 80049e8:	e004      	b.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80049ea:	bf00      	nop
 80049ec:	e002      	b.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80049ee:	bf00      	nop
 80049f0:	e000      	b.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80049f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80049f4:	7dfb      	ldrb	r3, [r7, #23]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10a      	bne.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80049fa:	4b4e      	ldr	r3, [pc, #312]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80049fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049fe:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004a08:	494a      	ldr	r1, [pc, #296]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	658b      	str	r3, [r1, #88]	; 0x58
 8004a0e:	e001      	b.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a10:	7dfb      	ldrb	r3, [r7, #23]
 8004a12:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d051      	beq.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004a26:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8004a2a:	d036      	beq.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8004a2c:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8004a30:	d830      	bhi.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8004a32:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a36:	d032      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8004a38:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a3c:	d82a      	bhi.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8004a3e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004a42:	d02e      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x262>
 8004a44:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004a48:	d824      	bhi.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8004a4a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004a4e:	d018      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x242>
 8004a50:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004a54:	d81e      	bhi.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d003      	beq.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8004a5a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a5e:	d007      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8004a60:	e018      	b.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a62:	4b34      	ldr	r3, [pc, #208]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a66:	4a33      	ldr	r2, [pc, #204]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a6c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004a6e:	e019      	b.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	3304      	adds	r3, #4
 8004a74:	2100      	movs	r1, #0
 8004a76:	4618      	mov	r0, r3
 8004a78:	f001 f89a 	bl	8005bb0 <RCCEx_PLL2_Config>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8004a80:	e010      	b.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	3324      	adds	r3, #36	; 0x24
 8004a86:	2100      	movs	r1, #0
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f001 f943 	bl	8005d14 <RCCEx_PLL3_Config>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004a92:	e007      	b.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	75fb      	strb	r3, [r7, #23]
      break;
 8004a98:	e004      	b.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8004a9a:	bf00      	nop
 8004a9c:	e002      	b.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8004a9e:	bf00      	nop
 8004aa0:	e000      	b.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8004aa2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004aa4:	7dfb      	ldrb	r3, [r7, #23]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10a      	bne.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004aaa:	4b22      	ldr	r3, [pc, #136]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aae:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004ab8:	491e      	ldr	r1, [pc, #120]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	658b      	str	r3, [r1, #88]	; 0x58
 8004abe:	e001      	b.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac0:	7dfb      	ldrb	r3, [r7, #23]
 8004ac2:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d035      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ad4:	2b30      	cmp	r3, #48	; 0x30
 8004ad6:	d01c      	beq.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004ad8:	2b30      	cmp	r3, #48	; 0x30
 8004ada:	d817      	bhi.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8004adc:	2b20      	cmp	r3, #32
 8004ade:	d00c      	beq.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8004ae0:	2b20      	cmp	r3, #32
 8004ae2:	d813      	bhi.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d016      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 8004ae8:	2b10      	cmp	r3, #16
 8004aea:	d10f      	bne.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004aec:	4b11      	ldr	r3, [pc, #68]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af0:	4a10      	ldr	r2, [pc, #64]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004af2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004af6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8004af8:	e00e      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	3304      	adds	r3, #4
 8004afe:	2102      	movs	r1, #2
 8004b00:	4618      	mov	r0, r3
 8004b02:	f001 f855 	bl	8005bb0 <RCCEx_PLL2_Config>
 8004b06:	4603      	mov	r3, r0
 8004b08:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8004b0a:	e005      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	75fb      	strb	r3, [r7, #23]
      break;
 8004b10:	e002      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 8004b12:	bf00      	nop
 8004b14:	e000      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 8004b16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b18:	7dfb      	ldrb	r3, [r7, #23]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d10c      	bne.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004b1e:	4b05      	ldr	r3, [pc, #20]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b22:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b2a:	4902      	ldr	r1, [pc, #8]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004b30:	e004      	b.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8004b32:	bf00      	nop
 8004b34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b38:	7dfb      	ldrb	r3, [r7, #23]
 8004b3a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d047      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b50:	d030      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8004b52:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b56:	d82a      	bhi.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8004b58:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004b5c:	d02c      	beq.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x378>
 8004b5e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004b62:	d824      	bhi.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8004b64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b68:	d018      	beq.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004b6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b6e:	d81e      	bhi.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d003      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004b74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b78:	d007      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004b7a:	e018      	b.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b7c:	4bac      	ldr	r3, [pc, #688]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b80:	4aab      	ldr	r2, [pc, #684]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004b82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b86:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004b88:	e017      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	3304      	adds	r3, #4
 8004b8e:	2100      	movs	r1, #0
 8004b90:	4618      	mov	r0, r3
 8004b92:	f001 f80d 	bl	8005bb0 <RCCEx_PLL2_Config>
 8004b96:	4603      	mov	r3, r0
 8004b98:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004b9a:	e00e      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	3324      	adds	r3, #36	; 0x24
 8004ba0:	2100      	movs	r1, #0
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f001 f8b6 	bl	8005d14 <RCCEx_PLL3_Config>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004bac:	e005      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	75fb      	strb	r3, [r7, #23]
      break;
 8004bb2:	e002      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8004bb4:	bf00      	nop
 8004bb6:	e000      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8004bb8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004bba:	7dfb      	ldrb	r3, [r7, #23]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d109      	bne.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004bc0:	4b9b      	ldr	r3, [pc, #620]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004bc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bc4:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bcc:	4998      	ldr	r1, [pc, #608]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	650b      	str	r3, [r1, #80]	; 0x50
 8004bd2:	e001      	b.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bd4:	7dfb      	ldrb	r3, [r7, #23]
 8004bd6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d049      	beq.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004be8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004bec:	d02e      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8004bee:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004bf2:	d828      	bhi.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8004bf4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004bf8:	d02a      	beq.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8004bfa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004bfe:	d822      	bhi.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8004c00:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004c04:	d026      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8004c06:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004c0a:	d81c      	bhi.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8004c0c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c10:	d010      	beq.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8004c12:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c16:	d816      	bhi.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d01d      	beq.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8004c1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c20:	d111      	bne.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	3304      	adds	r3, #4
 8004c26:	2101      	movs	r1, #1
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f000 ffc1 	bl	8005bb0 <RCCEx_PLL2_Config>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8004c32:	e012      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	3324      	adds	r3, #36	; 0x24
 8004c38:	2101      	movs	r1, #1
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f001 f86a 	bl	8005d14 <RCCEx_PLL3_Config>
 8004c40:	4603      	mov	r3, r0
 8004c42:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8004c44:	e009      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	75fb      	strb	r3, [r7, #23]
      break;
 8004c4a:	e006      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8004c4c:	bf00      	nop
 8004c4e:	e004      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8004c50:	bf00      	nop
 8004c52:	e002      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8004c54:	bf00      	nop
 8004c56:	e000      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8004c58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c5a:	7dfb      	ldrb	r3, [r7, #23]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d109      	bne.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004c60:	4b73      	ldr	r3, [pc, #460]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004c62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c64:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c6c:	4970      	ldr	r1, [pc, #448]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	650b      	str	r3, [r1, #80]	; 0x50
 8004c72:	e001      	b.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c74:	7dfb      	ldrb	r3, [r7, #23]
 8004c76:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d04b      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004c8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004c8e:	d02e      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8004c90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004c94:	d828      	bhi.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8004c96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c9a:	d02a      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8004c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ca0:	d822      	bhi.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8004ca2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004ca6:	d026      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8004ca8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004cac:	d81c      	bhi.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8004cae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004cb2:	d010      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x496>
 8004cb4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004cb8:	d816      	bhi.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d01d      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8004cbe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004cc2:	d111      	bne.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	3304      	adds	r3, #4
 8004cc8:	2101      	movs	r1, #1
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f000 ff70 	bl	8005bb0 <RCCEx_PLL2_Config>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8004cd4:	e012      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	3324      	adds	r3, #36	; 0x24
 8004cda:	2101      	movs	r1, #1
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f001 f819 	bl	8005d14 <RCCEx_PLL3_Config>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8004ce6:	e009      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	75fb      	strb	r3, [r7, #23]
      break;
 8004cec:	e006      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8004cee:	bf00      	nop
 8004cf0:	e004      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8004cf2:	bf00      	nop
 8004cf4:	e002      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8004cf6:	bf00      	nop
 8004cf8:	e000      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8004cfa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004cfc:	7dfb      	ldrb	r3, [r7, #23]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10a      	bne.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004d02:	4b4b      	ldr	r3, [pc, #300]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004d04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d06:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004d10:	4947      	ldr	r1, [pc, #284]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004d12:	4313      	orrs	r3, r2
 8004d14:	658b      	str	r3, [r1, #88]	; 0x58
 8004d16:	e001      	b.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d18:	7dfb      	ldrb	r3, [r7, #23]
 8004d1a:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d02f      	beq.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d30:	d00e      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8004d32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d36:	d814      	bhi.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d015      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8004d3c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d40:	d10f      	bne.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d42:	4b3b      	ldr	r3, [pc, #236]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d46:	4a3a      	ldr	r2, [pc, #232]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004d48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d4c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004d4e:	e00c      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	3304      	adds	r3, #4
 8004d54:	2101      	movs	r1, #1
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 ff2a 	bl	8005bb0 <RCCEx_PLL2_Config>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004d60:	e003      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	75fb      	strb	r3, [r7, #23]
      break;
 8004d66:	e000      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 8004d68:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d6a:	7dfb      	ldrb	r3, [r7, #23]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d109      	bne.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004d70:	4b2f      	ldr	r3, [pc, #188]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004d72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d74:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d7c:	492c      	ldr	r1, [pc, #176]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	650b      	str	r3, [r1, #80]	; 0x50
 8004d82:	e001      	b.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d84:	7dfb      	ldrb	r3, [r7, #23]
 8004d86:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d032      	beq.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d98:	2b03      	cmp	r3, #3
 8004d9a:	d81b      	bhi.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8004d9c:	a201      	add	r2, pc, #4	; (adr r2, 8004da4 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8004d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da2:	bf00      	nop
 8004da4:	08004ddb 	.word	0x08004ddb
 8004da8:	08004db5 	.word	0x08004db5
 8004dac:	08004dc3 	.word	0x08004dc3
 8004db0:	08004ddb 	.word	0x08004ddb
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004db4:	4b1e      	ldr	r3, [pc, #120]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004db8:	4a1d      	ldr	r2, [pc, #116]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004dba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004dbe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004dc0:	e00c      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	3304      	adds	r3, #4
 8004dc6:	2102      	movs	r1, #2
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f000 fef1 	bl	8005bb0 <RCCEx_PLL2_Config>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004dd2:	e003      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	75fb      	strb	r3, [r7, #23]
      break;
 8004dd8:	e000      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8004dda:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ddc:	7dfb      	ldrb	r3, [r7, #23]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d109      	bne.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004de2:	4b13      	ldr	r3, [pc, #76]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004de4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004de6:	f023 0203 	bic.w	r2, r3, #3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dee:	4910      	ldr	r1, [pc, #64]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8004df0:	4313      	orrs	r3, r2
 8004df2:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004df4:	e001      	b.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004df6:	7dfb      	ldrb	r3, [r7, #23]
 8004df8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	f000 808a 	beq.w	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e08:	4b0a      	ldr	r3, [pc, #40]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a09      	ldr	r2, [pc, #36]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004e0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e12:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e14:	f7fd fcd6 	bl	80027c4 <HAL_GetTick>
 8004e18:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e1a:	e00d      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e1c:	f7fd fcd2 	bl	80027c4 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	2b64      	cmp	r3, #100	; 0x64
 8004e28:	d906      	bls.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	75fb      	strb	r3, [r7, #23]
        break;
 8004e2e:	e009      	b.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004e30:	58024400 	.word	0x58024400
 8004e34:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e38:	4bb9      	ldr	r3, [pc, #740]	; (8005120 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d0eb      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8004e44:	7dfb      	ldrb	r3, [r7, #23]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d166      	bne.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004e4a:	4bb6      	ldr	r3, [pc, #728]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004e4c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004e54:	4053      	eors	r3, r2
 8004e56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d013      	beq.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e5e:	4bb1      	ldr	r3, [pc, #708]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e66:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e68:	4bae      	ldr	r3, [pc, #696]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004e6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e6c:	4aad      	ldr	r2, [pc, #692]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004e6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e72:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e74:	4bab      	ldr	r3, [pc, #684]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004e76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e78:	4aaa      	ldr	r2, [pc, #680]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004e7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e7e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004e80:	4aa8      	ldr	r2, [pc, #672]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004e8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e90:	d115      	bne.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e92:	f7fd fc97 	bl	80027c4 <HAL_GetTick>
 8004e96:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e98:	e00b      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e9a:	f7fd fc93 	bl	80027c4 <HAL_GetTick>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d902      	bls.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8004eac:	2303      	movs	r3, #3
 8004eae:	75fb      	strb	r3, [r7, #23]
            break;
 8004eb0:	e005      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004eb2:	4b9c      	ldr	r3, [pc, #624]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004eb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eb6:	f003 0302 	and.w	r3, r3, #2
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d0ed      	beq.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 8004ebe:	7dfb      	ldrb	r3, [r7, #23]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d126      	bne.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004eca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ece:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ed2:	d10d      	bne.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 8004ed4:	4b93      	ldr	r3, [pc, #588]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004ed6:	691b      	ldr	r3, [r3, #16]
 8004ed8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004ee2:	0919      	lsrs	r1, r3, #4
 8004ee4:	4b90      	ldr	r3, [pc, #576]	; (8005128 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004ee6:	400b      	ands	r3, r1
 8004ee8:	498e      	ldr	r1, [pc, #568]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004eea:	4313      	orrs	r3, r2
 8004eec:	610b      	str	r3, [r1, #16]
 8004eee:	e005      	b.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8004ef0:	4b8c      	ldr	r3, [pc, #560]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	4a8b      	ldr	r2, [pc, #556]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004ef6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004efa:	6113      	str	r3, [r2, #16]
 8004efc:	4b89      	ldr	r3, [pc, #548]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004efe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004f06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f0a:	4986      	ldr	r1, [pc, #536]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	670b      	str	r3, [r1, #112]	; 0x70
 8004f10:	e004      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f12:	7dfb      	ldrb	r3, [r7, #23]
 8004f14:	75bb      	strb	r3, [r7, #22]
 8004f16:	e001      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f18:	7dfb      	ldrb	r3, [r7, #23]
 8004f1a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0301 	and.w	r3, r3, #1
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d07e      	beq.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f2c:	2b28      	cmp	r3, #40	; 0x28
 8004f2e:	d867      	bhi.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8004f30:	a201      	add	r2, pc, #4	; (adr r2, 8004f38 <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 8004f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f36:	bf00      	nop
 8004f38:	08005007 	.word	0x08005007
 8004f3c:	08005001 	.word	0x08005001
 8004f40:	08005001 	.word	0x08005001
 8004f44:	08005001 	.word	0x08005001
 8004f48:	08005001 	.word	0x08005001
 8004f4c:	08005001 	.word	0x08005001
 8004f50:	08005001 	.word	0x08005001
 8004f54:	08005001 	.word	0x08005001
 8004f58:	08004fdd 	.word	0x08004fdd
 8004f5c:	08005001 	.word	0x08005001
 8004f60:	08005001 	.word	0x08005001
 8004f64:	08005001 	.word	0x08005001
 8004f68:	08005001 	.word	0x08005001
 8004f6c:	08005001 	.word	0x08005001
 8004f70:	08005001 	.word	0x08005001
 8004f74:	08005001 	.word	0x08005001
 8004f78:	08004fef 	.word	0x08004fef
 8004f7c:	08005001 	.word	0x08005001
 8004f80:	08005001 	.word	0x08005001
 8004f84:	08005001 	.word	0x08005001
 8004f88:	08005001 	.word	0x08005001
 8004f8c:	08005001 	.word	0x08005001
 8004f90:	08005001 	.word	0x08005001
 8004f94:	08005001 	.word	0x08005001
 8004f98:	08005007 	.word	0x08005007
 8004f9c:	08005001 	.word	0x08005001
 8004fa0:	08005001 	.word	0x08005001
 8004fa4:	08005001 	.word	0x08005001
 8004fa8:	08005001 	.word	0x08005001
 8004fac:	08005001 	.word	0x08005001
 8004fb0:	08005001 	.word	0x08005001
 8004fb4:	08005001 	.word	0x08005001
 8004fb8:	08005007 	.word	0x08005007
 8004fbc:	08005001 	.word	0x08005001
 8004fc0:	08005001 	.word	0x08005001
 8004fc4:	08005001 	.word	0x08005001
 8004fc8:	08005001 	.word	0x08005001
 8004fcc:	08005001 	.word	0x08005001
 8004fd0:	08005001 	.word	0x08005001
 8004fd4:	08005001 	.word	0x08005001
 8004fd8:	08005007 	.word	0x08005007
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	3304      	adds	r3, #4
 8004fe0:	2101      	movs	r1, #1
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f000 fde4 	bl	8005bb0 <RCCEx_PLL2_Config>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8004fec:	e00c      	b.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	3324      	adds	r3, #36	; 0x24
 8004ff2:	2101      	movs	r1, #1
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f000 fe8d 	bl	8005d14 <RCCEx_PLL3_Config>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8004ffe:	e003      	b.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	75fb      	strb	r3, [r7, #23]
      break;
 8005004:	e000      	b.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 8005006:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005008:	7dfb      	ldrb	r3, [r7, #23]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d109      	bne.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800500e:	4b45      	ldr	r3, [pc, #276]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005012:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800501a:	4942      	ldr	r1, [pc, #264]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800501c:	4313      	orrs	r3, r2
 800501e:	654b      	str	r3, [r1, #84]	; 0x54
 8005020:	e001      	b.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005022:	7dfb      	ldrb	r3, [r7, #23]
 8005024:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 0302 	and.w	r3, r3, #2
 800502e:	2b00      	cmp	r3, #0
 8005030:	d037      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005036:	2b05      	cmp	r3, #5
 8005038:	d820      	bhi.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 800503a:	a201      	add	r2, pc, #4	; (adr r2, 8005040 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 800503c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005040:	08005083 	.word	0x08005083
 8005044:	08005059 	.word	0x08005059
 8005048:	0800506b 	.word	0x0800506b
 800504c:	08005083 	.word	0x08005083
 8005050:	08005083 	.word	0x08005083
 8005054:	08005083 	.word	0x08005083
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	3304      	adds	r3, #4
 800505c:	2101      	movs	r1, #1
 800505e:	4618      	mov	r0, r3
 8005060:	f000 fda6 	bl	8005bb0 <RCCEx_PLL2_Config>
 8005064:	4603      	mov	r3, r0
 8005066:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005068:	e00c      	b.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	3324      	adds	r3, #36	; 0x24
 800506e:	2101      	movs	r1, #1
 8005070:	4618      	mov	r0, r3
 8005072:	f000 fe4f 	bl	8005d14 <RCCEx_PLL3_Config>
 8005076:	4603      	mov	r3, r0
 8005078:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800507a:	e003      	b.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	75fb      	strb	r3, [r7, #23]
      break;
 8005080:	e000      	b.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8005082:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005084:	7dfb      	ldrb	r3, [r7, #23]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d109      	bne.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800508a:	4b26      	ldr	r3, [pc, #152]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800508c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800508e:	f023 0207 	bic.w	r2, r3, #7
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005096:	4923      	ldr	r1, [pc, #140]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005098:	4313      	orrs	r3, r2
 800509a:	654b      	str	r3, [r1, #84]	; 0x54
 800509c:	e001      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800509e:	7dfb      	ldrb	r3, [r7, #23]
 80050a0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0304 	and.w	r3, r3, #4
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d040      	beq.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050b4:	2b05      	cmp	r3, #5
 80050b6:	d821      	bhi.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80050b8:	a201      	add	r2, pc, #4	; (adr r2, 80050c0 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 80050ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050be:	bf00      	nop
 80050c0:	08005103 	.word	0x08005103
 80050c4:	080050d9 	.word	0x080050d9
 80050c8:	080050eb 	.word	0x080050eb
 80050cc:	08005103 	.word	0x08005103
 80050d0:	08005103 	.word	0x08005103
 80050d4:	08005103 	.word	0x08005103
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	3304      	adds	r3, #4
 80050dc:	2101      	movs	r1, #1
 80050de:	4618      	mov	r0, r3
 80050e0:	f000 fd66 	bl	8005bb0 <RCCEx_PLL2_Config>
 80050e4:	4603      	mov	r3, r0
 80050e6:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80050e8:	e00c      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	3324      	adds	r3, #36	; 0x24
 80050ee:	2101      	movs	r1, #1
 80050f0:	4618      	mov	r0, r3
 80050f2:	f000 fe0f 	bl	8005d14 <RCCEx_PLL3_Config>
 80050f6:	4603      	mov	r3, r0
 80050f8:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80050fa:	e003      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	75fb      	strb	r3, [r7, #23]
      break;
 8005100:	e000      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8005102:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005104:	7dfb      	ldrb	r3, [r7, #23]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d110      	bne.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800510a:	4b06      	ldr	r3, [pc, #24]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800510c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800510e:	f023 0207 	bic.w	r2, r3, #7
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005118:	4902      	ldr	r1, [pc, #8]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800511a:	4313      	orrs	r3, r2
 800511c:	658b      	str	r3, [r1, #88]	; 0x58
 800511e:	e007      	b.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8005120:	58024800 	.word	0x58024800
 8005124:	58024400 	.word	0x58024400
 8005128:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 800512c:	7dfb      	ldrb	r3, [r7, #23]
 800512e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 0320 	and.w	r3, r3, #32
 8005138:	2b00      	cmp	r3, #0
 800513a:	d04b      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005142:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005146:	d02e      	beq.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x966>
 8005148:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800514c:	d828      	bhi.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800514e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005152:	d02a      	beq.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8005154:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005158:	d822      	bhi.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800515a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800515e:	d026      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005160:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005164:	d81c      	bhi.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8005166:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800516a:	d010      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x94e>
 800516c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005170:	d816      	bhi.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8005172:	2b00      	cmp	r3, #0
 8005174:	d01d      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x972>
 8005176:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800517a:	d111      	bne.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	3304      	adds	r3, #4
 8005180:	2100      	movs	r1, #0
 8005182:	4618      	mov	r0, r3
 8005184:	f000 fd14 	bl	8005bb0 <RCCEx_PLL2_Config>
 8005188:	4603      	mov	r3, r0
 800518a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800518c:	e012      	b.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	3324      	adds	r3, #36	; 0x24
 8005192:	2102      	movs	r1, #2
 8005194:	4618      	mov	r0, r3
 8005196:	f000 fdbd 	bl	8005d14 <RCCEx_PLL3_Config>
 800519a:	4603      	mov	r3, r0
 800519c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800519e:	e009      	b.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	75fb      	strb	r3, [r7, #23]
      break;
 80051a4:	e006      	b.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80051a6:	bf00      	nop
 80051a8:	e004      	b.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80051aa:	bf00      	nop
 80051ac:	e002      	b.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80051ae:	bf00      	nop
 80051b0:	e000      	b.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80051b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80051b4:	7dfb      	ldrb	r3, [r7, #23]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d10a      	bne.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80051ba:	4bb2      	ldr	r3, [pc, #712]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80051bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051be:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051c8:	49ae      	ldr	r1, [pc, #696]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80051ca:	4313      	orrs	r3, r2
 80051cc:	654b      	str	r3, [r1, #84]	; 0x54
 80051ce:	e001      	b.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051d0:	7dfb      	ldrb	r3, [r7, #23]
 80051d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d04b      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051e6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80051ea:	d02e      	beq.n	800524a <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 80051ec:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80051f0:	d828      	bhi.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80051f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051f6:	d02a      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 80051f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051fc:	d822      	bhi.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80051fe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005202:	d026      	beq.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8005204:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005208:	d81c      	bhi.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800520a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800520e:	d010      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8005210:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005214:	d816      	bhi.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005216:	2b00      	cmp	r3, #0
 8005218:	d01d      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800521a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800521e:	d111      	bne.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	3304      	adds	r3, #4
 8005224:	2100      	movs	r1, #0
 8005226:	4618      	mov	r0, r3
 8005228:	f000 fcc2 	bl	8005bb0 <RCCEx_PLL2_Config>
 800522c:	4603      	mov	r3, r0
 800522e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005230:	e012      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	3324      	adds	r3, #36	; 0x24
 8005236:	2102      	movs	r1, #2
 8005238:	4618      	mov	r0, r3
 800523a:	f000 fd6b 	bl	8005d14 <RCCEx_PLL3_Config>
 800523e:	4603      	mov	r3, r0
 8005240:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005242:	e009      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	75fb      	strb	r3, [r7, #23]
      break;
 8005248:	e006      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800524a:	bf00      	nop
 800524c:	e004      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800524e:	bf00      	nop
 8005250:	e002      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8005252:	bf00      	nop
 8005254:	e000      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8005256:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005258:	7dfb      	ldrb	r3, [r7, #23]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d10a      	bne.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800525e:	4b89      	ldr	r3, [pc, #548]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005260:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005262:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800526c:	4985      	ldr	r1, [pc, #532]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800526e:	4313      	orrs	r3, r2
 8005270:	658b      	str	r3, [r1, #88]	; 0x58
 8005272:	e001      	b.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005274:	7dfb      	ldrb	r3, [r7, #23]
 8005276:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005280:	2b00      	cmp	r3, #0
 8005282:	d04b      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800528a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800528e:	d02e      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8005290:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005294:	d828      	bhi.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8005296:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800529a:	d02a      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 800529c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052a0:	d822      	bhi.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80052a2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80052a6:	d026      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 80052a8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80052ac:	d81c      	bhi.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80052ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80052b2:	d010      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 80052b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80052b8:	d816      	bhi.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d01d      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0xaba>
 80052be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052c2:	d111      	bne.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	3304      	adds	r3, #4
 80052c8:	2100      	movs	r1, #0
 80052ca:	4618      	mov	r0, r3
 80052cc:	f000 fc70 	bl	8005bb0 <RCCEx_PLL2_Config>
 80052d0:	4603      	mov	r3, r0
 80052d2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80052d4:	e012      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	3324      	adds	r3, #36	; 0x24
 80052da:	2102      	movs	r1, #2
 80052dc:	4618      	mov	r0, r3
 80052de:	f000 fd19 	bl	8005d14 <RCCEx_PLL3_Config>
 80052e2:	4603      	mov	r3, r0
 80052e4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80052e6:	e009      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	75fb      	strb	r3, [r7, #23]
      break;
 80052ec:	e006      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80052ee:	bf00      	nop
 80052f0:	e004      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80052f2:	bf00      	nop
 80052f4:	e002      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80052f6:	bf00      	nop
 80052f8:	e000      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80052fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052fc:	7dfb      	ldrb	r3, [r7, #23]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d10a      	bne.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005302:	4b60      	ldr	r3, [pc, #384]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005306:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005310:	495c      	ldr	r1, [pc, #368]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005312:	4313      	orrs	r3, r2
 8005314:	658b      	str	r3, [r1, #88]	; 0x58
 8005316:	e001      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005318:	7dfb      	ldrb	r3, [r7, #23]
 800531a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0308 	and.w	r3, r3, #8
 8005324:	2b00      	cmp	r3, #0
 8005326:	d018      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800532c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005330:	d10a      	bne.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	3324      	adds	r3, #36	; 0x24
 8005336:	2102      	movs	r1, #2
 8005338:	4618      	mov	r0, r3
 800533a:	f000 fceb 	bl	8005d14 <RCCEx_PLL3_Config>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d001      	beq.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8005348:	4b4e      	ldr	r3, [pc, #312]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800534a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800534c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005354:	494b      	ldr	r1, [pc, #300]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005356:	4313      	orrs	r3, r2
 8005358:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0310 	and.w	r3, r3, #16
 8005362:	2b00      	cmp	r3, #0
 8005364:	d01a      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800536c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005370:	d10a      	bne.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	3324      	adds	r3, #36	; 0x24
 8005376:	2102      	movs	r1, #2
 8005378:	4618      	mov	r0, r3
 800537a:	f000 fccb 	bl	8005d14 <RCCEx_PLL3_Config>
 800537e:	4603      	mov	r3, r0
 8005380:	2b00      	cmp	r3, #0
 8005382:	d001      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005388:	4b3e      	ldr	r3, [pc, #248]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800538a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800538c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005396:	493b      	ldr	r1, [pc, #236]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005398:	4313      	orrs	r3, r2
 800539a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d034      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80053ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80053b2:	d01d      	beq.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 80053b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80053b8:	d817      	bhi.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d003      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 80053be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053c2:	d009      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80053c4:	e011      	b.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	3304      	adds	r3, #4
 80053ca:	2100      	movs	r1, #0
 80053cc:	4618      	mov	r0, r3
 80053ce:	f000 fbef 	bl	8005bb0 <RCCEx_PLL2_Config>
 80053d2:	4603      	mov	r3, r0
 80053d4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80053d6:	e00c      	b.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	3324      	adds	r3, #36	; 0x24
 80053dc:	2102      	movs	r1, #2
 80053de:	4618      	mov	r0, r3
 80053e0:	f000 fc98 	bl	8005d14 <RCCEx_PLL3_Config>
 80053e4:	4603      	mov	r3, r0
 80053e6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80053e8:	e003      	b.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	75fb      	strb	r3, [r7, #23]
      break;
 80053ee:	e000      	b.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 80053f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80053f2:	7dfb      	ldrb	r3, [r7, #23]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d10a      	bne.n	800540e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80053f8:	4b22      	ldr	r3, [pc, #136]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80053fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005406:	491f      	ldr	r1, [pc, #124]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005408:	4313      	orrs	r3, r2
 800540a:	658b      	str	r3, [r1, #88]	; 0x58
 800540c:	e001      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800540e:	7dfb      	ldrb	r3, [r7, #23]
 8005410:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800541a:	2b00      	cmp	r3, #0
 800541c:	d036      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005424:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005428:	d01c      	beq.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800542a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800542e:	d816      	bhi.n	800545e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005430:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005434:	d003      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8005436:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800543a:	d007      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 800543c:	e00f      	b.n	800545e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800543e:	4b11      	ldr	r3, [pc, #68]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005442:	4a10      	ldr	r2, [pc, #64]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005444:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005448:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800544a:	e00c      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	3324      	adds	r3, #36	; 0x24
 8005450:	2101      	movs	r1, #1
 8005452:	4618      	mov	r0, r3
 8005454:	f000 fc5e 	bl	8005d14 <RCCEx_PLL3_Config>
 8005458:	4603      	mov	r3, r0
 800545a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800545c:	e003      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	75fb      	strb	r3, [r7, #23]
      break;
 8005462:	e000      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 8005464:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005466:	7dfb      	ldrb	r3, [r7, #23]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d10d      	bne.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800546c:	4b05      	ldr	r3, [pc, #20]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800546e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005470:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800547a:	4902      	ldr	r1, [pc, #8]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800547c:	4313      	orrs	r3, r2
 800547e:	654b      	str	r3, [r1, #84]	; 0x54
 8005480:	e004      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 8005482:	bf00      	nop
 8005484:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005488:	7dfb      	ldrb	r3, [r7, #23]
 800548a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005494:	2b00      	cmp	r3, #0
 8005496:	d029      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800549c:	2b00      	cmp	r3, #0
 800549e:	d003      	beq.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80054a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054a4:	d007      	beq.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 80054a6:	e00f      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054a8:	4b61      	ldr	r3, [pc, #388]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80054aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054ac:	4a60      	ldr	r2, [pc, #384]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80054ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054b2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80054b4:	e00b      	b.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	3304      	adds	r3, #4
 80054ba:	2102      	movs	r1, #2
 80054bc:	4618      	mov	r0, r3
 80054be:	f000 fb77 	bl	8005bb0 <RCCEx_PLL2_Config>
 80054c2:	4603      	mov	r3, r0
 80054c4:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80054c6:	e002      	b.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	75fb      	strb	r3, [r7, #23]
      break;
 80054cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054ce:	7dfb      	ldrb	r3, [r7, #23]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d109      	bne.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80054d4:	4b56      	ldr	r3, [pc, #344]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80054d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054e0:	4953      	ldr	r1, [pc, #332]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	64cb      	str	r3, [r1, #76]	; 0x4c
 80054e6:	e001      	b.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054e8:	7dfb      	ldrb	r3, [r7, #23]
 80054ea:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d00a      	beq.n	800550e <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	3324      	adds	r3, #36	; 0x24
 80054fc:	2102      	movs	r1, #2
 80054fe:	4618      	mov	r0, r3
 8005500:	f000 fc08 	bl	8005d14 <RCCEx_PLL3_Config>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d001      	beq.n	800550e <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005516:	2b00      	cmp	r3, #0
 8005518:	d030      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800551e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005522:	d017      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005524:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005528:	d811      	bhi.n	800554e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800552a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800552e:	d013      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8005530:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005534:	d80b      	bhi.n	800554e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8005536:	2b00      	cmp	r3, #0
 8005538:	d010      	beq.n	800555c <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 800553a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800553e:	d106      	bne.n	800554e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005540:	4b3b      	ldr	r3, [pc, #236]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005544:	4a3a      	ldr	r2, [pc, #232]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005546:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800554a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800554c:	e007      	b.n	800555e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	75fb      	strb	r3, [r7, #23]
      break;
 8005552:	e004      	b.n	800555e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8005554:	bf00      	nop
 8005556:	e002      	b.n	800555e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8005558:	bf00      	nop
 800555a:	e000      	b.n	800555e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 800555c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800555e:	7dfb      	ldrb	r3, [r7, #23]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d109      	bne.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005564:	4b32      	ldr	r3, [pc, #200]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005568:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005570:	492f      	ldr	r1, [pc, #188]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005572:	4313      	orrs	r3, r2
 8005574:	654b      	str	r3, [r1, #84]	; 0x54
 8005576:	e001      	b.n	800557c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005578:	7dfb      	ldrb	r3, [r7, #23]
 800557a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d008      	beq.n	800559a <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005588:	4b29      	ldr	r3, [pc, #164]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800558a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800558c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005594:	4926      	ldr	r1, [pc, #152]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005596:	4313      	orrs	r3, r2
 8005598:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d008      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80055a6:	4b22      	ldr	r3, [pc, #136]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80055a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055aa:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055b2:	491f      	ldr	r1, [pc, #124]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80055b4:	4313      	orrs	r3, r2
 80055b6:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00d      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80055c4:	4b1a      	ldr	r3, [pc, #104]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80055c6:	691b      	ldr	r3, [r3, #16]
 80055c8:	4a19      	ldr	r2, [pc, #100]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80055ca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80055ce:	6113      	str	r3, [r2, #16]
 80055d0:	4b17      	ldr	r3, [pc, #92]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80055d2:	691a      	ldr	r2, [r3, #16]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80055da:	4915      	ldr	r1, [pc, #84]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80055dc:	4313      	orrs	r3, r2
 80055de:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	da08      	bge.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80055e8:	4b11      	ldr	r3, [pc, #68]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80055ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055ec:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055f4:	490e      	ldr	r1, [pc, #56]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80055f6:	4313      	orrs	r3, r2
 80055f8:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005602:	2b00      	cmp	r3, #0
 8005604:	d009      	beq.n	800561a <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005606:	4b0a      	ldr	r3, [pc, #40]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800560a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005614:	4906      	ldr	r1, [pc, #24]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005616:	4313      	orrs	r3, r2
 8005618:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800561a:	7dbb      	ldrb	r3, [r7, #22]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d101      	bne.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 8005620:	2300      	movs	r3, #0
 8005622:	e000      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
}
 8005626:	4618      	mov	r0, r3
 8005628:	3718      	adds	r7, #24
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	58024400 	.word	0x58024400

08005634 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005638:	f7ff f864 	bl	8004704 <HAL_RCC_GetHCLKFreq>
 800563c:	4602      	mov	r2, r0
 800563e:	4b06      	ldr	r3, [pc, #24]	; (8005658 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005640:	6a1b      	ldr	r3, [r3, #32]
 8005642:	091b      	lsrs	r3, r3, #4
 8005644:	f003 0307 	and.w	r3, r3, #7
 8005648:	4904      	ldr	r1, [pc, #16]	; (800565c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800564a:	5ccb      	ldrb	r3, [r1, r3]
 800564c:	f003 031f 	and.w	r3, r3, #31
 8005650:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005654:	4618      	mov	r0, r3
 8005656:	bd80      	pop	{r7, pc}
 8005658:	58024400 	.word	0x58024400
 800565c:	0800a708 	.word	0x0800a708

08005660 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8005660:	b480      	push	{r7}
 8005662:	b089      	sub	sp, #36	; 0x24
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005668:	4ba1      	ldr	r3, [pc, #644]	; (80058f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800566a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800566c:	f003 0303 	and.w	r3, r3, #3
 8005670:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8005672:	4b9f      	ldr	r3, [pc, #636]	; (80058f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005676:	0b1b      	lsrs	r3, r3, #12
 8005678:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800567c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800567e:	4b9c      	ldr	r3, [pc, #624]	; (80058f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005682:	091b      	lsrs	r3, r3, #4
 8005684:	f003 0301 	and.w	r3, r3, #1
 8005688:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800568a:	4b99      	ldr	r3, [pc, #612]	; (80058f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800568c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800568e:	08db      	lsrs	r3, r3, #3
 8005690:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005694:	693a      	ldr	r2, [r7, #16]
 8005696:	fb02 f303 	mul.w	r3, r2, r3
 800569a:	ee07 3a90 	vmov	s15, r3
 800569e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056a2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	f000 8111 	beq.w	80058d0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80056ae:	69bb      	ldr	r3, [r7, #24]
 80056b0:	2b02      	cmp	r3, #2
 80056b2:	f000 8083 	beq.w	80057bc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	2b02      	cmp	r3, #2
 80056ba:	f200 80a1 	bhi.w	8005800 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d003      	beq.n	80056cc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80056c4:	69bb      	ldr	r3, [r7, #24]
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d056      	beq.n	8005778 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80056ca:	e099      	b.n	8005800 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056cc:	4b88      	ldr	r3, [pc, #544]	; (80058f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0320 	and.w	r3, r3, #32
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d02d      	beq.n	8005734 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80056d8:	4b85      	ldr	r3, [pc, #532]	; (80058f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	08db      	lsrs	r3, r3, #3
 80056de:	f003 0303 	and.w	r3, r3, #3
 80056e2:	4a84      	ldr	r2, [pc, #528]	; (80058f4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80056e4:	fa22 f303 	lsr.w	r3, r2, r3
 80056e8:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	ee07 3a90 	vmov	s15, r3
 80056f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	ee07 3a90 	vmov	s15, r3
 80056fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005702:	4b7b      	ldr	r3, [pc, #492]	; (80058f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005706:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800570a:	ee07 3a90 	vmov	s15, r3
 800570e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005712:	ed97 6a03 	vldr	s12, [r7, #12]
 8005716:	eddf 5a78 	vldr	s11, [pc, #480]	; 80058f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800571a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800571e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005722:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005726:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800572a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800572e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005732:	e087      	b.n	8005844 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	ee07 3a90 	vmov	s15, r3
 800573a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800573e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80058fc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005742:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005746:	4b6a      	ldr	r3, [pc, #424]	; (80058f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800574a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800574e:	ee07 3a90 	vmov	s15, r3
 8005752:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005756:	ed97 6a03 	vldr	s12, [r7, #12]
 800575a:	eddf 5a67 	vldr	s11, [pc, #412]	; 80058f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800575e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005762:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005766:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800576a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800576e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005772:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005776:	e065      	b.n	8005844 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	ee07 3a90 	vmov	s15, r3
 800577e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005782:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005900 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005786:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800578a:	4b59      	ldr	r3, [pc, #356]	; (80058f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800578c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800578e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005792:	ee07 3a90 	vmov	s15, r3
 8005796:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800579a:	ed97 6a03 	vldr	s12, [r7, #12]
 800579e:	eddf 5a56 	vldr	s11, [pc, #344]	; 80058f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80057a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80057ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057b6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80057ba:	e043      	b.n	8005844 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	ee07 3a90 	vmov	s15, r3
 80057c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057c6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005904 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80057ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057ce:	4b48      	ldr	r3, [pc, #288]	; (80058f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057d6:	ee07 3a90 	vmov	s15, r3
 80057da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057de:	ed97 6a03 	vldr	s12, [r7, #12]
 80057e2:	eddf 5a45 	vldr	s11, [pc, #276]	; 80058f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80057e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80057f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057fa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80057fe:	e021      	b.n	8005844 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	ee07 3a90 	vmov	s15, r3
 8005806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800580a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005900 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800580e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005812:	4b37      	ldr	r3, [pc, #220]	; (80058f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005816:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800581a:	ee07 3a90 	vmov	s15, r3
 800581e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005822:	ed97 6a03 	vldr	s12, [r7, #12]
 8005826:	eddf 5a34 	vldr	s11, [pc, #208]	; 80058f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800582a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800582e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005832:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005836:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800583a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800583e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005842:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8005844:	4b2a      	ldr	r3, [pc, #168]	; (80058f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005848:	0a5b      	lsrs	r3, r3, #9
 800584a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800584e:	ee07 3a90 	vmov	s15, r3
 8005852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005856:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800585a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800585e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005862:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005866:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800586a:	ee17 2a90 	vmov	r2, s15
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8005872:	4b1f      	ldr	r3, [pc, #124]	; (80058f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005876:	0c1b      	lsrs	r3, r3, #16
 8005878:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800587c:	ee07 3a90 	vmov	s15, r3
 8005880:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005884:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005888:	ee37 7a87 	vadd.f32	s14, s15, s14
 800588c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005890:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005894:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005898:	ee17 2a90 	vmov	r2, s15
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80058a0:	4b13      	ldr	r3, [pc, #76]	; (80058f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058a4:	0e1b      	lsrs	r3, r3, #24
 80058a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058aa:	ee07 3a90 	vmov	s15, r3
 80058ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80058b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80058ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80058be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058c6:	ee17 2a90 	vmov	r2, s15
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80058ce:	e008      	b.n	80058e2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	609a      	str	r2, [r3, #8]
}
 80058e2:	bf00      	nop
 80058e4:	3724      	adds	r7, #36	; 0x24
 80058e6:	46bd      	mov	sp, r7
 80058e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ec:	4770      	bx	lr
 80058ee:	bf00      	nop
 80058f0:	58024400 	.word	0x58024400
 80058f4:	03d09000 	.word	0x03d09000
 80058f8:	46000000 	.word	0x46000000
 80058fc:	4c742400 	.word	0x4c742400
 8005900:	4a742400 	.word	0x4a742400
 8005904:	4af42400 	.word	0x4af42400

08005908 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8005908:	b480      	push	{r7}
 800590a:	b089      	sub	sp, #36	; 0x24
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005910:	4ba1      	ldr	r3, [pc, #644]	; (8005b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005914:	f003 0303 	and.w	r3, r3, #3
 8005918:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800591a:	4b9f      	ldr	r3, [pc, #636]	; (8005b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800591c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800591e:	0d1b      	lsrs	r3, r3, #20
 8005920:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005924:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005926:	4b9c      	ldr	r3, [pc, #624]	; (8005b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800592a:	0a1b      	lsrs	r3, r3, #8
 800592c:	f003 0301 	and.w	r3, r3, #1
 8005930:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8005932:	4b99      	ldr	r3, [pc, #612]	; (8005b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005936:	08db      	lsrs	r3, r3, #3
 8005938:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800593c:	693a      	ldr	r2, [r7, #16]
 800593e:	fb02 f303 	mul.w	r3, r2, r3
 8005942:	ee07 3a90 	vmov	s15, r3
 8005946:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800594a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	2b00      	cmp	r3, #0
 8005952:	f000 8111 	beq.w	8005b78 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	2b02      	cmp	r3, #2
 800595a:	f000 8083 	beq.w	8005a64 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800595e:	69bb      	ldr	r3, [r7, #24]
 8005960:	2b02      	cmp	r3, #2
 8005962:	f200 80a1 	bhi.w	8005aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005966:	69bb      	ldr	r3, [r7, #24]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d003      	beq.n	8005974 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	2b01      	cmp	r3, #1
 8005970:	d056      	beq.n	8005a20 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005972:	e099      	b.n	8005aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005974:	4b88      	ldr	r3, [pc, #544]	; (8005b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 0320 	and.w	r3, r3, #32
 800597c:	2b00      	cmp	r3, #0
 800597e:	d02d      	beq.n	80059dc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005980:	4b85      	ldr	r3, [pc, #532]	; (8005b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	08db      	lsrs	r3, r3, #3
 8005986:	f003 0303 	and.w	r3, r3, #3
 800598a:	4a84      	ldr	r2, [pc, #528]	; (8005b9c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800598c:	fa22 f303 	lsr.w	r3, r2, r3
 8005990:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	ee07 3a90 	vmov	s15, r3
 8005998:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	ee07 3a90 	vmov	s15, r3
 80059a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059aa:	4b7b      	ldr	r3, [pc, #492]	; (8005b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059b2:	ee07 3a90 	vmov	s15, r3
 80059b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80059be:	eddf 5a78 	vldr	s11, [pc, #480]	; 8005ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80059c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80059ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059d6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80059da:	e087      	b.n	8005aec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	ee07 3a90 	vmov	s15, r3
 80059e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059e6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80059ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059ee:	4b6a      	ldr	r3, [pc, #424]	; (8005b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059f6:	ee07 3a90 	vmov	s15, r3
 80059fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a02:	eddf 5a67 	vldr	s11, [pc, #412]	; 8005ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005a06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a1a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005a1e:	e065      	b.n	8005aec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	ee07 3a90 	vmov	s15, r3
 8005a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a2a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005a2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a32:	4b59      	ldr	r3, [pc, #356]	; (8005b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a3a:	ee07 3a90 	vmov	s15, r3
 8005a3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a42:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a46:	eddf 5a56 	vldr	s11, [pc, #344]	; 8005ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005a4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a5e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005a62:	e043      	b.n	8005aec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	ee07 3a90 	vmov	s15, r3
 8005a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a6e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005bac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005a72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a76:	4b48      	ldr	r3, [pc, #288]	; (8005b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a7e:	ee07 3a90 	vmov	s15, r3
 8005a82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a86:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a8a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8005ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005a8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aa2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005aa6:	e021      	b.n	8005aec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	ee07 3a90 	vmov	s15, r3
 8005aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ab2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005ab6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005aba:	4b37      	ldr	r3, [pc, #220]	; (8005b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005abe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ac2:	ee07 3a90 	vmov	s15, r3
 8005ac6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005aca:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ace:	eddf 5a34 	vldr	s11, [pc, #208]	; 8005ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005ad2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ad6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ada:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005ade:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ae6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005aea:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8005aec:	4b2a      	ldr	r3, [pc, #168]	; (8005b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af0:	0a5b      	lsrs	r3, r3, #9
 8005af2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005af6:	ee07 3a90 	vmov	s15, r3
 8005afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005afe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005b02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b06:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b12:	ee17 2a90 	vmov	r2, s15
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8005b1a:	4b1f      	ldr	r3, [pc, #124]	; (8005b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1e:	0c1b      	lsrs	r3, r3, #16
 8005b20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b24:	ee07 3a90 	vmov	s15, r3
 8005b28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b2c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005b30:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b34:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b40:	ee17 2a90 	vmov	r2, s15
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8005b48:	4b13      	ldr	r3, [pc, #76]	; (8005b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4c:	0e1b      	lsrs	r3, r3, #24
 8005b4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b52:	ee07 3a90 	vmov	s15, r3
 8005b56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b5a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005b5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b62:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b6e:	ee17 2a90 	vmov	r2, s15
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005b76:	e008      	b.n	8005b8a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	609a      	str	r2, [r3, #8]
}
 8005b8a:	bf00      	nop
 8005b8c:	3724      	adds	r7, #36	; 0x24
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b94:	4770      	bx	lr
 8005b96:	bf00      	nop
 8005b98:	58024400 	.word	0x58024400
 8005b9c:	03d09000 	.word	0x03d09000
 8005ba0:	46000000 	.word	0x46000000
 8005ba4:	4c742400 	.word	0x4c742400
 8005ba8:	4a742400 	.word	0x4a742400
 8005bac:	4af42400 	.word	0x4af42400

08005bb0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005bbe:	4b53      	ldr	r3, [pc, #332]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc2:	f003 0303 	and.w	r3, r3, #3
 8005bc6:	2b03      	cmp	r3, #3
 8005bc8:	d101      	bne.n	8005bce <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e099      	b.n	8005d02 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005bce:	4b4f      	ldr	r3, [pc, #316]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a4e      	ldr	r2, [pc, #312]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005bd4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005bd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bda:	f7fc fdf3 	bl	80027c4 <HAL_GetTick>
 8005bde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005be0:	e008      	b.n	8005bf4 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005be2:	f7fc fdef 	bl	80027c4 <HAL_GetTick>
 8005be6:	4602      	mov	r2, r0
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	2b02      	cmp	r3, #2
 8005bee:	d901      	bls.n	8005bf4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	e086      	b.n	8005d02 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005bf4:	4b45      	ldr	r3, [pc, #276]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d1f0      	bne.n	8005be2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005c00:	4b42      	ldr	r3, [pc, #264]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c04:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	031b      	lsls	r3, r3, #12
 8005c0e:	493f      	ldr	r1, [pc, #252]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005c10:	4313      	orrs	r3, r2
 8005c12:	628b      	str	r3, [r1, #40]	; 0x28
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	3b01      	subs	r3, #1
 8005c24:	025b      	lsls	r3, r3, #9
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	431a      	orrs	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	3b01      	subs	r3, #1
 8005c30:	041b      	lsls	r3, r3, #16
 8005c32:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005c36:	431a      	orrs	r2, r3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	691b      	ldr	r3, [r3, #16]
 8005c3c:	3b01      	subs	r3, #1
 8005c3e:	061b      	lsls	r3, r3, #24
 8005c40:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005c44:	4931      	ldr	r1, [pc, #196]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005c46:	4313      	orrs	r3, r2
 8005c48:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005c4a:	4b30      	ldr	r3, [pc, #192]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c4e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	695b      	ldr	r3, [r3, #20]
 8005c56:	492d      	ldr	r1, [pc, #180]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005c5c:	4b2b      	ldr	r3, [pc, #172]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c60:	f023 0220 	bic.w	r2, r3, #32
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	4928      	ldr	r1, [pc, #160]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005c6e:	4b27      	ldr	r3, [pc, #156]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c72:	4a26      	ldr	r2, [pc, #152]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005c74:	f023 0310 	bic.w	r3, r3, #16
 8005c78:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005c7a:	4b24      	ldr	r3, [pc, #144]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005c7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c7e:	4b24      	ldr	r3, [pc, #144]	; (8005d10 <RCCEx_PLL2_Config+0x160>)
 8005c80:	4013      	ands	r3, r2
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	69d2      	ldr	r2, [r2, #28]
 8005c86:	00d2      	lsls	r2, r2, #3
 8005c88:	4920      	ldr	r1, [pc, #128]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005c8e:	4b1f      	ldr	r3, [pc, #124]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c92:	4a1e      	ldr	r2, [pc, #120]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005c94:	f043 0310 	orr.w	r3, r3, #16
 8005c98:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d106      	bne.n	8005cae <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005ca0:	4b1a      	ldr	r3, [pc, #104]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ca4:	4a19      	ldr	r2, [pc, #100]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005ca6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005caa:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005cac:	e00f      	b.n	8005cce <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d106      	bne.n	8005cc2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005cb4:	4b15      	ldr	r3, [pc, #84]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cb8:	4a14      	ldr	r2, [pc, #80]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005cba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005cbe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005cc0:	e005      	b.n	8005cce <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005cc2:	4b12      	ldr	r3, [pc, #72]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cc6:	4a11      	ldr	r2, [pc, #68]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005cc8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005ccc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005cce:	4b0f      	ldr	r3, [pc, #60]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a0e      	ldr	r2, [pc, #56]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005cd4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005cd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cda:	f7fc fd73 	bl	80027c4 <HAL_GetTick>
 8005cde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005ce0:	e008      	b.n	8005cf4 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005ce2:	f7fc fd6f 	bl	80027c4 <HAL_GetTick>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d901      	bls.n	8005cf4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005cf0:	2303      	movs	r3, #3
 8005cf2:	e006      	b.n	8005d02 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005cf4:	4b05      	ldr	r3, [pc, #20]	; (8005d0c <RCCEx_PLL2_Config+0x15c>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d0f0      	beq.n	8005ce2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3710      	adds	r7, #16
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	58024400 	.word	0x58024400
 8005d10:	ffff0007 	.word	0xffff0007

08005d14 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
 8005d1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005d22:	4b53      	ldr	r3, [pc, #332]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d26:	f003 0303 	and.w	r3, r3, #3
 8005d2a:	2b03      	cmp	r3, #3
 8005d2c:	d101      	bne.n	8005d32 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e099      	b.n	8005e66 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005d32:	4b4f      	ldr	r3, [pc, #316]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a4e      	ldr	r2, [pc, #312]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005d38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d3e:	f7fc fd41 	bl	80027c4 <HAL_GetTick>
 8005d42:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005d44:	e008      	b.n	8005d58 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005d46:	f7fc fd3d 	bl	80027c4 <HAL_GetTick>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	1ad3      	subs	r3, r2, r3
 8005d50:	2b02      	cmp	r3, #2
 8005d52:	d901      	bls.n	8005d58 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	e086      	b.n	8005e66 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005d58:	4b45      	ldr	r3, [pc, #276]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d1f0      	bne.n	8005d46 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005d64:	4b42      	ldr	r3, [pc, #264]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d68:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	051b      	lsls	r3, r3, #20
 8005d72:	493f      	ldr	r1, [pc, #252]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005d74:	4313      	orrs	r3, r2
 8005d76:	628b      	str	r3, [r1, #40]	; 0x28
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	3b01      	subs	r3, #1
 8005d88:	025b      	lsls	r3, r3, #9
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	431a      	orrs	r2, r3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	68db      	ldr	r3, [r3, #12]
 8005d92:	3b01      	subs	r3, #1
 8005d94:	041b      	lsls	r3, r3, #16
 8005d96:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005d9a:	431a      	orrs	r2, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	3b01      	subs	r3, #1
 8005da2:	061b      	lsls	r3, r3, #24
 8005da4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005da8:	4931      	ldr	r1, [pc, #196]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005daa:	4313      	orrs	r3, r2
 8005dac:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005dae:	4b30      	ldr	r3, [pc, #192]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	695b      	ldr	r3, [r3, #20]
 8005dba:	492d      	ldr	r1, [pc, #180]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005dc0:	4b2b      	ldr	r3, [pc, #172]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	699b      	ldr	r3, [r3, #24]
 8005dcc:	4928      	ldr	r1, [pc, #160]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005dd2:	4b27      	ldr	r3, [pc, #156]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd6:	4a26      	ldr	r2, [pc, #152]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005dd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ddc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005dde:	4b24      	ldr	r3, [pc, #144]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005de0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005de2:	4b24      	ldr	r3, [pc, #144]	; (8005e74 <RCCEx_PLL3_Config+0x160>)
 8005de4:	4013      	ands	r3, r2
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	69d2      	ldr	r2, [r2, #28]
 8005dea:	00d2      	lsls	r2, r2, #3
 8005dec:	4920      	ldr	r1, [pc, #128]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005dee:	4313      	orrs	r3, r2
 8005df0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005df2:	4b1f      	ldr	r3, [pc, #124]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df6:	4a1e      	ldr	r2, [pc, #120]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005df8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005dfc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d106      	bne.n	8005e12 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005e04:	4b1a      	ldr	r3, [pc, #104]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e08:	4a19      	ldr	r2, [pc, #100]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005e0a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005e0e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005e10:	e00f      	b.n	8005e32 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d106      	bne.n	8005e26 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005e18:	4b15      	ldr	r3, [pc, #84]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e1c:	4a14      	ldr	r2, [pc, #80]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005e1e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005e22:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005e24:	e005      	b.n	8005e32 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005e26:	4b12      	ldr	r3, [pc, #72]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e2a:	4a11      	ldr	r2, [pc, #68]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005e2c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005e30:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005e32:	4b0f      	ldr	r3, [pc, #60]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a0e      	ldr	r2, [pc, #56]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005e38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e3e:	f7fc fcc1 	bl	80027c4 <HAL_GetTick>
 8005e42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005e44:	e008      	b.n	8005e58 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005e46:	f7fc fcbd 	bl	80027c4 <HAL_GetTick>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	1ad3      	subs	r3, r2, r3
 8005e50:	2b02      	cmp	r3, #2
 8005e52:	d901      	bls.n	8005e58 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005e54:	2303      	movs	r3, #3
 8005e56:	e006      	b.n	8005e66 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005e58:	4b05      	ldr	r3, [pc, #20]	; (8005e70 <RCCEx_PLL3_Config+0x15c>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d0f0      	beq.n	8005e46 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3710      	adds	r7, #16
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	58024400 	.word	0x58024400
 8005e74:	ffff0007 	.word	0xffff0007

08005e78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b082      	sub	sp, #8
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d101      	bne.n	8005e8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e049      	b.n	8005f1e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d106      	bne.n	8005ea4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 f841 	bl	8005f26 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2202      	movs	r2, #2
 8005ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	3304      	adds	r3, #4
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	4610      	mov	r0, r2
 8005eb8:	f000 fa0e 	bl	80062d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f1c:	2300      	movs	r3, #0
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3708      	adds	r7, #8
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}

08005f26 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005f26:	b480      	push	{r7}
 8005f28:	b083      	sub	sp, #12
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005f2e:	bf00      	nop
 8005f30:	370c      	adds	r7, #12
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr
	...

08005f3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b085      	sub	sp, #20
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d001      	beq.n	8005f54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e05e      	b.n	8006012 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2202      	movs	r2, #2
 8005f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68da      	ldr	r2, [r3, #12]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f042 0201 	orr.w	r2, r2, #1
 8005f6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a2b      	ldr	r2, [pc, #172]	; (8006020 <HAL_TIM_Base_Start_IT+0xe4>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d02c      	beq.n	8005fd0 <HAL_TIM_Base_Start_IT+0x94>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f7e:	d027      	beq.n	8005fd0 <HAL_TIM_Base_Start_IT+0x94>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a27      	ldr	r2, [pc, #156]	; (8006024 <HAL_TIM_Base_Start_IT+0xe8>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d022      	beq.n	8005fd0 <HAL_TIM_Base_Start_IT+0x94>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a26      	ldr	r2, [pc, #152]	; (8006028 <HAL_TIM_Base_Start_IT+0xec>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d01d      	beq.n	8005fd0 <HAL_TIM_Base_Start_IT+0x94>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a24      	ldr	r2, [pc, #144]	; (800602c <HAL_TIM_Base_Start_IT+0xf0>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d018      	beq.n	8005fd0 <HAL_TIM_Base_Start_IT+0x94>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a23      	ldr	r2, [pc, #140]	; (8006030 <HAL_TIM_Base_Start_IT+0xf4>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d013      	beq.n	8005fd0 <HAL_TIM_Base_Start_IT+0x94>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a21      	ldr	r2, [pc, #132]	; (8006034 <HAL_TIM_Base_Start_IT+0xf8>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d00e      	beq.n	8005fd0 <HAL_TIM_Base_Start_IT+0x94>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a20      	ldr	r2, [pc, #128]	; (8006038 <HAL_TIM_Base_Start_IT+0xfc>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d009      	beq.n	8005fd0 <HAL_TIM_Base_Start_IT+0x94>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a1e      	ldr	r2, [pc, #120]	; (800603c <HAL_TIM_Base_Start_IT+0x100>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d004      	beq.n	8005fd0 <HAL_TIM_Base_Start_IT+0x94>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a1d      	ldr	r2, [pc, #116]	; (8006040 <HAL_TIM_Base_Start_IT+0x104>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d115      	bne.n	8005ffc <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	689a      	ldr	r2, [r3, #8]
 8005fd6:	4b1b      	ldr	r3, [pc, #108]	; (8006044 <HAL_TIM_Base_Start_IT+0x108>)
 8005fd8:	4013      	ands	r3, r2
 8005fda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2b06      	cmp	r3, #6
 8005fe0:	d015      	beq.n	800600e <HAL_TIM_Base_Start_IT+0xd2>
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fe8:	d011      	beq.n	800600e <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f042 0201 	orr.w	r2, r2, #1
 8005ff8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ffa:	e008      	b.n	800600e <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f042 0201 	orr.w	r2, r2, #1
 800600a:	601a      	str	r2, [r3, #0]
 800600c:	e000      	b.n	8006010 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800600e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	3714      	adds	r7, #20
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr
 800601e:	bf00      	nop
 8006020:	40010000 	.word	0x40010000
 8006024:	40000400 	.word	0x40000400
 8006028:	40000800 	.word	0x40000800
 800602c:	40000c00 	.word	0x40000c00
 8006030:	40010400 	.word	0x40010400
 8006034:	40001800 	.word	0x40001800
 8006038:	40014000 	.word	0x40014000
 800603c:	4000e000 	.word	0x4000e000
 8006040:	4000e400 	.word	0x4000e400
 8006044:	00010007 	.word	0x00010007

08006048 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b082      	sub	sp, #8
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	691b      	ldr	r3, [r3, #16]
 8006056:	f003 0302 	and.w	r3, r3, #2
 800605a:	2b02      	cmp	r3, #2
 800605c:	d122      	bne.n	80060a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	f003 0302 	and.w	r3, r3, #2
 8006068:	2b02      	cmp	r3, #2
 800606a:	d11b      	bne.n	80060a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f06f 0202 	mvn.w	r2, #2
 8006074:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2201      	movs	r2, #1
 800607a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	699b      	ldr	r3, [r3, #24]
 8006082:	f003 0303 	and.w	r3, r3, #3
 8006086:	2b00      	cmp	r3, #0
 8006088:	d003      	beq.n	8006092 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 f905 	bl	800629a <HAL_TIM_IC_CaptureCallback>
 8006090:	e005      	b.n	800609e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 f8f7 	bl	8006286 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f000 f908 	bl	80062ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	f003 0304 	and.w	r3, r3, #4
 80060ae:	2b04      	cmp	r3, #4
 80060b0:	d122      	bne.n	80060f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	68db      	ldr	r3, [r3, #12]
 80060b8:	f003 0304 	and.w	r3, r3, #4
 80060bc:	2b04      	cmp	r3, #4
 80060be:	d11b      	bne.n	80060f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f06f 0204 	mvn.w	r2, #4
 80060c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2202      	movs	r2, #2
 80060ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d003      	beq.n	80060e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 f8db 	bl	800629a <HAL_TIM_IC_CaptureCallback>
 80060e4:	e005      	b.n	80060f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 f8cd 	bl	8006286 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f000 f8de 	bl	80062ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	691b      	ldr	r3, [r3, #16]
 80060fe:	f003 0308 	and.w	r3, r3, #8
 8006102:	2b08      	cmp	r3, #8
 8006104:	d122      	bne.n	800614c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	f003 0308 	and.w	r3, r3, #8
 8006110:	2b08      	cmp	r3, #8
 8006112:	d11b      	bne.n	800614c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f06f 0208 	mvn.w	r2, #8
 800611c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2204      	movs	r2, #4
 8006122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	69db      	ldr	r3, [r3, #28]
 800612a:	f003 0303 	and.w	r3, r3, #3
 800612e:	2b00      	cmp	r3, #0
 8006130:	d003      	beq.n	800613a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f000 f8b1 	bl	800629a <HAL_TIM_IC_CaptureCallback>
 8006138:	e005      	b.n	8006146 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 f8a3 	bl	8006286 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f000 f8b4 	bl	80062ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	f003 0310 	and.w	r3, r3, #16
 8006156:	2b10      	cmp	r3, #16
 8006158:	d122      	bne.n	80061a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	f003 0310 	and.w	r3, r3, #16
 8006164:	2b10      	cmp	r3, #16
 8006166:	d11b      	bne.n	80061a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f06f 0210 	mvn.w	r2, #16
 8006170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2208      	movs	r2, #8
 8006176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	69db      	ldr	r3, [r3, #28]
 800617e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006182:	2b00      	cmp	r3, #0
 8006184:	d003      	beq.n	800618e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 f887 	bl	800629a <HAL_TIM_IC_CaptureCallback>
 800618c:	e005      	b.n	800619a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 f879 	bl	8006286 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f000 f88a 	bl	80062ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	691b      	ldr	r3, [r3, #16]
 80061a6:	f003 0301 	and.w	r3, r3, #1
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d10e      	bne.n	80061cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	f003 0301 	and.w	r3, r3, #1
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d107      	bne.n	80061cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f06f 0201 	mvn.w	r2, #1
 80061c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f7fb fef8 	bl	8001fbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061d6:	2b80      	cmp	r3, #128	; 0x80
 80061d8:	d10e      	bne.n	80061f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061e4:	2b80      	cmp	r3, #128	; 0x80
 80061e6:	d107      	bne.n	80061f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80061f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f920 	bl	8006438 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	691b      	ldr	r3, [r3, #16]
 80061fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006202:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006206:	d10e      	bne.n	8006226 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006212:	2b80      	cmp	r3, #128	; 0x80
 8006214:	d107      	bne.n	8006226 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800621e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f000 f913 	bl	800644c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	691b      	ldr	r3, [r3, #16]
 800622c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006230:	2b40      	cmp	r3, #64	; 0x40
 8006232:	d10e      	bne.n	8006252 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800623e:	2b40      	cmp	r3, #64	; 0x40
 8006240:	d107      	bne.n	8006252 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800624a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f000 f838 	bl	80062c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	691b      	ldr	r3, [r3, #16]
 8006258:	f003 0320 	and.w	r3, r3, #32
 800625c:	2b20      	cmp	r3, #32
 800625e:	d10e      	bne.n	800627e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	f003 0320 	and.w	r3, r3, #32
 800626a:	2b20      	cmp	r3, #32
 800626c:	d107      	bne.n	800627e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f06f 0220 	mvn.w	r2, #32
 8006276:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 f8d3 	bl	8006424 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800627e:	bf00      	nop
 8006280:	3708      	adds	r7, #8
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}

08006286 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006286:	b480      	push	{r7}
 8006288:	b083      	sub	sp, #12
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800628e:	bf00      	nop
 8006290:	370c      	adds	r7, #12
 8006292:	46bd      	mov	sp, r7
 8006294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006298:	4770      	bx	lr

0800629a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800629a:	b480      	push	{r7}
 800629c:	b083      	sub	sp, #12
 800629e:	af00      	add	r7, sp, #0
 80062a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80062a2:	bf00      	nop
 80062a4:	370c      	adds	r7, #12
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr

080062ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062ae:	b480      	push	{r7}
 80062b0:	b083      	sub	sp, #12
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062b6:	bf00      	nop
 80062b8:	370c      	adds	r7, #12
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr

080062c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062c2:	b480      	push	{r7}
 80062c4:	b083      	sub	sp, #12
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062ca:	bf00      	nop
 80062cc:	370c      	adds	r7, #12
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr
	...

080062d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80062d8:	b480      	push	{r7}
 80062da:	b085      	sub	sp, #20
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a44      	ldr	r2, [pc, #272]	; (80063fc <TIM_Base_SetConfig+0x124>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d013      	beq.n	8006318 <TIM_Base_SetConfig+0x40>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062f6:	d00f      	beq.n	8006318 <TIM_Base_SetConfig+0x40>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	4a41      	ldr	r2, [pc, #260]	; (8006400 <TIM_Base_SetConfig+0x128>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d00b      	beq.n	8006318 <TIM_Base_SetConfig+0x40>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a40      	ldr	r2, [pc, #256]	; (8006404 <TIM_Base_SetConfig+0x12c>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d007      	beq.n	8006318 <TIM_Base_SetConfig+0x40>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	4a3f      	ldr	r2, [pc, #252]	; (8006408 <TIM_Base_SetConfig+0x130>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d003      	beq.n	8006318 <TIM_Base_SetConfig+0x40>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a3e      	ldr	r2, [pc, #248]	; (800640c <TIM_Base_SetConfig+0x134>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d108      	bne.n	800632a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800631e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	68fa      	ldr	r2, [r7, #12]
 8006326:	4313      	orrs	r3, r2
 8006328:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a33      	ldr	r2, [pc, #204]	; (80063fc <TIM_Base_SetConfig+0x124>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d027      	beq.n	8006382 <TIM_Base_SetConfig+0xaa>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006338:	d023      	beq.n	8006382 <TIM_Base_SetConfig+0xaa>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	4a30      	ldr	r2, [pc, #192]	; (8006400 <TIM_Base_SetConfig+0x128>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d01f      	beq.n	8006382 <TIM_Base_SetConfig+0xaa>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a2f      	ldr	r2, [pc, #188]	; (8006404 <TIM_Base_SetConfig+0x12c>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d01b      	beq.n	8006382 <TIM_Base_SetConfig+0xaa>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	4a2e      	ldr	r2, [pc, #184]	; (8006408 <TIM_Base_SetConfig+0x130>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d017      	beq.n	8006382 <TIM_Base_SetConfig+0xaa>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a2d      	ldr	r2, [pc, #180]	; (800640c <TIM_Base_SetConfig+0x134>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d013      	beq.n	8006382 <TIM_Base_SetConfig+0xaa>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4a2c      	ldr	r2, [pc, #176]	; (8006410 <TIM_Base_SetConfig+0x138>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d00f      	beq.n	8006382 <TIM_Base_SetConfig+0xaa>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	4a2b      	ldr	r2, [pc, #172]	; (8006414 <TIM_Base_SetConfig+0x13c>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d00b      	beq.n	8006382 <TIM_Base_SetConfig+0xaa>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a2a      	ldr	r2, [pc, #168]	; (8006418 <TIM_Base_SetConfig+0x140>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d007      	beq.n	8006382 <TIM_Base_SetConfig+0xaa>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	4a29      	ldr	r2, [pc, #164]	; (800641c <TIM_Base_SetConfig+0x144>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d003      	beq.n	8006382 <TIM_Base_SetConfig+0xaa>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a28      	ldr	r2, [pc, #160]	; (8006420 <TIM_Base_SetConfig+0x148>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d108      	bne.n	8006394 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006388:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	4313      	orrs	r3, r2
 8006392:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	695b      	ldr	r3, [r3, #20]
 800639e:	4313      	orrs	r3, r2
 80063a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	68fa      	ldr	r2, [r7, #12]
 80063a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	689a      	ldr	r2, [r3, #8]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	681a      	ldr	r2, [r3, #0]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a10      	ldr	r2, [pc, #64]	; (80063fc <TIM_Base_SetConfig+0x124>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d00f      	beq.n	80063e0 <TIM_Base_SetConfig+0x108>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	4a12      	ldr	r2, [pc, #72]	; (800640c <TIM_Base_SetConfig+0x134>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d00b      	beq.n	80063e0 <TIM_Base_SetConfig+0x108>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	4a11      	ldr	r2, [pc, #68]	; (8006410 <TIM_Base_SetConfig+0x138>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d007      	beq.n	80063e0 <TIM_Base_SetConfig+0x108>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	4a10      	ldr	r2, [pc, #64]	; (8006414 <TIM_Base_SetConfig+0x13c>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d003      	beq.n	80063e0 <TIM_Base_SetConfig+0x108>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	4a0f      	ldr	r2, [pc, #60]	; (8006418 <TIM_Base_SetConfig+0x140>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d103      	bne.n	80063e8 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	691a      	ldr	r2, [r3, #16]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	615a      	str	r2, [r3, #20]
}
 80063ee:	bf00      	nop
 80063f0:	3714      	adds	r7, #20
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr
 80063fa:	bf00      	nop
 80063fc:	40010000 	.word	0x40010000
 8006400:	40000400 	.word	0x40000400
 8006404:	40000800 	.word	0x40000800
 8006408:	40000c00 	.word	0x40000c00
 800640c:	40010400 	.word	0x40010400
 8006410:	40014000 	.word	0x40014000
 8006414:	40014400 	.word	0x40014400
 8006418:	40014800 	.word	0x40014800
 800641c:	4000e000 	.word	0x4000e000
 8006420:	4000e400 	.word	0x4000e400

08006424 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006424:	b480      	push	{r7}
 8006426:	b083      	sub	sp, #12
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800642c:	bf00      	nop
 800642e:	370c      	adds	r7, #12
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr

08006438 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006440:	bf00      	nop
 8006442:	370c      	adds	r7, #12
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr

0800644c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006454:	bf00      	nop
 8006456:	370c      	adds	r7, #12
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr

08006460 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b082      	sub	sp, #8
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d101      	bne.n	8006472 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	e042      	b.n	80064f8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006478:	2b00      	cmp	r3, #0
 800647a:	d106      	bne.n	800648a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2200      	movs	r2, #0
 8006480:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f7fb ff5d 	bl	8002344 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2224      	movs	r2, #36	; 0x24
 800648e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f022 0201 	bic.w	r2, r2, #1
 80064a0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 f82c 	bl	8006500 <UART_SetConfig>
 80064a8:	4603      	mov	r3, r0
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d101      	bne.n	80064b2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e022      	b.n	80064f8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d002      	beq.n	80064c0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 fe7e 	bl	80071bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	685a      	ldr	r2, [r3, #4]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80064ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	689a      	ldr	r2, [r3, #8]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80064de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f042 0201 	orr.w	r2, r2, #1
 80064ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 ff05 	bl	8007300 <UART_CheckIdleState>
 80064f6:	4603      	mov	r3, r0
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3708      	adds	r7, #8
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}

08006500 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006500:	b5b0      	push	{r4, r5, r7, lr}
 8006502:	b08e      	sub	sp, #56	; 0x38
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006508:	2300      	movs	r3, #0
 800650a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	689a      	ldr	r2, [r3, #8]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	431a      	orrs	r2, r3
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	695b      	ldr	r3, [r3, #20]
 800651c:	431a      	orrs	r2, r3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	69db      	ldr	r3, [r3, #28]
 8006522:	4313      	orrs	r3, r2
 8006524:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	4bbf      	ldr	r3, [pc, #764]	; (800682c <UART_SetConfig+0x32c>)
 800652e:	4013      	ands	r3, r2
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	6812      	ldr	r2, [r2, #0]
 8006534:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006536:	430b      	orrs	r3, r1
 8006538:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	68da      	ldr	r2, [r3, #12]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	430a      	orrs	r2, r1
 800654e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	699b      	ldr	r3, [r3, #24]
 8006554:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4ab5      	ldr	r2, [pc, #724]	; (8006830 <UART_SetConfig+0x330>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d004      	beq.n	800656a <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6a1b      	ldr	r3, [r3, #32]
 8006564:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006566:	4313      	orrs	r3, r2
 8006568:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	689a      	ldr	r2, [r3, #8]
 8006570:	4bb0      	ldr	r3, [pc, #704]	; (8006834 <UART_SetConfig+0x334>)
 8006572:	4013      	ands	r3, r2
 8006574:	687a      	ldr	r2, [r7, #4]
 8006576:	6812      	ldr	r2, [r2, #0]
 8006578:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800657a:	430b      	orrs	r3, r1
 800657c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006584:	f023 010f 	bic.w	r1, r3, #15
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	430a      	orrs	r2, r1
 8006592:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4aa7      	ldr	r2, [pc, #668]	; (8006838 <UART_SetConfig+0x338>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d176      	bne.n	800668c <UART_SetConfig+0x18c>
 800659e:	4ba7      	ldr	r3, [pc, #668]	; (800683c <UART_SetConfig+0x33c>)
 80065a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80065a6:	2b28      	cmp	r3, #40	; 0x28
 80065a8:	d86c      	bhi.n	8006684 <UART_SetConfig+0x184>
 80065aa:	a201      	add	r2, pc, #4	; (adr r2, 80065b0 <UART_SetConfig+0xb0>)
 80065ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b0:	08006655 	.word	0x08006655
 80065b4:	08006685 	.word	0x08006685
 80065b8:	08006685 	.word	0x08006685
 80065bc:	08006685 	.word	0x08006685
 80065c0:	08006685 	.word	0x08006685
 80065c4:	08006685 	.word	0x08006685
 80065c8:	08006685 	.word	0x08006685
 80065cc:	08006685 	.word	0x08006685
 80065d0:	0800665d 	.word	0x0800665d
 80065d4:	08006685 	.word	0x08006685
 80065d8:	08006685 	.word	0x08006685
 80065dc:	08006685 	.word	0x08006685
 80065e0:	08006685 	.word	0x08006685
 80065e4:	08006685 	.word	0x08006685
 80065e8:	08006685 	.word	0x08006685
 80065ec:	08006685 	.word	0x08006685
 80065f0:	08006665 	.word	0x08006665
 80065f4:	08006685 	.word	0x08006685
 80065f8:	08006685 	.word	0x08006685
 80065fc:	08006685 	.word	0x08006685
 8006600:	08006685 	.word	0x08006685
 8006604:	08006685 	.word	0x08006685
 8006608:	08006685 	.word	0x08006685
 800660c:	08006685 	.word	0x08006685
 8006610:	0800666d 	.word	0x0800666d
 8006614:	08006685 	.word	0x08006685
 8006618:	08006685 	.word	0x08006685
 800661c:	08006685 	.word	0x08006685
 8006620:	08006685 	.word	0x08006685
 8006624:	08006685 	.word	0x08006685
 8006628:	08006685 	.word	0x08006685
 800662c:	08006685 	.word	0x08006685
 8006630:	08006675 	.word	0x08006675
 8006634:	08006685 	.word	0x08006685
 8006638:	08006685 	.word	0x08006685
 800663c:	08006685 	.word	0x08006685
 8006640:	08006685 	.word	0x08006685
 8006644:	08006685 	.word	0x08006685
 8006648:	08006685 	.word	0x08006685
 800664c:	08006685 	.word	0x08006685
 8006650:	0800667d 	.word	0x0800667d
 8006654:	2301      	movs	r3, #1
 8006656:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800665a:	e326      	b.n	8006caa <UART_SetConfig+0x7aa>
 800665c:	2304      	movs	r3, #4
 800665e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006662:	e322      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006664:	2308      	movs	r3, #8
 8006666:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800666a:	e31e      	b.n	8006caa <UART_SetConfig+0x7aa>
 800666c:	2310      	movs	r3, #16
 800666e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006672:	e31a      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006674:	2320      	movs	r3, #32
 8006676:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800667a:	e316      	b.n	8006caa <UART_SetConfig+0x7aa>
 800667c:	2340      	movs	r3, #64	; 0x40
 800667e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006682:	e312      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006684:	2380      	movs	r3, #128	; 0x80
 8006686:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800668a:	e30e      	b.n	8006caa <UART_SetConfig+0x7aa>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a6b      	ldr	r2, [pc, #428]	; (8006840 <UART_SetConfig+0x340>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d130      	bne.n	80066f8 <UART_SetConfig+0x1f8>
 8006696:	4b69      	ldr	r3, [pc, #420]	; (800683c <UART_SetConfig+0x33c>)
 8006698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800669a:	f003 0307 	and.w	r3, r3, #7
 800669e:	2b05      	cmp	r3, #5
 80066a0:	d826      	bhi.n	80066f0 <UART_SetConfig+0x1f0>
 80066a2:	a201      	add	r2, pc, #4	; (adr r2, 80066a8 <UART_SetConfig+0x1a8>)
 80066a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066a8:	080066c1 	.word	0x080066c1
 80066ac:	080066c9 	.word	0x080066c9
 80066b0:	080066d1 	.word	0x080066d1
 80066b4:	080066d9 	.word	0x080066d9
 80066b8:	080066e1 	.word	0x080066e1
 80066bc:	080066e9 	.word	0x080066e9
 80066c0:	2300      	movs	r3, #0
 80066c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066c6:	e2f0      	b.n	8006caa <UART_SetConfig+0x7aa>
 80066c8:	2304      	movs	r3, #4
 80066ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066ce:	e2ec      	b.n	8006caa <UART_SetConfig+0x7aa>
 80066d0:	2308      	movs	r3, #8
 80066d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066d6:	e2e8      	b.n	8006caa <UART_SetConfig+0x7aa>
 80066d8:	2310      	movs	r3, #16
 80066da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066de:	e2e4      	b.n	8006caa <UART_SetConfig+0x7aa>
 80066e0:	2320      	movs	r3, #32
 80066e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066e6:	e2e0      	b.n	8006caa <UART_SetConfig+0x7aa>
 80066e8:	2340      	movs	r3, #64	; 0x40
 80066ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066ee:	e2dc      	b.n	8006caa <UART_SetConfig+0x7aa>
 80066f0:	2380      	movs	r3, #128	; 0x80
 80066f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066f6:	e2d8      	b.n	8006caa <UART_SetConfig+0x7aa>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a51      	ldr	r2, [pc, #324]	; (8006844 <UART_SetConfig+0x344>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d130      	bne.n	8006764 <UART_SetConfig+0x264>
 8006702:	4b4e      	ldr	r3, [pc, #312]	; (800683c <UART_SetConfig+0x33c>)
 8006704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006706:	f003 0307 	and.w	r3, r3, #7
 800670a:	2b05      	cmp	r3, #5
 800670c:	d826      	bhi.n	800675c <UART_SetConfig+0x25c>
 800670e:	a201      	add	r2, pc, #4	; (adr r2, 8006714 <UART_SetConfig+0x214>)
 8006710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006714:	0800672d 	.word	0x0800672d
 8006718:	08006735 	.word	0x08006735
 800671c:	0800673d 	.word	0x0800673d
 8006720:	08006745 	.word	0x08006745
 8006724:	0800674d 	.word	0x0800674d
 8006728:	08006755 	.word	0x08006755
 800672c:	2300      	movs	r3, #0
 800672e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006732:	e2ba      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006734:	2304      	movs	r3, #4
 8006736:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800673a:	e2b6      	b.n	8006caa <UART_SetConfig+0x7aa>
 800673c:	2308      	movs	r3, #8
 800673e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006742:	e2b2      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006744:	2310      	movs	r3, #16
 8006746:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800674a:	e2ae      	b.n	8006caa <UART_SetConfig+0x7aa>
 800674c:	2320      	movs	r3, #32
 800674e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006752:	e2aa      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006754:	2340      	movs	r3, #64	; 0x40
 8006756:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800675a:	e2a6      	b.n	8006caa <UART_SetConfig+0x7aa>
 800675c:	2380      	movs	r3, #128	; 0x80
 800675e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006762:	e2a2      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a37      	ldr	r2, [pc, #220]	; (8006848 <UART_SetConfig+0x348>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d130      	bne.n	80067d0 <UART_SetConfig+0x2d0>
 800676e:	4b33      	ldr	r3, [pc, #204]	; (800683c <UART_SetConfig+0x33c>)
 8006770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006772:	f003 0307 	and.w	r3, r3, #7
 8006776:	2b05      	cmp	r3, #5
 8006778:	d826      	bhi.n	80067c8 <UART_SetConfig+0x2c8>
 800677a:	a201      	add	r2, pc, #4	; (adr r2, 8006780 <UART_SetConfig+0x280>)
 800677c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006780:	08006799 	.word	0x08006799
 8006784:	080067a1 	.word	0x080067a1
 8006788:	080067a9 	.word	0x080067a9
 800678c:	080067b1 	.word	0x080067b1
 8006790:	080067b9 	.word	0x080067b9
 8006794:	080067c1 	.word	0x080067c1
 8006798:	2300      	movs	r3, #0
 800679a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800679e:	e284      	b.n	8006caa <UART_SetConfig+0x7aa>
 80067a0:	2304      	movs	r3, #4
 80067a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067a6:	e280      	b.n	8006caa <UART_SetConfig+0x7aa>
 80067a8:	2308      	movs	r3, #8
 80067aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067ae:	e27c      	b.n	8006caa <UART_SetConfig+0x7aa>
 80067b0:	2310      	movs	r3, #16
 80067b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067b6:	e278      	b.n	8006caa <UART_SetConfig+0x7aa>
 80067b8:	2320      	movs	r3, #32
 80067ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067be:	e274      	b.n	8006caa <UART_SetConfig+0x7aa>
 80067c0:	2340      	movs	r3, #64	; 0x40
 80067c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067c6:	e270      	b.n	8006caa <UART_SetConfig+0x7aa>
 80067c8:	2380      	movs	r3, #128	; 0x80
 80067ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067ce:	e26c      	b.n	8006caa <UART_SetConfig+0x7aa>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a1d      	ldr	r2, [pc, #116]	; (800684c <UART_SetConfig+0x34c>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d142      	bne.n	8006860 <UART_SetConfig+0x360>
 80067da:	4b18      	ldr	r3, [pc, #96]	; (800683c <UART_SetConfig+0x33c>)
 80067dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067de:	f003 0307 	and.w	r3, r3, #7
 80067e2:	2b05      	cmp	r3, #5
 80067e4:	d838      	bhi.n	8006858 <UART_SetConfig+0x358>
 80067e6:	a201      	add	r2, pc, #4	; (adr r2, 80067ec <UART_SetConfig+0x2ec>)
 80067e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ec:	08006805 	.word	0x08006805
 80067f0:	0800680d 	.word	0x0800680d
 80067f4:	08006815 	.word	0x08006815
 80067f8:	0800681d 	.word	0x0800681d
 80067fc:	08006825 	.word	0x08006825
 8006800:	08006851 	.word	0x08006851
 8006804:	2300      	movs	r3, #0
 8006806:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800680a:	e24e      	b.n	8006caa <UART_SetConfig+0x7aa>
 800680c:	2304      	movs	r3, #4
 800680e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006812:	e24a      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006814:	2308      	movs	r3, #8
 8006816:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800681a:	e246      	b.n	8006caa <UART_SetConfig+0x7aa>
 800681c:	2310      	movs	r3, #16
 800681e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006822:	e242      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006824:	2320      	movs	r3, #32
 8006826:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800682a:	e23e      	b.n	8006caa <UART_SetConfig+0x7aa>
 800682c:	cfff69f3 	.word	0xcfff69f3
 8006830:	58000c00 	.word	0x58000c00
 8006834:	11fff4ff 	.word	0x11fff4ff
 8006838:	40011000 	.word	0x40011000
 800683c:	58024400 	.word	0x58024400
 8006840:	40004400 	.word	0x40004400
 8006844:	40004800 	.word	0x40004800
 8006848:	40004c00 	.word	0x40004c00
 800684c:	40005000 	.word	0x40005000
 8006850:	2340      	movs	r3, #64	; 0x40
 8006852:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006856:	e228      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006858:	2380      	movs	r3, #128	; 0x80
 800685a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800685e:	e224      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4ab1      	ldr	r2, [pc, #708]	; (8006b2c <UART_SetConfig+0x62c>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d176      	bne.n	8006958 <UART_SetConfig+0x458>
 800686a:	4bb1      	ldr	r3, [pc, #708]	; (8006b30 <UART_SetConfig+0x630>)
 800686c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800686e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006872:	2b28      	cmp	r3, #40	; 0x28
 8006874:	d86c      	bhi.n	8006950 <UART_SetConfig+0x450>
 8006876:	a201      	add	r2, pc, #4	; (adr r2, 800687c <UART_SetConfig+0x37c>)
 8006878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800687c:	08006921 	.word	0x08006921
 8006880:	08006951 	.word	0x08006951
 8006884:	08006951 	.word	0x08006951
 8006888:	08006951 	.word	0x08006951
 800688c:	08006951 	.word	0x08006951
 8006890:	08006951 	.word	0x08006951
 8006894:	08006951 	.word	0x08006951
 8006898:	08006951 	.word	0x08006951
 800689c:	08006929 	.word	0x08006929
 80068a0:	08006951 	.word	0x08006951
 80068a4:	08006951 	.word	0x08006951
 80068a8:	08006951 	.word	0x08006951
 80068ac:	08006951 	.word	0x08006951
 80068b0:	08006951 	.word	0x08006951
 80068b4:	08006951 	.word	0x08006951
 80068b8:	08006951 	.word	0x08006951
 80068bc:	08006931 	.word	0x08006931
 80068c0:	08006951 	.word	0x08006951
 80068c4:	08006951 	.word	0x08006951
 80068c8:	08006951 	.word	0x08006951
 80068cc:	08006951 	.word	0x08006951
 80068d0:	08006951 	.word	0x08006951
 80068d4:	08006951 	.word	0x08006951
 80068d8:	08006951 	.word	0x08006951
 80068dc:	08006939 	.word	0x08006939
 80068e0:	08006951 	.word	0x08006951
 80068e4:	08006951 	.word	0x08006951
 80068e8:	08006951 	.word	0x08006951
 80068ec:	08006951 	.word	0x08006951
 80068f0:	08006951 	.word	0x08006951
 80068f4:	08006951 	.word	0x08006951
 80068f8:	08006951 	.word	0x08006951
 80068fc:	08006941 	.word	0x08006941
 8006900:	08006951 	.word	0x08006951
 8006904:	08006951 	.word	0x08006951
 8006908:	08006951 	.word	0x08006951
 800690c:	08006951 	.word	0x08006951
 8006910:	08006951 	.word	0x08006951
 8006914:	08006951 	.word	0x08006951
 8006918:	08006951 	.word	0x08006951
 800691c:	08006949 	.word	0x08006949
 8006920:	2301      	movs	r3, #1
 8006922:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006926:	e1c0      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006928:	2304      	movs	r3, #4
 800692a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800692e:	e1bc      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006930:	2308      	movs	r3, #8
 8006932:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006936:	e1b8      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006938:	2310      	movs	r3, #16
 800693a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800693e:	e1b4      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006940:	2320      	movs	r3, #32
 8006942:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006946:	e1b0      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006948:	2340      	movs	r3, #64	; 0x40
 800694a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800694e:	e1ac      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006950:	2380      	movs	r3, #128	; 0x80
 8006952:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006956:	e1a8      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a75      	ldr	r2, [pc, #468]	; (8006b34 <UART_SetConfig+0x634>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d130      	bne.n	80069c4 <UART_SetConfig+0x4c4>
 8006962:	4b73      	ldr	r3, [pc, #460]	; (8006b30 <UART_SetConfig+0x630>)
 8006964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006966:	f003 0307 	and.w	r3, r3, #7
 800696a:	2b05      	cmp	r3, #5
 800696c:	d826      	bhi.n	80069bc <UART_SetConfig+0x4bc>
 800696e:	a201      	add	r2, pc, #4	; (adr r2, 8006974 <UART_SetConfig+0x474>)
 8006970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006974:	0800698d 	.word	0x0800698d
 8006978:	08006995 	.word	0x08006995
 800697c:	0800699d 	.word	0x0800699d
 8006980:	080069a5 	.word	0x080069a5
 8006984:	080069ad 	.word	0x080069ad
 8006988:	080069b5 	.word	0x080069b5
 800698c:	2300      	movs	r3, #0
 800698e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006992:	e18a      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006994:	2304      	movs	r3, #4
 8006996:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800699a:	e186      	b.n	8006caa <UART_SetConfig+0x7aa>
 800699c:	2308      	movs	r3, #8
 800699e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80069a2:	e182      	b.n	8006caa <UART_SetConfig+0x7aa>
 80069a4:	2310      	movs	r3, #16
 80069a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80069aa:	e17e      	b.n	8006caa <UART_SetConfig+0x7aa>
 80069ac:	2320      	movs	r3, #32
 80069ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80069b2:	e17a      	b.n	8006caa <UART_SetConfig+0x7aa>
 80069b4:	2340      	movs	r3, #64	; 0x40
 80069b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80069ba:	e176      	b.n	8006caa <UART_SetConfig+0x7aa>
 80069bc:	2380      	movs	r3, #128	; 0x80
 80069be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80069c2:	e172      	b.n	8006caa <UART_SetConfig+0x7aa>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a5b      	ldr	r2, [pc, #364]	; (8006b38 <UART_SetConfig+0x638>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d130      	bne.n	8006a30 <UART_SetConfig+0x530>
 80069ce:	4b58      	ldr	r3, [pc, #352]	; (8006b30 <UART_SetConfig+0x630>)
 80069d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069d2:	f003 0307 	and.w	r3, r3, #7
 80069d6:	2b05      	cmp	r3, #5
 80069d8:	d826      	bhi.n	8006a28 <UART_SetConfig+0x528>
 80069da:	a201      	add	r2, pc, #4	; (adr r2, 80069e0 <UART_SetConfig+0x4e0>)
 80069dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069e0:	080069f9 	.word	0x080069f9
 80069e4:	08006a01 	.word	0x08006a01
 80069e8:	08006a09 	.word	0x08006a09
 80069ec:	08006a11 	.word	0x08006a11
 80069f0:	08006a19 	.word	0x08006a19
 80069f4:	08006a21 	.word	0x08006a21
 80069f8:	2300      	movs	r3, #0
 80069fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80069fe:	e154      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006a00:	2304      	movs	r3, #4
 8006a02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a06:	e150      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006a08:	2308      	movs	r3, #8
 8006a0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a0e:	e14c      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006a10:	2310      	movs	r3, #16
 8006a12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a16:	e148      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006a18:	2320      	movs	r3, #32
 8006a1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a1e:	e144      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006a20:	2340      	movs	r3, #64	; 0x40
 8006a22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a26:	e140      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006a28:	2380      	movs	r3, #128	; 0x80
 8006a2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a2e:	e13c      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a41      	ldr	r2, [pc, #260]	; (8006b3c <UART_SetConfig+0x63c>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	f040 8082 	bne.w	8006b40 <UART_SetConfig+0x640>
 8006a3c:	4b3c      	ldr	r3, [pc, #240]	; (8006b30 <UART_SetConfig+0x630>)
 8006a3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a40:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006a44:	2b28      	cmp	r3, #40	; 0x28
 8006a46:	d86d      	bhi.n	8006b24 <UART_SetConfig+0x624>
 8006a48:	a201      	add	r2, pc, #4	; (adr r2, 8006a50 <UART_SetConfig+0x550>)
 8006a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a4e:	bf00      	nop
 8006a50:	08006af5 	.word	0x08006af5
 8006a54:	08006b25 	.word	0x08006b25
 8006a58:	08006b25 	.word	0x08006b25
 8006a5c:	08006b25 	.word	0x08006b25
 8006a60:	08006b25 	.word	0x08006b25
 8006a64:	08006b25 	.word	0x08006b25
 8006a68:	08006b25 	.word	0x08006b25
 8006a6c:	08006b25 	.word	0x08006b25
 8006a70:	08006afd 	.word	0x08006afd
 8006a74:	08006b25 	.word	0x08006b25
 8006a78:	08006b25 	.word	0x08006b25
 8006a7c:	08006b25 	.word	0x08006b25
 8006a80:	08006b25 	.word	0x08006b25
 8006a84:	08006b25 	.word	0x08006b25
 8006a88:	08006b25 	.word	0x08006b25
 8006a8c:	08006b25 	.word	0x08006b25
 8006a90:	08006b05 	.word	0x08006b05
 8006a94:	08006b25 	.word	0x08006b25
 8006a98:	08006b25 	.word	0x08006b25
 8006a9c:	08006b25 	.word	0x08006b25
 8006aa0:	08006b25 	.word	0x08006b25
 8006aa4:	08006b25 	.word	0x08006b25
 8006aa8:	08006b25 	.word	0x08006b25
 8006aac:	08006b25 	.word	0x08006b25
 8006ab0:	08006b0d 	.word	0x08006b0d
 8006ab4:	08006b25 	.word	0x08006b25
 8006ab8:	08006b25 	.word	0x08006b25
 8006abc:	08006b25 	.word	0x08006b25
 8006ac0:	08006b25 	.word	0x08006b25
 8006ac4:	08006b25 	.word	0x08006b25
 8006ac8:	08006b25 	.word	0x08006b25
 8006acc:	08006b25 	.word	0x08006b25
 8006ad0:	08006b15 	.word	0x08006b15
 8006ad4:	08006b25 	.word	0x08006b25
 8006ad8:	08006b25 	.word	0x08006b25
 8006adc:	08006b25 	.word	0x08006b25
 8006ae0:	08006b25 	.word	0x08006b25
 8006ae4:	08006b25 	.word	0x08006b25
 8006ae8:	08006b25 	.word	0x08006b25
 8006aec:	08006b25 	.word	0x08006b25
 8006af0:	08006b1d 	.word	0x08006b1d
 8006af4:	2301      	movs	r3, #1
 8006af6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006afa:	e0d6      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006afc:	2304      	movs	r3, #4
 8006afe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b02:	e0d2      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006b04:	2308      	movs	r3, #8
 8006b06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b0a:	e0ce      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006b0c:	2310      	movs	r3, #16
 8006b0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b12:	e0ca      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006b14:	2320      	movs	r3, #32
 8006b16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b1a:	e0c6      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006b1c:	2340      	movs	r3, #64	; 0x40
 8006b1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b22:	e0c2      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006b24:	2380      	movs	r3, #128	; 0x80
 8006b26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b2a:	e0be      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006b2c:	40011400 	.word	0x40011400
 8006b30:	58024400 	.word	0x58024400
 8006b34:	40007800 	.word	0x40007800
 8006b38:	40007c00 	.word	0x40007c00
 8006b3c:	40011800 	.word	0x40011800
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4aad      	ldr	r2, [pc, #692]	; (8006dfc <UART_SetConfig+0x8fc>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d176      	bne.n	8006c38 <UART_SetConfig+0x738>
 8006b4a:	4bad      	ldr	r3, [pc, #692]	; (8006e00 <UART_SetConfig+0x900>)
 8006b4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b52:	2b28      	cmp	r3, #40	; 0x28
 8006b54:	d86c      	bhi.n	8006c30 <UART_SetConfig+0x730>
 8006b56:	a201      	add	r2, pc, #4	; (adr r2, 8006b5c <UART_SetConfig+0x65c>)
 8006b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b5c:	08006c01 	.word	0x08006c01
 8006b60:	08006c31 	.word	0x08006c31
 8006b64:	08006c31 	.word	0x08006c31
 8006b68:	08006c31 	.word	0x08006c31
 8006b6c:	08006c31 	.word	0x08006c31
 8006b70:	08006c31 	.word	0x08006c31
 8006b74:	08006c31 	.word	0x08006c31
 8006b78:	08006c31 	.word	0x08006c31
 8006b7c:	08006c09 	.word	0x08006c09
 8006b80:	08006c31 	.word	0x08006c31
 8006b84:	08006c31 	.word	0x08006c31
 8006b88:	08006c31 	.word	0x08006c31
 8006b8c:	08006c31 	.word	0x08006c31
 8006b90:	08006c31 	.word	0x08006c31
 8006b94:	08006c31 	.word	0x08006c31
 8006b98:	08006c31 	.word	0x08006c31
 8006b9c:	08006c11 	.word	0x08006c11
 8006ba0:	08006c31 	.word	0x08006c31
 8006ba4:	08006c31 	.word	0x08006c31
 8006ba8:	08006c31 	.word	0x08006c31
 8006bac:	08006c31 	.word	0x08006c31
 8006bb0:	08006c31 	.word	0x08006c31
 8006bb4:	08006c31 	.word	0x08006c31
 8006bb8:	08006c31 	.word	0x08006c31
 8006bbc:	08006c19 	.word	0x08006c19
 8006bc0:	08006c31 	.word	0x08006c31
 8006bc4:	08006c31 	.word	0x08006c31
 8006bc8:	08006c31 	.word	0x08006c31
 8006bcc:	08006c31 	.word	0x08006c31
 8006bd0:	08006c31 	.word	0x08006c31
 8006bd4:	08006c31 	.word	0x08006c31
 8006bd8:	08006c31 	.word	0x08006c31
 8006bdc:	08006c21 	.word	0x08006c21
 8006be0:	08006c31 	.word	0x08006c31
 8006be4:	08006c31 	.word	0x08006c31
 8006be8:	08006c31 	.word	0x08006c31
 8006bec:	08006c31 	.word	0x08006c31
 8006bf0:	08006c31 	.word	0x08006c31
 8006bf4:	08006c31 	.word	0x08006c31
 8006bf8:	08006c31 	.word	0x08006c31
 8006bfc:	08006c29 	.word	0x08006c29
 8006c00:	2301      	movs	r3, #1
 8006c02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c06:	e050      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006c08:	2304      	movs	r3, #4
 8006c0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c0e:	e04c      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006c10:	2308      	movs	r3, #8
 8006c12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c16:	e048      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006c18:	2310      	movs	r3, #16
 8006c1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c1e:	e044      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006c20:	2320      	movs	r3, #32
 8006c22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c26:	e040      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006c28:	2340      	movs	r3, #64	; 0x40
 8006c2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c2e:	e03c      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006c30:	2380      	movs	r3, #128	; 0x80
 8006c32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c36:	e038      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a71      	ldr	r2, [pc, #452]	; (8006e04 <UART_SetConfig+0x904>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d130      	bne.n	8006ca4 <UART_SetConfig+0x7a4>
 8006c42:	4b6f      	ldr	r3, [pc, #444]	; (8006e00 <UART_SetConfig+0x900>)
 8006c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c46:	f003 0307 	and.w	r3, r3, #7
 8006c4a:	2b05      	cmp	r3, #5
 8006c4c:	d826      	bhi.n	8006c9c <UART_SetConfig+0x79c>
 8006c4e:	a201      	add	r2, pc, #4	; (adr r2, 8006c54 <UART_SetConfig+0x754>)
 8006c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c54:	08006c6d 	.word	0x08006c6d
 8006c58:	08006c75 	.word	0x08006c75
 8006c5c:	08006c7d 	.word	0x08006c7d
 8006c60:	08006c85 	.word	0x08006c85
 8006c64:	08006c8d 	.word	0x08006c8d
 8006c68:	08006c95 	.word	0x08006c95
 8006c6c:	2302      	movs	r3, #2
 8006c6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c72:	e01a      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006c74:	2304      	movs	r3, #4
 8006c76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c7a:	e016      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006c7c:	2308      	movs	r3, #8
 8006c7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c82:	e012      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006c84:	2310      	movs	r3, #16
 8006c86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c8a:	e00e      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006c8c:	2320      	movs	r3, #32
 8006c8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c92:	e00a      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006c94:	2340      	movs	r3, #64	; 0x40
 8006c96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c9a:	e006      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006c9c:	2380      	movs	r3, #128	; 0x80
 8006c9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006ca2:	e002      	b.n	8006caa <UART_SetConfig+0x7aa>
 8006ca4:	2380      	movs	r3, #128	; 0x80
 8006ca6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a55      	ldr	r2, [pc, #340]	; (8006e04 <UART_SetConfig+0x904>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	f040 80f0 	bne.w	8006e96 <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006cb6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006cba:	2b20      	cmp	r3, #32
 8006cbc:	dc46      	bgt.n	8006d4c <UART_SetConfig+0x84c>
 8006cbe:	2b02      	cmp	r3, #2
 8006cc0:	db75      	blt.n	8006dae <UART_SetConfig+0x8ae>
 8006cc2:	3b02      	subs	r3, #2
 8006cc4:	2b1e      	cmp	r3, #30
 8006cc6:	d872      	bhi.n	8006dae <UART_SetConfig+0x8ae>
 8006cc8:	a201      	add	r2, pc, #4	; (adr r2, 8006cd0 <UART_SetConfig+0x7d0>)
 8006cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cce:	bf00      	nop
 8006cd0:	08006d53 	.word	0x08006d53
 8006cd4:	08006daf 	.word	0x08006daf
 8006cd8:	08006d5b 	.word	0x08006d5b
 8006cdc:	08006daf 	.word	0x08006daf
 8006ce0:	08006daf 	.word	0x08006daf
 8006ce4:	08006daf 	.word	0x08006daf
 8006ce8:	08006d6b 	.word	0x08006d6b
 8006cec:	08006daf 	.word	0x08006daf
 8006cf0:	08006daf 	.word	0x08006daf
 8006cf4:	08006daf 	.word	0x08006daf
 8006cf8:	08006daf 	.word	0x08006daf
 8006cfc:	08006daf 	.word	0x08006daf
 8006d00:	08006daf 	.word	0x08006daf
 8006d04:	08006daf 	.word	0x08006daf
 8006d08:	08006d7b 	.word	0x08006d7b
 8006d0c:	08006daf 	.word	0x08006daf
 8006d10:	08006daf 	.word	0x08006daf
 8006d14:	08006daf 	.word	0x08006daf
 8006d18:	08006daf 	.word	0x08006daf
 8006d1c:	08006daf 	.word	0x08006daf
 8006d20:	08006daf 	.word	0x08006daf
 8006d24:	08006daf 	.word	0x08006daf
 8006d28:	08006daf 	.word	0x08006daf
 8006d2c:	08006daf 	.word	0x08006daf
 8006d30:	08006daf 	.word	0x08006daf
 8006d34:	08006daf 	.word	0x08006daf
 8006d38:	08006daf 	.word	0x08006daf
 8006d3c:	08006daf 	.word	0x08006daf
 8006d40:	08006daf 	.word	0x08006daf
 8006d44:	08006daf 	.word	0x08006daf
 8006d48:	08006da1 	.word	0x08006da1
 8006d4c:	2b40      	cmp	r3, #64	; 0x40
 8006d4e:	d02a      	beq.n	8006da6 <UART_SetConfig+0x8a6>
 8006d50:	e02d      	b.n	8006dae <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006d52:	f7fe fc6f 	bl	8005634 <HAL_RCCEx_GetD3PCLK1Freq>
 8006d56:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006d58:	e02f      	b.n	8006dba <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d5a:	f107 0314 	add.w	r3, r7, #20
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f7fe fc7e 	bl	8005660 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006d64:	69bb      	ldr	r3, [r7, #24]
 8006d66:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006d68:	e027      	b.n	8006dba <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d6a:	f107 0308 	add.w	r3, r7, #8
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7fe fdca 	bl	8005908 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006d78:	e01f      	b.n	8006dba <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d7a:	4b21      	ldr	r3, [pc, #132]	; (8006e00 <UART_SetConfig+0x900>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 0320 	and.w	r3, r3, #32
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d009      	beq.n	8006d9a <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006d86:	4b1e      	ldr	r3, [pc, #120]	; (8006e00 <UART_SetConfig+0x900>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	08db      	lsrs	r3, r3, #3
 8006d8c:	f003 0303 	and.w	r3, r3, #3
 8006d90:	4a1d      	ldr	r2, [pc, #116]	; (8006e08 <UART_SetConfig+0x908>)
 8006d92:	fa22 f303 	lsr.w	r3, r2, r3
 8006d96:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006d98:	e00f      	b.n	8006dba <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 8006d9a:	4b1b      	ldr	r3, [pc, #108]	; (8006e08 <UART_SetConfig+0x908>)
 8006d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006d9e:	e00c      	b.n	8006dba <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006da0:	4b1a      	ldr	r3, [pc, #104]	; (8006e0c <UART_SetConfig+0x90c>)
 8006da2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006da4:	e009      	b.n	8006dba <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006da6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006daa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006dac:	e005      	b.n	8006dba <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 8006dae:	2300      	movs	r3, #0
 8006db0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006db8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	f000 81e6 	beq.w	800718e <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc6:	4a12      	ldr	r2, [pc, #72]	; (8006e10 <UART_SetConfig+0x910>)
 8006dc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006dcc:	461a      	mov	r2, r3
 8006dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8006dd4:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	685a      	ldr	r2, [r3, #4]
 8006dda:	4613      	mov	r3, r2
 8006ddc:	005b      	lsls	r3, r3, #1
 8006dde:	4413      	add	r3, r2
 8006de0:	6a3a      	ldr	r2, [r7, #32]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d305      	bcc.n	8006df2 <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006dec:	6a3a      	ldr	r2, [r7, #32]
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d910      	bls.n	8006e14 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8006df8:	e1c9      	b.n	800718e <UART_SetConfig+0xc8e>
 8006dfa:	bf00      	nop
 8006dfc:	40011c00 	.word	0x40011c00
 8006e00:	58024400 	.word	0x58024400
 8006e04:	58000c00 	.word	0x58000c00
 8006e08:	03d09000 	.word	0x03d09000
 8006e0c:	003d0900 	.word	0x003d0900
 8006e10:	0800a718 	.word	0x0800a718
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e16:	4618      	mov	r0, r3
 8006e18:	f04f 0100 	mov.w	r1, #0
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e20:	4ac1      	ldr	r2, [pc, #772]	; (8007128 <UART_SetConfig+0xc28>)
 8006e22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e26:	b29a      	uxth	r2, r3
 8006e28:	f04f 0300 	mov.w	r3, #0
 8006e2c:	f7f9 fa70 	bl	8000310 <__aeabi_uldivmod>
 8006e30:	4602      	mov	r2, r0
 8006e32:	460b      	mov	r3, r1
 8006e34:	4610      	mov	r0, r2
 8006e36:	4619      	mov	r1, r3
 8006e38:	f04f 0200 	mov.w	r2, #0
 8006e3c:	f04f 0300 	mov.w	r3, #0
 8006e40:	020b      	lsls	r3, r1, #8
 8006e42:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006e46:	0202      	lsls	r2, r0, #8
 8006e48:	6879      	ldr	r1, [r7, #4]
 8006e4a:	6849      	ldr	r1, [r1, #4]
 8006e4c:	0849      	lsrs	r1, r1, #1
 8006e4e:	4608      	mov	r0, r1
 8006e50:	f04f 0100 	mov.w	r1, #0
 8006e54:	1814      	adds	r4, r2, r0
 8006e56:	eb43 0501 	adc.w	r5, r3, r1
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	461a      	mov	r2, r3
 8006e60:	f04f 0300 	mov.w	r3, #0
 8006e64:	4620      	mov	r0, r4
 8006e66:	4629      	mov	r1, r5
 8006e68:	f7f9 fa52 	bl	8000310 <__aeabi_uldivmod>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	460b      	mov	r3, r1
 8006e70:	4613      	mov	r3, r2
 8006e72:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e7a:	d308      	bcc.n	8006e8e <UART_SetConfig+0x98e>
 8006e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e82:	d204      	bcs.n	8006e8e <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e8a:	60da      	str	r2, [r3, #12]
 8006e8c:	e17f      	b.n	800718e <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8006e94:	e17b      	b.n	800718e <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	69db      	ldr	r3, [r3, #28]
 8006e9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e9e:	f040 80be 	bne.w	800701e <UART_SetConfig+0xb1e>
  {
    switch (clocksource)
 8006ea2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006ea6:	2b20      	cmp	r3, #32
 8006ea8:	dc48      	bgt.n	8006f3c <UART_SetConfig+0xa3c>
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	db7b      	blt.n	8006fa6 <UART_SetConfig+0xaa6>
 8006eae:	2b20      	cmp	r3, #32
 8006eb0:	d879      	bhi.n	8006fa6 <UART_SetConfig+0xaa6>
 8006eb2:	a201      	add	r2, pc, #4	; (adr r2, 8006eb8 <UART_SetConfig+0x9b8>)
 8006eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb8:	08006f43 	.word	0x08006f43
 8006ebc:	08006f4b 	.word	0x08006f4b
 8006ec0:	08006fa7 	.word	0x08006fa7
 8006ec4:	08006fa7 	.word	0x08006fa7
 8006ec8:	08006f53 	.word	0x08006f53
 8006ecc:	08006fa7 	.word	0x08006fa7
 8006ed0:	08006fa7 	.word	0x08006fa7
 8006ed4:	08006fa7 	.word	0x08006fa7
 8006ed8:	08006f63 	.word	0x08006f63
 8006edc:	08006fa7 	.word	0x08006fa7
 8006ee0:	08006fa7 	.word	0x08006fa7
 8006ee4:	08006fa7 	.word	0x08006fa7
 8006ee8:	08006fa7 	.word	0x08006fa7
 8006eec:	08006fa7 	.word	0x08006fa7
 8006ef0:	08006fa7 	.word	0x08006fa7
 8006ef4:	08006fa7 	.word	0x08006fa7
 8006ef8:	08006f73 	.word	0x08006f73
 8006efc:	08006fa7 	.word	0x08006fa7
 8006f00:	08006fa7 	.word	0x08006fa7
 8006f04:	08006fa7 	.word	0x08006fa7
 8006f08:	08006fa7 	.word	0x08006fa7
 8006f0c:	08006fa7 	.word	0x08006fa7
 8006f10:	08006fa7 	.word	0x08006fa7
 8006f14:	08006fa7 	.word	0x08006fa7
 8006f18:	08006fa7 	.word	0x08006fa7
 8006f1c:	08006fa7 	.word	0x08006fa7
 8006f20:	08006fa7 	.word	0x08006fa7
 8006f24:	08006fa7 	.word	0x08006fa7
 8006f28:	08006fa7 	.word	0x08006fa7
 8006f2c:	08006fa7 	.word	0x08006fa7
 8006f30:	08006fa7 	.word	0x08006fa7
 8006f34:	08006fa7 	.word	0x08006fa7
 8006f38:	08006f99 	.word	0x08006f99
 8006f3c:	2b40      	cmp	r3, #64	; 0x40
 8006f3e:	d02e      	beq.n	8006f9e <UART_SetConfig+0xa9e>
 8006f40:	e031      	b.n	8006fa6 <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f42:	f7fd fc0f 	bl	8004764 <HAL_RCC_GetPCLK1Freq>
 8006f46:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006f48:	e033      	b.n	8006fb2 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f4a:	f7fd fc21 	bl	8004790 <HAL_RCC_GetPCLK2Freq>
 8006f4e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006f50:	e02f      	b.n	8006fb2 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f52:	f107 0314 	add.w	r3, r7, #20
 8006f56:	4618      	mov	r0, r3
 8006f58:	f7fe fb82 	bl	8005660 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006f5c:	69bb      	ldr	r3, [r7, #24]
 8006f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006f60:	e027      	b.n	8006fb2 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f62:	f107 0308 	add.w	r3, r7, #8
 8006f66:	4618      	mov	r0, r3
 8006f68:	f7fe fcce 	bl	8005908 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006f70:	e01f      	b.n	8006fb2 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f72:	4b6e      	ldr	r3, [pc, #440]	; (800712c <UART_SetConfig+0xc2c>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f003 0320 	and.w	r3, r3, #32
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d009      	beq.n	8006f92 <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006f7e:	4b6b      	ldr	r3, [pc, #428]	; (800712c <UART_SetConfig+0xc2c>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	08db      	lsrs	r3, r3, #3
 8006f84:	f003 0303 	and.w	r3, r3, #3
 8006f88:	4a69      	ldr	r2, [pc, #420]	; (8007130 <UART_SetConfig+0xc30>)
 8006f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006f90:	e00f      	b.n	8006fb2 <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 8006f92:	4b67      	ldr	r3, [pc, #412]	; (8007130 <UART_SetConfig+0xc30>)
 8006f94:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006f96:	e00c      	b.n	8006fb2 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006f98:	4b66      	ldr	r3, [pc, #408]	; (8007134 <UART_SetConfig+0xc34>)
 8006f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006f9c:	e009      	b.n	8006fb2 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006fa4:	e005      	b.n	8006fb2 <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006fb0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	f000 80ea 	beq.w	800718e <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fbe:	4a5a      	ldr	r2, [pc, #360]	; (8007128 <UART_SetConfig+0xc28>)
 8006fc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006fcc:	005a      	lsls	r2, r3, #1
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	085b      	lsrs	r3, r3, #1
 8006fd4:	441a      	add	r2, r3
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fe4:	2b0f      	cmp	r3, #15
 8006fe6:	d916      	bls.n	8007016 <UART_SetConfig+0xb16>
 8006fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fee:	d212      	bcs.n	8007016 <UART_SetConfig+0xb16>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ff2:	b29b      	uxth	r3, r3
 8006ff4:	f023 030f 	bic.w	r3, r3, #15
 8006ff8:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ffc:	085b      	lsrs	r3, r3, #1
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	f003 0307 	and.w	r3, r3, #7
 8007004:	b29a      	uxth	r2, r3
 8007006:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007008:	4313      	orrs	r3, r2
 800700a:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007012:	60da      	str	r2, [r3, #12]
 8007014:	e0bb      	b.n	800718e <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800701c:	e0b7      	b.n	800718e <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800701e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007022:	2b20      	cmp	r3, #32
 8007024:	dc4a      	bgt.n	80070bc <UART_SetConfig+0xbbc>
 8007026:	2b00      	cmp	r3, #0
 8007028:	f2c0 8086 	blt.w	8007138 <UART_SetConfig+0xc38>
 800702c:	2b20      	cmp	r3, #32
 800702e:	f200 8083 	bhi.w	8007138 <UART_SetConfig+0xc38>
 8007032:	a201      	add	r2, pc, #4	; (adr r2, 8007038 <UART_SetConfig+0xb38>)
 8007034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007038:	080070c3 	.word	0x080070c3
 800703c:	080070cb 	.word	0x080070cb
 8007040:	08007139 	.word	0x08007139
 8007044:	08007139 	.word	0x08007139
 8007048:	080070d3 	.word	0x080070d3
 800704c:	08007139 	.word	0x08007139
 8007050:	08007139 	.word	0x08007139
 8007054:	08007139 	.word	0x08007139
 8007058:	080070e3 	.word	0x080070e3
 800705c:	08007139 	.word	0x08007139
 8007060:	08007139 	.word	0x08007139
 8007064:	08007139 	.word	0x08007139
 8007068:	08007139 	.word	0x08007139
 800706c:	08007139 	.word	0x08007139
 8007070:	08007139 	.word	0x08007139
 8007074:	08007139 	.word	0x08007139
 8007078:	080070f3 	.word	0x080070f3
 800707c:	08007139 	.word	0x08007139
 8007080:	08007139 	.word	0x08007139
 8007084:	08007139 	.word	0x08007139
 8007088:	08007139 	.word	0x08007139
 800708c:	08007139 	.word	0x08007139
 8007090:	08007139 	.word	0x08007139
 8007094:	08007139 	.word	0x08007139
 8007098:	08007139 	.word	0x08007139
 800709c:	08007139 	.word	0x08007139
 80070a0:	08007139 	.word	0x08007139
 80070a4:	08007139 	.word	0x08007139
 80070a8:	08007139 	.word	0x08007139
 80070ac:	08007139 	.word	0x08007139
 80070b0:	08007139 	.word	0x08007139
 80070b4:	08007139 	.word	0x08007139
 80070b8:	08007119 	.word	0x08007119
 80070bc:	2b40      	cmp	r3, #64	; 0x40
 80070be:	d02e      	beq.n	800711e <UART_SetConfig+0xc1e>
 80070c0:	e03a      	b.n	8007138 <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070c2:	f7fd fb4f 	bl	8004764 <HAL_RCC_GetPCLK1Freq>
 80070c6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80070c8:	e03c      	b.n	8007144 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070ca:	f7fd fb61 	bl	8004790 <HAL_RCC_GetPCLK2Freq>
 80070ce:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80070d0:	e038      	b.n	8007144 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80070d2:	f107 0314 	add.w	r3, r7, #20
 80070d6:	4618      	mov	r0, r3
 80070d8:	f7fe fac2 	bl	8005660 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80070dc:	69bb      	ldr	r3, [r7, #24]
 80070de:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80070e0:	e030      	b.n	8007144 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070e2:	f107 0308 	add.w	r3, r7, #8
 80070e6:	4618      	mov	r0, r3
 80070e8:	f7fe fc0e 	bl	8005908 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80070f0:	e028      	b.n	8007144 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80070f2:	4b0e      	ldr	r3, [pc, #56]	; (800712c <UART_SetConfig+0xc2c>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f003 0320 	and.w	r3, r3, #32
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d009      	beq.n	8007112 <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80070fe:	4b0b      	ldr	r3, [pc, #44]	; (800712c <UART_SetConfig+0xc2c>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	08db      	lsrs	r3, r3, #3
 8007104:	f003 0303 	and.w	r3, r3, #3
 8007108:	4a09      	ldr	r2, [pc, #36]	; (8007130 <UART_SetConfig+0xc30>)
 800710a:	fa22 f303 	lsr.w	r3, r2, r3
 800710e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007110:	e018      	b.n	8007144 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 8007112:	4b07      	ldr	r3, [pc, #28]	; (8007130 <UART_SetConfig+0xc30>)
 8007114:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007116:	e015      	b.n	8007144 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007118:	4b06      	ldr	r3, [pc, #24]	; (8007134 <UART_SetConfig+0xc34>)
 800711a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800711c:	e012      	b.n	8007144 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800711e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007122:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007124:	e00e      	b.n	8007144 <UART_SetConfig+0xc44>
 8007126:	bf00      	nop
 8007128:	0800a718 	.word	0x0800a718
 800712c:	58024400 	.word	0x58024400
 8007130:	03d09000 	.word	0x03d09000
 8007134:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8007138:	2300      	movs	r3, #0
 800713a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800713c:	2301      	movs	r3, #1
 800713e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8007142:	bf00      	nop
    }

    if (pclk != 0U)
 8007144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007146:	2b00      	cmp	r3, #0
 8007148:	d021      	beq.n	800718e <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800714e:	4a1a      	ldr	r2, [pc, #104]	; (80071b8 <UART_SetConfig+0xcb8>)
 8007150:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007154:	461a      	mov	r2, r3
 8007156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007158:	fbb3 f2f2 	udiv	r2, r3, r2
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	085b      	lsrs	r3, r3, #1
 8007162:	441a      	add	r2, r3
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	fbb2 f3f3 	udiv	r3, r2, r3
 800716c:	b29b      	uxth	r3, r3
 800716e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007172:	2b0f      	cmp	r3, #15
 8007174:	d908      	bls.n	8007188 <UART_SetConfig+0xc88>
 8007176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007178:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800717c:	d204      	bcs.n	8007188 <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = usartdiv;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007184:	60da      	str	r2, [r3, #12]
 8007186:	e002      	b.n	800718e <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2201      	movs	r2, #1
 8007192:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2201      	movs	r2, #1
 800719a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2200      	movs	r2, #0
 80071a2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2200      	movs	r2, #0
 80071a8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80071aa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3738      	adds	r7, #56	; 0x38
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bdb0      	pop	{r4, r5, r7, pc}
 80071b6:	bf00      	nop
 80071b8:	0800a718 	.word	0x0800a718

080071bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80071bc:	b480      	push	{r7}
 80071be:	b083      	sub	sp, #12
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071c8:	f003 0301 	and.w	r3, r3, #1
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d00a      	beq.n	80071e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	430a      	orrs	r2, r1
 80071e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071ea:	f003 0302 	and.w	r3, r3, #2
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00a      	beq.n	8007208 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	430a      	orrs	r2, r1
 8007206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800720c:	f003 0304 	and.w	r3, r3, #4
 8007210:	2b00      	cmp	r3, #0
 8007212:	d00a      	beq.n	800722a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	430a      	orrs	r2, r1
 8007228:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800722e:	f003 0308 	and.w	r3, r3, #8
 8007232:	2b00      	cmp	r3, #0
 8007234:	d00a      	beq.n	800724c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	430a      	orrs	r2, r1
 800724a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007250:	f003 0310 	and.w	r3, r3, #16
 8007254:	2b00      	cmp	r3, #0
 8007256:	d00a      	beq.n	800726e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	430a      	orrs	r2, r1
 800726c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007272:	f003 0320 	and.w	r3, r3, #32
 8007276:	2b00      	cmp	r3, #0
 8007278:	d00a      	beq.n	8007290 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	689b      	ldr	r3, [r3, #8]
 8007280:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	430a      	orrs	r2, r1
 800728e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007298:	2b00      	cmp	r3, #0
 800729a:	d01a      	beq.n	80072d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	430a      	orrs	r2, r1
 80072b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072ba:	d10a      	bne.n	80072d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	430a      	orrs	r2, r1
 80072d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d00a      	beq.n	80072f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	430a      	orrs	r2, r1
 80072f2:	605a      	str	r2, [r3, #4]
  }
}
 80072f4:	bf00      	nop
 80072f6:	370c      	adds	r7, #12
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr

08007300 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b086      	sub	sp, #24
 8007304:	af02      	add	r7, sp, #8
 8007306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007310:	f7fb fa58 	bl	80027c4 <HAL_GetTick>
 8007314:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f003 0308 	and.w	r3, r3, #8
 8007320:	2b08      	cmp	r3, #8
 8007322:	d10e      	bne.n	8007342 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007324:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007328:	9300      	str	r3, [sp, #0]
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2200      	movs	r2, #0
 800732e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 f82f 	bl	8007396 <UART_WaitOnFlagUntilTimeout>
 8007338:	4603      	mov	r3, r0
 800733a:	2b00      	cmp	r3, #0
 800733c:	d001      	beq.n	8007342 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800733e:	2303      	movs	r3, #3
 8007340:	e025      	b.n	800738e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f003 0304 	and.w	r3, r3, #4
 800734c:	2b04      	cmp	r3, #4
 800734e:	d10e      	bne.n	800736e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007350:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007354:	9300      	str	r3, [sp, #0]
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2200      	movs	r2, #0
 800735a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 f819 	bl	8007396 <UART_WaitOnFlagUntilTimeout>
 8007364:	4603      	mov	r3, r0
 8007366:	2b00      	cmp	r3, #0
 8007368:	d001      	beq.n	800736e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800736a:	2303      	movs	r3, #3
 800736c:	e00f      	b.n	800738e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2220      	movs	r2, #32
 8007372:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2220      	movs	r2, #32
 800737a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2200      	movs	r2, #0
 8007382:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2200      	movs	r2, #0
 8007388:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800738c:	2300      	movs	r3, #0
}
 800738e:	4618      	mov	r0, r3
 8007390:	3710      	adds	r7, #16
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}

08007396 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007396:	b580      	push	{r7, lr}
 8007398:	b084      	sub	sp, #16
 800739a:	af00      	add	r7, sp, #0
 800739c:	60f8      	str	r0, [r7, #12]
 800739e:	60b9      	str	r1, [r7, #8]
 80073a0:	603b      	str	r3, [r7, #0]
 80073a2:	4613      	mov	r3, r2
 80073a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073a6:	e062      	b.n	800746e <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073a8:	69bb      	ldr	r3, [r7, #24]
 80073aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ae:	d05e      	beq.n	800746e <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073b0:	f7fb fa08 	bl	80027c4 <HAL_GetTick>
 80073b4:	4602      	mov	r2, r0
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	1ad3      	subs	r3, r2, r3
 80073ba:	69ba      	ldr	r2, [r7, #24]
 80073bc:	429a      	cmp	r2, r3
 80073be:	d302      	bcc.n	80073c6 <UART_WaitOnFlagUntilTimeout+0x30>
 80073c0:	69bb      	ldr	r3, [r7, #24]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d11d      	bne.n	8007402 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80073d4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	689a      	ldr	r2, [r3, #8]
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f022 0201 	bic.w	r2, r2, #1
 80073e4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2220      	movs	r2, #32
 80073ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2220      	movs	r2, #32
 80073f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2200      	movs	r2, #0
 80073fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80073fe:	2303      	movs	r3, #3
 8007400:	e045      	b.n	800748e <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f003 0304 	and.w	r3, r3, #4
 800740c:	2b00      	cmp	r3, #0
 800740e:	d02e      	beq.n	800746e <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	69db      	ldr	r3, [r3, #28]
 8007416:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800741a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800741e:	d126      	bne.n	800746e <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007428:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007438:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	689a      	ldr	r2, [r3, #8]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f022 0201 	bic.w	r2, r2, #1
 8007448:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2220      	movs	r2, #32
 800744e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2220      	movs	r2, #32
 8007456:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2220      	movs	r2, #32
 800745e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2200      	movs	r2, #0
 8007466:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800746a:	2303      	movs	r3, #3
 800746c:	e00f      	b.n	800748e <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	69da      	ldr	r2, [r3, #28]
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	4013      	ands	r3, r2
 8007478:	68ba      	ldr	r2, [r7, #8]
 800747a:	429a      	cmp	r2, r3
 800747c:	bf0c      	ite	eq
 800747e:	2301      	moveq	r3, #1
 8007480:	2300      	movne	r3, #0
 8007482:	b2db      	uxtb	r3, r3
 8007484:	461a      	mov	r2, r3
 8007486:	79fb      	ldrb	r3, [r7, #7]
 8007488:	429a      	cmp	r2, r3
 800748a:	d08d      	beq.n	80073a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800748c:	2300      	movs	r3, #0
}
 800748e:	4618      	mov	r0, r3
 8007490:	3710      	adds	r7, #16
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}

08007496 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007496:	b480      	push	{r7}
 8007498:	b085      	sub	sp, #20
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d101      	bne.n	80074ac <HAL_UARTEx_DisableFifoMode+0x16>
 80074a8:	2302      	movs	r3, #2
 80074aa:	e027      	b.n	80074fc <HAL_UARTEx_DisableFifoMode+0x66>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2201      	movs	r2, #1
 80074b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2224      	movs	r2, #36	; 0x24
 80074b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f022 0201 	bic.w	r2, r2, #1
 80074d2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80074da:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2220      	movs	r2, #32
 80074ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2200      	movs	r2, #0
 80074f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80074fa:	2300      	movs	r3, #0
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3714      	adds	r7, #20
 8007500:	46bd      	mov	sp, r7
 8007502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007506:	4770      	bx	lr

08007508 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b084      	sub	sp, #16
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
 8007510:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007518:	2b01      	cmp	r3, #1
 800751a:	d101      	bne.n	8007520 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800751c:	2302      	movs	r3, #2
 800751e:	e02d      	b.n	800757c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2224      	movs	r2, #36	; 0x24
 800752c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f022 0201 	bic.w	r2, r2, #1
 8007546:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	683a      	ldr	r2, [r7, #0]
 8007558:	430a      	orrs	r2, r1
 800755a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 f84f 	bl	8007600 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	68fa      	ldr	r2, [r7, #12]
 8007568:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2220      	movs	r2, #32
 800756e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2200      	movs	r2, #0
 8007576:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800757a:	2300      	movs	r3, #0
}
 800757c:	4618      	mov	r0, r3
 800757e:	3710      	adds	r7, #16
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007594:	2b01      	cmp	r3, #1
 8007596:	d101      	bne.n	800759c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007598:	2302      	movs	r3, #2
 800759a:	e02d      	b.n	80075f8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2201      	movs	r2, #1
 80075a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2224      	movs	r2, #36	; 0x24
 80075a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	681a      	ldr	r2, [r3, #0]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f022 0201 	bic.w	r2, r2, #1
 80075c2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	683a      	ldr	r2, [r7, #0]
 80075d4:	430a      	orrs	r2, r1
 80075d6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f000 f811 	bl	8007600 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	68fa      	ldr	r2, [r7, #12]
 80075e4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2220      	movs	r2, #32
 80075ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2200      	movs	r2, #0
 80075f2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80075f6:	2300      	movs	r3, #0
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3710      	adds	r7, #16
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007600:	b480      	push	{r7}
 8007602:	b085      	sub	sp, #20
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800760c:	2b00      	cmp	r3, #0
 800760e:	d108      	bne.n	8007622 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2201      	movs	r2, #1
 8007614:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007620:	e031      	b.n	8007686 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007622:	2310      	movs	r3, #16
 8007624:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007626:	2310      	movs	r3, #16
 8007628:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	689b      	ldr	r3, [r3, #8]
 8007630:	0e5b      	lsrs	r3, r3, #25
 8007632:	b2db      	uxtb	r3, r3
 8007634:	f003 0307 	and.w	r3, r3, #7
 8007638:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	0f5b      	lsrs	r3, r3, #29
 8007642:	b2db      	uxtb	r3, r3
 8007644:	f003 0307 	and.w	r3, r3, #7
 8007648:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800764a:	7bbb      	ldrb	r3, [r7, #14]
 800764c:	7b3a      	ldrb	r2, [r7, #12]
 800764e:	4911      	ldr	r1, [pc, #68]	; (8007694 <UARTEx_SetNbDataToProcess+0x94>)
 8007650:	5c8a      	ldrb	r2, [r1, r2]
 8007652:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007656:	7b3a      	ldrb	r2, [r7, #12]
 8007658:	490f      	ldr	r1, [pc, #60]	; (8007698 <UARTEx_SetNbDataToProcess+0x98>)
 800765a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800765c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007660:	b29a      	uxth	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007668:	7bfb      	ldrb	r3, [r7, #15]
 800766a:	7b7a      	ldrb	r2, [r7, #13]
 800766c:	4909      	ldr	r1, [pc, #36]	; (8007694 <UARTEx_SetNbDataToProcess+0x94>)
 800766e:	5c8a      	ldrb	r2, [r1, r2]
 8007670:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007674:	7b7a      	ldrb	r2, [r7, #13]
 8007676:	4908      	ldr	r1, [pc, #32]	; (8007698 <UARTEx_SetNbDataToProcess+0x98>)
 8007678:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800767a:	fb93 f3f2 	sdiv	r3, r3, r2
 800767e:	b29a      	uxth	r2, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007686:	bf00      	nop
 8007688:	3714      	adds	r7, #20
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop
 8007694:	0800a730 	.word	0x0800a730
 8007698:	0800a738 	.word	0x0800a738

0800769c <__NVIC_SetPriority>:
{
 800769c:	b480      	push	{r7}
 800769e:	b083      	sub	sp, #12
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	4603      	mov	r3, r0
 80076a4:	6039      	str	r1, [r7, #0]
 80076a6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80076a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	db0a      	blt.n	80076c6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	b2da      	uxtb	r2, r3
 80076b4:	490c      	ldr	r1, [pc, #48]	; (80076e8 <__NVIC_SetPriority+0x4c>)
 80076b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80076ba:	0112      	lsls	r2, r2, #4
 80076bc:	b2d2      	uxtb	r2, r2
 80076be:	440b      	add	r3, r1
 80076c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80076c4:	e00a      	b.n	80076dc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	b2da      	uxtb	r2, r3
 80076ca:	4908      	ldr	r1, [pc, #32]	; (80076ec <__NVIC_SetPriority+0x50>)
 80076cc:	88fb      	ldrh	r3, [r7, #6]
 80076ce:	f003 030f 	and.w	r3, r3, #15
 80076d2:	3b04      	subs	r3, #4
 80076d4:	0112      	lsls	r2, r2, #4
 80076d6:	b2d2      	uxtb	r2, r2
 80076d8:	440b      	add	r3, r1
 80076da:	761a      	strb	r2, [r3, #24]
}
 80076dc:	bf00      	nop
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr
 80076e8:	e000e100 	.word	0xe000e100
 80076ec:	e000ed00 	.word	0xe000ed00

080076f0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80076f0:	b580      	push	{r7, lr}
 80076f2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80076f4:	4b05      	ldr	r3, [pc, #20]	; (800770c <SysTick_Handler+0x1c>)
 80076f6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80076f8:	f001 feac 	bl	8009454 <xTaskGetSchedulerState>
 80076fc:	4603      	mov	r3, r0
 80076fe:	2b01      	cmp	r3, #1
 8007700:	d001      	beq.n	8007706 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007702:	f002 fcb1 	bl	800a068 <xPortSysTickHandler>
  }
}
 8007706:	bf00      	nop
 8007708:	bd80      	pop	{r7, pc}
 800770a:	bf00      	nop
 800770c:	e000e010 	.word	0xe000e010

08007710 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007710:	b580      	push	{r7, lr}
 8007712:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007714:	2100      	movs	r1, #0
 8007716:	f06f 0004 	mvn.w	r0, #4
 800771a:	f7ff ffbf 	bl	800769c <__NVIC_SetPriority>
#endif
}
 800771e:	bf00      	nop
 8007720:	bd80      	pop	{r7, pc}
	...

08007724 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007724:	b580      	push	{r7, lr}
 8007726:	b082      	sub	sp, #8
 8007728:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800772a:	f3ef 8305 	mrs	r3, IPSR
 800772e:	603b      	str	r3, [r7, #0]
  return(result);
 8007730:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007732:	2b00      	cmp	r3, #0
 8007734:	d003      	beq.n	800773e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007736:	f06f 0305 	mvn.w	r3, #5
 800773a:	607b      	str	r3, [r7, #4]
 800773c:	e00f      	b.n	800775e <osKernelInitialize+0x3a>
  }
  else {
    if (KernelState == osKernelInactive) {
 800773e:	4b0a      	ldr	r3, [pc, #40]	; (8007768 <osKernelInitialize+0x44>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d108      	bne.n	8007758 <osKernelInitialize+0x34>
      #if defined(USE_TRACE_EVENT_RECORDER)
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
 8007746:	4809      	ldr	r0, [pc, #36]	; (800776c <osKernelInitialize+0x48>)
 8007748:	f002 fe82 	bl	800a450 <vPortDefineHeapRegions>
      #endif
      KernelState = osKernelReady;
 800774c:	4b06      	ldr	r3, [pc, #24]	; (8007768 <osKernelInitialize+0x44>)
 800774e:	2201      	movs	r2, #1
 8007750:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007752:	2300      	movs	r3, #0
 8007754:	607b      	str	r3, [r7, #4]
 8007756:	e002      	b.n	800775e <osKernelInitialize+0x3a>
    } else {
      stat = osError;
 8007758:	f04f 33ff 	mov.w	r3, #4294967295
 800775c:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800775e:	687b      	ldr	r3, [r7, #4]
}
 8007760:	4618      	mov	r0, r3
 8007762:	3708      	adds	r7, #8
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}
 8007768:	20000130 	.word	0x20000130
 800776c:	20000014 	.word	0x20000014

08007770 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007770:	b580      	push	{r7, lr}
 8007772:	b082      	sub	sp, #8
 8007774:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007776:	f3ef 8305 	mrs	r3, IPSR
 800777a:	603b      	str	r3, [r7, #0]
  return(result);
 800777c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800777e:	2b00      	cmp	r3, #0
 8007780:	d003      	beq.n	800778a <osKernelStart+0x1a>
    stat = osErrorISR;
 8007782:	f06f 0305 	mvn.w	r3, #5
 8007786:	607b      	str	r3, [r7, #4]
 8007788:	e010      	b.n	80077ac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800778a:	4b0b      	ldr	r3, [pc, #44]	; (80077b8 <osKernelStart+0x48>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	2b01      	cmp	r3, #1
 8007790:	d109      	bne.n	80077a6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007792:	f7ff ffbd 	bl	8007710 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007796:	4b08      	ldr	r3, [pc, #32]	; (80077b8 <osKernelStart+0x48>)
 8007798:	2202      	movs	r2, #2
 800779a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800779c:	f001 f9a8 	bl	8008af0 <vTaskStartScheduler>
      stat = osOK;
 80077a0:	2300      	movs	r3, #0
 80077a2:	607b      	str	r3, [r7, #4]
 80077a4:	e002      	b.n	80077ac <osKernelStart+0x3c>
    } else {
      stat = osError;
 80077a6:	f04f 33ff 	mov.w	r3, #4294967295
 80077aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80077ac:	687b      	ldr	r3, [r7, #4]
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3708      	adds	r7, #8
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}
 80077b6:	bf00      	nop
 80077b8:	20000130 	.word	0x20000130

080077bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80077bc:	b580      	push	{r7, lr}
 80077be:	b08e      	sub	sp, #56	; 0x38
 80077c0:	af04      	add	r7, sp, #16
 80077c2:	60f8      	str	r0, [r7, #12]
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80077c8:	2300      	movs	r3, #0
 80077ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80077cc:	f3ef 8305 	mrs	r3, IPSR
 80077d0:	617b      	str	r3, [r7, #20]
  return(result);
 80077d2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d17f      	bne.n	80078d8 <osThreadNew+0x11c>
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d07c      	beq.n	80078d8 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 80077de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80077e2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80077e4:	2318      	movs	r3, #24
 80077e6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80077e8:	2300      	movs	r3, #0
 80077ea:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80077ec:	f04f 33ff 	mov.w	r3, #4294967295
 80077f0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d045      	beq.n	8007884 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d002      	beq.n	8007806 <osThreadNew+0x4a>
        name = attr->name;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	699b      	ldr	r3, [r3, #24]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d002      	beq.n	8007814 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	699b      	ldr	r3, [r3, #24]
 8007812:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007814:	69fb      	ldr	r3, [r7, #28]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d008      	beq.n	800782c <osThreadNew+0x70>
 800781a:	69fb      	ldr	r3, [r7, #28]
 800781c:	2b38      	cmp	r3, #56	; 0x38
 800781e:	d805      	bhi.n	800782c <osThreadNew+0x70>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	f003 0301 	and.w	r3, r3, #1
 8007828:	2b00      	cmp	r3, #0
 800782a:	d001      	beq.n	8007830 <osThreadNew+0x74>
        return (NULL);
 800782c:	2300      	movs	r3, #0
 800782e:	e054      	b.n	80078da <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	695b      	ldr	r3, [r3, #20]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d003      	beq.n	8007840 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	695b      	ldr	r3, [r3, #20]
 800783c:	089b      	lsrs	r3, r3, #2
 800783e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d00e      	beq.n	8007866 <osThreadNew+0xaa>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	2b5b      	cmp	r3, #91	; 0x5b
 800784e:	d90a      	bls.n	8007866 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007854:	2b00      	cmp	r3, #0
 8007856:	d006      	beq.n	8007866 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	695b      	ldr	r3, [r3, #20]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d002      	beq.n	8007866 <osThreadNew+0xaa>
        mem = 1;
 8007860:	2301      	movs	r3, #1
 8007862:	61bb      	str	r3, [r7, #24]
 8007864:	e010      	b.n	8007888 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	689b      	ldr	r3, [r3, #8]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d10c      	bne.n	8007888 <osThreadNew+0xcc>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d108      	bne.n	8007888 <osThreadNew+0xcc>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	691b      	ldr	r3, [r3, #16]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d104      	bne.n	8007888 <osThreadNew+0xcc>
          mem = 0;
 800787e:	2300      	movs	r3, #0
 8007880:	61bb      	str	r3, [r7, #24]
 8007882:	e001      	b.n	8007888 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8007884:	2300      	movs	r3, #0
 8007886:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007888:	69bb      	ldr	r3, [r7, #24]
 800788a:	2b01      	cmp	r3, #1
 800788c:	d110      	bne.n	80078b0 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007896:	9202      	str	r2, [sp, #8]
 8007898:	9301      	str	r3, [sp, #4]
 800789a:	69fb      	ldr	r3, [r7, #28]
 800789c:	9300      	str	r3, [sp, #0]
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	6a3a      	ldr	r2, [r7, #32]
 80078a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80078a4:	68f8      	ldr	r0, [r7, #12]
 80078a6:	f000 ff4d 	bl	8008744 <xTaskCreateStatic>
 80078aa:	4603      	mov	r3, r0
 80078ac:	613b      	str	r3, [r7, #16]
 80078ae:	e013      	b.n	80078d8 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d110      	bne.n	80078d8 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80078b6:	6a3b      	ldr	r3, [r7, #32]
 80078b8:	b29a      	uxth	r2, r3
 80078ba:	f107 0310 	add.w	r3, r7, #16
 80078be:	9301      	str	r3, [sp, #4]
 80078c0:	69fb      	ldr	r3, [r7, #28]
 80078c2:	9300      	str	r3, [sp, #0]
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80078c8:	68f8      	ldr	r0, [r7, #12]
 80078ca:	f000 ff98 	bl	80087fe <xTaskCreate>
 80078ce:	4603      	mov	r3, r0
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d001      	beq.n	80078d8 <osThreadNew+0x11c>
            hTask = NULL;
 80078d4:	2300      	movs	r3, #0
 80078d6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80078d8:	693b      	ldr	r3, [r7, #16]
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3728      	adds	r7, #40	; 0x28
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}

080078e2 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80078e2:	b580      	push	{r7, lr}
 80078e4:	b084      	sub	sp, #16
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80078ea:	f3ef 8305 	mrs	r3, IPSR
 80078ee:	60bb      	str	r3, [r7, #8]
  return(result);
 80078f0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d003      	beq.n	80078fe <osDelay+0x1c>
    stat = osErrorISR;
 80078f6:	f06f 0305 	mvn.w	r3, #5
 80078fa:	60fb      	str	r3, [r7, #12]
 80078fc:	e007      	b.n	800790e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80078fe:	2300      	movs	r3, #0
 8007900:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d002      	beq.n	800790e <osDelay+0x2c>
      vTaskDelay(ticks);
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f001 f8bd 	bl	8008a88 <vTaskDelay>
    }
  }

  return (stat);
 800790e:	68fb      	ldr	r3, [r7, #12]
}
 8007910:	4618      	mov	r0, r3
 8007912:	3710      	adds	r7, #16
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}

08007918 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007918:	b480      	push	{r7}
 800791a:	b085      	sub	sp, #20
 800791c:	af00      	add	r7, sp, #0
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	60b9      	str	r1, [r7, #8]
 8007922:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	4a07      	ldr	r2, [pc, #28]	; (8007944 <vApplicationGetIdleTaskMemory+0x2c>)
 8007928:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	4a06      	ldr	r2, [pc, #24]	; (8007948 <vApplicationGetIdleTaskMemory+0x30>)
 800792e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007936:	601a      	str	r2, [r3, #0]
}
 8007938:	bf00      	nop
 800793a:	3714      	adds	r7, #20
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr
 8007944:	20008134 	.word	0x20008134
 8007948:	20008190 	.word	0x20008190

0800794c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800794c:	b480      	push	{r7}
 800794e:	b085      	sub	sp, #20
 8007950:	af00      	add	r7, sp, #0
 8007952:	60f8      	str	r0, [r7, #12]
 8007954:	60b9      	str	r1, [r7, #8]
 8007956:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	4a07      	ldr	r2, [pc, #28]	; (8007978 <vApplicationGetTimerTaskMemory+0x2c>)
 800795c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	4a06      	ldr	r2, [pc, #24]	; (800797c <vApplicationGetTimerTaskMemory+0x30>)
 8007962:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f44f 7200 	mov.w	r2, #512	; 0x200
 800796a:	601a      	str	r2, [r3, #0]
}
 800796c:	bf00      	nop
 800796e:	3714      	adds	r7, #20
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr
 8007978:	20008590 	.word	0x20008590
 800797c:	200085ec 	.word	0x200085ec

08007980 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8007980:	b580      	push	{r7, lr}
 8007982:	b082      	sub	sp, #8
 8007984:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8007986:	2020      	movs	r0, #32
 8007988:	f002 fbfe 	bl	800a188 <pvPortMalloc>
 800798c:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d00a      	beq.n	80079aa <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2200      	movs	r2, #0
 8007998:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	3304      	adds	r3, #4
 800799e:	4618      	mov	r0, r3
 80079a0:	f000 f930 	bl	8007c04 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80079aa:	687b      	ldr	r3, [r7, #4]
	}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3708      	adds	r7, #8
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b090      	sub	sp, #64	; 0x40
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	60f8      	str	r0, [r7, #12]
 80079bc:	60b9      	str	r1, [r7, #8]
 80079be:	607a      	str	r2, [r7, #4]
 80079c0:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80079c6:	2300      	movs	r3, #0
 80079c8:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80079ca:	2300      	movs	r3, #0
 80079cc:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d10a      	bne.n	80079ea <xEventGroupWaitBits+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80079d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079d8:	f383 8811 	msr	BASEPRI, r3
 80079dc:	f3bf 8f6f 	isb	sy
 80079e0:	f3bf 8f4f 	dsb	sy
 80079e4:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80079e6:	bf00      	nop
 80079e8:	e7fe      	b.n	80079e8 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d00a      	beq.n	8007a0a <xEventGroupWaitBits+0x56>
	__asm volatile
 80079f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079f8:	f383 8811 	msr	BASEPRI, r3
 80079fc:	f3bf 8f6f 	isb	sy
 8007a00:	f3bf 8f4f 	dsb	sy
 8007a04:	61fb      	str	r3, [r7, #28]
}
 8007a06:	bf00      	nop
 8007a08:	e7fe      	b.n	8007a08 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d10a      	bne.n	8007a26 <xEventGroupWaitBits+0x72>
	__asm volatile
 8007a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a14:	f383 8811 	msr	BASEPRI, r3
 8007a18:	f3bf 8f6f 	isb	sy
 8007a1c:	f3bf 8f4f 	dsb	sy
 8007a20:	61bb      	str	r3, [r7, #24]
}
 8007a22:	bf00      	nop
 8007a24:	e7fe      	b.n	8007a24 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a26:	f001 fd15 	bl	8009454 <xTaskGetSchedulerState>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d102      	bne.n	8007a36 <xEventGroupWaitBits+0x82>
 8007a30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d101      	bne.n	8007a3a <xEventGroupWaitBits+0x86>
 8007a36:	2301      	movs	r3, #1
 8007a38:	e000      	b.n	8007a3c <xEventGroupWaitBits+0x88>
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d10a      	bne.n	8007a56 <xEventGroupWaitBits+0xa2>
	__asm volatile
 8007a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a44:	f383 8811 	msr	BASEPRI, r3
 8007a48:	f3bf 8f6f 	isb	sy
 8007a4c:	f3bf 8f4f 	dsb	sy
 8007a50:	617b      	str	r3, [r7, #20]
}
 8007a52:	bf00      	nop
 8007a54:	e7fe      	b.n	8007a54 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8007a56:	f001 f8b1 	bl	8008bbc <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8007a5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8007a60:	683a      	ldr	r2, [r7, #0]
 8007a62:	68b9      	ldr	r1, [r7, #8]
 8007a64:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a66:	f000 f8ab 	bl	8007bc0 <prvTestWaitCondition>
 8007a6a:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8007a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d00e      	beq.n	8007a90 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8007a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a74:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8007a76:	2300      	movs	r3, #0
 8007a78:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d028      	beq.n	8007ad2 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8007a80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a82:	681a      	ldr	r2, [r3, #0]
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	43db      	mvns	r3, r3
 8007a88:	401a      	ands	r2, r3
 8007a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a8c:	601a      	str	r2, [r3, #0]
 8007a8e:	e020      	b.n	8007ad2 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8007a90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d104      	bne.n	8007aa0 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8007a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a98:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	633b      	str	r3, [r7, #48]	; 0x30
 8007a9e:	e018      	b.n	8007ad2 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d003      	beq.n	8007aae <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8007aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aa8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007aac:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d003      	beq.n	8007abc <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8007ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ab6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007aba:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8007abc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007abe:	1d18      	adds	r0, r3, #4
 8007ac0:	68ba      	ldr	r2, [r7, #8]
 8007ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ac8:	4619      	mov	r1, r3
 8007aca:	f001 fa9b 	bl	8009004 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8007ad2:	f001 f881 	bl	8008bd8 <xTaskResumeAll>
 8007ad6:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8007ad8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d031      	beq.n	8007b42 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8007ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d107      	bne.n	8007af4 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8007ae4:	4b19      	ldr	r3, [pc, #100]	; (8007b4c <xEventGroupWaitBits+0x198>)
 8007ae6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007aea:	601a      	str	r2, [r3, #0]
 8007aec:	f3bf 8f4f 	dsb	sy
 8007af0:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8007af4:	f001 fd3a 	bl	800956c <uxTaskResetEventItemValue>
 8007af8:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8007afa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007afc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d11a      	bne.n	8007b3a <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8007b04:	f002 fa1e 	bl	8009f44 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8007b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8007b0e:	683a      	ldr	r2, [r7, #0]
 8007b10:	68b9      	ldr	r1, [r7, #8]
 8007b12:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007b14:	f000 f854 	bl	8007bc0 <prvTestWaitCondition>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d009      	beq.n	8007b32 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d006      	beq.n	8007b32 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8007b24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	43db      	mvns	r3, r3
 8007b2c:	401a      	ands	r2, r3
 8007b2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b30:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8007b32:	2301      	movs	r3, #1
 8007b34:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8007b36:	f002 fa35 	bl	8009fa4 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8007b3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b3c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007b40:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8007b42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3740      	adds	r7, #64	; 0x40
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}
 8007b4c:	e000ed04 	.word	0xe000ed04

08007b50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b086      	sub	sp, #24
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d10a      	bne.n	8007b7a <xEventGroupClearBits+0x2a>
	__asm volatile
 8007b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b68:	f383 8811 	msr	BASEPRI, r3
 8007b6c:	f3bf 8f6f 	isb	sy
 8007b70:	f3bf 8f4f 	dsb	sy
 8007b74:	60fb      	str	r3, [r7, #12]
}
 8007b76:	bf00      	nop
 8007b78:	e7fe      	b.n	8007b78 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d00a      	beq.n	8007b9a <xEventGroupClearBits+0x4a>
	__asm volatile
 8007b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b88:	f383 8811 	msr	BASEPRI, r3
 8007b8c:	f3bf 8f6f 	isb	sy
 8007b90:	f3bf 8f4f 	dsb	sy
 8007b94:	60bb      	str	r3, [r7, #8]
}
 8007b96:	bf00      	nop
 8007b98:	e7fe      	b.n	8007b98 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8007b9a:	f002 f9d3 	bl	8009f44 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007ba4:	697b      	ldr	r3, [r7, #20]
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	43db      	mvns	r3, r3
 8007bac:	401a      	ands	r2, r3
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8007bb2:	f002 f9f7 	bl	8009fa4 <vPortExitCritical>

	return uxReturn;
 8007bb6:	693b      	ldr	r3, [r7, #16]
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3718      	adds	r7, #24
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b087      	sub	sp, #28
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	60f8      	str	r0, [r7, #12]
 8007bc8:	60b9      	str	r1, [r7, #8]
 8007bca:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8007bcc:	2300      	movs	r3, #0
 8007bce:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d107      	bne.n	8007be6 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8007bd6:	68fa      	ldr	r2, [r7, #12]
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	4013      	ands	r3, r2
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d00a      	beq.n	8007bf6 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8007be0:	2301      	movs	r3, #1
 8007be2:	617b      	str	r3, [r7, #20]
 8007be4:	e007      	b.n	8007bf6 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8007be6:	68fa      	ldr	r2, [r7, #12]
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	4013      	ands	r3, r2
 8007bec:	68ba      	ldr	r2, [r7, #8]
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	d101      	bne.n	8007bf6 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8007bf6:	697b      	ldr	r3, [r7, #20]
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	371c      	adds	r7, #28
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c02:	4770      	bx	lr

08007c04 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007c04:	b480      	push	{r7}
 8007c06:	b083      	sub	sp, #12
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	f103 0208 	add.w	r2, r3, #8
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f04f 32ff 	mov.w	r2, #4294967295
 8007c1c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f103 0208 	add.w	r2, r3, #8
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f103 0208 	add.w	r2, r3, #8
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2200      	movs	r2, #0
 8007c36:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007c38:	bf00      	nop
 8007c3a:	370c      	adds	r7, #12
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007c44:	b480      	push	{r7}
 8007c46:	b083      	sub	sp, #12
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007c52:	bf00      	nop
 8007c54:	370c      	adds	r7, #12
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr

08007c5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c5e:	b480      	push	{r7}
 8007c60:	b085      	sub	sp, #20
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	6078      	str	r0, [r7, #4]
 8007c66:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	685b      	ldr	r3, [r3, #4]
 8007c6c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	68fa      	ldr	r2, [r7, #12]
 8007c72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	689a      	ldr	r2, [r3, #8]
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	689b      	ldr	r3, [r3, #8]
 8007c80:	683a      	ldr	r2, [r7, #0]
 8007c82:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	683a      	ldr	r2, [r7, #0]
 8007c88:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	687a      	ldr	r2, [r7, #4]
 8007c8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	1c5a      	adds	r2, r3, #1
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	601a      	str	r2, [r3, #0]
}
 8007c9a:	bf00      	nop
 8007c9c:	3714      	adds	r7, #20
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca4:	4770      	bx	lr

08007ca6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007ca6:	b480      	push	{r7}
 8007ca8:	b085      	sub	sp, #20
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
 8007cae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cbc:	d103      	bne.n	8007cc6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	691b      	ldr	r3, [r3, #16]
 8007cc2:	60fb      	str	r3, [r7, #12]
 8007cc4:	e00c      	b.n	8007ce0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	3308      	adds	r3, #8
 8007cca:	60fb      	str	r3, [r7, #12]
 8007ccc:	e002      	b.n	8007cd4 <vListInsert+0x2e>
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	60fb      	str	r3, [r7, #12]
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	685b      	ldr	r3, [r3, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	68ba      	ldr	r2, [r7, #8]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d2f6      	bcs.n	8007cce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	685a      	ldr	r2, [r3, #4]
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	683a      	ldr	r2, [r7, #0]
 8007cee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	68fa      	ldr	r2, [r7, #12]
 8007cf4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	683a      	ldr	r2, [r7, #0]
 8007cfa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	1c5a      	adds	r2, r3, #1
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	601a      	str	r2, [r3, #0]
}
 8007d0c:	bf00      	nop
 8007d0e:	3714      	adds	r7, #20
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr

08007d18 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b085      	sub	sp, #20
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	691b      	ldr	r3, [r3, #16]
 8007d24:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	687a      	ldr	r2, [r7, #4]
 8007d2c:	6892      	ldr	r2, [r2, #8]
 8007d2e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	689b      	ldr	r3, [r3, #8]
 8007d34:	687a      	ldr	r2, [r7, #4]
 8007d36:	6852      	ldr	r2, [r2, #4]
 8007d38:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	687a      	ldr	r2, [r7, #4]
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d103      	bne.n	8007d4c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	689a      	ldr	r2, [r3, #8]
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	1e5a      	subs	r2, r3, #1
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3714      	adds	r7, #20
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr

08007d6c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b084      	sub	sp, #16
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d10a      	bne.n	8007d96 <xQueueGenericReset+0x2a>
	__asm volatile
 8007d80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d84:	f383 8811 	msr	BASEPRI, r3
 8007d88:	f3bf 8f6f 	isb	sy
 8007d8c:	f3bf 8f4f 	dsb	sy
 8007d90:	60bb      	str	r3, [r7, #8]
}
 8007d92:	bf00      	nop
 8007d94:	e7fe      	b.n	8007d94 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007d96:	f002 f8d5 	bl	8009f44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007da2:	68f9      	ldr	r1, [r7, #12]
 8007da4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007da6:	fb01 f303 	mul.w	r3, r1, r3
 8007daa:	441a      	add	r2, r3
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2200      	movs	r2, #0
 8007db4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681a      	ldr	r2, [r3, #0]
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dc6:	3b01      	subs	r3, #1
 8007dc8:	68f9      	ldr	r1, [r7, #12]
 8007dca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007dcc:	fb01 f303 	mul.w	r3, r1, r3
 8007dd0:	441a      	add	r2, r3
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	22ff      	movs	r2, #255	; 0xff
 8007dda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	22ff      	movs	r2, #255	; 0xff
 8007de2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d114      	bne.n	8007e16 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	691b      	ldr	r3, [r3, #16]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d01a      	beq.n	8007e2a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	3310      	adds	r3, #16
 8007df8:	4618      	mov	r0, r3
 8007dfa:	f001 f96b 	bl	80090d4 <xTaskRemoveFromEventList>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d012      	beq.n	8007e2a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007e04:	4b0c      	ldr	r3, [pc, #48]	; (8007e38 <xQueueGenericReset+0xcc>)
 8007e06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e0a:	601a      	str	r2, [r3, #0]
 8007e0c:	f3bf 8f4f 	dsb	sy
 8007e10:	f3bf 8f6f 	isb	sy
 8007e14:	e009      	b.n	8007e2a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	3310      	adds	r3, #16
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f7ff fef2 	bl	8007c04 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	3324      	adds	r3, #36	; 0x24
 8007e24:	4618      	mov	r0, r3
 8007e26:	f7ff feed 	bl	8007c04 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007e2a:	f002 f8bb 	bl	8009fa4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007e2e:	2301      	movs	r3, #1
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	3710      	adds	r7, #16
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}
 8007e38:	e000ed04 	.word	0xe000ed04

08007e3c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b08e      	sub	sp, #56	; 0x38
 8007e40:	af02      	add	r7, sp, #8
 8007e42:	60f8      	str	r0, [r7, #12]
 8007e44:	60b9      	str	r1, [r7, #8]
 8007e46:	607a      	str	r2, [r7, #4]
 8007e48:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d10a      	bne.n	8007e66 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e54:	f383 8811 	msr	BASEPRI, r3
 8007e58:	f3bf 8f6f 	isb	sy
 8007e5c:	f3bf 8f4f 	dsb	sy
 8007e60:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007e62:	bf00      	nop
 8007e64:	e7fe      	b.n	8007e64 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d10a      	bne.n	8007e82 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e70:	f383 8811 	msr	BASEPRI, r3
 8007e74:	f3bf 8f6f 	isb	sy
 8007e78:	f3bf 8f4f 	dsb	sy
 8007e7c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007e7e:	bf00      	nop
 8007e80:	e7fe      	b.n	8007e80 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d002      	beq.n	8007e8e <xQueueGenericCreateStatic+0x52>
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d001      	beq.n	8007e92 <xQueueGenericCreateStatic+0x56>
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e000      	b.n	8007e94 <xQueueGenericCreateStatic+0x58>
 8007e92:	2300      	movs	r3, #0
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d10a      	bne.n	8007eae <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e9c:	f383 8811 	msr	BASEPRI, r3
 8007ea0:	f3bf 8f6f 	isb	sy
 8007ea4:	f3bf 8f4f 	dsb	sy
 8007ea8:	623b      	str	r3, [r7, #32]
}
 8007eaa:	bf00      	nop
 8007eac:	e7fe      	b.n	8007eac <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d102      	bne.n	8007eba <xQueueGenericCreateStatic+0x7e>
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d101      	bne.n	8007ebe <xQueueGenericCreateStatic+0x82>
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e000      	b.n	8007ec0 <xQueueGenericCreateStatic+0x84>
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d10a      	bne.n	8007eda <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec8:	f383 8811 	msr	BASEPRI, r3
 8007ecc:	f3bf 8f6f 	isb	sy
 8007ed0:	f3bf 8f4f 	dsb	sy
 8007ed4:	61fb      	str	r3, [r7, #28]
}
 8007ed6:	bf00      	nop
 8007ed8:	e7fe      	b.n	8007ed8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007eda:	2350      	movs	r3, #80	; 0x50
 8007edc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	2b50      	cmp	r3, #80	; 0x50
 8007ee2:	d00a      	beq.n	8007efa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ee8:	f383 8811 	msr	BASEPRI, r3
 8007eec:	f3bf 8f6f 	isb	sy
 8007ef0:	f3bf 8f4f 	dsb	sy
 8007ef4:	61bb      	str	r3, [r7, #24]
}
 8007ef6:	bf00      	nop
 8007ef8:	e7fe      	b.n	8007ef8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007efa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d00d      	beq.n	8007f22 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f08:	2201      	movs	r2, #1
 8007f0a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007f0e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f14:	9300      	str	r3, [sp, #0]
 8007f16:	4613      	mov	r3, r2
 8007f18:	687a      	ldr	r2, [r7, #4]
 8007f1a:	68b9      	ldr	r1, [r7, #8]
 8007f1c:	68f8      	ldr	r0, [r7, #12]
 8007f1e:	f000 f805 	bl	8007f2c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3730      	adds	r7, #48	; 0x30
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b084      	sub	sp, #16
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	60f8      	str	r0, [r7, #12]
 8007f34:	60b9      	str	r1, [r7, #8]
 8007f36:	607a      	str	r2, [r7, #4]
 8007f38:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d103      	bne.n	8007f48 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007f40:	69bb      	ldr	r3, [r7, #24]
 8007f42:	69ba      	ldr	r2, [r7, #24]
 8007f44:	601a      	str	r2, [r3, #0]
 8007f46:	e002      	b.n	8007f4e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007f48:	69bb      	ldr	r3, [r7, #24]
 8007f4a:	687a      	ldr	r2, [r7, #4]
 8007f4c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007f4e:	69bb      	ldr	r3, [r7, #24]
 8007f50:	68fa      	ldr	r2, [r7, #12]
 8007f52:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007f54:	69bb      	ldr	r3, [r7, #24]
 8007f56:	68ba      	ldr	r2, [r7, #8]
 8007f58:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007f5a:	2101      	movs	r1, #1
 8007f5c:	69b8      	ldr	r0, [r7, #24]
 8007f5e:	f7ff ff05 	bl	8007d6c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007f62:	69bb      	ldr	r3, [r7, #24]
 8007f64:	78fa      	ldrb	r2, [r7, #3]
 8007f66:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007f6a:	bf00      	nop
 8007f6c:	3710      	adds	r7, #16
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}
	...

08007f74 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b08e      	sub	sp, #56	; 0x38
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	607a      	str	r2, [r7, #4]
 8007f80:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007f82:	2300      	movs	r3, #0
 8007f84:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d10a      	bne.n	8007fa6 <xQueueGenericSend+0x32>
	__asm volatile
 8007f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f94:	f383 8811 	msr	BASEPRI, r3
 8007f98:	f3bf 8f6f 	isb	sy
 8007f9c:	f3bf 8f4f 	dsb	sy
 8007fa0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007fa2:	bf00      	nop
 8007fa4:	e7fe      	b.n	8007fa4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d103      	bne.n	8007fb4 <xQueueGenericSend+0x40>
 8007fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d101      	bne.n	8007fb8 <xQueueGenericSend+0x44>
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	e000      	b.n	8007fba <xQueueGenericSend+0x46>
 8007fb8:	2300      	movs	r3, #0
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d10a      	bne.n	8007fd4 <xQueueGenericSend+0x60>
	__asm volatile
 8007fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fc2:	f383 8811 	msr	BASEPRI, r3
 8007fc6:	f3bf 8f6f 	isb	sy
 8007fca:	f3bf 8f4f 	dsb	sy
 8007fce:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007fd0:	bf00      	nop
 8007fd2:	e7fe      	b.n	8007fd2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	2b02      	cmp	r3, #2
 8007fd8:	d103      	bne.n	8007fe2 <xQueueGenericSend+0x6e>
 8007fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fde:	2b01      	cmp	r3, #1
 8007fe0:	d101      	bne.n	8007fe6 <xQueueGenericSend+0x72>
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e000      	b.n	8007fe8 <xQueueGenericSend+0x74>
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d10a      	bne.n	8008002 <xQueueGenericSend+0x8e>
	__asm volatile
 8007fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ff0:	f383 8811 	msr	BASEPRI, r3
 8007ff4:	f3bf 8f6f 	isb	sy
 8007ff8:	f3bf 8f4f 	dsb	sy
 8007ffc:	623b      	str	r3, [r7, #32]
}
 8007ffe:	bf00      	nop
 8008000:	e7fe      	b.n	8008000 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008002:	f001 fa27 	bl	8009454 <xTaskGetSchedulerState>
 8008006:	4603      	mov	r3, r0
 8008008:	2b00      	cmp	r3, #0
 800800a:	d102      	bne.n	8008012 <xQueueGenericSend+0x9e>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d101      	bne.n	8008016 <xQueueGenericSend+0xa2>
 8008012:	2301      	movs	r3, #1
 8008014:	e000      	b.n	8008018 <xQueueGenericSend+0xa4>
 8008016:	2300      	movs	r3, #0
 8008018:	2b00      	cmp	r3, #0
 800801a:	d10a      	bne.n	8008032 <xQueueGenericSend+0xbe>
	__asm volatile
 800801c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008020:	f383 8811 	msr	BASEPRI, r3
 8008024:	f3bf 8f6f 	isb	sy
 8008028:	f3bf 8f4f 	dsb	sy
 800802c:	61fb      	str	r3, [r7, #28]
}
 800802e:	bf00      	nop
 8008030:	e7fe      	b.n	8008030 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008032:	f001 ff87 	bl	8009f44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008038:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800803a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800803c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800803e:	429a      	cmp	r2, r3
 8008040:	d302      	bcc.n	8008048 <xQueueGenericSend+0xd4>
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	2b02      	cmp	r3, #2
 8008046:	d129      	bne.n	800809c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008048:	683a      	ldr	r2, [r7, #0]
 800804a:	68b9      	ldr	r1, [r7, #8]
 800804c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800804e:	f000 fa0b 	bl	8008468 <prvCopyDataToQueue>
 8008052:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008058:	2b00      	cmp	r3, #0
 800805a:	d010      	beq.n	800807e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800805c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800805e:	3324      	adds	r3, #36	; 0x24
 8008060:	4618      	mov	r0, r3
 8008062:	f001 f837 	bl	80090d4 <xTaskRemoveFromEventList>
 8008066:	4603      	mov	r3, r0
 8008068:	2b00      	cmp	r3, #0
 800806a:	d013      	beq.n	8008094 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800806c:	4b3f      	ldr	r3, [pc, #252]	; (800816c <xQueueGenericSend+0x1f8>)
 800806e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008072:	601a      	str	r2, [r3, #0]
 8008074:	f3bf 8f4f 	dsb	sy
 8008078:	f3bf 8f6f 	isb	sy
 800807c:	e00a      	b.n	8008094 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800807e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008080:	2b00      	cmp	r3, #0
 8008082:	d007      	beq.n	8008094 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008084:	4b39      	ldr	r3, [pc, #228]	; (800816c <xQueueGenericSend+0x1f8>)
 8008086:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800808a:	601a      	str	r2, [r3, #0]
 800808c:	f3bf 8f4f 	dsb	sy
 8008090:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008094:	f001 ff86 	bl	8009fa4 <vPortExitCritical>
				return pdPASS;
 8008098:	2301      	movs	r3, #1
 800809a:	e063      	b.n	8008164 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d103      	bne.n	80080aa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80080a2:	f001 ff7f 	bl	8009fa4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80080a6:	2300      	movs	r3, #0
 80080a8:	e05c      	b.n	8008164 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80080aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d106      	bne.n	80080be <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80080b0:	f107 0314 	add.w	r3, r7, #20
 80080b4:	4618      	mov	r0, r3
 80080b6:	f001 f871 	bl	800919c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80080ba:	2301      	movs	r3, #1
 80080bc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80080be:	f001 ff71 	bl	8009fa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80080c2:	f000 fd7b 	bl	8008bbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080c6:	f001 ff3d 	bl	8009f44 <vPortEnterCritical>
 80080ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80080d0:	b25b      	sxtb	r3, r3
 80080d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080d6:	d103      	bne.n	80080e0 <xQueueGenericSend+0x16c>
 80080d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080da:	2200      	movs	r2, #0
 80080dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80080e6:	b25b      	sxtb	r3, r3
 80080e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ec:	d103      	bne.n	80080f6 <xQueueGenericSend+0x182>
 80080ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080f0:	2200      	movs	r2, #0
 80080f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080f6:	f001 ff55 	bl	8009fa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080fa:	1d3a      	adds	r2, r7, #4
 80080fc:	f107 0314 	add.w	r3, r7, #20
 8008100:	4611      	mov	r1, r2
 8008102:	4618      	mov	r0, r3
 8008104:	f001 f860 	bl	80091c8 <xTaskCheckForTimeOut>
 8008108:	4603      	mov	r3, r0
 800810a:	2b00      	cmp	r3, #0
 800810c:	d124      	bne.n	8008158 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800810e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008110:	f000 faa2 	bl	8008658 <prvIsQueueFull>
 8008114:	4603      	mov	r3, r0
 8008116:	2b00      	cmp	r3, #0
 8008118:	d018      	beq.n	800814c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800811a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800811c:	3310      	adds	r3, #16
 800811e:	687a      	ldr	r2, [r7, #4]
 8008120:	4611      	mov	r1, r2
 8008122:	4618      	mov	r0, r3
 8008124:	f000 ff4a 	bl	8008fbc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008128:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800812a:	f000 fa2d 	bl	8008588 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800812e:	f000 fd53 	bl	8008bd8 <xTaskResumeAll>
 8008132:	4603      	mov	r3, r0
 8008134:	2b00      	cmp	r3, #0
 8008136:	f47f af7c 	bne.w	8008032 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800813a:	4b0c      	ldr	r3, [pc, #48]	; (800816c <xQueueGenericSend+0x1f8>)
 800813c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008140:	601a      	str	r2, [r3, #0]
 8008142:	f3bf 8f4f 	dsb	sy
 8008146:	f3bf 8f6f 	isb	sy
 800814a:	e772      	b.n	8008032 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800814c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800814e:	f000 fa1b 	bl	8008588 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008152:	f000 fd41 	bl	8008bd8 <xTaskResumeAll>
 8008156:	e76c      	b.n	8008032 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008158:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800815a:	f000 fa15 	bl	8008588 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800815e:	f000 fd3b 	bl	8008bd8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008162:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008164:	4618      	mov	r0, r3
 8008166:	3738      	adds	r7, #56	; 0x38
 8008168:	46bd      	mov	sp, r7
 800816a:	bd80      	pop	{r7, pc}
 800816c:	e000ed04 	.word	0xe000ed04

08008170 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b090      	sub	sp, #64	; 0x40
 8008174:	af00      	add	r7, sp, #0
 8008176:	60f8      	str	r0, [r7, #12]
 8008178:	60b9      	str	r1, [r7, #8]
 800817a:	607a      	str	r2, [r7, #4]
 800817c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008184:	2b00      	cmp	r3, #0
 8008186:	d10a      	bne.n	800819e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800818c:	f383 8811 	msr	BASEPRI, r3
 8008190:	f3bf 8f6f 	isb	sy
 8008194:	f3bf 8f4f 	dsb	sy
 8008198:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800819a:	bf00      	nop
 800819c:	e7fe      	b.n	800819c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d103      	bne.n	80081ac <xQueueGenericSendFromISR+0x3c>
 80081a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d101      	bne.n	80081b0 <xQueueGenericSendFromISR+0x40>
 80081ac:	2301      	movs	r3, #1
 80081ae:	e000      	b.n	80081b2 <xQueueGenericSendFromISR+0x42>
 80081b0:	2300      	movs	r3, #0
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d10a      	bne.n	80081cc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80081b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081ba:	f383 8811 	msr	BASEPRI, r3
 80081be:	f3bf 8f6f 	isb	sy
 80081c2:	f3bf 8f4f 	dsb	sy
 80081c6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80081c8:	bf00      	nop
 80081ca:	e7fe      	b.n	80081ca <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	2b02      	cmp	r3, #2
 80081d0:	d103      	bne.n	80081da <xQueueGenericSendFromISR+0x6a>
 80081d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d101      	bne.n	80081de <xQueueGenericSendFromISR+0x6e>
 80081da:	2301      	movs	r3, #1
 80081dc:	e000      	b.n	80081e0 <xQueueGenericSendFromISR+0x70>
 80081de:	2300      	movs	r3, #0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d10a      	bne.n	80081fa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80081e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081e8:	f383 8811 	msr	BASEPRI, r3
 80081ec:	f3bf 8f6f 	isb	sy
 80081f0:	f3bf 8f4f 	dsb	sy
 80081f4:	623b      	str	r3, [r7, #32]
}
 80081f6:	bf00      	nop
 80081f8:	e7fe      	b.n	80081f8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80081fa:	f001 ff85 	bl	800a108 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80081fe:	f3ef 8211 	mrs	r2, BASEPRI
 8008202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008206:	f383 8811 	msr	BASEPRI, r3
 800820a:	f3bf 8f6f 	isb	sy
 800820e:	f3bf 8f4f 	dsb	sy
 8008212:	61fa      	str	r2, [r7, #28]
 8008214:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008216:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008218:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800821a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800821c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800821e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008220:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008222:	429a      	cmp	r2, r3
 8008224:	d302      	bcc.n	800822c <xQueueGenericSendFromISR+0xbc>
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	2b02      	cmp	r3, #2
 800822a:	d12f      	bne.n	800828c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800822c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800822e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008232:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800823a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800823c:	683a      	ldr	r2, [r7, #0]
 800823e:	68b9      	ldr	r1, [r7, #8]
 8008240:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008242:	f000 f911 	bl	8008468 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008246:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800824a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800824e:	d112      	bne.n	8008276 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008254:	2b00      	cmp	r3, #0
 8008256:	d016      	beq.n	8008286 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800825a:	3324      	adds	r3, #36	; 0x24
 800825c:	4618      	mov	r0, r3
 800825e:	f000 ff39 	bl	80090d4 <xTaskRemoveFromEventList>
 8008262:	4603      	mov	r3, r0
 8008264:	2b00      	cmp	r3, #0
 8008266:	d00e      	beq.n	8008286 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d00b      	beq.n	8008286 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2201      	movs	r2, #1
 8008272:	601a      	str	r2, [r3, #0]
 8008274:	e007      	b.n	8008286 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008276:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800827a:	3301      	adds	r3, #1
 800827c:	b2db      	uxtb	r3, r3
 800827e:	b25a      	sxtb	r2, r3
 8008280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008282:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008286:	2301      	movs	r3, #1
 8008288:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800828a:	e001      	b.n	8008290 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800828c:	2300      	movs	r3, #0
 800828e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008290:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008292:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800829a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800829c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3740      	adds	r7, #64	; 0x40
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}
	...

080082a8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b08c      	sub	sp, #48	; 0x30
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80082b4:	2300      	movs	r3, #0
 80082b6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80082bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d10a      	bne.n	80082d8 <xQueueReceive+0x30>
	__asm volatile
 80082c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c6:	f383 8811 	msr	BASEPRI, r3
 80082ca:	f3bf 8f6f 	isb	sy
 80082ce:	f3bf 8f4f 	dsb	sy
 80082d2:	623b      	str	r3, [r7, #32]
}
 80082d4:	bf00      	nop
 80082d6:	e7fe      	b.n	80082d6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d103      	bne.n	80082e6 <xQueueReceive+0x3e>
 80082de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d101      	bne.n	80082ea <xQueueReceive+0x42>
 80082e6:	2301      	movs	r3, #1
 80082e8:	e000      	b.n	80082ec <xQueueReceive+0x44>
 80082ea:	2300      	movs	r3, #0
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d10a      	bne.n	8008306 <xQueueReceive+0x5e>
	__asm volatile
 80082f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f4:	f383 8811 	msr	BASEPRI, r3
 80082f8:	f3bf 8f6f 	isb	sy
 80082fc:	f3bf 8f4f 	dsb	sy
 8008300:	61fb      	str	r3, [r7, #28]
}
 8008302:	bf00      	nop
 8008304:	e7fe      	b.n	8008304 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008306:	f001 f8a5 	bl	8009454 <xTaskGetSchedulerState>
 800830a:	4603      	mov	r3, r0
 800830c:	2b00      	cmp	r3, #0
 800830e:	d102      	bne.n	8008316 <xQueueReceive+0x6e>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d101      	bne.n	800831a <xQueueReceive+0x72>
 8008316:	2301      	movs	r3, #1
 8008318:	e000      	b.n	800831c <xQueueReceive+0x74>
 800831a:	2300      	movs	r3, #0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d10a      	bne.n	8008336 <xQueueReceive+0x8e>
	__asm volatile
 8008320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008324:	f383 8811 	msr	BASEPRI, r3
 8008328:	f3bf 8f6f 	isb	sy
 800832c:	f3bf 8f4f 	dsb	sy
 8008330:	61bb      	str	r3, [r7, #24]
}
 8008332:	bf00      	nop
 8008334:	e7fe      	b.n	8008334 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008336:	f001 fe05 	bl	8009f44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800833a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800833c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800833e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008342:	2b00      	cmp	r3, #0
 8008344:	d01f      	beq.n	8008386 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008346:	68b9      	ldr	r1, [r7, #8]
 8008348:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800834a:	f000 f8f7 	bl	800853c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800834e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008350:	1e5a      	subs	r2, r3, #1
 8008352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008354:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008358:	691b      	ldr	r3, [r3, #16]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d00f      	beq.n	800837e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800835e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008360:	3310      	adds	r3, #16
 8008362:	4618      	mov	r0, r3
 8008364:	f000 feb6 	bl	80090d4 <xTaskRemoveFromEventList>
 8008368:	4603      	mov	r3, r0
 800836a:	2b00      	cmp	r3, #0
 800836c:	d007      	beq.n	800837e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800836e:	4b3d      	ldr	r3, [pc, #244]	; (8008464 <xQueueReceive+0x1bc>)
 8008370:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008374:	601a      	str	r2, [r3, #0]
 8008376:	f3bf 8f4f 	dsb	sy
 800837a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800837e:	f001 fe11 	bl	8009fa4 <vPortExitCritical>
				return pdPASS;
 8008382:	2301      	movs	r3, #1
 8008384:	e069      	b.n	800845a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d103      	bne.n	8008394 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800838c:	f001 fe0a 	bl	8009fa4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008390:	2300      	movs	r3, #0
 8008392:	e062      	b.n	800845a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008396:	2b00      	cmp	r3, #0
 8008398:	d106      	bne.n	80083a8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800839a:	f107 0310 	add.w	r3, r7, #16
 800839e:	4618      	mov	r0, r3
 80083a0:	f000 fefc 	bl	800919c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80083a4:	2301      	movs	r3, #1
 80083a6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80083a8:	f001 fdfc 	bl	8009fa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80083ac:	f000 fc06 	bl	8008bbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80083b0:	f001 fdc8 	bl	8009f44 <vPortEnterCritical>
 80083b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80083ba:	b25b      	sxtb	r3, r3
 80083bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083c0:	d103      	bne.n	80083ca <xQueueReceive+0x122>
 80083c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083c4:	2200      	movs	r2, #0
 80083c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083d0:	b25b      	sxtb	r3, r3
 80083d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083d6:	d103      	bne.n	80083e0 <xQueueReceive+0x138>
 80083d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083da:	2200      	movs	r2, #0
 80083dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083e0:	f001 fde0 	bl	8009fa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80083e4:	1d3a      	adds	r2, r7, #4
 80083e6:	f107 0310 	add.w	r3, r7, #16
 80083ea:	4611      	mov	r1, r2
 80083ec:	4618      	mov	r0, r3
 80083ee:	f000 feeb 	bl	80091c8 <xTaskCheckForTimeOut>
 80083f2:	4603      	mov	r3, r0
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d123      	bne.n	8008440 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80083f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083fa:	f000 f917 	bl	800862c <prvIsQueueEmpty>
 80083fe:	4603      	mov	r3, r0
 8008400:	2b00      	cmp	r3, #0
 8008402:	d017      	beq.n	8008434 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008406:	3324      	adds	r3, #36	; 0x24
 8008408:	687a      	ldr	r2, [r7, #4]
 800840a:	4611      	mov	r1, r2
 800840c:	4618      	mov	r0, r3
 800840e:	f000 fdd5 	bl	8008fbc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008412:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008414:	f000 f8b8 	bl	8008588 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008418:	f000 fbde 	bl	8008bd8 <xTaskResumeAll>
 800841c:	4603      	mov	r3, r0
 800841e:	2b00      	cmp	r3, #0
 8008420:	d189      	bne.n	8008336 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008422:	4b10      	ldr	r3, [pc, #64]	; (8008464 <xQueueReceive+0x1bc>)
 8008424:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008428:	601a      	str	r2, [r3, #0]
 800842a:	f3bf 8f4f 	dsb	sy
 800842e:	f3bf 8f6f 	isb	sy
 8008432:	e780      	b.n	8008336 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008434:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008436:	f000 f8a7 	bl	8008588 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800843a:	f000 fbcd 	bl	8008bd8 <xTaskResumeAll>
 800843e:	e77a      	b.n	8008336 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008440:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008442:	f000 f8a1 	bl	8008588 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008446:	f000 fbc7 	bl	8008bd8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800844a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800844c:	f000 f8ee 	bl	800862c <prvIsQueueEmpty>
 8008450:	4603      	mov	r3, r0
 8008452:	2b00      	cmp	r3, #0
 8008454:	f43f af6f 	beq.w	8008336 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008458:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800845a:	4618      	mov	r0, r3
 800845c:	3730      	adds	r7, #48	; 0x30
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
 8008462:	bf00      	nop
 8008464:	e000ed04 	.word	0xe000ed04

08008468 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b086      	sub	sp, #24
 800846c:	af00      	add	r7, sp, #0
 800846e:	60f8      	str	r0, [r7, #12]
 8008470:	60b9      	str	r1, [r7, #8]
 8008472:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008474:	2300      	movs	r3, #0
 8008476:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800847c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008482:	2b00      	cmp	r3, #0
 8008484:	d10d      	bne.n	80084a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d14d      	bne.n	800852a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	4618      	mov	r0, r3
 8008494:	f000 fffc 	bl	8009490 <xTaskPriorityDisinherit>
 8008498:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	2200      	movs	r2, #0
 800849e:	609a      	str	r2, [r3, #8]
 80084a0:	e043      	b.n	800852a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d119      	bne.n	80084dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	6858      	ldr	r0, [r3, #4]
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084b0:	461a      	mov	r2, r3
 80084b2:	68b9      	ldr	r1, [r7, #8]
 80084b4:	f002 f8ba 	bl	800a62c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	685a      	ldr	r2, [r3, #4]
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084c0:	441a      	add	r2, r3
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	685a      	ldr	r2, [r3, #4]
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	429a      	cmp	r2, r3
 80084d0:	d32b      	bcc.n	800852a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681a      	ldr	r2, [r3, #0]
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	605a      	str	r2, [r3, #4]
 80084da:	e026      	b.n	800852a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	68d8      	ldr	r0, [r3, #12]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084e4:	461a      	mov	r2, r3
 80084e6:	68b9      	ldr	r1, [r7, #8]
 80084e8:	f002 f8a0 	bl	800a62c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	68da      	ldr	r2, [r3, #12]
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084f4:	425b      	negs	r3, r3
 80084f6:	441a      	add	r2, r3
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	68da      	ldr	r2, [r3, #12]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	429a      	cmp	r2, r3
 8008506:	d207      	bcs.n	8008518 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	689a      	ldr	r2, [r3, #8]
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008510:	425b      	negs	r3, r3
 8008512:	441a      	add	r2, r3
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2b02      	cmp	r3, #2
 800851c:	d105      	bne.n	800852a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d002      	beq.n	800852a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	3b01      	subs	r3, #1
 8008528:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800852a:	693b      	ldr	r3, [r7, #16]
 800852c:	1c5a      	adds	r2, r3, #1
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008532:	697b      	ldr	r3, [r7, #20]
}
 8008534:	4618      	mov	r0, r3
 8008536:	3718      	adds	r7, #24
 8008538:	46bd      	mov	sp, r7
 800853a:	bd80      	pop	{r7, pc}

0800853c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b082      	sub	sp, #8
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800854a:	2b00      	cmp	r3, #0
 800854c:	d018      	beq.n	8008580 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	68da      	ldr	r2, [r3, #12]
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008556:	441a      	add	r2, r3
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	68da      	ldr	r2, [r3, #12]
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	689b      	ldr	r3, [r3, #8]
 8008564:	429a      	cmp	r2, r3
 8008566:	d303      	bcc.n	8008570 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681a      	ldr	r2, [r3, #0]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	68d9      	ldr	r1, [r3, #12]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008578:	461a      	mov	r2, r3
 800857a:	6838      	ldr	r0, [r7, #0]
 800857c:	f002 f856 	bl	800a62c <memcpy>
	}
}
 8008580:	bf00      	nop
 8008582:	3708      	adds	r7, #8
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}

08008588 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b084      	sub	sp, #16
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008590:	f001 fcd8 	bl	8009f44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800859a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800859c:	e011      	b.n	80085c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d012      	beq.n	80085cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	3324      	adds	r3, #36	; 0x24
 80085aa:	4618      	mov	r0, r3
 80085ac:	f000 fd92 	bl	80090d4 <xTaskRemoveFromEventList>
 80085b0:	4603      	mov	r3, r0
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d001      	beq.n	80085ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80085b6:	f000 fe69 	bl	800928c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80085ba:	7bfb      	ldrb	r3, [r7, #15]
 80085bc:	3b01      	subs	r3, #1
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80085c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	dce9      	bgt.n	800859e <prvUnlockQueue+0x16>
 80085ca:	e000      	b.n	80085ce <prvUnlockQueue+0x46>
					break;
 80085cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	22ff      	movs	r2, #255	; 0xff
 80085d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80085d6:	f001 fce5 	bl	8009fa4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80085da:	f001 fcb3 	bl	8009f44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80085e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80085e6:	e011      	b.n	800860c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	691b      	ldr	r3, [r3, #16]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d012      	beq.n	8008616 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	3310      	adds	r3, #16
 80085f4:	4618      	mov	r0, r3
 80085f6:	f000 fd6d 	bl	80090d4 <xTaskRemoveFromEventList>
 80085fa:	4603      	mov	r3, r0
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d001      	beq.n	8008604 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008600:	f000 fe44 	bl	800928c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008604:	7bbb      	ldrb	r3, [r7, #14]
 8008606:	3b01      	subs	r3, #1
 8008608:	b2db      	uxtb	r3, r3
 800860a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800860c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008610:	2b00      	cmp	r3, #0
 8008612:	dce9      	bgt.n	80085e8 <prvUnlockQueue+0x60>
 8008614:	e000      	b.n	8008618 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008616:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	22ff      	movs	r2, #255	; 0xff
 800861c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008620:	f001 fcc0 	bl	8009fa4 <vPortExitCritical>
}
 8008624:	bf00      	nop
 8008626:	3710      	adds	r7, #16
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}

0800862c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b084      	sub	sp, #16
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008634:	f001 fc86 	bl	8009f44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800863c:	2b00      	cmp	r3, #0
 800863e:	d102      	bne.n	8008646 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008640:	2301      	movs	r3, #1
 8008642:	60fb      	str	r3, [r7, #12]
 8008644:	e001      	b.n	800864a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008646:	2300      	movs	r3, #0
 8008648:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800864a:	f001 fcab 	bl	8009fa4 <vPortExitCritical>

	return xReturn;
 800864e:	68fb      	ldr	r3, [r7, #12]
}
 8008650:	4618      	mov	r0, r3
 8008652:	3710      	adds	r7, #16
 8008654:	46bd      	mov	sp, r7
 8008656:	bd80      	pop	{r7, pc}

08008658 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b084      	sub	sp, #16
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008660:	f001 fc70 	bl	8009f44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800866c:	429a      	cmp	r2, r3
 800866e:	d102      	bne.n	8008676 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008670:	2301      	movs	r3, #1
 8008672:	60fb      	str	r3, [r7, #12]
 8008674:	e001      	b.n	800867a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008676:	2300      	movs	r3, #0
 8008678:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800867a:	f001 fc93 	bl	8009fa4 <vPortExitCritical>

	return xReturn;
 800867e:	68fb      	ldr	r3, [r7, #12]
}
 8008680:	4618      	mov	r0, r3
 8008682:	3710      	adds	r7, #16
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}

08008688 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008688:	b480      	push	{r7}
 800868a:	b085      	sub	sp, #20
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008692:	2300      	movs	r3, #0
 8008694:	60fb      	str	r3, [r7, #12]
 8008696:	e014      	b.n	80086c2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008698:	4a0f      	ldr	r2, [pc, #60]	; (80086d8 <vQueueAddToRegistry+0x50>)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d10b      	bne.n	80086bc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80086a4:	490c      	ldr	r1, [pc, #48]	; (80086d8 <vQueueAddToRegistry+0x50>)
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	683a      	ldr	r2, [r7, #0]
 80086aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80086ae:	4a0a      	ldr	r2, [pc, #40]	; (80086d8 <vQueueAddToRegistry+0x50>)
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	00db      	lsls	r3, r3, #3
 80086b4:	4413      	add	r3, r2
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80086ba:	e006      	b.n	80086ca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	3301      	adds	r3, #1
 80086c0:	60fb      	str	r3, [r7, #12]
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2b07      	cmp	r3, #7
 80086c6:	d9e7      	bls.n	8008698 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80086c8:	bf00      	nop
 80086ca:	bf00      	nop
 80086cc:	3714      	adds	r7, #20
 80086ce:	46bd      	mov	sp, r7
 80086d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d4:	4770      	bx	lr
 80086d6:	bf00      	nop
 80086d8:	2000f3ac 	.word	0x2000f3ac

080086dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b086      	sub	sp, #24
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	60f8      	str	r0, [r7, #12]
 80086e4:	60b9      	str	r1, [r7, #8]
 80086e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80086ec:	f001 fc2a 	bl	8009f44 <vPortEnterCritical>
 80086f0:	697b      	ldr	r3, [r7, #20]
 80086f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80086f6:	b25b      	sxtb	r3, r3
 80086f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086fc:	d103      	bne.n	8008706 <vQueueWaitForMessageRestricted+0x2a>
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	2200      	movs	r2, #0
 8008702:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800870c:	b25b      	sxtb	r3, r3
 800870e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008712:	d103      	bne.n	800871c <vQueueWaitForMessageRestricted+0x40>
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	2200      	movs	r2, #0
 8008718:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800871c:	f001 fc42 	bl	8009fa4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008724:	2b00      	cmp	r3, #0
 8008726:	d106      	bne.n	8008736 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	3324      	adds	r3, #36	; 0x24
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	68b9      	ldr	r1, [r7, #8]
 8008730:	4618      	mov	r0, r3
 8008732:	f000 fca3 	bl	800907c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008736:	6978      	ldr	r0, [r7, #20]
 8008738:	f7ff ff26 	bl	8008588 <prvUnlockQueue>
	}
 800873c:	bf00      	nop
 800873e:	3718      	adds	r7, #24
 8008740:	46bd      	mov	sp, r7
 8008742:	bd80      	pop	{r7, pc}

08008744 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008744:	b580      	push	{r7, lr}
 8008746:	b08e      	sub	sp, #56	; 0x38
 8008748:	af04      	add	r7, sp, #16
 800874a:	60f8      	str	r0, [r7, #12]
 800874c:	60b9      	str	r1, [r7, #8]
 800874e:	607a      	str	r2, [r7, #4]
 8008750:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008754:	2b00      	cmp	r3, #0
 8008756:	d10a      	bne.n	800876e <xTaskCreateStatic+0x2a>
	__asm volatile
 8008758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800875c:	f383 8811 	msr	BASEPRI, r3
 8008760:	f3bf 8f6f 	isb	sy
 8008764:	f3bf 8f4f 	dsb	sy
 8008768:	623b      	str	r3, [r7, #32]
}
 800876a:	bf00      	nop
 800876c:	e7fe      	b.n	800876c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800876e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008770:	2b00      	cmp	r3, #0
 8008772:	d10a      	bne.n	800878a <xTaskCreateStatic+0x46>
	__asm volatile
 8008774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008778:	f383 8811 	msr	BASEPRI, r3
 800877c:	f3bf 8f6f 	isb	sy
 8008780:	f3bf 8f4f 	dsb	sy
 8008784:	61fb      	str	r3, [r7, #28]
}
 8008786:	bf00      	nop
 8008788:	e7fe      	b.n	8008788 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800878a:	235c      	movs	r3, #92	; 0x5c
 800878c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800878e:	693b      	ldr	r3, [r7, #16]
 8008790:	2b5c      	cmp	r3, #92	; 0x5c
 8008792:	d00a      	beq.n	80087aa <xTaskCreateStatic+0x66>
	__asm volatile
 8008794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008798:	f383 8811 	msr	BASEPRI, r3
 800879c:	f3bf 8f6f 	isb	sy
 80087a0:	f3bf 8f4f 	dsb	sy
 80087a4:	61bb      	str	r3, [r7, #24]
}
 80087a6:	bf00      	nop
 80087a8:	e7fe      	b.n	80087a8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80087aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80087ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d01e      	beq.n	80087f0 <xTaskCreateStatic+0xac>
 80087b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d01b      	beq.n	80087f0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80087b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80087bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80087c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80087c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c4:	2202      	movs	r2, #2
 80087c6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80087ca:	2300      	movs	r3, #0
 80087cc:	9303      	str	r3, [sp, #12]
 80087ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d0:	9302      	str	r3, [sp, #8]
 80087d2:	f107 0314 	add.w	r3, r7, #20
 80087d6:	9301      	str	r3, [sp, #4]
 80087d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087da:	9300      	str	r3, [sp, #0]
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	687a      	ldr	r2, [r7, #4]
 80087e0:	68b9      	ldr	r1, [r7, #8]
 80087e2:	68f8      	ldr	r0, [r7, #12]
 80087e4:	f000 f850 	bl	8008888 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80087e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80087ea:	f000 f8dd 	bl	80089a8 <prvAddNewTaskToReadyList>
 80087ee:	e001      	b.n	80087f4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80087f0:	2300      	movs	r3, #0
 80087f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80087f4:	697b      	ldr	r3, [r7, #20]
	}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3728      	adds	r7, #40	; 0x28
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}

080087fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80087fe:	b580      	push	{r7, lr}
 8008800:	b08c      	sub	sp, #48	; 0x30
 8008802:	af04      	add	r7, sp, #16
 8008804:	60f8      	str	r0, [r7, #12]
 8008806:	60b9      	str	r1, [r7, #8]
 8008808:	603b      	str	r3, [r7, #0]
 800880a:	4613      	mov	r3, r2
 800880c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800880e:	88fb      	ldrh	r3, [r7, #6]
 8008810:	009b      	lsls	r3, r3, #2
 8008812:	4618      	mov	r0, r3
 8008814:	f001 fcb8 	bl	800a188 <pvPortMalloc>
 8008818:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800881a:	697b      	ldr	r3, [r7, #20]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d00e      	beq.n	800883e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008820:	205c      	movs	r0, #92	; 0x5c
 8008822:	f001 fcb1 	bl	800a188 <pvPortMalloc>
 8008826:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008828:	69fb      	ldr	r3, [r7, #28]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d003      	beq.n	8008836 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800882e:	69fb      	ldr	r3, [r7, #28]
 8008830:	697a      	ldr	r2, [r7, #20]
 8008832:	631a      	str	r2, [r3, #48]	; 0x30
 8008834:	e005      	b.n	8008842 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008836:	6978      	ldr	r0, [r7, #20]
 8008838:	f001 fd4e 	bl	800a2d8 <vPortFree>
 800883c:	e001      	b.n	8008842 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800883e:	2300      	movs	r3, #0
 8008840:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008842:	69fb      	ldr	r3, [r7, #28]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d017      	beq.n	8008878 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008848:	69fb      	ldr	r3, [r7, #28]
 800884a:	2200      	movs	r2, #0
 800884c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008850:	88fa      	ldrh	r2, [r7, #6]
 8008852:	2300      	movs	r3, #0
 8008854:	9303      	str	r3, [sp, #12]
 8008856:	69fb      	ldr	r3, [r7, #28]
 8008858:	9302      	str	r3, [sp, #8]
 800885a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800885c:	9301      	str	r3, [sp, #4]
 800885e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008860:	9300      	str	r3, [sp, #0]
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	68b9      	ldr	r1, [r7, #8]
 8008866:	68f8      	ldr	r0, [r7, #12]
 8008868:	f000 f80e 	bl	8008888 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800886c:	69f8      	ldr	r0, [r7, #28]
 800886e:	f000 f89b 	bl	80089a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008872:	2301      	movs	r3, #1
 8008874:	61bb      	str	r3, [r7, #24]
 8008876:	e002      	b.n	800887e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008878:	f04f 33ff 	mov.w	r3, #4294967295
 800887c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800887e:	69bb      	ldr	r3, [r7, #24]
	}
 8008880:	4618      	mov	r0, r3
 8008882:	3720      	adds	r7, #32
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b088      	sub	sp, #32
 800888c:	af00      	add	r7, sp, #0
 800888e:	60f8      	str	r0, [r7, #12]
 8008890:	60b9      	str	r1, [r7, #8]
 8008892:	607a      	str	r2, [r7, #4]
 8008894:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008898:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	009b      	lsls	r3, r3, #2
 800889e:	461a      	mov	r2, r3
 80088a0:	21a5      	movs	r1, #165	; 0xa5
 80088a2:	f001 fed1 	bl	800a648 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80088a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088aa:	6879      	ldr	r1, [r7, #4]
 80088ac:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80088b0:	440b      	add	r3, r1
 80088b2:	009b      	lsls	r3, r3, #2
 80088b4:	4413      	add	r3, r2
 80088b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80088b8:	69bb      	ldr	r3, [r7, #24]
 80088ba:	f023 0307 	bic.w	r3, r3, #7
 80088be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80088c0:	69bb      	ldr	r3, [r7, #24]
 80088c2:	f003 0307 	and.w	r3, r3, #7
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d00a      	beq.n	80088e0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80088ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ce:	f383 8811 	msr	BASEPRI, r3
 80088d2:	f3bf 8f6f 	isb	sy
 80088d6:	f3bf 8f4f 	dsb	sy
 80088da:	617b      	str	r3, [r7, #20]
}
 80088dc:	bf00      	nop
 80088de:	e7fe      	b.n	80088de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d01f      	beq.n	8008926 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80088e6:	2300      	movs	r3, #0
 80088e8:	61fb      	str	r3, [r7, #28]
 80088ea:	e012      	b.n	8008912 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80088ec:	68ba      	ldr	r2, [r7, #8]
 80088ee:	69fb      	ldr	r3, [r7, #28]
 80088f0:	4413      	add	r3, r2
 80088f2:	7819      	ldrb	r1, [r3, #0]
 80088f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088f6:	69fb      	ldr	r3, [r7, #28]
 80088f8:	4413      	add	r3, r2
 80088fa:	3334      	adds	r3, #52	; 0x34
 80088fc:	460a      	mov	r2, r1
 80088fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008900:	68ba      	ldr	r2, [r7, #8]
 8008902:	69fb      	ldr	r3, [r7, #28]
 8008904:	4413      	add	r3, r2
 8008906:	781b      	ldrb	r3, [r3, #0]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d006      	beq.n	800891a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800890c:	69fb      	ldr	r3, [r7, #28]
 800890e:	3301      	adds	r3, #1
 8008910:	61fb      	str	r3, [r7, #28]
 8008912:	69fb      	ldr	r3, [r7, #28]
 8008914:	2b0f      	cmp	r3, #15
 8008916:	d9e9      	bls.n	80088ec <prvInitialiseNewTask+0x64>
 8008918:	e000      	b.n	800891c <prvInitialiseNewTask+0x94>
			{
				break;
 800891a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800891c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800891e:	2200      	movs	r2, #0
 8008920:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008924:	e003      	b.n	800892e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008928:	2200      	movs	r2, #0
 800892a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800892e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008930:	2b37      	cmp	r3, #55	; 0x37
 8008932:	d901      	bls.n	8008938 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008934:	2337      	movs	r3, #55	; 0x37
 8008936:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800893a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800893c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800893e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008940:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008942:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008946:	2200      	movs	r2, #0
 8008948:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800894a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800894c:	3304      	adds	r3, #4
 800894e:	4618      	mov	r0, r3
 8008950:	f7ff f978 	bl	8007c44 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008956:	3318      	adds	r3, #24
 8008958:	4618      	mov	r0, r3
 800895a:	f7ff f973 	bl	8007c44 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800895e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008960:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008962:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008966:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800896a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800896c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800896e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008970:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008972:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008976:	2200      	movs	r2, #0
 8008978:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800897a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800897c:	2200      	movs	r2, #0
 800897e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008982:	683a      	ldr	r2, [r7, #0]
 8008984:	68f9      	ldr	r1, [r7, #12]
 8008986:	69b8      	ldr	r0, [r7, #24]
 8008988:	f001 f9ac 	bl	8009ce4 <pxPortInitialiseStack>
 800898c:	4602      	mov	r2, r0
 800898e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008990:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008994:	2b00      	cmp	r3, #0
 8008996:	d002      	beq.n	800899e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800899a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800899c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800899e:	bf00      	nop
 80089a0:	3720      	adds	r7, #32
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}
	...

080089a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b082      	sub	sp, #8
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80089b0:	f001 fac8 	bl	8009f44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80089b4:	4b2d      	ldr	r3, [pc, #180]	; (8008a6c <prvAddNewTaskToReadyList+0xc4>)
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	3301      	adds	r3, #1
 80089ba:	4a2c      	ldr	r2, [pc, #176]	; (8008a6c <prvAddNewTaskToReadyList+0xc4>)
 80089bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80089be:	4b2c      	ldr	r3, [pc, #176]	; (8008a70 <prvAddNewTaskToReadyList+0xc8>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d109      	bne.n	80089da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80089c6:	4a2a      	ldr	r2, [pc, #168]	; (8008a70 <prvAddNewTaskToReadyList+0xc8>)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80089cc:	4b27      	ldr	r3, [pc, #156]	; (8008a6c <prvAddNewTaskToReadyList+0xc4>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	2b01      	cmp	r3, #1
 80089d2:	d110      	bne.n	80089f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80089d4:	f000 fc80 	bl	80092d8 <prvInitialiseTaskLists>
 80089d8:	e00d      	b.n	80089f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80089da:	4b26      	ldr	r3, [pc, #152]	; (8008a74 <prvAddNewTaskToReadyList+0xcc>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d109      	bne.n	80089f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80089e2:	4b23      	ldr	r3, [pc, #140]	; (8008a70 <prvAddNewTaskToReadyList+0xc8>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089ec:	429a      	cmp	r2, r3
 80089ee:	d802      	bhi.n	80089f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80089f0:	4a1f      	ldr	r2, [pc, #124]	; (8008a70 <prvAddNewTaskToReadyList+0xc8>)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80089f6:	4b20      	ldr	r3, [pc, #128]	; (8008a78 <prvAddNewTaskToReadyList+0xd0>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	3301      	adds	r3, #1
 80089fc:	4a1e      	ldr	r2, [pc, #120]	; (8008a78 <prvAddNewTaskToReadyList+0xd0>)
 80089fe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008a00:	4b1d      	ldr	r3, [pc, #116]	; (8008a78 <prvAddNewTaskToReadyList+0xd0>)
 8008a02:	681a      	ldr	r2, [r3, #0]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a0c:	4b1b      	ldr	r3, [pc, #108]	; (8008a7c <prvAddNewTaskToReadyList+0xd4>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d903      	bls.n	8008a1c <prvAddNewTaskToReadyList+0x74>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a18:	4a18      	ldr	r2, [pc, #96]	; (8008a7c <prvAddNewTaskToReadyList+0xd4>)
 8008a1a:	6013      	str	r3, [r2, #0]
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a20:	4613      	mov	r3, r2
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	4413      	add	r3, r2
 8008a26:	009b      	lsls	r3, r3, #2
 8008a28:	4a15      	ldr	r2, [pc, #84]	; (8008a80 <prvAddNewTaskToReadyList+0xd8>)
 8008a2a:	441a      	add	r2, r3
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	3304      	adds	r3, #4
 8008a30:	4619      	mov	r1, r3
 8008a32:	4610      	mov	r0, r2
 8008a34:	f7ff f913 	bl	8007c5e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008a38:	f001 fab4 	bl	8009fa4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008a3c:	4b0d      	ldr	r3, [pc, #52]	; (8008a74 <prvAddNewTaskToReadyList+0xcc>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d00e      	beq.n	8008a62 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008a44:	4b0a      	ldr	r3, [pc, #40]	; (8008a70 <prvAddNewTaskToReadyList+0xc8>)
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d207      	bcs.n	8008a62 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008a52:	4b0c      	ldr	r3, [pc, #48]	; (8008a84 <prvAddNewTaskToReadyList+0xdc>)
 8008a54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a58:	601a      	str	r2, [r3, #0]
 8008a5a:	f3bf 8f4f 	dsb	sy
 8008a5e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a62:	bf00      	nop
 8008a64:	3708      	adds	r7, #8
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	bf00      	nop
 8008a6c:	200092c0 	.word	0x200092c0
 8008a70:	20008dec 	.word	0x20008dec
 8008a74:	200092cc 	.word	0x200092cc
 8008a78:	200092dc 	.word	0x200092dc
 8008a7c:	200092c8 	.word	0x200092c8
 8008a80:	20008df0 	.word	0x20008df0
 8008a84:	e000ed04 	.word	0xe000ed04

08008a88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b084      	sub	sp, #16
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008a90:	2300      	movs	r3, #0
 8008a92:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d017      	beq.n	8008aca <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008a9a:	4b13      	ldr	r3, [pc, #76]	; (8008ae8 <vTaskDelay+0x60>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d00a      	beq.n	8008ab8 <vTaskDelay+0x30>
	__asm volatile
 8008aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aa6:	f383 8811 	msr	BASEPRI, r3
 8008aaa:	f3bf 8f6f 	isb	sy
 8008aae:	f3bf 8f4f 	dsb	sy
 8008ab2:	60bb      	str	r3, [r7, #8]
}
 8008ab4:	bf00      	nop
 8008ab6:	e7fe      	b.n	8008ab6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008ab8:	f000 f880 	bl	8008bbc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008abc:	2100      	movs	r1, #0
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f000 fd6c 	bl	800959c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008ac4:	f000 f888 	bl	8008bd8 <xTaskResumeAll>
 8008ac8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d107      	bne.n	8008ae0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008ad0:	4b06      	ldr	r3, [pc, #24]	; (8008aec <vTaskDelay+0x64>)
 8008ad2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ad6:	601a      	str	r2, [r3, #0]
 8008ad8:	f3bf 8f4f 	dsb	sy
 8008adc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008ae0:	bf00      	nop
 8008ae2:	3710      	adds	r7, #16
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}
 8008ae8:	200092e8 	.word	0x200092e8
 8008aec:	e000ed04 	.word	0xe000ed04

08008af0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b08a      	sub	sp, #40	; 0x28
 8008af4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008af6:	2300      	movs	r3, #0
 8008af8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008afa:	2300      	movs	r3, #0
 8008afc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008afe:	463a      	mov	r2, r7
 8008b00:	1d39      	adds	r1, r7, #4
 8008b02:	f107 0308 	add.w	r3, r7, #8
 8008b06:	4618      	mov	r0, r3
 8008b08:	f7fe ff06 	bl	8007918 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008b0c:	6839      	ldr	r1, [r7, #0]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	68ba      	ldr	r2, [r7, #8]
 8008b12:	9202      	str	r2, [sp, #8]
 8008b14:	9301      	str	r3, [sp, #4]
 8008b16:	2300      	movs	r3, #0
 8008b18:	9300      	str	r3, [sp, #0]
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	460a      	mov	r2, r1
 8008b1e:	4921      	ldr	r1, [pc, #132]	; (8008ba4 <vTaskStartScheduler+0xb4>)
 8008b20:	4821      	ldr	r0, [pc, #132]	; (8008ba8 <vTaskStartScheduler+0xb8>)
 8008b22:	f7ff fe0f 	bl	8008744 <xTaskCreateStatic>
 8008b26:	4603      	mov	r3, r0
 8008b28:	4a20      	ldr	r2, [pc, #128]	; (8008bac <vTaskStartScheduler+0xbc>)
 8008b2a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008b2c:	4b1f      	ldr	r3, [pc, #124]	; (8008bac <vTaskStartScheduler+0xbc>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d002      	beq.n	8008b3a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008b34:	2301      	movs	r3, #1
 8008b36:	617b      	str	r3, [r7, #20]
 8008b38:	e001      	b.n	8008b3e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	d102      	bne.n	8008b4a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008b44:	f000 fd7e 	bl	8009644 <xTimerCreateTimerTask>
 8008b48:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008b4a:	697b      	ldr	r3, [r7, #20]
 8008b4c:	2b01      	cmp	r3, #1
 8008b4e:	d116      	bne.n	8008b7e <vTaskStartScheduler+0x8e>
	__asm volatile
 8008b50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b54:	f383 8811 	msr	BASEPRI, r3
 8008b58:	f3bf 8f6f 	isb	sy
 8008b5c:	f3bf 8f4f 	dsb	sy
 8008b60:	613b      	str	r3, [r7, #16]
}
 8008b62:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008b64:	4b12      	ldr	r3, [pc, #72]	; (8008bb0 <vTaskStartScheduler+0xc0>)
 8008b66:	f04f 32ff 	mov.w	r2, #4294967295
 8008b6a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008b6c:	4b11      	ldr	r3, [pc, #68]	; (8008bb4 <vTaskStartScheduler+0xc4>)
 8008b6e:	2201      	movs	r2, #1
 8008b70:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008b72:	4b11      	ldr	r3, [pc, #68]	; (8008bb8 <vTaskStartScheduler+0xc8>)
 8008b74:	2200      	movs	r2, #0
 8008b76:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008b78:	f001 f942 	bl	8009e00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008b7c:	e00e      	b.n	8008b9c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b84:	d10a      	bne.n	8008b9c <vTaskStartScheduler+0xac>
	__asm volatile
 8008b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b8a:	f383 8811 	msr	BASEPRI, r3
 8008b8e:	f3bf 8f6f 	isb	sy
 8008b92:	f3bf 8f4f 	dsb	sy
 8008b96:	60fb      	str	r3, [r7, #12]
}
 8008b98:	bf00      	nop
 8008b9a:	e7fe      	b.n	8008b9a <vTaskStartScheduler+0xaa>
}
 8008b9c:	bf00      	nop
 8008b9e:	3718      	adds	r7, #24
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}
 8008ba4:	0800a6cc 	.word	0x0800a6cc
 8008ba8:	080092a5 	.word	0x080092a5
 8008bac:	200092e4 	.word	0x200092e4
 8008bb0:	200092e0 	.word	0x200092e0
 8008bb4:	200092cc 	.word	0x200092cc
 8008bb8:	200092c4 	.word	0x200092c4

08008bbc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008bc0:	4b04      	ldr	r3, [pc, #16]	; (8008bd4 <vTaskSuspendAll+0x18>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	3301      	adds	r3, #1
 8008bc6:	4a03      	ldr	r2, [pc, #12]	; (8008bd4 <vTaskSuspendAll+0x18>)
 8008bc8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008bca:	bf00      	nop
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd2:	4770      	bx	lr
 8008bd4:	200092e8 	.word	0x200092e8

08008bd8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b084      	sub	sp, #16
 8008bdc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008bde:	2300      	movs	r3, #0
 8008be0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008be2:	2300      	movs	r3, #0
 8008be4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008be6:	4b42      	ldr	r3, [pc, #264]	; (8008cf0 <xTaskResumeAll+0x118>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d10a      	bne.n	8008c04 <xTaskResumeAll+0x2c>
	__asm volatile
 8008bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bf2:	f383 8811 	msr	BASEPRI, r3
 8008bf6:	f3bf 8f6f 	isb	sy
 8008bfa:	f3bf 8f4f 	dsb	sy
 8008bfe:	603b      	str	r3, [r7, #0]
}
 8008c00:	bf00      	nop
 8008c02:	e7fe      	b.n	8008c02 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008c04:	f001 f99e 	bl	8009f44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008c08:	4b39      	ldr	r3, [pc, #228]	; (8008cf0 <xTaskResumeAll+0x118>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	3b01      	subs	r3, #1
 8008c0e:	4a38      	ldr	r2, [pc, #224]	; (8008cf0 <xTaskResumeAll+0x118>)
 8008c10:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c12:	4b37      	ldr	r3, [pc, #220]	; (8008cf0 <xTaskResumeAll+0x118>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d162      	bne.n	8008ce0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008c1a:	4b36      	ldr	r3, [pc, #216]	; (8008cf4 <xTaskResumeAll+0x11c>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d05e      	beq.n	8008ce0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c22:	e02f      	b.n	8008c84 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c24:	4b34      	ldr	r3, [pc, #208]	; (8008cf8 <xTaskResumeAll+0x120>)
 8008c26:	68db      	ldr	r3, [r3, #12]
 8008c28:	68db      	ldr	r3, [r3, #12]
 8008c2a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	3318      	adds	r3, #24
 8008c30:	4618      	mov	r0, r3
 8008c32:	f7ff f871 	bl	8007d18 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	3304      	adds	r3, #4
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f7ff f86c 	bl	8007d18 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c44:	4b2d      	ldr	r3, [pc, #180]	; (8008cfc <xTaskResumeAll+0x124>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	d903      	bls.n	8008c54 <xTaskResumeAll+0x7c>
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c50:	4a2a      	ldr	r2, [pc, #168]	; (8008cfc <xTaskResumeAll+0x124>)
 8008c52:	6013      	str	r3, [r2, #0]
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c58:	4613      	mov	r3, r2
 8008c5a:	009b      	lsls	r3, r3, #2
 8008c5c:	4413      	add	r3, r2
 8008c5e:	009b      	lsls	r3, r3, #2
 8008c60:	4a27      	ldr	r2, [pc, #156]	; (8008d00 <xTaskResumeAll+0x128>)
 8008c62:	441a      	add	r2, r3
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	3304      	adds	r3, #4
 8008c68:	4619      	mov	r1, r3
 8008c6a:	4610      	mov	r0, r2
 8008c6c:	f7fe fff7 	bl	8007c5e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c74:	4b23      	ldr	r3, [pc, #140]	; (8008d04 <xTaskResumeAll+0x12c>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c7a:	429a      	cmp	r2, r3
 8008c7c:	d302      	bcc.n	8008c84 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008c7e:	4b22      	ldr	r3, [pc, #136]	; (8008d08 <xTaskResumeAll+0x130>)
 8008c80:	2201      	movs	r2, #1
 8008c82:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c84:	4b1c      	ldr	r3, [pc, #112]	; (8008cf8 <xTaskResumeAll+0x120>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d1cb      	bne.n	8008c24 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d001      	beq.n	8008c96 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008c92:	f000 fbbf 	bl	8009414 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008c96:	4b1d      	ldr	r3, [pc, #116]	; (8008d0c <xTaskResumeAll+0x134>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d010      	beq.n	8008cc4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008ca2:	f000 f847 	bl	8008d34 <xTaskIncrementTick>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d002      	beq.n	8008cb2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008cac:	4b16      	ldr	r3, [pc, #88]	; (8008d08 <xTaskResumeAll+0x130>)
 8008cae:	2201      	movs	r2, #1
 8008cb0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	3b01      	subs	r3, #1
 8008cb6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d1f1      	bne.n	8008ca2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008cbe:	4b13      	ldr	r3, [pc, #76]	; (8008d0c <xTaskResumeAll+0x134>)
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008cc4:	4b10      	ldr	r3, [pc, #64]	; (8008d08 <xTaskResumeAll+0x130>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d009      	beq.n	8008ce0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008ccc:	2301      	movs	r3, #1
 8008cce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008cd0:	4b0f      	ldr	r3, [pc, #60]	; (8008d10 <xTaskResumeAll+0x138>)
 8008cd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cd6:	601a      	str	r2, [r3, #0]
 8008cd8:	f3bf 8f4f 	dsb	sy
 8008cdc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008ce0:	f001 f960 	bl	8009fa4 <vPortExitCritical>

	return xAlreadyYielded;
 8008ce4:	68bb      	ldr	r3, [r7, #8]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3710      	adds	r7, #16
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}
 8008cee:	bf00      	nop
 8008cf0:	200092e8 	.word	0x200092e8
 8008cf4:	200092c0 	.word	0x200092c0
 8008cf8:	20009280 	.word	0x20009280
 8008cfc:	200092c8 	.word	0x200092c8
 8008d00:	20008df0 	.word	0x20008df0
 8008d04:	20008dec 	.word	0x20008dec
 8008d08:	200092d4 	.word	0x200092d4
 8008d0c:	200092d0 	.word	0x200092d0
 8008d10:	e000ed04 	.word	0xe000ed04

08008d14 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008d14:	b480      	push	{r7}
 8008d16:	b083      	sub	sp, #12
 8008d18:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008d1a:	4b05      	ldr	r3, [pc, #20]	; (8008d30 <xTaskGetTickCount+0x1c>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008d20:	687b      	ldr	r3, [r7, #4]
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	370c      	adds	r7, #12
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr
 8008d2e:	bf00      	nop
 8008d30:	200092c4 	.word	0x200092c4

08008d34 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b086      	sub	sp, #24
 8008d38:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d3e:	4b53      	ldr	r3, [pc, #332]	; (8008e8c <xTaskIncrementTick+0x158>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	f040 8095 	bne.w	8008e72 <xTaskIncrementTick+0x13e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008d48:	4b51      	ldr	r3, [pc, #324]	; (8008e90 <xTaskIncrementTick+0x15c>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	3301      	adds	r3, #1
 8008d4e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008d50:	4a4f      	ldr	r2, [pc, #316]	; (8008e90 <xTaskIncrementTick+0x15c>)
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d120      	bne.n	8008d9e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008d5c:	4b4d      	ldr	r3, [pc, #308]	; (8008e94 <xTaskIncrementTick+0x160>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d00a      	beq.n	8008d7c <xTaskIncrementTick+0x48>
	__asm volatile
 8008d66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d6a:	f383 8811 	msr	BASEPRI, r3
 8008d6e:	f3bf 8f6f 	isb	sy
 8008d72:	f3bf 8f4f 	dsb	sy
 8008d76:	603b      	str	r3, [r7, #0]
}
 8008d78:	bf00      	nop
 8008d7a:	e7fe      	b.n	8008d7a <xTaskIncrementTick+0x46>
 8008d7c:	4b45      	ldr	r3, [pc, #276]	; (8008e94 <xTaskIncrementTick+0x160>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	60fb      	str	r3, [r7, #12]
 8008d82:	4b45      	ldr	r3, [pc, #276]	; (8008e98 <xTaskIncrementTick+0x164>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4a43      	ldr	r2, [pc, #268]	; (8008e94 <xTaskIncrementTick+0x160>)
 8008d88:	6013      	str	r3, [r2, #0]
 8008d8a:	4a43      	ldr	r2, [pc, #268]	; (8008e98 <xTaskIncrementTick+0x164>)
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	6013      	str	r3, [r2, #0]
 8008d90:	4b42      	ldr	r3, [pc, #264]	; (8008e9c <xTaskIncrementTick+0x168>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	3301      	adds	r3, #1
 8008d96:	4a41      	ldr	r2, [pc, #260]	; (8008e9c <xTaskIncrementTick+0x168>)
 8008d98:	6013      	str	r3, [r2, #0]
 8008d9a:	f000 fb3b 	bl	8009414 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008d9e:	4b40      	ldr	r3, [pc, #256]	; (8008ea0 <xTaskIncrementTick+0x16c>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	693a      	ldr	r2, [r7, #16]
 8008da4:	429a      	cmp	r2, r3
 8008da6:	d349      	bcc.n	8008e3c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008da8:	4b3a      	ldr	r3, [pc, #232]	; (8008e94 <xTaskIncrementTick+0x160>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d104      	bne.n	8008dbc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008db2:	4b3b      	ldr	r3, [pc, #236]	; (8008ea0 <xTaskIncrementTick+0x16c>)
 8008db4:	f04f 32ff 	mov.w	r2, #4294967295
 8008db8:	601a      	str	r2, [r3, #0]
					break;
 8008dba:	e03f      	b.n	8008e3c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dbc:	4b35      	ldr	r3, [pc, #212]	; (8008e94 <xTaskIncrementTick+0x160>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	68db      	ldr	r3, [r3, #12]
 8008dc2:	68db      	ldr	r3, [r3, #12]
 8008dc4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008dcc:	693a      	ldr	r2, [r7, #16]
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d203      	bcs.n	8008ddc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008dd4:	4a32      	ldr	r2, [pc, #200]	; (8008ea0 <xTaskIncrementTick+0x16c>)
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008dda:	e02f      	b.n	8008e3c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	3304      	adds	r3, #4
 8008de0:	4618      	mov	r0, r3
 8008de2:	f7fe ff99 	bl	8007d18 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d004      	beq.n	8008df8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	3318      	adds	r3, #24
 8008df2:	4618      	mov	r0, r3
 8008df4:	f7fe ff90 	bl	8007d18 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dfc:	4b29      	ldr	r3, [pc, #164]	; (8008ea4 <xTaskIncrementTick+0x170>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	429a      	cmp	r2, r3
 8008e02:	d903      	bls.n	8008e0c <xTaskIncrementTick+0xd8>
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e08:	4a26      	ldr	r2, [pc, #152]	; (8008ea4 <xTaskIncrementTick+0x170>)
 8008e0a:	6013      	str	r3, [r2, #0]
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e10:	4613      	mov	r3, r2
 8008e12:	009b      	lsls	r3, r3, #2
 8008e14:	4413      	add	r3, r2
 8008e16:	009b      	lsls	r3, r3, #2
 8008e18:	4a23      	ldr	r2, [pc, #140]	; (8008ea8 <xTaskIncrementTick+0x174>)
 8008e1a:	441a      	add	r2, r3
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	3304      	adds	r3, #4
 8008e20:	4619      	mov	r1, r3
 8008e22:	4610      	mov	r0, r2
 8008e24:	f7fe ff1b 	bl	8007c5e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e2c:	4b1f      	ldr	r3, [pc, #124]	; (8008eac <xTaskIncrementTick+0x178>)
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e32:	429a      	cmp	r2, r3
 8008e34:	d3b8      	bcc.n	8008da8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008e36:	2301      	movs	r3, #1
 8008e38:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e3a:	e7b5      	b.n	8008da8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008e3c:	4b1b      	ldr	r3, [pc, #108]	; (8008eac <xTaskIncrementTick+0x178>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e42:	4919      	ldr	r1, [pc, #100]	; (8008ea8 <xTaskIncrementTick+0x174>)
 8008e44:	4613      	mov	r3, r2
 8008e46:	009b      	lsls	r3, r3, #2
 8008e48:	4413      	add	r3, r2
 8008e4a:	009b      	lsls	r3, r3, #2
 8008e4c:	440b      	add	r3, r1
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d901      	bls.n	8008e58 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008e54:	2301      	movs	r3, #1
 8008e56:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 8008e58:	4b15      	ldr	r3, [pc, #84]	; (8008eb0 <xTaskIncrementTick+0x17c>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d101      	bne.n	8008e64 <xTaskIncrementTick+0x130>
			{
				vApplicationTickHook();
 8008e60:	f7f7 fbd9 	bl	8000616 <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008e64:	4b13      	ldr	r3, [pc, #76]	; (8008eb4 <xTaskIncrementTick+0x180>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d009      	beq.n	8008e80 <xTaskIncrementTick+0x14c>
			{
				xSwitchRequired = pdTRUE;
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	617b      	str	r3, [r7, #20]
 8008e70:	e006      	b.n	8008e80 <xTaskIncrementTick+0x14c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008e72:	4b0f      	ldr	r3, [pc, #60]	; (8008eb0 <xTaskIncrementTick+0x17c>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	3301      	adds	r3, #1
 8008e78:	4a0d      	ldr	r2, [pc, #52]	; (8008eb0 <xTaskIncrementTick+0x17c>)
 8008e7a:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8008e7c:	f7f7 fbcb 	bl	8000616 <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 8008e80:	697b      	ldr	r3, [r7, #20]
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	3718      	adds	r7, #24
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}
 8008e8a:	bf00      	nop
 8008e8c:	200092e8 	.word	0x200092e8
 8008e90:	200092c4 	.word	0x200092c4
 8008e94:	20009278 	.word	0x20009278
 8008e98:	2000927c 	.word	0x2000927c
 8008e9c:	200092d8 	.word	0x200092d8
 8008ea0:	200092e0 	.word	0x200092e0
 8008ea4:	200092c8 	.word	0x200092c8
 8008ea8:	20008df0 	.word	0x20008df0
 8008eac:	20008dec 	.word	0x20008dec
 8008eb0:	200092d0 	.word	0x200092d0
 8008eb4:	200092d4 	.word	0x200092d4

08008eb8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b086      	sub	sp, #24
 8008ebc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008ebe:	4b3a      	ldr	r3, [pc, #232]	; (8008fa8 <vTaskSwitchContext+0xf0>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d003      	beq.n	8008ece <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008ec6:	4b39      	ldr	r3, [pc, #228]	; (8008fac <vTaskSwitchContext+0xf4>)
 8008ec8:	2201      	movs	r2, #1
 8008eca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008ecc:	e068      	b.n	8008fa0 <vTaskSwitchContext+0xe8>
		xYieldPending = pdFALSE;
 8008ece:	4b37      	ldr	r3, [pc, #220]	; (8008fac <vTaskSwitchContext+0xf4>)
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8008ed4:	4b36      	ldr	r3, [pc, #216]	; (8008fb0 <vTaskSwitchContext+0xf8>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eda:	613b      	str	r3, [r7, #16]
 8008edc:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8008ee0:	60fb      	str	r3, [r7, #12]
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	68fa      	ldr	r2, [r7, #12]
 8008ee8:	429a      	cmp	r2, r3
 8008eea:	d111      	bne.n	8008f10 <vTaskSwitchContext+0x58>
 8008eec:	693b      	ldr	r3, [r7, #16]
 8008eee:	3304      	adds	r3, #4
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	68fa      	ldr	r2, [r7, #12]
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d10b      	bne.n	8008f10 <vTaskSwitchContext+0x58>
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	3308      	adds	r3, #8
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	68fa      	ldr	r2, [r7, #12]
 8008f00:	429a      	cmp	r2, r3
 8008f02:	d105      	bne.n	8008f10 <vTaskSwitchContext+0x58>
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	330c      	adds	r3, #12
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	68fa      	ldr	r2, [r7, #12]
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d008      	beq.n	8008f22 <vTaskSwitchContext+0x6a>
 8008f10:	4b27      	ldr	r3, [pc, #156]	; (8008fb0 <vTaskSwitchContext+0xf8>)
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	4b26      	ldr	r3, [pc, #152]	; (8008fb0 <vTaskSwitchContext+0xf8>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	3334      	adds	r3, #52	; 0x34
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	4610      	mov	r0, r2
 8008f1e:	f7f7 fb81 	bl	8000624 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f22:	4b24      	ldr	r3, [pc, #144]	; (8008fb4 <vTaskSwitchContext+0xfc>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	617b      	str	r3, [r7, #20]
 8008f28:	e010      	b.n	8008f4c <vTaskSwitchContext+0x94>
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d10a      	bne.n	8008f46 <vTaskSwitchContext+0x8e>
	__asm volatile
 8008f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f34:	f383 8811 	msr	BASEPRI, r3
 8008f38:	f3bf 8f6f 	isb	sy
 8008f3c:	f3bf 8f4f 	dsb	sy
 8008f40:	607b      	str	r3, [r7, #4]
}
 8008f42:	bf00      	nop
 8008f44:	e7fe      	b.n	8008f44 <vTaskSwitchContext+0x8c>
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	3b01      	subs	r3, #1
 8008f4a:	617b      	str	r3, [r7, #20]
 8008f4c:	491a      	ldr	r1, [pc, #104]	; (8008fb8 <vTaskSwitchContext+0x100>)
 8008f4e:	697a      	ldr	r2, [r7, #20]
 8008f50:	4613      	mov	r3, r2
 8008f52:	009b      	lsls	r3, r3, #2
 8008f54:	4413      	add	r3, r2
 8008f56:	009b      	lsls	r3, r3, #2
 8008f58:	440b      	add	r3, r1
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d0e4      	beq.n	8008f2a <vTaskSwitchContext+0x72>
 8008f60:	697a      	ldr	r2, [r7, #20]
 8008f62:	4613      	mov	r3, r2
 8008f64:	009b      	lsls	r3, r3, #2
 8008f66:	4413      	add	r3, r2
 8008f68:	009b      	lsls	r3, r3, #2
 8008f6a:	4a13      	ldr	r2, [pc, #76]	; (8008fb8 <vTaskSwitchContext+0x100>)
 8008f6c:	4413      	add	r3, r2
 8008f6e:	60bb      	str	r3, [r7, #8]
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	685a      	ldr	r2, [r3, #4]
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	605a      	str	r2, [r3, #4]
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	685a      	ldr	r2, [r3, #4]
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	3308      	adds	r3, #8
 8008f82:	429a      	cmp	r2, r3
 8008f84:	d104      	bne.n	8008f90 <vTaskSwitchContext+0xd8>
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	685a      	ldr	r2, [r3, #4]
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	605a      	str	r2, [r3, #4]
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	68db      	ldr	r3, [r3, #12]
 8008f96:	4a06      	ldr	r2, [pc, #24]	; (8008fb0 <vTaskSwitchContext+0xf8>)
 8008f98:	6013      	str	r3, [r2, #0]
 8008f9a:	4a06      	ldr	r2, [pc, #24]	; (8008fb4 <vTaskSwitchContext+0xfc>)
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	6013      	str	r3, [r2, #0]
}
 8008fa0:	bf00      	nop
 8008fa2:	3718      	adds	r7, #24
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}
 8008fa8:	200092e8 	.word	0x200092e8
 8008fac:	200092d4 	.word	0x200092d4
 8008fb0:	20008dec 	.word	0x20008dec
 8008fb4:	200092c8 	.word	0x200092c8
 8008fb8:	20008df0 	.word	0x20008df0

08008fbc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b084      	sub	sp, #16
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
 8008fc4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d10a      	bne.n	8008fe2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd0:	f383 8811 	msr	BASEPRI, r3
 8008fd4:	f3bf 8f6f 	isb	sy
 8008fd8:	f3bf 8f4f 	dsb	sy
 8008fdc:	60fb      	str	r3, [r7, #12]
}
 8008fde:	bf00      	nop
 8008fe0:	e7fe      	b.n	8008fe0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008fe2:	4b07      	ldr	r3, [pc, #28]	; (8009000 <vTaskPlaceOnEventList+0x44>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	3318      	adds	r3, #24
 8008fe8:	4619      	mov	r1, r3
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f7fe fe5b 	bl	8007ca6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008ff0:	2101      	movs	r1, #1
 8008ff2:	6838      	ldr	r0, [r7, #0]
 8008ff4:	f000 fad2 	bl	800959c <prvAddCurrentTaskToDelayedList>
}
 8008ff8:	bf00      	nop
 8008ffa:	3710      	adds	r7, #16
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}
 8009000:	20008dec 	.word	0x20008dec

08009004 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b086      	sub	sp, #24
 8009008:	af00      	add	r7, sp, #0
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d10a      	bne.n	800902c <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8009016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800901a:	f383 8811 	msr	BASEPRI, r3
 800901e:	f3bf 8f6f 	isb	sy
 8009022:	f3bf 8f4f 	dsb	sy
 8009026:	617b      	str	r3, [r7, #20]
}
 8009028:	bf00      	nop
 800902a:	e7fe      	b.n	800902a <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800902c:	4b11      	ldr	r3, [pc, #68]	; (8009074 <vTaskPlaceOnUnorderedEventList+0x70>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d10a      	bne.n	800904a <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8009034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009038:	f383 8811 	msr	BASEPRI, r3
 800903c:	f3bf 8f6f 	isb	sy
 8009040:	f3bf 8f4f 	dsb	sy
 8009044:	613b      	str	r3, [r7, #16]
}
 8009046:	bf00      	nop
 8009048:	e7fe      	b.n	8009048 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800904a:	4b0b      	ldr	r3, [pc, #44]	; (8009078 <vTaskPlaceOnUnorderedEventList+0x74>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	68ba      	ldr	r2, [r7, #8]
 8009050:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8009054:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009056:	4b08      	ldr	r3, [pc, #32]	; (8009078 <vTaskPlaceOnUnorderedEventList+0x74>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	3318      	adds	r3, #24
 800905c:	4619      	mov	r1, r3
 800905e:	68f8      	ldr	r0, [r7, #12]
 8009060:	f7fe fdfd 	bl	8007c5e <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009064:	2101      	movs	r1, #1
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f000 fa98 	bl	800959c <prvAddCurrentTaskToDelayedList>
}
 800906c:	bf00      	nop
 800906e:	3718      	adds	r7, #24
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}
 8009074:	200092e8 	.word	0x200092e8
 8009078:	20008dec 	.word	0x20008dec

0800907c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800907c:	b580      	push	{r7, lr}
 800907e:	b086      	sub	sp, #24
 8009080:	af00      	add	r7, sp, #0
 8009082:	60f8      	str	r0, [r7, #12]
 8009084:	60b9      	str	r1, [r7, #8]
 8009086:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d10a      	bne.n	80090a4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800908e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009092:	f383 8811 	msr	BASEPRI, r3
 8009096:	f3bf 8f6f 	isb	sy
 800909a:	f3bf 8f4f 	dsb	sy
 800909e:	617b      	str	r3, [r7, #20]
}
 80090a0:	bf00      	nop
 80090a2:	e7fe      	b.n	80090a2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80090a4:	4b0a      	ldr	r3, [pc, #40]	; (80090d0 <vTaskPlaceOnEventListRestricted+0x54>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	3318      	adds	r3, #24
 80090aa:	4619      	mov	r1, r3
 80090ac:	68f8      	ldr	r0, [r7, #12]
 80090ae:	f7fe fdd6 	bl	8007c5e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d002      	beq.n	80090be <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80090b8:	f04f 33ff 	mov.w	r3, #4294967295
 80090bc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80090be:	6879      	ldr	r1, [r7, #4]
 80090c0:	68b8      	ldr	r0, [r7, #8]
 80090c2:	f000 fa6b 	bl	800959c <prvAddCurrentTaskToDelayedList>
	}
 80090c6:	bf00      	nop
 80090c8:	3718      	adds	r7, #24
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}
 80090ce:	bf00      	nop
 80090d0:	20008dec 	.word	0x20008dec

080090d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b086      	sub	sp, #24
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	68db      	ldr	r3, [r3, #12]
 80090e0:	68db      	ldr	r3, [r3, #12]
 80090e2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d10a      	bne.n	8009100 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80090ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ee:	f383 8811 	msr	BASEPRI, r3
 80090f2:	f3bf 8f6f 	isb	sy
 80090f6:	f3bf 8f4f 	dsb	sy
 80090fa:	60fb      	str	r3, [r7, #12]
}
 80090fc:	bf00      	nop
 80090fe:	e7fe      	b.n	80090fe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009100:	693b      	ldr	r3, [r7, #16]
 8009102:	3318      	adds	r3, #24
 8009104:	4618      	mov	r0, r3
 8009106:	f7fe fe07 	bl	8007d18 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800910a:	4b1e      	ldr	r3, [pc, #120]	; (8009184 <xTaskRemoveFromEventList+0xb0>)
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d11d      	bne.n	800914e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	3304      	adds	r3, #4
 8009116:	4618      	mov	r0, r3
 8009118:	f7fe fdfe 	bl	8007d18 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009120:	4b19      	ldr	r3, [pc, #100]	; (8009188 <xTaskRemoveFromEventList+0xb4>)
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	429a      	cmp	r2, r3
 8009126:	d903      	bls.n	8009130 <xTaskRemoveFromEventList+0x5c>
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800912c:	4a16      	ldr	r2, [pc, #88]	; (8009188 <xTaskRemoveFromEventList+0xb4>)
 800912e:	6013      	str	r3, [r2, #0]
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009134:	4613      	mov	r3, r2
 8009136:	009b      	lsls	r3, r3, #2
 8009138:	4413      	add	r3, r2
 800913a:	009b      	lsls	r3, r3, #2
 800913c:	4a13      	ldr	r2, [pc, #76]	; (800918c <xTaskRemoveFromEventList+0xb8>)
 800913e:	441a      	add	r2, r3
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	3304      	adds	r3, #4
 8009144:	4619      	mov	r1, r3
 8009146:	4610      	mov	r0, r2
 8009148:	f7fe fd89 	bl	8007c5e <vListInsertEnd>
 800914c:	e005      	b.n	800915a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800914e:	693b      	ldr	r3, [r7, #16]
 8009150:	3318      	adds	r3, #24
 8009152:	4619      	mov	r1, r3
 8009154:	480e      	ldr	r0, [pc, #56]	; (8009190 <xTaskRemoveFromEventList+0xbc>)
 8009156:	f7fe fd82 	bl	8007c5e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800915e:	4b0d      	ldr	r3, [pc, #52]	; (8009194 <xTaskRemoveFromEventList+0xc0>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009164:	429a      	cmp	r2, r3
 8009166:	d905      	bls.n	8009174 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009168:	2301      	movs	r3, #1
 800916a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800916c:	4b0a      	ldr	r3, [pc, #40]	; (8009198 <xTaskRemoveFromEventList+0xc4>)
 800916e:	2201      	movs	r2, #1
 8009170:	601a      	str	r2, [r3, #0]
 8009172:	e001      	b.n	8009178 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009174:	2300      	movs	r3, #0
 8009176:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009178:	697b      	ldr	r3, [r7, #20]
}
 800917a:	4618      	mov	r0, r3
 800917c:	3718      	adds	r7, #24
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}
 8009182:	bf00      	nop
 8009184:	200092e8 	.word	0x200092e8
 8009188:	200092c8 	.word	0x200092c8
 800918c:	20008df0 	.word	0x20008df0
 8009190:	20009280 	.word	0x20009280
 8009194:	20008dec 	.word	0x20008dec
 8009198:	200092d4 	.word	0x200092d4

0800919c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800919c:	b480      	push	{r7}
 800919e:	b083      	sub	sp, #12
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80091a4:	4b06      	ldr	r3, [pc, #24]	; (80091c0 <vTaskInternalSetTimeOutState+0x24>)
 80091a6:	681a      	ldr	r2, [r3, #0]
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80091ac:	4b05      	ldr	r3, [pc, #20]	; (80091c4 <vTaskInternalSetTimeOutState+0x28>)
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	605a      	str	r2, [r3, #4]
}
 80091b4:	bf00      	nop
 80091b6:	370c      	adds	r7, #12
 80091b8:	46bd      	mov	sp, r7
 80091ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091be:	4770      	bx	lr
 80091c0:	200092d8 	.word	0x200092d8
 80091c4:	200092c4 	.word	0x200092c4

080091c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b088      	sub	sp, #32
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d10a      	bne.n	80091ee <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80091d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091dc:	f383 8811 	msr	BASEPRI, r3
 80091e0:	f3bf 8f6f 	isb	sy
 80091e4:	f3bf 8f4f 	dsb	sy
 80091e8:	613b      	str	r3, [r7, #16]
}
 80091ea:	bf00      	nop
 80091ec:	e7fe      	b.n	80091ec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d10a      	bne.n	800920a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80091f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091f8:	f383 8811 	msr	BASEPRI, r3
 80091fc:	f3bf 8f6f 	isb	sy
 8009200:	f3bf 8f4f 	dsb	sy
 8009204:	60fb      	str	r3, [r7, #12]
}
 8009206:	bf00      	nop
 8009208:	e7fe      	b.n	8009208 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800920a:	f000 fe9b 	bl	8009f44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800920e:	4b1d      	ldr	r3, [pc, #116]	; (8009284 <xTaskCheckForTimeOut+0xbc>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	69ba      	ldr	r2, [r7, #24]
 800921a:	1ad3      	subs	r3, r2, r3
 800921c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009226:	d102      	bne.n	800922e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009228:	2300      	movs	r3, #0
 800922a:	61fb      	str	r3, [r7, #28]
 800922c:	e023      	b.n	8009276 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681a      	ldr	r2, [r3, #0]
 8009232:	4b15      	ldr	r3, [pc, #84]	; (8009288 <xTaskCheckForTimeOut+0xc0>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	429a      	cmp	r2, r3
 8009238:	d007      	beq.n	800924a <xTaskCheckForTimeOut+0x82>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	685b      	ldr	r3, [r3, #4]
 800923e:	69ba      	ldr	r2, [r7, #24]
 8009240:	429a      	cmp	r2, r3
 8009242:	d302      	bcc.n	800924a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009244:	2301      	movs	r3, #1
 8009246:	61fb      	str	r3, [r7, #28]
 8009248:	e015      	b.n	8009276 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	697a      	ldr	r2, [r7, #20]
 8009250:	429a      	cmp	r2, r3
 8009252:	d20b      	bcs.n	800926c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	681a      	ldr	r2, [r3, #0]
 8009258:	697b      	ldr	r3, [r7, #20]
 800925a:	1ad2      	subs	r2, r2, r3
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f7ff ff9b 	bl	800919c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009266:	2300      	movs	r3, #0
 8009268:	61fb      	str	r3, [r7, #28]
 800926a:	e004      	b.n	8009276 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	2200      	movs	r2, #0
 8009270:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009272:	2301      	movs	r3, #1
 8009274:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009276:	f000 fe95 	bl	8009fa4 <vPortExitCritical>

	return xReturn;
 800927a:	69fb      	ldr	r3, [r7, #28]
}
 800927c:	4618      	mov	r0, r3
 800927e:	3720      	adds	r7, #32
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}
 8009284:	200092c4 	.word	0x200092c4
 8009288:	200092d8 	.word	0x200092d8

0800928c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800928c:	b480      	push	{r7}
 800928e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009290:	4b03      	ldr	r3, [pc, #12]	; (80092a0 <vTaskMissedYield+0x14>)
 8009292:	2201      	movs	r2, #1
 8009294:	601a      	str	r2, [r3, #0]
}
 8009296:	bf00      	nop
 8009298:	46bd      	mov	sp, r7
 800929a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929e:	4770      	bx	lr
 80092a0:	200092d4 	.word	0x200092d4

080092a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b082      	sub	sp, #8
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80092ac:	f000 f854 	bl	8009358 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80092b0:	4b07      	ldr	r3, [pc, #28]	; (80092d0 <prvIdleTask+0x2c>)
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	2b01      	cmp	r3, #1
 80092b6:	d907      	bls.n	80092c8 <prvIdleTask+0x24>
			{
				taskYIELD();
 80092b8:	4b06      	ldr	r3, [pc, #24]	; (80092d4 <prvIdleTask+0x30>)
 80092ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092be:	601a      	str	r2, [r3, #0]
 80092c0:	f3bf 8f4f 	dsb	sy
 80092c4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80092c8:	f7f7 f99e 	bl	8000608 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80092cc:	e7ee      	b.n	80092ac <prvIdleTask+0x8>
 80092ce:	bf00      	nop
 80092d0:	20008df0 	.word	0x20008df0
 80092d4:	e000ed04 	.word	0xe000ed04

080092d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b082      	sub	sp, #8
 80092dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80092de:	2300      	movs	r3, #0
 80092e0:	607b      	str	r3, [r7, #4]
 80092e2:	e00c      	b.n	80092fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80092e4:	687a      	ldr	r2, [r7, #4]
 80092e6:	4613      	mov	r3, r2
 80092e8:	009b      	lsls	r3, r3, #2
 80092ea:	4413      	add	r3, r2
 80092ec:	009b      	lsls	r3, r3, #2
 80092ee:	4a12      	ldr	r2, [pc, #72]	; (8009338 <prvInitialiseTaskLists+0x60>)
 80092f0:	4413      	add	r3, r2
 80092f2:	4618      	mov	r0, r3
 80092f4:	f7fe fc86 	bl	8007c04 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	3301      	adds	r3, #1
 80092fc:	607b      	str	r3, [r7, #4]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2b37      	cmp	r3, #55	; 0x37
 8009302:	d9ef      	bls.n	80092e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009304:	480d      	ldr	r0, [pc, #52]	; (800933c <prvInitialiseTaskLists+0x64>)
 8009306:	f7fe fc7d 	bl	8007c04 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800930a:	480d      	ldr	r0, [pc, #52]	; (8009340 <prvInitialiseTaskLists+0x68>)
 800930c:	f7fe fc7a 	bl	8007c04 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009310:	480c      	ldr	r0, [pc, #48]	; (8009344 <prvInitialiseTaskLists+0x6c>)
 8009312:	f7fe fc77 	bl	8007c04 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009316:	480c      	ldr	r0, [pc, #48]	; (8009348 <prvInitialiseTaskLists+0x70>)
 8009318:	f7fe fc74 	bl	8007c04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800931c:	480b      	ldr	r0, [pc, #44]	; (800934c <prvInitialiseTaskLists+0x74>)
 800931e:	f7fe fc71 	bl	8007c04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009322:	4b0b      	ldr	r3, [pc, #44]	; (8009350 <prvInitialiseTaskLists+0x78>)
 8009324:	4a05      	ldr	r2, [pc, #20]	; (800933c <prvInitialiseTaskLists+0x64>)
 8009326:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009328:	4b0a      	ldr	r3, [pc, #40]	; (8009354 <prvInitialiseTaskLists+0x7c>)
 800932a:	4a05      	ldr	r2, [pc, #20]	; (8009340 <prvInitialiseTaskLists+0x68>)
 800932c:	601a      	str	r2, [r3, #0]
}
 800932e:	bf00      	nop
 8009330:	3708      	adds	r7, #8
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop
 8009338:	20008df0 	.word	0x20008df0
 800933c:	20009250 	.word	0x20009250
 8009340:	20009264 	.word	0x20009264
 8009344:	20009280 	.word	0x20009280
 8009348:	20009294 	.word	0x20009294
 800934c:	200092ac 	.word	0x200092ac
 8009350:	20009278 	.word	0x20009278
 8009354:	2000927c 	.word	0x2000927c

08009358 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b082      	sub	sp, #8
 800935c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800935e:	e019      	b.n	8009394 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009360:	f000 fdf0 	bl	8009f44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009364:	4b10      	ldr	r3, [pc, #64]	; (80093a8 <prvCheckTasksWaitingTermination+0x50>)
 8009366:	68db      	ldr	r3, [r3, #12]
 8009368:	68db      	ldr	r3, [r3, #12]
 800936a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	3304      	adds	r3, #4
 8009370:	4618      	mov	r0, r3
 8009372:	f7fe fcd1 	bl	8007d18 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009376:	4b0d      	ldr	r3, [pc, #52]	; (80093ac <prvCheckTasksWaitingTermination+0x54>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	3b01      	subs	r3, #1
 800937c:	4a0b      	ldr	r2, [pc, #44]	; (80093ac <prvCheckTasksWaitingTermination+0x54>)
 800937e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009380:	4b0b      	ldr	r3, [pc, #44]	; (80093b0 <prvCheckTasksWaitingTermination+0x58>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	3b01      	subs	r3, #1
 8009386:	4a0a      	ldr	r2, [pc, #40]	; (80093b0 <prvCheckTasksWaitingTermination+0x58>)
 8009388:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800938a:	f000 fe0b 	bl	8009fa4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f000 f810 	bl	80093b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009394:	4b06      	ldr	r3, [pc, #24]	; (80093b0 <prvCheckTasksWaitingTermination+0x58>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d1e1      	bne.n	8009360 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800939c:	bf00      	nop
 800939e:	bf00      	nop
 80093a0:	3708      	adds	r7, #8
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bd80      	pop	{r7, pc}
 80093a6:	bf00      	nop
 80093a8:	20009294 	.word	0x20009294
 80093ac:	200092c0 	.word	0x200092c0
 80093b0:	200092a8 	.word	0x200092a8

080093b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b084      	sub	sp, #16
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d108      	bne.n	80093d8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093ca:	4618      	mov	r0, r3
 80093cc:	f000 ff84 	bl	800a2d8 <vPortFree>
				vPortFree( pxTCB );
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 ff81 	bl	800a2d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80093d6:	e018      	b.n	800940a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80093de:	2b01      	cmp	r3, #1
 80093e0:	d103      	bne.n	80093ea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	f000 ff78 	bl	800a2d8 <vPortFree>
	}
 80093e8:	e00f      	b.n	800940a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80093f0:	2b02      	cmp	r3, #2
 80093f2:	d00a      	beq.n	800940a <prvDeleteTCB+0x56>
	__asm volatile
 80093f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093f8:	f383 8811 	msr	BASEPRI, r3
 80093fc:	f3bf 8f6f 	isb	sy
 8009400:	f3bf 8f4f 	dsb	sy
 8009404:	60fb      	str	r3, [r7, #12]
}
 8009406:	bf00      	nop
 8009408:	e7fe      	b.n	8009408 <prvDeleteTCB+0x54>
	}
 800940a:	bf00      	nop
 800940c:	3710      	adds	r7, #16
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}
	...

08009414 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009414:	b480      	push	{r7}
 8009416:	b083      	sub	sp, #12
 8009418:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800941a:	4b0c      	ldr	r3, [pc, #48]	; (800944c <prvResetNextTaskUnblockTime+0x38>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d104      	bne.n	800942e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009424:	4b0a      	ldr	r3, [pc, #40]	; (8009450 <prvResetNextTaskUnblockTime+0x3c>)
 8009426:	f04f 32ff 	mov.w	r2, #4294967295
 800942a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800942c:	e008      	b.n	8009440 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800942e:	4b07      	ldr	r3, [pc, #28]	; (800944c <prvResetNextTaskUnblockTime+0x38>)
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	68db      	ldr	r3, [r3, #12]
 8009434:	68db      	ldr	r3, [r3, #12]
 8009436:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	685b      	ldr	r3, [r3, #4]
 800943c:	4a04      	ldr	r2, [pc, #16]	; (8009450 <prvResetNextTaskUnblockTime+0x3c>)
 800943e:	6013      	str	r3, [r2, #0]
}
 8009440:	bf00      	nop
 8009442:	370c      	adds	r7, #12
 8009444:	46bd      	mov	sp, r7
 8009446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944a:	4770      	bx	lr
 800944c:	20009278 	.word	0x20009278
 8009450:	200092e0 	.word	0x200092e0

08009454 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009454:	b480      	push	{r7}
 8009456:	b083      	sub	sp, #12
 8009458:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800945a:	4b0b      	ldr	r3, [pc, #44]	; (8009488 <xTaskGetSchedulerState+0x34>)
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d102      	bne.n	8009468 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009462:	2301      	movs	r3, #1
 8009464:	607b      	str	r3, [r7, #4]
 8009466:	e008      	b.n	800947a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009468:	4b08      	ldr	r3, [pc, #32]	; (800948c <xTaskGetSchedulerState+0x38>)
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d102      	bne.n	8009476 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009470:	2302      	movs	r3, #2
 8009472:	607b      	str	r3, [r7, #4]
 8009474:	e001      	b.n	800947a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009476:	2300      	movs	r3, #0
 8009478:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800947a:	687b      	ldr	r3, [r7, #4]
	}
 800947c:	4618      	mov	r0, r3
 800947e:	370c      	adds	r7, #12
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr
 8009488:	200092cc 	.word	0x200092cc
 800948c:	200092e8 	.word	0x200092e8

08009490 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009490:	b580      	push	{r7, lr}
 8009492:	b086      	sub	sp, #24
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800949c:	2300      	movs	r3, #0
 800949e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d056      	beq.n	8009554 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80094a6:	4b2e      	ldr	r3, [pc, #184]	; (8009560 <xTaskPriorityDisinherit+0xd0>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	693a      	ldr	r2, [r7, #16]
 80094ac:	429a      	cmp	r2, r3
 80094ae:	d00a      	beq.n	80094c6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80094b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094b4:	f383 8811 	msr	BASEPRI, r3
 80094b8:	f3bf 8f6f 	isb	sy
 80094bc:	f3bf 8f4f 	dsb	sy
 80094c0:	60fb      	str	r3, [r7, #12]
}
 80094c2:	bf00      	nop
 80094c4:	e7fe      	b.n	80094c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80094c6:	693b      	ldr	r3, [r7, #16]
 80094c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d10a      	bne.n	80094e4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80094ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094d2:	f383 8811 	msr	BASEPRI, r3
 80094d6:	f3bf 8f6f 	isb	sy
 80094da:	f3bf 8f4f 	dsb	sy
 80094de:	60bb      	str	r3, [r7, #8]
}
 80094e0:	bf00      	nop
 80094e2:	e7fe      	b.n	80094e2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094e8:	1e5a      	subs	r2, r3, #1
 80094ea:	693b      	ldr	r3, [r7, #16]
 80094ec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094f2:	693b      	ldr	r3, [r7, #16]
 80094f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094f6:	429a      	cmp	r2, r3
 80094f8:	d02c      	beq.n	8009554 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80094fa:	693b      	ldr	r3, [r7, #16]
 80094fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d128      	bne.n	8009554 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009502:	693b      	ldr	r3, [r7, #16]
 8009504:	3304      	adds	r3, #4
 8009506:	4618      	mov	r0, r3
 8009508:	f7fe fc06 	bl	8007d18 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800950c:	693b      	ldr	r3, [r7, #16]
 800950e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009510:	693b      	ldr	r3, [r7, #16]
 8009512:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009518:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009520:	693b      	ldr	r3, [r7, #16]
 8009522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009524:	4b0f      	ldr	r3, [pc, #60]	; (8009564 <xTaskPriorityDisinherit+0xd4>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	429a      	cmp	r2, r3
 800952a:	d903      	bls.n	8009534 <xTaskPriorityDisinherit+0xa4>
 800952c:	693b      	ldr	r3, [r7, #16]
 800952e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009530:	4a0c      	ldr	r2, [pc, #48]	; (8009564 <xTaskPriorityDisinherit+0xd4>)
 8009532:	6013      	str	r3, [r2, #0]
 8009534:	693b      	ldr	r3, [r7, #16]
 8009536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009538:	4613      	mov	r3, r2
 800953a:	009b      	lsls	r3, r3, #2
 800953c:	4413      	add	r3, r2
 800953e:	009b      	lsls	r3, r3, #2
 8009540:	4a09      	ldr	r2, [pc, #36]	; (8009568 <xTaskPriorityDisinherit+0xd8>)
 8009542:	441a      	add	r2, r3
 8009544:	693b      	ldr	r3, [r7, #16]
 8009546:	3304      	adds	r3, #4
 8009548:	4619      	mov	r1, r3
 800954a:	4610      	mov	r0, r2
 800954c:	f7fe fb87 	bl	8007c5e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009550:	2301      	movs	r3, #1
 8009552:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009554:	697b      	ldr	r3, [r7, #20]
	}
 8009556:	4618      	mov	r0, r3
 8009558:	3718      	adds	r7, #24
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	20008dec 	.word	0x20008dec
 8009564:	200092c8 	.word	0x200092c8
 8009568:	20008df0 	.word	0x20008df0

0800956c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800956c:	b480      	push	{r7}
 800956e:	b083      	sub	sp, #12
 8009570:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8009572:	4b09      	ldr	r3, [pc, #36]	; (8009598 <uxTaskResetEventItemValue+0x2c>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	699b      	ldr	r3, [r3, #24]
 8009578:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800957a:	4b07      	ldr	r3, [pc, #28]	; (8009598 <uxTaskResetEventItemValue+0x2c>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009580:	4b05      	ldr	r3, [pc, #20]	; (8009598 <uxTaskResetEventItemValue+0x2c>)
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8009588:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800958a:	687b      	ldr	r3, [r7, #4]
}
 800958c:	4618      	mov	r0, r3
 800958e:	370c      	adds	r7, #12
 8009590:	46bd      	mov	sp, r7
 8009592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009596:	4770      	bx	lr
 8009598:	20008dec 	.word	0x20008dec

0800959c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b084      	sub	sp, #16
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
 80095a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80095a6:	4b21      	ldr	r3, [pc, #132]	; (800962c <prvAddCurrentTaskToDelayedList+0x90>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80095ac:	4b20      	ldr	r3, [pc, #128]	; (8009630 <prvAddCurrentTaskToDelayedList+0x94>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	3304      	adds	r3, #4
 80095b2:	4618      	mov	r0, r3
 80095b4:	f7fe fbb0 	bl	8007d18 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095be:	d10a      	bne.n	80095d6 <prvAddCurrentTaskToDelayedList+0x3a>
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d007      	beq.n	80095d6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80095c6:	4b1a      	ldr	r3, [pc, #104]	; (8009630 <prvAddCurrentTaskToDelayedList+0x94>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	3304      	adds	r3, #4
 80095cc:	4619      	mov	r1, r3
 80095ce:	4819      	ldr	r0, [pc, #100]	; (8009634 <prvAddCurrentTaskToDelayedList+0x98>)
 80095d0:	f7fe fb45 	bl	8007c5e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80095d4:	e026      	b.n	8009624 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80095d6:	68fa      	ldr	r2, [r7, #12]
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	4413      	add	r3, r2
 80095dc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80095de:	4b14      	ldr	r3, [pc, #80]	; (8009630 <prvAddCurrentTaskToDelayedList+0x94>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	68ba      	ldr	r2, [r7, #8]
 80095e4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80095e6:	68ba      	ldr	r2, [r7, #8]
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	429a      	cmp	r2, r3
 80095ec:	d209      	bcs.n	8009602 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80095ee:	4b12      	ldr	r3, [pc, #72]	; (8009638 <prvAddCurrentTaskToDelayedList+0x9c>)
 80095f0:	681a      	ldr	r2, [r3, #0]
 80095f2:	4b0f      	ldr	r3, [pc, #60]	; (8009630 <prvAddCurrentTaskToDelayedList+0x94>)
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	3304      	adds	r3, #4
 80095f8:	4619      	mov	r1, r3
 80095fa:	4610      	mov	r0, r2
 80095fc:	f7fe fb53 	bl	8007ca6 <vListInsert>
}
 8009600:	e010      	b.n	8009624 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009602:	4b0e      	ldr	r3, [pc, #56]	; (800963c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009604:	681a      	ldr	r2, [r3, #0]
 8009606:	4b0a      	ldr	r3, [pc, #40]	; (8009630 <prvAddCurrentTaskToDelayedList+0x94>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	3304      	adds	r3, #4
 800960c:	4619      	mov	r1, r3
 800960e:	4610      	mov	r0, r2
 8009610:	f7fe fb49 	bl	8007ca6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009614:	4b0a      	ldr	r3, [pc, #40]	; (8009640 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	68ba      	ldr	r2, [r7, #8]
 800961a:	429a      	cmp	r2, r3
 800961c:	d202      	bcs.n	8009624 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800961e:	4a08      	ldr	r2, [pc, #32]	; (8009640 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	6013      	str	r3, [r2, #0]
}
 8009624:	bf00      	nop
 8009626:	3710      	adds	r7, #16
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}
 800962c:	200092c4 	.word	0x200092c4
 8009630:	20008dec 	.word	0x20008dec
 8009634:	200092ac 	.word	0x200092ac
 8009638:	2000927c 	.word	0x2000927c
 800963c:	20009278 	.word	0x20009278
 8009640:	200092e0 	.word	0x200092e0

08009644 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b08a      	sub	sp, #40	; 0x28
 8009648:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800964a:	2300      	movs	r3, #0
 800964c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800964e:	f000 fb09 	bl	8009c64 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009652:	4b1c      	ldr	r3, [pc, #112]	; (80096c4 <xTimerCreateTimerTask+0x80>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d021      	beq.n	800969e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800965a:	2300      	movs	r3, #0
 800965c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800965e:	2300      	movs	r3, #0
 8009660:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009662:	1d3a      	adds	r2, r7, #4
 8009664:	f107 0108 	add.w	r1, r7, #8
 8009668:	f107 030c 	add.w	r3, r7, #12
 800966c:	4618      	mov	r0, r3
 800966e:	f7fe f96d 	bl	800794c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009672:	6879      	ldr	r1, [r7, #4]
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	68fa      	ldr	r2, [r7, #12]
 8009678:	9202      	str	r2, [sp, #8]
 800967a:	9301      	str	r3, [sp, #4]
 800967c:	2302      	movs	r3, #2
 800967e:	9300      	str	r3, [sp, #0]
 8009680:	2300      	movs	r3, #0
 8009682:	460a      	mov	r2, r1
 8009684:	4910      	ldr	r1, [pc, #64]	; (80096c8 <xTimerCreateTimerTask+0x84>)
 8009686:	4811      	ldr	r0, [pc, #68]	; (80096cc <xTimerCreateTimerTask+0x88>)
 8009688:	f7ff f85c 	bl	8008744 <xTaskCreateStatic>
 800968c:	4603      	mov	r3, r0
 800968e:	4a10      	ldr	r2, [pc, #64]	; (80096d0 <xTimerCreateTimerTask+0x8c>)
 8009690:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009692:	4b0f      	ldr	r3, [pc, #60]	; (80096d0 <xTimerCreateTimerTask+0x8c>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d001      	beq.n	800969e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800969a:	2301      	movs	r3, #1
 800969c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d10a      	bne.n	80096ba <xTimerCreateTimerTask+0x76>
	__asm volatile
 80096a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096a8:	f383 8811 	msr	BASEPRI, r3
 80096ac:	f3bf 8f6f 	isb	sy
 80096b0:	f3bf 8f4f 	dsb	sy
 80096b4:	613b      	str	r3, [r7, #16]
}
 80096b6:	bf00      	nop
 80096b8:	e7fe      	b.n	80096b8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80096ba:	697b      	ldr	r3, [r7, #20]
}
 80096bc:	4618      	mov	r0, r3
 80096be:	3718      	adds	r7, #24
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}
 80096c4:	2000931c 	.word	0x2000931c
 80096c8:	0800a6d4 	.word	0x0800a6d4
 80096cc:	08009809 	.word	0x08009809
 80096d0:	20009320 	.word	0x20009320

080096d4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b08a      	sub	sp, #40	; 0x28
 80096d8:	af00      	add	r7, sp, #0
 80096da:	60f8      	str	r0, [r7, #12]
 80096dc:	60b9      	str	r1, [r7, #8]
 80096de:	607a      	str	r2, [r7, #4]
 80096e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80096e2:	2300      	movs	r3, #0
 80096e4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d10a      	bne.n	8009702 <xTimerGenericCommand+0x2e>
	__asm volatile
 80096ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096f0:	f383 8811 	msr	BASEPRI, r3
 80096f4:	f3bf 8f6f 	isb	sy
 80096f8:	f3bf 8f4f 	dsb	sy
 80096fc:	623b      	str	r3, [r7, #32]
}
 80096fe:	bf00      	nop
 8009700:	e7fe      	b.n	8009700 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009702:	4b1a      	ldr	r3, [pc, #104]	; (800976c <xTimerGenericCommand+0x98>)
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d02a      	beq.n	8009760 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	2b05      	cmp	r3, #5
 800971a:	dc18      	bgt.n	800974e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800971c:	f7ff fe9a 	bl	8009454 <xTaskGetSchedulerState>
 8009720:	4603      	mov	r3, r0
 8009722:	2b02      	cmp	r3, #2
 8009724:	d109      	bne.n	800973a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009726:	4b11      	ldr	r3, [pc, #68]	; (800976c <xTimerGenericCommand+0x98>)
 8009728:	6818      	ldr	r0, [r3, #0]
 800972a:	f107 0110 	add.w	r1, r7, #16
 800972e:	2300      	movs	r3, #0
 8009730:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009732:	f7fe fc1f 	bl	8007f74 <xQueueGenericSend>
 8009736:	6278      	str	r0, [r7, #36]	; 0x24
 8009738:	e012      	b.n	8009760 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800973a:	4b0c      	ldr	r3, [pc, #48]	; (800976c <xTimerGenericCommand+0x98>)
 800973c:	6818      	ldr	r0, [r3, #0]
 800973e:	f107 0110 	add.w	r1, r7, #16
 8009742:	2300      	movs	r3, #0
 8009744:	2200      	movs	r2, #0
 8009746:	f7fe fc15 	bl	8007f74 <xQueueGenericSend>
 800974a:	6278      	str	r0, [r7, #36]	; 0x24
 800974c:	e008      	b.n	8009760 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800974e:	4b07      	ldr	r3, [pc, #28]	; (800976c <xTimerGenericCommand+0x98>)
 8009750:	6818      	ldr	r0, [r3, #0]
 8009752:	f107 0110 	add.w	r1, r7, #16
 8009756:	2300      	movs	r3, #0
 8009758:	683a      	ldr	r2, [r7, #0]
 800975a:	f7fe fd09 	bl	8008170 <xQueueGenericSendFromISR>
 800975e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009762:	4618      	mov	r0, r3
 8009764:	3728      	adds	r7, #40	; 0x28
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}
 800976a:	bf00      	nop
 800976c:	2000931c 	.word	0x2000931c

08009770 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b088      	sub	sp, #32
 8009774:	af02      	add	r7, sp, #8
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800977a:	4b22      	ldr	r3, [pc, #136]	; (8009804 <prvProcessExpiredTimer+0x94>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	68db      	ldr	r3, [r3, #12]
 8009780:	68db      	ldr	r3, [r3, #12]
 8009782:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009784:	697b      	ldr	r3, [r7, #20]
 8009786:	3304      	adds	r3, #4
 8009788:	4618      	mov	r0, r3
 800978a:	f7fe fac5 	bl	8007d18 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800978e:	697b      	ldr	r3, [r7, #20]
 8009790:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009794:	f003 0304 	and.w	r3, r3, #4
 8009798:	2b00      	cmp	r3, #0
 800979a:	d022      	beq.n	80097e2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	699a      	ldr	r2, [r3, #24]
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	18d1      	adds	r1, r2, r3
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	683a      	ldr	r2, [r7, #0]
 80097a8:	6978      	ldr	r0, [r7, #20]
 80097aa:	f000 f8d3 	bl	8009954 <prvInsertTimerInActiveList>
 80097ae:	4603      	mov	r3, r0
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d01f      	beq.n	80097f4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80097b4:	2300      	movs	r3, #0
 80097b6:	9300      	str	r3, [sp, #0]
 80097b8:	2300      	movs	r3, #0
 80097ba:	687a      	ldr	r2, [r7, #4]
 80097bc:	2100      	movs	r1, #0
 80097be:	6978      	ldr	r0, [r7, #20]
 80097c0:	f7ff ff88 	bl	80096d4 <xTimerGenericCommand>
 80097c4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80097c6:	693b      	ldr	r3, [r7, #16]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d113      	bne.n	80097f4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80097cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097d0:	f383 8811 	msr	BASEPRI, r3
 80097d4:	f3bf 8f6f 	isb	sy
 80097d8:	f3bf 8f4f 	dsb	sy
 80097dc:	60fb      	str	r3, [r7, #12]
}
 80097de:	bf00      	nop
 80097e0:	e7fe      	b.n	80097e0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80097e8:	f023 0301 	bic.w	r3, r3, #1
 80097ec:	b2da      	uxtb	r2, r3
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	6a1b      	ldr	r3, [r3, #32]
 80097f8:	6978      	ldr	r0, [r7, #20]
 80097fa:	4798      	blx	r3
}
 80097fc:	bf00      	nop
 80097fe:	3718      	adds	r7, #24
 8009800:	46bd      	mov	sp, r7
 8009802:	bd80      	pop	{r7, pc}
 8009804:	20009314 	.word	0x20009314

08009808 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b084      	sub	sp, #16
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]

		/* Allow the application writer to execute some code in the context of
		this task at the point the task starts executing.  This is useful if the
		application includes initialisation code that would benefit from
		executing after the scheduler has been started. */
		vApplicationDaemonTaskStartupHook();
 8009810:	f7f6 ff1a 	bl	8000648 <vApplicationDaemonTaskStartupHook>

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009814:	f107 0308 	add.w	r3, r7, #8
 8009818:	4618      	mov	r0, r3
 800981a:	f000 f857 	bl	80098cc <prvGetNextExpireTime>
 800981e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	4619      	mov	r1, r3
 8009824:	68f8      	ldr	r0, [r7, #12]
 8009826:	f000 f803 	bl	8009830 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800982a:	f000 f8d5 	bl	80099d8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800982e:	e7f1      	b.n	8009814 <prvTimerTask+0xc>

08009830 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b084      	sub	sp, #16
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
 8009838:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800983a:	f7ff f9bf 	bl	8008bbc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800983e:	f107 0308 	add.w	r3, r7, #8
 8009842:	4618      	mov	r0, r3
 8009844:	f000 f866 	bl	8009914 <prvSampleTimeNow>
 8009848:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800984a:	68bb      	ldr	r3, [r7, #8]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d130      	bne.n	80098b2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d10a      	bne.n	800986c <prvProcessTimerOrBlockTask+0x3c>
 8009856:	687a      	ldr	r2, [r7, #4]
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	429a      	cmp	r2, r3
 800985c:	d806      	bhi.n	800986c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800985e:	f7ff f9bb 	bl	8008bd8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009862:	68f9      	ldr	r1, [r7, #12]
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f7ff ff83 	bl	8009770 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800986a:	e024      	b.n	80098b6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d008      	beq.n	8009884 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009872:	4b13      	ldr	r3, [pc, #76]	; (80098c0 <prvProcessTimerOrBlockTask+0x90>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d101      	bne.n	8009880 <prvProcessTimerOrBlockTask+0x50>
 800987c:	2301      	movs	r3, #1
 800987e:	e000      	b.n	8009882 <prvProcessTimerOrBlockTask+0x52>
 8009880:	2300      	movs	r3, #0
 8009882:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009884:	4b0f      	ldr	r3, [pc, #60]	; (80098c4 <prvProcessTimerOrBlockTask+0x94>)
 8009886:	6818      	ldr	r0, [r3, #0]
 8009888:	687a      	ldr	r2, [r7, #4]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	1ad3      	subs	r3, r2, r3
 800988e:	683a      	ldr	r2, [r7, #0]
 8009890:	4619      	mov	r1, r3
 8009892:	f7fe ff23 	bl	80086dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009896:	f7ff f99f 	bl	8008bd8 <xTaskResumeAll>
 800989a:	4603      	mov	r3, r0
 800989c:	2b00      	cmp	r3, #0
 800989e:	d10a      	bne.n	80098b6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80098a0:	4b09      	ldr	r3, [pc, #36]	; (80098c8 <prvProcessTimerOrBlockTask+0x98>)
 80098a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098a6:	601a      	str	r2, [r3, #0]
 80098a8:	f3bf 8f4f 	dsb	sy
 80098ac:	f3bf 8f6f 	isb	sy
}
 80098b0:	e001      	b.n	80098b6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80098b2:	f7ff f991 	bl	8008bd8 <xTaskResumeAll>
}
 80098b6:	bf00      	nop
 80098b8:	3710      	adds	r7, #16
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}
 80098be:	bf00      	nop
 80098c0:	20009318 	.word	0x20009318
 80098c4:	2000931c 	.word	0x2000931c
 80098c8:	e000ed04 	.word	0xe000ed04

080098cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80098cc:	b480      	push	{r7}
 80098ce:	b085      	sub	sp, #20
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80098d4:	4b0e      	ldr	r3, [pc, #56]	; (8009910 <prvGetNextExpireTime+0x44>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d101      	bne.n	80098e2 <prvGetNextExpireTime+0x16>
 80098de:	2201      	movs	r2, #1
 80098e0:	e000      	b.n	80098e4 <prvGetNextExpireTime+0x18>
 80098e2:	2200      	movs	r2, #0
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d105      	bne.n	80098fc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80098f0:	4b07      	ldr	r3, [pc, #28]	; (8009910 <prvGetNextExpireTime+0x44>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	68db      	ldr	r3, [r3, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	60fb      	str	r3, [r7, #12]
 80098fa:	e001      	b.n	8009900 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80098fc:	2300      	movs	r3, #0
 80098fe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009900:	68fb      	ldr	r3, [r7, #12]
}
 8009902:	4618      	mov	r0, r3
 8009904:	3714      	adds	r7, #20
 8009906:	46bd      	mov	sp, r7
 8009908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990c:	4770      	bx	lr
 800990e:	bf00      	nop
 8009910:	20009314 	.word	0x20009314

08009914 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b084      	sub	sp, #16
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800991c:	f7ff f9fa 	bl	8008d14 <xTaskGetTickCount>
 8009920:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009922:	4b0b      	ldr	r3, [pc, #44]	; (8009950 <prvSampleTimeNow+0x3c>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	68fa      	ldr	r2, [r7, #12]
 8009928:	429a      	cmp	r2, r3
 800992a:	d205      	bcs.n	8009938 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800992c:	f000 f936 	bl	8009b9c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2201      	movs	r2, #1
 8009934:	601a      	str	r2, [r3, #0]
 8009936:	e002      	b.n	800993e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2200      	movs	r2, #0
 800993c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800993e:	4a04      	ldr	r2, [pc, #16]	; (8009950 <prvSampleTimeNow+0x3c>)
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009944:	68fb      	ldr	r3, [r7, #12]
}
 8009946:	4618      	mov	r0, r3
 8009948:	3710      	adds	r7, #16
 800994a:	46bd      	mov	sp, r7
 800994c:	bd80      	pop	{r7, pc}
 800994e:	bf00      	nop
 8009950:	20009324 	.word	0x20009324

08009954 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b086      	sub	sp, #24
 8009958:	af00      	add	r7, sp, #0
 800995a:	60f8      	str	r0, [r7, #12]
 800995c:	60b9      	str	r1, [r7, #8]
 800995e:	607a      	str	r2, [r7, #4]
 8009960:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009962:	2300      	movs	r3, #0
 8009964:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	68ba      	ldr	r2, [r7, #8]
 800996a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	68fa      	ldr	r2, [r7, #12]
 8009970:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009972:	68ba      	ldr	r2, [r7, #8]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	429a      	cmp	r2, r3
 8009978:	d812      	bhi.n	80099a0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	1ad2      	subs	r2, r2, r3
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	699b      	ldr	r3, [r3, #24]
 8009984:	429a      	cmp	r2, r3
 8009986:	d302      	bcc.n	800998e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009988:	2301      	movs	r3, #1
 800998a:	617b      	str	r3, [r7, #20]
 800998c:	e01b      	b.n	80099c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800998e:	4b10      	ldr	r3, [pc, #64]	; (80099d0 <prvInsertTimerInActiveList+0x7c>)
 8009990:	681a      	ldr	r2, [r3, #0]
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	3304      	adds	r3, #4
 8009996:	4619      	mov	r1, r3
 8009998:	4610      	mov	r0, r2
 800999a:	f7fe f984 	bl	8007ca6 <vListInsert>
 800999e:	e012      	b.n	80099c6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	429a      	cmp	r2, r3
 80099a6:	d206      	bcs.n	80099b6 <prvInsertTimerInActiveList+0x62>
 80099a8:	68ba      	ldr	r2, [r7, #8]
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	429a      	cmp	r2, r3
 80099ae:	d302      	bcc.n	80099b6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80099b0:	2301      	movs	r3, #1
 80099b2:	617b      	str	r3, [r7, #20]
 80099b4:	e007      	b.n	80099c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80099b6:	4b07      	ldr	r3, [pc, #28]	; (80099d4 <prvInsertTimerInActiveList+0x80>)
 80099b8:	681a      	ldr	r2, [r3, #0]
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	3304      	adds	r3, #4
 80099be:	4619      	mov	r1, r3
 80099c0:	4610      	mov	r0, r2
 80099c2:	f7fe f970 	bl	8007ca6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80099c6:	697b      	ldr	r3, [r7, #20]
}
 80099c8:	4618      	mov	r0, r3
 80099ca:	3718      	adds	r7, #24
 80099cc:	46bd      	mov	sp, r7
 80099ce:	bd80      	pop	{r7, pc}
 80099d0:	20009318 	.word	0x20009318
 80099d4:	20009314 	.word	0x20009314

080099d8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b08e      	sub	sp, #56	; 0x38
 80099dc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80099de:	e0ca      	b.n	8009b76 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	da18      	bge.n	8009a18 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80099e6:	1d3b      	adds	r3, r7, #4
 80099e8:	3304      	adds	r3, #4
 80099ea:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80099ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d10a      	bne.n	8009a08 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80099f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099f6:	f383 8811 	msr	BASEPRI, r3
 80099fa:	f3bf 8f6f 	isb	sy
 80099fe:	f3bf 8f4f 	dsb	sy
 8009a02:	61fb      	str	r3, [r7, #28]
}
 8009a04:	bf00      	nop
 8009a06:	e7fe      	b.n	8009a06 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a0e:	6850      	ldr	r0, [r2, #4]
 8009a10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a12:	6892      	ldr	r2, [r2, #8]
 8009a14:	4611      	mov	r1, r2
 8009a16:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	f2c0 80aa 	blt.w	8009b74 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a26:	695b      	ldr	r3, [r3, #20]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d004      	beq.n	8009a36 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a2e:	3304      	adds	r3, #4
 8009a30:	4618      	mov	r0, r3
 8009a32:	f7fe f971 	bl	8007d18 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009a36:	463b      	mov	r3, r7
 8009a38:	4618      	mov	r0, r3
 8009a3a:	f7ff ff6b 	bl	8009914 <prvSampleTimeNow>
 8009a3e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2b09      	cmp	r3, #9
 8009a44:	f200 8097 	bhi.w	8009b76 <prvProcessReceivedCommands+0x19e>
 8009a48:	a201      	add	r2, pc, #4	; (adr r2, 8009a50 <prvProcessReceivedCommands+0x78>)
 8009a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a4e:	bf00      	nop
 8009a50:	08009a79 	.word	0x08009a79
 8009a54:	08009a79 	.word	0x08009a79
 8009a58:	08009a79 	.word	0x08009a79
 8009a5c:	08009aed 	.word	0x08009aed
 8009a60:	08009b01 	.word	0x08009b01
 8009a64:	08009b4b 	.word	0x08009b4b
 8009a68:	08009a79 	.word	0x08009a79
 8009a6c:	08009a79 	.word	0x08009a79
 8009a70:	08009aed 	.word	0x08009aed
 8009a74:	08009b01 	.word	0x08009b01
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a7a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009a7e:	f043 0301 	orr.w	r3, r3, #1
 8009a82:	b2da      	uxtb	r2, r3
 8009a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a86:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009a8a:	68ba      	ldr	r2, [r7, #8]
 8009a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a8e:	699b      	ldr	r3, [r3, #24]
 8009a90:	18d1      	adds	r1, r2, r3
 8009a92:	68bb      	ldr	r3, [r7, #8]
 8009a94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009a98:	f7ff ff5c 	bl	8009954 <prvInsertTimerInActiveList>
 8009a9c:	4603      	mov	r3, r0
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d069      	beq.n	8009b76 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aa4:	6a1b      	ldr	r3, [r3, #32]
 8009aa6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009aa8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009ab0:	f003 0304 	and.w	r3, r3, #4
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d05e      	beq.n	8009b76 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009ab8:	68ba      	ldr	r2, [r7, #8]
 8009aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009abc:	699b      	ldr	r3, [r3, #24]
 8009abe:	441a      	add	r2, r3
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	9300      	str	r3, [sp, #0]
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	2100      	movs	r1, #0
 8009ac8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009aca:	f7ff fe03 	bl	80096d4 <xTimerGenericCommand>
 8009ace:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009ad0:	6a3b      	ldr	r3, [r7, #32]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d14f      	bne.n	8009b76 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ada:	f383 8811 	msr	BASEPRI, r3
 8009ade:	f3bf 8f6f 	isb	sy
 8009ae2:	f3bf 8f4f 	dsb	sy
 8009ae6:	61bb      	str	r3, [r7, #24]
}
 8009ae8:	bf00      	nop
 8009aea:	e7fe      	b.n	8009aea <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009af2:	f023 0301 	bic.w	r3, r3, #1
 8009af6:	b2da      	uxtb	r2, r3
 8009af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009afa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009afe:	e03a      	b.n	8009b76 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b06:	f043 0301 	orr.w	r3, r3, #1
 8009b0a:	b2da      	uxtb	r2, r3
 8009b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009b12:	68ba      	ldr	r2, [r7, #8]
 8009b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b16:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b1a:	699b      	ldr	r3, [r3, #24]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d10a      	bne.n	8009b36 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b24:	f383 8811 	msr	BASEPRI, r3
 8009b28:	f3bf 8f6f 	isb	sy
 8009b2c:	f3bf 8f4f 	dsb	sy
 8009b30:	617b      	str	r3, [r7, #20]
}
 8009b32:	bf00      	nop
 8009b34:	e7fe      	b.n	8009b34 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b38:	699a      	ldr	r2, [r3, #24]
 8009b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b3c:	18d1      	adds	r1, r2, r3
 8009b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b44:	f7ff ff06 	bl	8009954 <prvInsertTimerInActiveList>
					break;
 8009b48:	e015      	b.n	8009b76 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b50:	f003 0302 	and.w	r3, r3, #2
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d103      	bne.n	8009b60 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009b58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b5a:	f000 fbbd 	bl	800a2d8 <vPortFree>
 8009b5e:	e00a      	b.n	8009b76 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b62:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b66:	f023 0301 	bic.w	r3, r3, #1
 8009b6a:	b2da      	uxtb	r2, r3
 8009b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b6e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009b72:	e000      	b.n	8009b76 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009b74:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009b76:	4b08      	ldr	r3, [pc, #32]	; (8009b98 <prvProcessReceivedCommands+0x1c0>)
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	1d39      	adds	r1, r7, #4
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f7fe fb92 	bl	80082a8 <xQueueReceive>
 8009b84:	4603      	mov	r3, r0
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	f47f af2a 	bne.w	80099e0 <prvProcessReceivedCommands+0x8>
	}
}
 8009b8c:	bf00      	nop
 8009b8e:	bf00      	nop
 8009b90:	3730      	adds	r7, #48	; 0x30
 8009b92:	46bd      	mov	sp, r7
 8009b94:	bd80      	pop	{r7, pc}
 8009b96:	bf00      	nop
 8009b98:	2000931c 	.word	0x2000931c

08009b9c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b088      	sub	sp, #32
 8009ba0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009ba2:	e048      	b.n	8009c36 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009ba4:	4b2d      	ldr	r3, [pc, #180]	; (8009c5c <prvSwitchTimerLists+0xc0>)
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	68db      	ldr	r3, [r3, #12]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bae:	4b2b      	ldr	r3, [pc, #172]	; (8009c5c <prvSwitchTimerLists+0xc0>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	68db      	ldr	r3, [r3, #12]
 8009bb4:	68db      	ldr	r3, [r3, #12]
 8009bb6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	3304      	adds	r3, #4
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	f7fe f8ab 	bl	8007d18 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	6a1b      	ldr	r3, [r3, #32]
 8009bc6:	68f8      	ldr	r0, [r7, #12]
 8009bc8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bd0:	f003 0304 	and.w	r3, r3, #4
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d02e      	beq.n	8009c36 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	699b      	ldr	r3, [r3, #24]
 8009bdc:	693a      	ldr	r2, [r7, #16]
 8009bde:	4413      	add	r3, r2
 8009be0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009be2:	68ba      	ldr	r2, [r7, #8]
 8009be4:	693b      	ldr	r3, [r7, #16]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d90e      	bls.n	8009c08 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	68ba      	ldr	r2, [r7, #8]
 8009bee:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	68fa      	ldr	r2, [r7, #12]
 8009bf4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009bf6:	4b19      	ldr	r3, [pc, #100]	; (8009c5c <prvSwitchTimerLists+0xc0>)
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	3304      	adds	r3, #4
 8009bfe:	4619      	mov	r1, r3
 8009c00:	4610      	mov	r0, r2
 8009c02:	f7fe f850 	bl	8007ca6 <vListInsert>
 8009c06:	e016      	b.n	8009c36 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009c08:	2300      	movs	r3, #0
 8009c0a:	9300      	str	r3, [sp, #0]
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	693a      	ldr	r2, [r7, #16]
 8009c10:	2100      	movs	r1, #0
 8009c12:	68f8      	ldr	r0, [r7, #12]
 8009c14:	f7ff fd5e 	bl	80096d4 <xTimerGenericCommand>
 8009c18:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d10a      	bne.n	8009c36 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c24:	f383 8811 	msr	BASEPRI, r3
 8009c28:	f3bf 8f6f 	isb	sy
 8009c2c:	f3bf 8f4f 	dsb	sy
 8009c30:	603b      	str	r3, [r7, #0]
}
 8009c32:	bf00      	nop
 8009c34:	e7fe      	b.n	8009c34 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c36:	4b09      	ldr	r3, [pc, #36]	; (8009c5c <prvSwitchTimerLists+0xc0>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d1b1      	bne.n	8009ba4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009c40:	4b06      	ldr	r3, [pc, #24]	; (8009c5c <prvSwitchTimerLists+0xc0>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009c46:	4b06      	ldr	r3, [pc, #24]	; (8009c60 <prvSwitchTimerLists+0xc4>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	4a04      	ldr	r2, [pc, #16]	; (8009c5c <prvSwitchTimerLists+0xc0>)
 8009c4c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009c4e:	4a04      	ldr	r2, [pc, #16]	; (8009c60 <prvSwitchTimerLists+0xc4>)
 8009c50:	697b      	ldr	r3, [r7, #20]
 8009c52:	6013      	str	r3, [r2, #0]
}
 8009c54:	bf00      	nop
 8009c56:	3718      	adds	r7, #24
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bd80      	pop	{r7, pc}
 8009c5c:	20009314 	.word	0x20009314
 8009c60:	20009318 	.word	0x20009318

08009c64 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b082      	sub	sp, #8
 8009c68:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009c6a:	f000 f96b 	bl	8009f44 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009c6e:	4b15      	ldr	r3, [pc, #84]	; (8009cc4 <prvCheckForValidListAndQueue+0x60>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d120      	bne.n	8009cb8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009c76:	4814      	ldr	r0, [pc, #80]	; (8009cc8 <prvCheckForValidListAndQueue+0x64>)
 8009c78:	f7fd ffc4 	bl	8007c04 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009c7c:	4813      	ldr	r0, [pc, #76]	; (8009ccc <prvCheckForValidListAndQueue+0x68>)
 8009c7e:	f7fd ffc1 	bl	8007c04 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009c82:	4b13      	ldr	r3, [pc, #76]	; (8009cd0 <prvCheckForValidListAndQueue+0x6c>)
 8009c84:	4a10      	ldr	r2, [pc, #64]	; (8009cc8 <prvCheckForValidListAndQueue+0x64>)
 8009c86:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009c88:	4b12      	ldr	r3, [pc, #72]	; (8009cd4 <prvCheckForValidListAndQueue+0x70>)
 8009c8a:	4a10      	ldr	r2, [pc, #64]	; (8009ccc <prvCheckForValidListAndQueue+0x68>)
 8009c8c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009c8e:	2300      	movs	r3, #0
 8009c90:	9300      	str	r3, [sp, #0]
 8009c92:	4b11      	ldr	r3, [pc, #68]	; (8009cd8 <prvCheckForValidListAndQueue+0x74>)
 8009c94:	4a11      	ldr	r2, [pc, #68]	; (8009cdc <prvCheckForValidListAndQueue+0x78>)
 8009c96:	2110      	movs	r1, #16
 8009c98:	200a      	movs	r0, #10
 8009c9a:	f7fe f8cf 	bl	8007e3c <xQueueGenericCreateStatic>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	4a08      	ldr	r2, [pc, #32]	; (8009cc4 <prvCheckForValidListAndQueue+0x60>)
 8009ca2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009ca4:	4b07      	ldr	r3, [pc, #28]	; (8009cc4 <prvCheckForValidListAndQueue+0x60>)
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d005      	beq.n	8009cb8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009cac:	4b05      	ldr	r3, [pc, #20]	; (8009cc4 <prvCheckForValidListAndQueue+0x60>)
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	490b      	ldr	r1, [pc, #44]	; (8009ce0 <prvCheckForValidListAndQueue+0x7c>)
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f7fe fce8 	bl	8008688 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009cb8:	f000 f974 	bl	8009fa4 <vPortExitCritical>
}
 8009cbc:	bf00      	nop
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}
 8009cc2:	bf00      	nop
 8009cc4:	2000931c 	.word	0x2000931c
 8009cc8:	200092ec 	.word	0x200092ec
 8009ccc:	20009300 	.word	0x20009300
 8009cd0:	20009314 	.word	0x20009314
 8009cd4:	20009318 	.word	0x20009318
 8009cd8:	200093c8 	.word	0x200093c8
 8009cdc:	20009328 	.word	0x20009328
 8009ce0:	0800a6dc 	.word	0x0800a6dc

08009ce4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b085      	sub	sp, #20
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	60f8      	str	r0, [r7, #12]
 8009cec:	60b9      	str	r1, [r7, #8]
 8009cee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	3b04      	subs	r3, #4
 8009cf4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009cfc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	3b04      	subs	r3, #4
 8009d02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	f023 0201 	bic.w	r2, r3, #1
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	3b04      	subs	r3, #4
 8009d12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009d14:	4a0c      	ldr	r2, [pc, #48]	; (8009d48 <pxPortInitialiseStack+0x64>)
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	3b14      	subs	r3, #20
 8009d1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009d20:	687a      	ldr	r2, [r7, #4]
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	3b04      	subs	r3, #4
 8009d2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	f06f 0202 	mvn.w	r2, #2
 8009d32:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	3b20      	subs	r3, #32
 8009d38:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3714      	adds	r7, #20
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr
 8009d48:	08009d4d 	.word	0x08009d4d

08009d4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b085      	sub	sp, #20
 8009d50:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009d52:	2300      	movs	r3, #0
 8009d54:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009d56:	4b12      	ldr	r3, [pc, #72]	; (8009da0 <prvTaskExitError+0x54>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d5e:	d00a      	beq.n	8009d76 <prvTaskExitError+0x2a>
	__asm volatile
 8009d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d64:	f383 8811 	msr	BASEPRI, r3
 8009d68:	f3bf 8f6f 	isb	sy
 8009d6c:	f3bf 8f4f 	dsb	sy
 8009d70:	60fb      	str	r3, [r7, #12]
}
 8009d72:	bf00      	nop
 8009d74:	e7fe      	b.n	8009d74 <prvTaskExitError+0x28>
	__asm volatile
 8009d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d7a:	f383 8811 	msr	BASEPRI, r3
 8009d7e:	f3bf 8f6f 	isb	sy
 8009d82:	f3bf 8f4f 	dsb	sy
 8009d86:	60bb      	str	r3, [r7, #8]
}
 8009d88:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009d8a:	bf00      	nop
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d0fc      	beq.n	8009d8c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009d92:	bf00      	nop
 8009d94:	bf00      	nop
 8009d96:	3714      	adds	r7, #20
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr
 8009da0:	20000024 	.word	0x20000024
	...

08009db0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009db0:	4b07      	ldr	r3, [pc, #28]	; (8009dd0 <pxCurrentTCBConst2>)
 8009db2:	6819      	ldr	r1, [r3, #0]
 8009db4:	6808      	ldr	r0, [r1, #0]
 8009db6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dba:	f380 8809 	msr	PSP, r0
 8009dbe:	f3bf 8f6f 	isb	sy
 8009dc2:	f04f 0000 	mov.w	r0, #0
 8009dc6:	f380 8811 	msr	BASEPRI, r0
 8009dca:	4770      	bx	lr
 8009dcc:	f3af 8000 	nop.w

08009dd0 <pxCurrentTCBConst2>:
 8009dd0:	20008dec 	.word	0x20008dec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009dd4:	bf00      	nop
 8009dd6:	bf00      	nop

08009dd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009dd8:	4808      	ldr	r0, [pc, #32]	; (8009dfc <prvPortStartFirstTask+0x24>)
 8009dda:	6800      	ldr	r0, [r0, #0]
 8009ddc:	6800      	ldr	r0, [r0, #0]
 8009dde:	f380 8808 	msr	MSP, r0
 8009de2:	f04f 0000 	mov.w	r0, #0
 8009de6:	f380 8814 	msr	CONTROL, r0
 8009dea:	b662      	cpsie	i
 8009dec:	b661      	cpsie	f
 8009dee:	f3bf 8f4f 	dsb	sy
 8009df2:	f3bf 8f6f 	isb	sy
 8009df6:	df00      	svc	0
 8009df8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009dfa:	bf00      	nop
 8009dfc:	e000ed08 	.word	0xe000ed08

08009e00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b086      	sub	sp, #24
 8009e04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009e06:	4b46      	ldr	r3, [pc, #280]	; (8009f20 <xPortStartScheduler+0x120>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	4a46      	ldr	r2, [pc, #280]	; (8009f24 <xPortStartScheduler+0x124>)
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d10a      	bne.n	8009e26 <xPortStartScheduler+0x26>
	__asm volatile
 8009e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e14:	f383 8811 	msr	BASEPRI, r3
 8009e18:	f3bf 8f6f 	isb	sy
 8009e1c:	f3bf 8f4f 	dsb	sy
 8009e20:	613b      	str	r3, [r7, #16]
}
 8009e22:	bf00      	nop
 8009e24:	e7fe      	b.n	8009e24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009e26:	4b3e      	ldr	r3, [pc, #248]	; (8009f20 <xPortStartScheduler+0x120>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	4a3f      	ldr	r2, [pc, #252]	; (8009f28 <xPortStartScheduler+0x128>)
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d10a      	bne.n	8009e46 <xPortStartScheduler+0x46>
	__asm volatile
 8009e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e34:	f383 8811 	msr	BASEPRI, r3
 8009e38:	f3bf 8f6f 	isb	sy
 8009e3c:	f3bf 8f4f 	dsb	sy
 8009e40:	60fb      	str	r3, [r7, #12]
}
 8009e42:	bf00      	nop
 8009e44:	e7fe      	b.n	8009e44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009e46:	4b39      	ldr	r3, [pc, #228]	; (8009f2c <xPortStartScheduler+0x12c>)
 8009e48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009e4a:	697b      	ldr	r3, [r7, #20]
 8009e4c:	781b      	ldrb	r3, [r3, #0]
 8009e4e:	b2db      	uxtb	r3, r3
 8009e50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009e52:	697b      	ldr	r3, [r7, #20]
 8009e54:	22ff      	movs	r2, #255	; 0xff
 8009e56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009e58:	697b      	ldr	r3, [r7, #20]
 8009e5a:	781b      	ldrb	r3, [r3, #0]
 8009e5c:	b2db      	uxtb	r3, r3
 8009e5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009e60:	78fb      	ldrb	r3, [r7, #3]
 8009e62:	b2db      	uxtb	r3, r3
 8009e64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009e68:	b2da      	uxtb	r2, r3
 8009e6a:	4b31      	ldr	r3, [pc, #196]	; (8009f30 <xPortStartScheduler+0x130>)
 8009e6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009e6e:	4b31      	ldr	r3, [pc, #196]	; (8009f34 <xPortStartScheduler+0x134>)
 8009e70:	2207      	movs	r2, #7
 8009e72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e74:	e009      	b.n	8009e8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009e76:	4b2f      	ldr	r3, [pc, #188]	; (8009f34 <xPortStartScheduler+0x134>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	3b01      	subs	r3, #1
 8009e7c:	4a2d      	ldr	r2, [pc, #180]	; (8009f34 <xPortStartScheduler+0x134>)
 8009e7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009e80:	78fb      	ldrb	r3, [r7, #3]
 8009e82:	b2db      	uxtb	r3, r3
 8009e84:	005b      	lsls	r3, r3, #1
 8009e86:	b2db      	uxtb	r3, r3
 8009e88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e8a:	78fb      	ldrb	r3, [r7, #3]
 8009e8c:	b2db      	uxtb	r3, r3
 8009e8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e92:	2b80      	cmp	r3, #128	; 0x80
 8009e94:	d0ef      	beq.n	8009e76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009e96:	4b27      	ldr	r3, [pc, #156]	; (8009f34 <xPortStartScheduler+0x134>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f1c3 0307 	rsb	r3, r3, #7
 8009e9e:	2b04      	cmp	r3, #4
 8009ea0:	d00a      	beq.n	8009eb8 <xPortStartScheduler+0xb8>
	__asm volatile
 8009ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ea6:	f383 8811 	msr	BASEPRI, r3
 8009eaa:	f3bf 8f6f 	isb	sy
 8009eae:	f3bf 8f4f 	dsb	sy
 8009eb2:	60bb      	str	r3, [r7, #8]
}
 8009eb4:	bf00      	nop
 8009eb6:	e7fe      	b.n	8009eb6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009eb8:	4b1e      	ldr	r3, [pc, #120]	; (8009f34 <xPortStartScheduler+0x134>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	021b      	lsls	r3, r3, #8
 8009ebe:	4a1d      	ldr	r2, [pc, #116]	; (8009f34 <xPortStartScheduler+0x134>)
 8009ec0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009ec2:	4b1c      	ldr	r3, [pc, #112]	; (8009f34 <xPortStartScheduler+0x134>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009eca:	4a1a      	ldr	r2, [pc, #104]	; (8009f34 <xPortStartScheduler+0x134>)
 8009ecc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	b2da      	uxtb	r2, r3
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009ed6:	4b18      	ldr	r3, [pc, #96]	; (8009f38 <xPortStartScheduler+0x138>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	4a17      	ldr	r2, [pc, #92]	; (8009f38 <xPortStartScheduler+0x138>)
 8009edc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009ee0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009ee2:	4b15      	ldr	r3, [pc, #84]	; (8009f38 <xPortStartScheduler+0x138>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	4a14      	ldr	r2, [pc, #80]	; (8009f38 <xPortStartScheduler+0x138>)
 8009ee8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009eec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009eee:	f000 f8dd 	bl	800a0ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009ef2:	4b12      	ldr	r3, [pc, #72]	; (8009f3c <xPortStartScheduler+0x13c>)
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009ef8:	f000 f8fc 	bl	800a0f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009efc:	4b10      	ldr	r3, [pc, #64]	; (8009f40 <xPortStartScheduler+0x140>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4a0f      	ldr	r2, [pc, #60]	; (8009f40 <xPortStartScheduler+0x140>)
 8009f02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009f06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009f08:	f7ff ff66 	bl	8009dd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009f0c:	f7fe ffd4 	bl	8008eb8 <vTaskSwitchContext>
	prvTaskExitError();
 8009f10:	f7ff ff1c 	bl	8009d4c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009f14:	2300      	movs	r3, #0
}
 8009f16:	4618      	mov	r0, r3
 8009f18:	3718      	adds	r7, #24
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bd80      	pop	{r7, pc}
 8009f1e:	bf00      	nop
 8009f20:	e000ed00 	.word	0xe000ed00
 8009f24:	410fc271 	.word	0x410fc271
 8009f28:	410fc270 	.word	0x410fc270
 8009f2c:	e000e400 	.word	0xe000e400
 8009f30:	20009418 	.word	0x20009418
 8009f34:	2000941c 	.word	0x2000941c
 8009f38:	e000ed20 	.word	0xe000ed20
 8009f3c:	20000024 	.word	0x20000024
 8009f40:	e000ef34 	.word	0xe000ef34

08009f44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009f44:	b480      	push	{r7}
 8009f46:	b083      	sub	sp, #12
 8009f48:	af00      	add	r7, sp, #0
	__asm volatile
 8009f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f4e:	f383 8811 	msr	BASEPRI, r3
 8009f52:	f3bf 8f6f 	isb	sy
 8009f56:	f3bf 8f4f 	dsb	sy
 8009f5a:	607b      	str	r3, [r7, #4]
}
 8009f5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009f5e:	4b0f      	ldr	r3, [pc, #60]	; (8009f9c <vPortEnterCritical+0x58>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	3301      	adds	r3, #1
 8009f64:	4a0d      	ldr	r2, [pc, #52]	; (8009f9c <vPortEnterCritical+0x58>)
 8009f66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009f68:	4b0c      	ldr	r3, [pc, #48]	; (8009f9c <vPortEnterCritical+0x58>)
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	2b01      	cmp	r3, #1
 8009f6e:	d10f      	bne.n	8009f90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009f70:	4b0b      	ldr	r3, [pc, #44]	; (8009fa0 <vPortEnterCritical+0x5c>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	b2db      	uxtb	r3, r3
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d00a      	beq.n	8009f90 <vPortEnterCritical+0x4c>
	__asm volatile
 8009f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f7e:	f383 8811 	msr	BASEPRI, r3
 8009f82:	f3bf 8f6f 	isb	sy
 8009f86:	f3bf 8f4f 	dsb	sy
 8009f8a:	603b      	str	r3, [r7, #0]
}
 8009f8c:	bf00      	nop
 8009f8e:	e7fe      	b.n	8009f8e <vPortEnterCritical+0x4a>
	}
}
 8009f90:	bf00      	nop
 8009f92:	370c      	adds	r7, #12
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr
 8009f9c:	20000024 	.word	0x20000024
 8009fa0:	e000ed04 	.word	0xe000ed04

08009fa4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009fa4:	b480      	push	{r7}
 8009fa6:	b083      	sub	sp, #12
 8009fa8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009faa:	4b12      	ldr	r3, [pc, #72]	; (8009ff4 <vPortExitCritical+0x50>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d10a      	bne.n	8009fc8 <vPortExitCritical+0x24>
	__asm volatile
 8009fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fb6:	f383 8811 	msr	BASEPRI, r3
 8009fba:	f3bf 8f6f 	isb	sy
 8009fbe:	f3bf 8f4f 	dsb	sy
 8009fc2:	607b      	str	r3, [r7, #4]
}
 8009fc4:	bf00      	nop
 8009fc6:	e7fe      	b.n	8009fc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009fc8:	4b0a      	ldr	r3, [pc, #40]	; (8009ff4 <vPortExitCritical+0x50>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	3b01      	subs	r3, #1
 8009fce:	4a09      	ldr	r2, [pc, #36]	; (8009ff4 <vPortExitCritical+0x50>)
 8009fd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009fd2:	4b08      	ldr	r3, [pc, #32]	; (8009ff4 <vPortExitCritical+0x50>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d105      	bne.n	8009fe6 <vPortExitCritical+0x42>
 8009fda:	2300      	movs	r3, #0
 8009fdc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	f383 8811 	msr	BASEPRI, r3
}
 8009fe4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009fe6:	bf00      	nop
 8009fe8:	370c      	adds	r7, #12
 8009fea:	46bd      	mov	sp, r7
 8009fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff0:	4770      	bx	lr
 8009ff2:	bf00      	nop
 8009ff4:	20000024 	.word	0x20000024
	...

0800a000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a000:	f3ef 8009 	mrs	r0, PSP
 800a004:	f3bf 8f6f 	isb	sy
 800a008:	4b15      	ldr	r3, [pc, #84]	; (800a060 <pxCurrentTCBConst>)
 800a00a:	681a      	ldr	r2, [r3, #0]
 800a00c:	f01e 0f10 	tst.w	lr, #16
 800a010:	bf08      	it	eq
 800a012:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a016:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a01a:	6010      	str	r0, [r2, #0]
 800a01c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a020:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a024:	f380 8811 	msr	BASEPRI, r0
 800a028:	f3bf 8f4f 	dsb	sy
 800a02c:	f3bf 8f6f 	isb	sy
 800a030:	f7fe ff42 	bl	8008eb8 <vTaskSwitchContext>
 800a034:	f04f 0000 	mov.w	r0, #0
 800a038:	f380 8811 	msr	BASEPRI, r0
 800a03c:	bc09      	pop	{r0, r3}
 800a03e:	6819      	ldr	r1, [r3, #0]
 800a040:	6808      	ldr	r0, [r1, #0]
 800a042:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a046:	f01e 0f10 	tst.w	lr, #16
 800a04a:	bf08      	it	eq
 800a04c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a050:	f380 8809 	msr	PSP, r0
 800a054:	f3bf 8f6f 	isb	sy
 800a058:	4770      	bx	lr
 800a05a:	bf00      	nop
 800a05c:	f3af 8000 	nop.w

0800a060 <pxCurrentTCBConst>:
 800a060:	20008dec 	.word	0x20008dec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a064:	bf00      	nop
 800a066:	bf00      	nop

0800a068 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b082      	sub	sp, #8
 800a06c:	af00      	add	r7, sp, #0
	__asm volatile
 800a06e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a072:	f383 8811 	msr	BASEPRI, r3
 800a076:	f3bf 8f6f 	isb	sy
 800a07a:	f3bf 8f4f 	dsb	sy
 800a07e:	607b      	str	r3, [r7, #4]
}
 800a080:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a082:	f7fe fe57 	bl	8008d34 <xTaskIncrementTick>
 800a086:	4603      	mov	r3, r0
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d003      	beq.n	800a094 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a08c:	4b06      	ldr	r3, [pc, #24]	; (800a0a8 <xPortSysTickHandler+0x40>)
 800a08e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a092:	601a      	str	r2, [r3, #0]
 800a094:	2300      	movs	r3, #0
 800a096:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	f383 8811 	msr	BASEPRI, r3
}
 800a09e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a0a0:	bf00      	nop
 800a0a2:	3708      	adds	r7, #8
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd80      	pop	{r7, pc}
 800a0a8:	e000ed04 	.word	0xe000ed04

0800a0ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a0b0:	4b0b      	ldr	r3, [pc, #44]	; (800a0e0 <vPortSetupTimerInterrupt+0x34>)
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a0b6:	4b0b      	ldr	r3, [pc, #44]	; (800a0e4 <vPortSetupTimerInterrupt+0x38>)
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a0bc:	4b0a      	ldr	r3, [pc, #40]	; (800a0e8 <vPortSetupTimerInterrupt+0x3c>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	4a0a      	ldr	r2, [pc, #40]	; (800a0ec <vPortSetupTimerInterrupt+0x40>)
 800a0c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a0c6:	099b      	lsrs	r3, r3, #6
 800a0c8:	4a09      	ldr	r2, [pc, #36]	; (800a0f0 <vPortSetupTimerInterrupt+0x44>)
 800a0ca:	3b01      	subs	r3, #1
 800a0cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a0ce:	4b04      	ldr	r3, [pc, #16]	; (800a0e0 <vPortSetupTimerInterrupt+0x34>)
 800a0d0:	2207      	movs	r2, #7
 800a0d2:	601a      	str	r2, [r3, #0]
}
 800a0d4:	bf00      	nop
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0dc:	4770      	bx	lr
 800a0de:	bf00      	nop
 800a0e0:	e000e010 	.word	0xe000e010
 800a0e4:	e000e018 	.word	0xe000e018
 800a0e8:	20000004 	.word	0x20000004
 800a0ec:	10624dd3 	.word	0x10624dd3
 800a0f0:	e000e014 	.word	0xe000e014

0800a0f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a0f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a104 <vPortEnableVFP+0x10>
 800a0f8:	6801      	ldr	r1, [r0, #0]
 800a0fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a0fe:	6001      	str	r1, [r0, #0]
 800a100:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a102:	bf00      	nop
 800a104:	e000ed88 	.word	0xe000ed88

0800a108 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a108:	b480      	push	{r7}
 800a10a:	b085      	sub	sp, #20
 800a10c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a10e:	f3ef 8305 	mrs	r3, IPSR
 800a112:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	2b0f      	cmp	r3, #15
 800a118:	d914      	bls.n	800a144 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a11a:	4a17      	ldr	r2, [pc, #92]	; (800a178 <vPortValidateInterruptPriority+0x70>)
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	4413      	add	r3, r2
 800a120:	781b      	ldrb	r3, [r3, #0]
 800a122:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a124:	4b15      	ldr	r3, [pc, #84]	; (800a17c <vPortValidateInterruptPriority+0x74>)
 800a126:	781b      	ldrb	r3, [r3, #0]
 800a128:	7afa      	ldrb	r2, [r7, #11]
 800a12a:	429a      	cmp	r2, r3
 800a12c:	d20a      	bcs.n	800a144 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a12e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a132:	f383 8811 	msr	BASEPRI, r3
 800a136:	f3bf 8f6f 	isb	sy
 800a13a:	f3bf 8f4f 	dsb	sy
 800a13e:	607b      	str	r3, [r7, #4]
}
 800a140:	bf00      	nop
 800a142:	e7fe      	b.n	800a142 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a144:	4b0e      	ldr	r3, [pc, #56]	; (800a180 <vPortValidateInterruptPriority+0x78>)
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a14c:	4b0d      	ldr	r3, [pc, #52]	; (800a184 <vPortValidateInterruptPriority+0x7c>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	429a      	cmp	r2, r3
 800a152:	d90a      	bls.n	800a16a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a154:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a158:	f383 8811 	msr	BASEPRI, r3
 800a15c:	f3bf 8f6f 	isb	sy
 800a160:	f3bf 8f4f 	dsb	sy
 800a164:	603b      	str	r3, [r7, #0]
}
 800a166:	bf00      	nop
 800a168:	e7fe      	b.n	800a168 <vPortValidateInterruptPriority+0x60>
	}
 800a16a:	bf00      	nop
 800a16c:	3714      	adds	r7, #20
 800a16e:	46bd      	mov	sp, r7
 800a170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a174:	4770      	bx	lr
 800a176:	bf00      	nop
 800a178:	e000e3f0 	.word	0xe000e3f0
 800a17c:	20009418 	.word	0x20009418
 800a180:	e000ed0c 	.word	0xe000ed0c
 800a184:	2000941c 	.word	0x2000941c

0800a188 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b088      	sub	sp, #32
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a190:	2300      	movs	r3, #0
 800a192:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 800a194:	4b4a      	ldr	r3, [pc, #296]	; (800a2c0 <pvPortMalloc+0x138>)
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d10a      	bne.n	800a1b2 <pvPortMalloc+0x2a>
	__asm volatile
 800a19c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1a0:	f383 8811 	msr	BASEPRI, r3
 800a1a4:	f3bf 8f6f 	isb	sy
 800a1a8:	f3bf 8f4f 	dsb	sy
 800a1ac:	60fb      	str	r3, [r7, #12]
}
 800a1ae:	bf00      	nop
 800a1b0:	e7fe      	b.n	800a1b0 <pvPortMalloc+0x28>

	vTaskSuspendAll();
 800a1b2:	f7fe fd03 	bl	8008bbc <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a1b6:	4b43      	ldr	r3, [pc, #268]	; (800a2c4 <pvPortMalloc+0x13c>)
 800a1b8:	681a      	ldr	r2, [r3, #0]
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	4013      	ands	r3, r2
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d172      	bne.n	800a2a8 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d00d      	beq.n	800a1e4 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 800a1c8:	2208      	movs	r2, #8
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	4413      	add	r3, r2
 800a1ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	f003 0307 	and.w	r3, r3, #7
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d004      	beq.n	800a1e4 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	f023 0307 	bic.w	r3, r3, #7
 800a1e0:	3308      	adds	r3, #8
 800a1e2:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d05e      	beq.n	800a2a8 <pvPortMalloc+0x120>
 800a1ea:	4b37      	ldr	r3, [pc, #220]	; (800a2c8 <pvPortMalloc+0x140>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	687a      	ldr	r2, [r7, #4]
 800a1f0:	429a      	cmp	r2, r3
 800a1f2:	d859      	bhi.n	800a2a8 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a1f4:	4b35      	ldr	r3, [pc, #212]	; (800a2cc <pvPortMalloc+0x144>)
 800a1f6:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 800a1f8:	4b34      	ldr	r3, [pc, #208]	; (800a2cc <pvPortMalloc+0x144>)
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a1fe:	e004      	b.n	800a20a <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 800a200:	69fb      	ldr	r3, [r7, #28]
 800a202:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a204:	69fb      	ldr	r3, [r7, #28]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a20a:	69fb      	ldr	r3, [r7, #28]
 800a20c:	685b      	ldr	r3, [r3, #4]
 800a20e:	687a      	ldr	r2, [r7, #4]
 800a210:	429a      	cmp	r2, r3
 800a212:	d903      	bls.n	800a21c <pvPortMalloc+0x94>
 800a214:	69fb      	ldr	r3, [r7, #28]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d1f1      	bne.n	800a200 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a21c:	4b28      	ldr	r3, [pc, #160]	; (800a2c0 <pvPortMalloc+0x138>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	69fa      	ldr	r2, [r7, #28]
 800a222:	429a      	cmp	r2, r3
 800a224:	d040      	beq.n	800a2a8 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a226:	69bb      	ldr	r3, [r7, #24]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	2208      	movs	r2, #8
 800a22c:	4413      	add	r3, r2
 800a22e:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a230:	69fb      	ldr	r3, [r7, #28]
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	69bb      	ldr	r3, [r7, #24]
 800a236:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a238:	69fb      	ldr	r3, [r7, #28]
 800a23a:	685a      	ldr	r2, [r3, #4]
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	1ad2      	subs	r2, r2, r3
 800a240:	2308      	movs	r3, #8
 800a242:	005b      	lsls	r3, r3, #1
 800a244:	429a      	cmp	r2, r3
 800a246:	d90f      	bls.n	800a268 <pvPortMalloc+0xe0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a248:	69fa      	ldr	r2, [r7, #28]
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	4413      	add	r3, r2
 800a24e:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a250:	69fb      	ldr	r3, [r7, #28]
 800a252:	685a      	ldr	r2, [r3, #4]
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	1ad2      	subs	r2, r2, r3
 800a258:	693b      	ldr	r3, [r7, #16]
 800a25a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a25c:	69fb      	ldr	r3, [r7, #28]
 800a25e:	687a      	ldr	r2, [r7, #4]
 800a260:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800a262:	6938      	ldr	r0, [r7, #16]
 800a264:	f000 f89a 	bl	800a39c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a268:	4b17      	ldr	r3, [pc, #92]	; (800a2c8 <pvPortMalloc+0x140>)
 800a26a:	681a      	ldr	r2, [r3, #0]
 800a26c:	69fb      	ldr	r3, [r7, #28]
 800a26e:	685b      	ldr	r3, [r3, #4]
 800a270:	1ad3      	subs	r3, r2, r3
 800a272:	4a15      	ldr	r2, [pc, #84]	; (800a2c8 <pvPortMalloc+0x140>)
 800a274:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a276:	4b14      	ldr	r3, [pc, #80]	; (800a2c8 <pvPortMalloc+0x140>)
 800a278:	681a      	ldr	r2, [r3, #0]
 800a27a:	4b15      	ldr	r3, [pc, #84]	; (800a2d0 <pvPortMalloc+0x148>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	429a      	cmp	r2, r3
 800a280:	d203      	bcs.n	800a28a <pvPortMalloc+0x102>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a282:	4b11      	ldr	r3, [pc, #68]	; (800a2c8 <pvPortMalloc+0x140>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	4a12      	ldr	r2, [pc, #72]	; (800a2d0 <pvPortMalloc+0x148>)
 800a288:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a28a:	69fb      	ldr	r3, [r7, #28]
 800a28c:	685a      	ldr	r2, [r3, #4]
 800a28e:	4b0d      	ldr	r3, [pc, #52]	; (800a2c4 <pvPortMalloc+0x13c>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	431a      	orrs	r2, r3
 800a294:	69fb      	ldr	r3, [r7, #28]
 800a296:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a298:	69fb      	ldr	r3, [r7, #28]
 800a29a:	2200      	movs	r2, #0
 800a29c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a29e:	4b0d      	ldr	r3, [pc, #52]	; (800a2d4 <pvPortMalloc+0x14c>)
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	3301      	adds	r3, #1
 800a2a4:	4a0b      	ldr	r2, [pc, #44]	; (800a2d4 <pvPortMalloc+0x14c>)
 800a2a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a2a8:	f7fe fc96 	bl	8008bd8 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800a2ac:	697b      	ldr	r3, [r7, #20]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d101      	bne.n	800a2b6 <pvPortMalloc+0x12e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800a2b2:	f7f6 f9c2 	bl	800063a <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 800a2b6:	697b      	ldr	r3, [r7, #20]
}
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	3720      	adds	r7, #32
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}
 800a2c0:	20009428 	.word	0x20009428
 800a2c4:	2000943c 	.word	0x2000943c
 800a2c8:	2000942c 	.word	0x2000942c
 800a2cc:	20009420 	.word	0x20009420
 800a2d0:	20009430 	.word	0x20009430
 800a2d4:	20009434 	.word	0x20009434

0800a2d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b086      	sub	sp, #24
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d04d      	beq.n	800a386 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a2ea:	2308      	movs	r3, #8
 800a2ec:	425b      	negs	r3, r3
 800a2ee:	697a      	ldr	r2, [r7, #20]
 800a2f0:	4413      	add	r3, r2
 800a2f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a2f4:	697b      	ldr	r3, [r7, #20]
 800a2f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a2f8:	693b      	ldr	r3, [r7, #16]
 800a2fa:	685a      	ldr	r2, [r3, #4]
 800a2fc:	4b24      	ldr	r3, [pc, #144]	; (800a390 <vPortFree+0xb8>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	4013      	ands	r3, r2
 800a302:	2b00      	cmp	r3, #0
 800a304:	d10a      	bne.n	800a31c <vPortFree+0x44>
	__asm volatile
 800a306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a30a:	f383 8811 	msr	BASEPRI, r3
 800a30e:	f3bf 8f6f 	isb	sy
 800a312:	f3bf 8f4f 	dsb	sy
 800a316:	60fb      	str	r3, [r7, #12]
}
 800a318:	bf00      	nop
 800a31a:	e7fe      	b.n	800a31a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a31c:	693b      	ldr	r3, [r7, #16]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d00a      	beq.n	800a33a <vPortFree+0x62>
	__asm volatile
 800a324:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a328:	f383 8811 	msr	BASEPRI, r3
 800a32c:	f3bf 8f6f 	isb	sy
 800a330:	f3bf 8f4f 	dsb	sy
 800a334:	60bb      	str	r3, [r7, #8]
}
 800a336:	bf00      	nop
 800a338:	e7fe      	b.n	800a338 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a33a:	693b      	ldr	r3, [r7, #16]
 800a33c:	685a      	ldr	r2, [r3, #4]
 800a33e:	4b14      	ldr	r3, [pc, #80]	; (800a390 <vPortFree+0xb8>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	4013      	ands	r3, r2
 800a344:	2b00      	cmp	r3, #0
 800a346:	d01e      	beq.n	800a386 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a348:	693b      	ldr	r3, [r7, #16]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d11a      	bne.n	800a386 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a350:	693b      	ldr	r3, [r7, #16]
 800a352:	685a      	ldr	r2, [r3, #4]
 800a354:	4b0e      	ldr	r3, [pc, #56]	; (800a390 <vPortFree+0xb8>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	43db      	mvns	r3, r3
 800a35a:	401a      	ands	r2, r3
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a360:	f7fe fc2c 	bl	8008bbc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	685a      	ldr	r2, [r3, #4]
 800a368:	4b0a      	ldr	r3, [pc, #40]	; (800a394 <vPortFree+0xbc>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	4413      	add	r3, r2
 800a36e:	4a09      	ldr	r2, [pc, #36]	; (800a394 <vPortFree+0xbc>)
 800a370:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a372:	6938      	ldr	r0, [r7, #16]
 800a374:	f000 f812 	bl	800a39c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a378:	4b07      	ldr	r3, [pc, #28]	; (800a398 <vPortFree+0xc0>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	3301      	adds	r3, #1
 800a37e:	4a06      	ldr	r2, [pc, #24]	; (800a398 <vPortFree+0xc0>)
 800a380:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a382:	f7fe fc29 	bl	8008bd8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a386:	bf00      	nop
 800a388:	3718      	adds	r7, #24
 800a38a:	46bd      	mov	sp, r7
 800a38c:	bd80      	pop	{r7, pc}
 800a38e:	bf00      	nop
 800a390:	2000943c 	.word	0x2000943c
 800a394:	2000942c 	.word	0x2000942c
 800a398:	20009438 	.word	0x20009438

0800a39c <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a39c:	b480      	push	{r7}
 800a39e:	b085      	sub	sp, #20
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a3a4:	4b28      	ldr	r3, [pc, #160]	; (800a448 <prvInsertBlockIntoFreeList+0xac>)
 800a3a6:	60fb      	str	r3, [r7, #12]
 800a3a8:	e002      	b.n	800a3b0 <prvInsertBlockIntoFreeList+0x14>
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	60fb      	str	r3, [r7, #12]
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	687a      	ldr	r2, [r7, #4]
 800a3b6:	429a      	cmp	r2, r3
 800a3b8:	d8f7      	bhi.n	800a3aa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	685b      	ldr	r3, [r3, #4]
 800a3c2:	68ba      	ldr	r2, [r7, #8]
 800a3c4:	4413      	add	r3, r2
 800a3c6:	687a      	ldr	r2, [r7, #4]
 800a3c8:	429a      	cmp	r2, r3
 800a3ca:	d108      	bne.n	800a3de <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	685a      	ldr	r2, [r3, #4]
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	685b      	ldr	r3, [r3, #4]
 800a3d4:	441a      	add	r2, r3
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	685b      	ldr	r3, [r3, #4]
 800a3e6:	68ba      	ldr	r2, [r7, #8]
 800a3e8:	441a      	add	r2, r3
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	429a      	cmp	r2, r3
 800a3f0:	d118      	bne.n	800a424 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	681a      	ldr	r2, [r3, #0]
 800a3f6:	4b15      	ldr	r3, [pc, #84]	; (800a44c <prvInsertBlockIntoFreeList+0xb0>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d00d      	beq.n	800a41a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	685a      	ldr	r2, [r3, #4]
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	441a      	add	r2, r3
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	681a      	ldr	r2, [r3, #0]
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	601a      	str	r2, [r3, #0]
 800a418:	e008      	b.n	800a42c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a41a:	4b0c      	ldr	r3, [pc, #48]	; (800a44c <prvInsertBlockIntoFreeList+0xb0>)
 800a41c:	681a      	ldr	r2, [r3, #0]
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	601a      	str	r2, [r3, #0]
 800a422:	e003      	b.n	800a42c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	681a      	ldr	r2, [r3, #0]
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a42c:	68fa      	ldr	r2, [r7, #12]
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	429a      	cmp	r2, r3
 800a432:	d002      	beq.n	800a43a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	687a      	ldr	r2, [r7, #4]
 800a438:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a43a:	bf00      	nop
 800a43c:	3714      	adds	r7, #20
 800a43e:	46bd      	mov	sp, r7
 800a440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a444:	4770      	bx	lr
 800a446:	bf00      	nop
 800a448:	20009420 	.word	0x20009420
 800a44c:	20009428 	.word	0x20009428

0800a450 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 800a450:	b480      	push	{r7}
 800a452:	b08f      	sub	sp, #60	; 0x3c
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 800a458:	2300      	movs	r3, #0
 800a45a:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 800a45c:	2300      	movs	r3, #0
 800a45e:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 800a460:	2300      	movs	r3, #0
 800a462:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 800a464:	4b5a      	ldr	r3, [pc, #360]	; (800a5d0 <vPortDefineHeapRegions+0x180>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d00a      	beq.n	800a482 <vPortDefineHeapRegions+0x32>
	__asm volatile
 800a46c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a470:	f383 8811 	msr	BASEPRI, r3
 800a474:	f3bf 8f6f 	isb	sy
 800a478:	f3bf 8f4f 	dsb	sy
 800a47c:	617b      	str	r3, [r7, #20]
}
 800a47e:	bf00      	nop
 800a480:	e7fe      	b.n	800a480 <vPortDefineHeapRegions+0x30>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800a482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a484:	00db      	lsls	r3, r3, #3
 800a486:	687a      	ldr	r2, [r7, #4]
 800a488:	4413      	add	r3, r2
 800a48a:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 800a48c:	e07d      	b.n	800a58a <vPortDefineHeapRegions+0x13a>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 800a48e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a490:	685b      	ldr	r3, [r3, #4]
 800a492:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 800a494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a49a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a49c:	f003 0307 	and.w	r3, r3, #7
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d00e      	beq.n	800a4c2 <vPortDefineHeapRegions+0x72>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 800a4a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4a6:	3307      	adds	r3, #7
 800a4a8:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800a4aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4ac:	f023 0307 	bic.w	r3, r3, #7
 800a4b0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 800a4b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4ba:	1ad3      	subs	r3, r2, r3
 800a4bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a4be:	4413      	add	r3, r2
 800a4c0:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 800a4c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4c4:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 800a4c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d106      	bne.n	800a4da <vPortDefineHeapRegions+0x8a>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 800a4cc:	69fb      	ldr	r3, [r7, #28]
 800a4ce:	4a41      	ldr	r2, [pc, #260]	; (800a5d4 <vPortDefineHeapRegions+0x184>)
 800a4d0:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 800a4d2:	4b40      	ldr	r3, [pc, #256]	; (800a5d4 <vPortDefineHeapRegions+0x184>)
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	605a      	str	r2, [r3, #4]
 800a4d8:	e01f      	b.n	800a51a <vPortDefineHeapRegions+0xca>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 800a4da:	4b3d      	ldr	r3, [pc, #244]	; (800a5d0 <vPortDefineHeapRegions+0x180>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d10a      	bne.n	800a4f8 <vPortDefineHeapRegions+0xa8>
	__asm volatile
 800a4e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4e6:	f383 8811 	msr	BASEPRI, r3
 800a4ea:	f3bf 8f6f 	isb	sy
 800a4ee:	f3bf 8f4f 	dsb	sy
 800a4f2:	613b      	str	r3, [r7, #16]
}
 800a4f4:	bf00      	nop
 800a4f6:	e7fe      	b.n	800a4f6 <vPortDefineHeapRegions+0xa6>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 800a4f8:	4b35      	ldr	r3, [pc, #212]	; (800a5d0 <vPortDefineHeapRegions+0x180>)
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	461a      	mov	r2, r3
 800a4fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a500:	4293      	cmp	r3, r2
 800a502:	d80a      	bhi.n	800a51a <vPortDefineHeapRegions+0xca>
	__asm volatile
 800a504:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a508:	f383 8811 	msr	BASEPRI, r3
 800a50c:	f3bf 8f6f 	isb	sy
 800a510:	f3bf 8f4f 	dsb	sy
 800a514:	60fb      	str	r3, [r7, #12]
}
 800a516:	bf00      	nop
 800a518:	e7fe      	b.n	800a518 <vPortDefineHeapRegions+0xc8>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 800a51a:	4b2d      	ldr	r3, [pc, #180]	; (800a5d0 <vPortDefineHeapRegions+0x180>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 800a520:	69fa      	ldr	r2, [r7, #28]
 800a522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a524:	4413      	add	r3, r2
 800a526:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 800a528:	2208      	movs	r2, #8
 800a52a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a52c:	1a9b      	subs	r3, r3, r2
 800a52e:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800a530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a532:	f023 0307 	bic.w	r3, r3, #7
 800a536:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 800a538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a53a:	4a25      	ldr	r2, [pc, #148]	; (800a5d0 <vPortDefineHeapRegions+0x180>)
 800a53c:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 800a53e:	4b24      	ldr	r3, [pc, #144]	; (800a5d0 <vPortDefineHeapRegions+0x180>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	2200      	movs	r2, #0
 800a544:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 800a546:	4b22      	ldr	r3, [pc, #136]	; (800a5d0 <vPortDefineHeapRegions+0x180>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	2200      	movs	r2, #0
 800a54c:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 800a54e:	69fb      	ldr	r3, [r7, #28]
 800a550:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 800a552:	6a3b      	ldr	r3, [r7, #32]
 800a554:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a556:	1ad2      	subs	r2, r2, r3
 800a558:	6a3b      	ldr	r3, [r7, #32]
 800a55a:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 800a55c:	4b1c      	ldr	r3, [pc, #112]	; (800a5d0 <vPortDefineHeapRegions+0x180>)
 800a55e:	681a      	ldr	r2, [r3, #0]
 800a560:	6a3b      	ldr	r3, [r7, #32]
 800a562:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 800a564:	69bb      	ldr	r3, [r7, #24]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d002      	beq.n	800a570 <vPortDefineHeapRegions+0x120>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 800a56a:	69bb      	ldr	r3, [r7, #24]
 800a56c:	6a3a      	ldr	r2, [r7, #32]
 800a56e:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 800a570:	6a3b      	ldr	r3, [r7, #32]
 800a572:	685b      	ldr	r3, [r3, #4]
 800a574:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a576:	4413      	add	r3, r2
 800a578:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 800a57a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a57c:	3301      	adds	r3, #1
 800a57e:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800a580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a582:	00db      	lsls	r3, r3, #3
 800a584:	687a      	ldr	r2, [r7, #4]
 800a586:	4413      	add	r3, r2
 800a588:	627b      	str	r3, [r7, #36]	; 0x24
	while( pxHeapRegion->xSizeInBytes > 0 )
 800a58a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	f47f af7d 	bne.w	800a48e <vPortDefineHeapRegions+0x3e>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 800a594:	4a10      	ldr	r2, [pc, #64]	; (800a5d8 <vPortDefineHeapRegions+0x188>)
 800a596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a598:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 800a59a:	4a10      	ldr	r2, [pc, #64]	; (800a5dc <vPortDefineHeapRegions+0x18c>)
 800a59c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a59e:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 800a5a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d10a      	bne.n	800a5bc <vPortDefineHeapRegions+0x16c>
	__asm volatile
 800a5a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5aa:	f383 8811 	msr	BASEPRI, r3
 800a5ae:	f3bf 8f6f 	isb	sy
 800a5b2:	f3bf 8f4f 	dsb	sy
 800a5b6:	60bb      	str	r3, [r7, #8]
}
 800a5b8:	bf00      	nop
 800a5ba:	e7fe      	b.n	800a5ba <vPortDefineHeapRegions+0x16a>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a5bc:	4b08      	ldr	r3, [pc, #32]	; (800a5e0 <vPortDefineHeapRegions+0x190>)
 800a5be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a5c2:	601a      	str	r2, [r3, #0]
}
 800a5c4:	bf00      	nop
 800a5c6:	373c      	adds	r7, #60	; 0x3c
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr
 800a5d0:	20009428 	.word	0x20009428
 800a5d4:	20009420 	.word	0x20009420
 800a5d8:	20009430 	.word	0x20009430
 800a5dc:	2000942c 	.word	0x2000942c
 800a5e0:	2000943c 	.word	0x2000943c

0800a5e4 <__libc_init_array>:
 800a5e4:	b570      	push	{r4, r5, r6, lr}
 800a5e6:	4d0d      	ldr	r5, [pc, #52]	; (800a61c <__libc_init_array+0x38>)
 800a5e8:	4c0d      	ldr	r4, [pc, #52]	; (800a620 <__libc_init_array+0x3c>)
 800a5ea:	1b64      	subs	r4, r4, r5
 800a5ec:	10a4      	asrs	r4, r4, #2
 800a5ee:	2600      	movs	r6, #0
 800a5f0:	42a6      	cmp	r6, r4
 800a5f2:	d109      	bne.n	800a608 <__libc_init_array+0x24>
 800a5f4:	4d0b      	ldr	r5, [pc, #44]	; (800a624 <__libc_init_array+0x40>)
 800a5f6:	4c0c      	ldr	r4, [pc, #48]	; (800a628 <__libc_init_array+0x44>)
 800a5f8:	f000 f82e 	bl	800a658 <_init>
 800a5fc:	1b64      	subs	r4, r4, r5
 800a5fe:	10a4      	asrs	r4, r4, #2
 800a600:	2600      	movs	r6, #0
 800a602:	42a6      	cmp	r6, r4
 800a604:	d105      	bne.n	800a612 <__libc_init_array+0x2e>
 800a606:	bd70      	pop	{r4, r5, r6, pc}
 800a608:	f855 3b04 	ldr.w	r3, [r5], #4
 800a60c:	4798      	blx	r3
 800a60e:	3601      	adds	r6, #1
 800a610:	e7ee      	b.n	800a5f0 <__libc_init_array+0xc>
 800a612:	f855 3b04 	ldr.w	r3, [r5], #4
 800a616:	4798      	blx	r3
 800a618:	3601      	adds	r6, #1
 800a61a:	e7f2      	b.n	800a602 <__libc_init_array+0x1e>
 800a61c:	0800a748 	.word	0x0800a748
 800a620:	0800a748 	.word	0x0800a748
 800a624:	0800a748 	.word	0x0800a748
 800a628:	0800a74c 	.word	0x0800a74c

0800a62c <memcpy>:
 800a62c:	440a      	add	r2, r1
 800a62e:	4291      	cmp	r1, r2
 800a630:	f100 33ff 	add.w	r3, r0, #4294967295
 800a634:	d100      	bne.n	800a638 <memcpy+0xc>
 800a636:	4770      	bx	lr
 800a638:	b510      	push	{r4, lr}
 800a63a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a63e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a642:	4291      	cmp	r1, r2
 800a644:	d1f9      	bne.n	800a63a <memcpy+0xe>
 800a646:	bd10      	pop	{r4, pc}

0800a648 <memset>:
 800a648:	4402      	add	r2, r0
 800a64a:	4603      	mov	r3, r0
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d100      	bne.n	800a652 <memset+0xa>
 800a650:	4770      	bx	lr
 800a652:	f803 1b01 	strb.w	r1, [r3], #1
 800a656:	e7f9      	b.n	800a64c <memset+0x4>

0800a658 <_init>:
 800a658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a65a:	bf00      	nop
 800a65c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a65e:	bc08      	pop	{r3}
 800a660:	469e      	mov	lr, r3
 800a662:	4770      	bx	lr

0800a664 <_fini>:
 800a664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a666:	bf00      	nop
 800a668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a66a:	bc08      	pop	{r3}
 800a66c:	469e      	mov	lr, r3
 800a66e:	4770      	bx	lr
