git clone --depth 1 --no-tags https://github.com/averylittlewolf/noc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69416316
git clone --depth 1 --no-tags https://github.com/AshishVarhale/CPU_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69598903
git clone --depth 1 --no-tags https://github.com/nakulbagewadi/Verilog-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68047891
git clone --depth 1 --no-tags https://github.com/nsarras/Verilog_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67970671
git clone --depth 1 --no-tags https://github.com/gauravzalariya/matrix-inversion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70191225
git clone --depth 1 --no-tags https://github.com/JasonDanDJX/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70316026
git clone --depth 1 --no-tags https://github.com/shantanu31198/shantanu31198.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70318818
git clone --depth 1 --no-tags https://github.com/phanrahan/nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70722880
git clone --depth 1 --no-tags https://github.com/danaszapiro/a-4-stage-32-bit-pipelined-datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72209623
git clone --depth 1 --no-tags https://github.com/AlfredoRodrigo/Alfredo_uC_PEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72106653
git clone --depth 1 --no-tags https://github.com/ValentinZhao/ClockDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73281385
git clone --depth 1 --no-tags https://github.com/Jonathanby/MusicTuner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73272211
git clone --depth 1 --no-tags https://github.com/wang-dw/Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72479542
git clone --depth 1 --no-tags https://github.com/birdeclipse/mor1kx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73165635
git clone --depth 1 --no-tags https://github.com/jamiejuly/misc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73449776
git clone --depth 1 --no-tags https://github.com/timmysilv/MineShaft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73634655
git clone --depth 1 --no-tags https://github.com/krypto94/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73539748
git clone --depth 1 --no-tags https://github.com/mathornton01/CSE7381_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73841364
git clone --depth 1 --no-tags https://github.com/bill-ma/senior-design-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73051830
git clone --depth 1 --no-tags https://github.com/vdivakar/Computer-Architecture-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73604423
git clone --depth 1 --no-tags https://github.com/vishnuprasanth29/Floating-Point-ALU-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70757958
git clone --depth 1 --no-tags https://github.com/starlight4x/CPEN211_Lab1_Debug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70747184
git clone --depth 1 --no-tags https://github.com/harshilbshah/InverseMatrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70254113
git clone --depth 1 --no-tags https://github.com/pankti22/LA_Mat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70261156
git clone --depth 1 --no-tags https://github.com/himol7/Inverse-of-Matrix-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70260815
git clone --depth 1 --no-tags https://github.com/NPO-IT/Verilog_M16-Imitator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71455245
git clone --depth 1 --no-tags https://github.com/silensmile/electronicSystemDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71616777
git clone --depth 1 --no-tags https://github.com/sj23patel/F.P.G.A.-Matrix-Inverse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70253564
git clone --depth 1 --no-tags https://github.com/vineet121297/LA-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70248347
git clone --depth 1 --no-tags https://github.com/risayoneyama/ECE241-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70427766
git clone --depth 1 --no-tags https://github.com/alonso193/proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70619292
git clone --depth 1 --no-tags https://github.com/dforconi/490p2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70005515
git clone --depth 1 --no-tags https://github.com/gautamrathod/inverseMatrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70271088
git clone --depth 1 --no-tags https://github.com/nisargshah10/Matrix-Inverse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70270873
git clone --depth 1 --no-tags https://github.com/daivatpbhatt/Linear_Algebra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70146712
git clone --depth 1 --no-tags https://github.com/mario23285/CircuitosDigitales2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69484225
git clone --depth 1 --no-tags https://github.com/arebeil17/PROJECT_LAZARUS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69523982
git clone --depth 1 --no-tags https://github.com/RaghavPNayak/GuessingGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70959422
git clone --depth 1 --no-tags https://github.com/abuchele/CA-Lab0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69120622
git clone --depth 1 --no-tags https://github.com/bfarago/xmos_cpld_slice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67944746
git clone --depth 1 --no-tags https://github.com/monotone-RK/sorting_network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67988682
git clone --depth 1 --no-tags https://github.com/jamiejuly/helloworld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72696525
git clone --depth 1 --no-tags https://github.com/dangnhat/Simple_MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72148349
git clone --depth 1 --no-tags https://github.com/Andrew-Peklar/CSC_137.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72721384
git clone --depth 1 --no-tags https://github.com/AndressaM/Nibble-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73920583
git clone --depth 1 --no-tags https://github.com/anguslin/VGA-Rock-Paper-Scissor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73644231
git clone --depth 1 --no-tags https://github.com/buaa1406LiuZheng/COexp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73790881
git clone --depth 1 --no-tags https://github.com/robertoalcantara/OHRouter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73535170
git clone --depth 1 --no-tags https://github.com/balassaloci/EyeDetection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73551214
git clone --depth 1 --no-tags https://github.com/xxning/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73489594
git clone --depth 1 --no-tags https://github.com/dimarik9732/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72636792
git clone --depth 1 --no-tags https://github.com/saiekumar/Academic_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72337977
git clone --depth 1 --no-tags https://github.com/AislanJefferson/Aislan_uC_PEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71947348
git clone --depth 1 --no-tags https://github.com/zaddan/apx_operators_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72149345
git clone --depth 1 --no-tags https://github.com/WangyuHello/Homework_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71086557
git clone --depth 1 --no-tags https://github.com/ghosalya/1D-Project-compstruct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71215593
git clone --depth 1 --no-tags https://github.com/bsinglet/ece_4514_project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69196848
git clone --depth 1 --no-tags https://github.com/greatwall1995/mipscpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67875953
git clone --depth 1 --no-tags https://github.com/SudharchithSonty/Guessing-Game---Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67889774
git clone --depth 1 --no-tags https://github.com/anisha-rohra/TombFaller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69713719
git clone --depth 1 --no-tags https://github.com/egcastron/contador-bcd-4-digitos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69536122
git clone --depth 1 --no-tags https://github.com/keyfos/Proy_2_grupo_5_semestre_2_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68146285
git clone --depth 1 --no-tags https://github.com/amillerbrowne/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70184117
git clone --depth 1 --no-tags https://github.com/krish2110/Linear-Algebra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70224658
git clone --depth 1 --no-tags https://github.com/rajDhamsaniya/LinearAlgebra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70232181
git clone --depth 1 --no-tags https://github.com/xuanbka1/FPGA_wav.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69718033
git clone --depth 1 --no-tags https://github.com/CompArchFA16/HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68481172
git clone --depth 1 --no-tags https://github.com/osafune/cerasite_loadinit_sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68696553
git clone --depth 1 --no-tags https://github.com/alybaracat/alybaracat.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68206653
git clone --depth 1 --no-tags https://github.com/zjhzjh123/pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67917290
git clone --depth 1 --no-tags https://github.com/RicardoElectror/git_proyecto2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68838853
git clone --depth 1 --no-tags https://github.com/artursg/computer_architecture_homeworks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68971162
git clone --depth 1 --no-tags https://github.com/imanadib95/Assignment4_TextDisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68480316
git clone --depth 1 --no-tags https://github.com/EyeComputing/16_2_dsd_hw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72266643
git clone --depth 1 --no-tags https://github.com/Skeen/fpga-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72253527
git clone --depth 1 --no-tags https://github.com/sikpigs/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72485840
git clone --depth 1 --no-tags https://github.com/ishwaki/crc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70427299
git clone --depth 1 --no-tags https://github.com/Olivinitic/Finite-State-Machines.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71691345
git clone --depth 1 --no-tags https://github.com/huhaowei/579.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72228099
git clone --depth 1 --no-tags https://github.com/ghazanhaider/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72141524
git clone --depth 1 --no-tags https://github.com/bangerboys/ELD10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72148744
git clone --depth 1 --no-tags https://github.com/Sanjeeet/Why-Santa-Couldn-to-get-to-Your-House.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72066288
git clone --depth 1 --no-tags https://github.com/aalaapn/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70921860
git clone --depth 1 --no-tags https://github.com/JeremySant/DrJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70958615
git clone --depth 1 --no-tags https://github.com/natsutan/chihayaburu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70967184
git clone --depth 1 --no-tags https://github.com/akankshadara/MIPS-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70888810
git clone --depth 1 --no-tags https://github.com/abecker32/keep-talking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73416607
git clone --depth 1 --no-tags https://github.com/fatemeh-shaterian/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73281072
git clone --depth 1 --no-tags https://github.com/yiminghuang/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70539308
git clone --depth 1 --no-tags https://github.com/sriram-ramesh/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71836993
git clone --depth 1 --no-tags https://github.com/purplxholic/50.002-Computation-Structure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71267173
git clone --depth 1 --no-tags https://github.com/akarshjg/codingground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71159358
git clone --depth 1 --no-tags https://github.com/CPEN211/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70851872
git clone --depth 1 --no-tags https://github.com/CJ-San/conv5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71758116
git clone --depth 1 --no-tags https://github.com/rraju1/testLocalRepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72689187
git clone --depth 1 --no-tags https://github.com/jamiejuly/cross_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72697266
git clone --depth 1 --no-tags https://github.com/bangerboys/ELDass11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72873790
git clone --depth 1 --no-tags https://github.com/yfujii/aurora_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73060725
