#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "G:\soft\iverilog\lib\ivl\system.vpi";
:vpi_module "G:\soft\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\soft\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\soft\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\soft\iverilog\lib\ivl\va_math.vpi";
S_0000000000d14ee0 .scope module, "notgate_tb" "notgate_tb" 2 1;
 .timescale 0 0;
v0000000000d15200_0 .var "t_x", 0 0;
v0000000000d152a0_0 .net "t_y", 0 0, L_0000000000dded70;  1 drivers
S_0000000000d15070 .scope module, "mygate" "notgate" 2 4, 3 1 0, S_0000000000d14ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "y";
v0000000000dd6ba0_0 .net "x", 0 0, v0000000000d15200_0;  1 drivers
v0000000000dd66d0_0 .net "y", 0 0, L_0000000000dded70;  alias, 1 drivers
L_0000000000dded70 .reduce/nor v0000000000d15200_0;
    .scope S_0000000000d14ee0;
T_0 ;
    %vpi_call 2 8 "$display", "Not X => Y" {0 0 0};
    %vpi_call 2 9 "$monitor", "Not ", v0000000000d15200_0, " => ", v0000000000d152a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d15200_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d15200_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\not_gate_tb.v";
    ".\not_gate.v";
