Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Oct 22 20:28:00 2020
| Host         : pabele-ThinkPad-T490 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.446        0.000                      0                   58        0.252        0.000                      0                   58        2.000        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 10.000}       20.000          50.000          
clk_fpga_1  {0.000 5.000}        10.000          100.000         
clk_fpga_2  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1          7.304        0.000                      0                   29        0.254        0.000                      0                   29        4.500        0.000                       0                    30  
clk_fpga_2          2.446        0.000                      0                   29        0.252        0.000                      0                   29        2.000        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 2.096ns (79.495%)  route 0.541ns (20.505%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.737     3.045    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y27         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     3.563 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.541     4.104    i_my_module/counter0_reg_n_0_[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.761 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.761    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.878 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.878    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.995 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.995    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.112 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.112    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.229 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.229    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.346 r  i_my_module/counter0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    i_my_module/counter0_reg[20]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.463 r  i_my_module/counter0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.463    i_my_module/counter0_reg[24]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.682 r  i_my_module/counter0_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.682    i_my_module/counter0_reg[28]_i_1_n_7
    SLICE_X42Y34         FDRE                                         r  i_my_module/counter0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.570    12.762    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y34         FDRE                                         r  i_my_module/counter0_reg[28]/C
                         clock pessimism              0.269    13.031    
                         clock uncertainty           -0.154    12.877    
    SLICE_X42Y34         FDRE (Setup_fdre_C_D)        0.109    12.986    i_my_module/counter0_reg[28]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.737     3.045    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y27         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     3.563 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.541     4.104    i_my_module/counter0_reg_n_0_[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.761 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.761    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.878 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.878    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.995 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.995    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.112 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.112    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.229 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.229    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.346 r  i_my_module/counter0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    i_my_module/counter0_reg[20]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.669 r  i_my_module/counter0_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.669    i_my_module/counter0_reg[24]_i_1_n_6
    SLICE_X42Y33         FDRE                                         r  i_my_module/counter0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.569    12.761    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y33         FDRE                                         r  i_my_module/counter0_reg[25]/C
                         clock pessimism              0.269    13.030    
                         clock uncertainty           -0.154    12.876    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.109    12.985    i_my_module/counter0_reg[25]
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 2.075ns (79.330%)  route 0.541ns (20.670%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.737     3.045    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y27         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     3.563 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.541     4.104    i_my_module/counter0_reg_n_0_[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.761 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.761    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.878 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.878    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.995 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.995    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.112 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.112    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.229 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.229    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.346 r  i_my_module/counter0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    i_my_module/counter0_reg[20]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.661 r  i_my_module/counter0_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.661    i_my_module/counter0_reg[24]_i_1_n_4
    SLICE_X42Y33         FDRE                                         r  i_my_module/counter0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.569    12.761    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y33         FDRE                                         r  i_my_module/counter0_reg[27]/C
                         clock pessimism              0.269    13.030    
                         clock uncertainty           -0.154    12.876    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.109    12.985    i_my_module/counter0_reg[27]
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  7.324    

Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.999ns (78.712%)  route 0.541ns (21.288%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.737     3.045    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y27         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     3.563 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.541     4.104    i_my_module/counter0_reg_n_0_[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.761 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.761    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.878 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.878    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.995 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.995    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.112 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.112    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.229 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.229    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.346 r  i_my_module/counter0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    i_my_module/counter0_reg[20]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.585 r  i_my_module/counter0_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.585    i_my_module/counter0_reg[24]_i_1_n_5
    SLICE_X42Y33         FDRE                                         r  i_my_module/counter0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.569    12.761    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y33         FDRE                                         r  i_my_module/counter0_reg[26]/C
                         clock pessimism              0.269    13.030    
                         clock uncertainty           -0.154    12.876    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.109    12.985    i_my_module/counter0_reg[26]
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  7.400    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.737     3.045    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y27         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     3.563 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.541     4.104    i_my_module/counter0_reg_n_0_[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.761 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.761    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.878 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.878    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.995 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.995    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.112 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.112    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.229 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.229    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.346 r  i_my_module/counter0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    i_my_module/counter0_reg[20]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.565 r  i_my_module/counter0_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.565    i_my_module/counter0_reg[24]_i_1_n_7
    SLICE_X42Y33         FDRE                                         r  i_my_module/counter0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.569    12.761    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y33         FDRE                                         r  i_my_module/counter0_reg[24]/C
                         clock pessimism              0.269    13.030    
                         clock uncertainty           -0.154    12.876    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.109    12.985    i_my_module/counter0_reg[24]
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.737     3.045    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y27         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     3.563 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.541     4.104    i_my_module/counter0_reg_n_0_[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.761 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.761    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.878 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.878    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.995 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.995    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.112 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.112    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.229 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.229    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.552 r  i_my_module/counter0_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.552    i_my_module/counter0_reg[20]_i_1_n_6
    SLICE_X42Y32         FDRE                                         r  i_my_module/counter0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.568    12.760    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y32         FDRE                                         r  i_my_module/counter0_reg[21]/C
                         clock pessimism              0.269    13.029    
                         clock uncertainty           -0.154    12.875    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.109    12.984    i_my_module/counter0_reg[21]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.737     3.045    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y27         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     3.563 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.541     4.104    i_my_module/counter0_reg_n_0_[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.761 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.761    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.878 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.878    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.995 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.995    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.112 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.112    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.229 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.229    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.544 r  i_my_module/counter0_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.544    i_my_module/counter0_reg[20]_i_1_n_4
    SLICE_X42Y32         FDRE                                         r  i_my_module/counter0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.568    12.760    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y32         FDRE                                         r  i_my_module/counter0_reg[23]/C
                         clock pessimism              0.269    13.029    
                         clock uncertainty           -0.154    12.875    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.109    12.984    i_my_module/counter0_reg[23]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.737     3.045    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y27         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     3.563 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.541     4.104    i_my_module/counter0_reg_n_0_[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.761 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.761    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.878 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.878    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.995 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.995    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.112 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.112    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.229 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.229    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.468 r  i_my_module/counter0_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.468    i_my_module/counter0_reg[20]_i_1_n_5
    SLICE_X42Y32         FDRE                                         r  i_my_module/counter0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.568    12.760    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y32         FDRE                                         r  i_my_module/counter0_reg[22]/C
                         clock pessimism              0.269    13.029    
                         clock uncertainty           -0.154    12.875    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.109    12.984    i_my_module/counter0_reg[22]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.737     3.045    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y27         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     3.563 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.541     4.104    i_my_module/counter0_reg_n_0_[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.761 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.761    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.878 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.878    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.995 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.995    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.112 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.112    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.229 r  i_my_module/counter0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.229    i_my_module/counter0_reg[16]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.448 r  i_my_module/counter0_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.448    i_my_module/counter0_reg[20]_i_1_n_7
    SLICE_X42Y32         FDRE                                         r  i_my_module/counter0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.568    12.760    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y32         FDRE                                         r  i_my_module/counter0_reg[20]/C
                         clock pessimism              0.269    13.029    
                         clock uncertainty           -0.154    12.875    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.109    12.984    i_my_module/counter0_reg[20]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 i_my_module/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.737     3.045    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y27         FDRE                                         r  i_my_module/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     3.563 r  i_my_module/counter0_reg[1]/Q
                         net (fo=1, routed)           0.541     4.104    i_my_module/counter0_reg_n_0_[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.761 r  i_my_module/counter0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.761    i_my_module/counter0_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.878 r  i_my_module/counter0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.878    i_my_module/counter0_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.995 r  i_my_module/counter0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.995    i_my_module/counter0_reg[8]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.112 r  i_my_module/counter0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.112    i_my_module/counter0_reg[12]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.435 r  i_my_module/counter0_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.435    i_my_module/counter0_reg[16]_i_1_n_6
    SLICE_X42Y31         FDRE                                         r  i_my_module/counter0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          1.566    12.758    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y31         FDRE                                         r  i_my_module/counter0_reg[17]/C
                         clock pessimism              0.269    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.109    12.982    i_my_module/counter0_reg[17]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  7.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.582     0.923    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y28         FDRE                                         r  i_my_module/counter0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_my_module/counter0_reg[6]/Q
                         net (fo=1, routed)           0.114     1.201    i_my_module/counter0_reg_n_0_[6]
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.311 r  i_my_module/counter0_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.311    i_my_module/counter0_reg[4]_i_1_n_5
    SLICE_X42Y28         FDRE                                         r  i_my_module/counter0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.849     1.219    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y28         FDRE                                         r  i_my_module/counter0_reg[6]/C
                         clock pessimism             -0.296     0.923    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.134     1.056    i_my_module/counter0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.583     0.924    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y29         FDRE                                         r  i_my_module/counter0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_my_module/counter0_reg[10]/Q
                         net (fo=1, routed)           0.114     1.202    i_my_module/counter0_reg_n_0_[10]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.312 r  i_my_module/counter0_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.312    i_my_module/counter0_reg[8]_i_1_n_5
    SLICE_X42Y29         FDRE                                         r  i_my_module/counter0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.850     1.220    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y29         FDRE                                         r  i_my_module/counter0_reg[10]/C
                         clock pessimism             -0.296     0.924    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.134     1.058    i_my_module/counter0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.584     0.924    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y30         FDRE                                         r  i_my_module/counter0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  i_my_module/counter0_reg[14]/Q
                         net (fo=1, routed)           0.114     1.203    i_my_module/counter0_reg_n_0_[14]
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.313 r  i_my_module/counter0_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.313    i_my_module/counter0_reg[12]_i_1_n_5
    SLICE_X42Y30         FDRE                                         r  i_my_module/counter0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.851     1.221    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y30         FDRE                                         r  i_my_module/counter0_reg[14]/C
                         clock pessimism             -0.296     0.925    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.134     1.059    i_my_module/counter0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.585     0.925    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y31         FDRE                                         r  i_my_module/counter0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  i_my_module/counter0_reg[18]/Q
                         net (fo=1, routed)           0.114     1.204    i_my_module/counter0_reg_n_0_[18]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.314 r  i_my_module/counter0_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.314    i_my_module/counter0_reg[16]_i_1_n_5
    SLICE_X42Y31         FDRE                                         r  i_my_module/counter0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.852     1.222    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y31         FDRE                                         r  i_my_module/counter0_reg[18]/C
                         clock pessimism             -0.296     0.926    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.134     1.059    i_my_module/counter0_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.586     0.927    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y32         FDRE                                         r  i_my_module/counter0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  i_my_module/counter0_reg[22]/Q
                         net (fo=1, routed)           0.114     1.205    i_my_module/counter0_reg_n_0_[22]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.315 r  i_my_module/counter0_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.315    i_my_module/counter0_reg[20]_i_1_n_5
    SLICE_X42Y32         FDRE                                         r  i_my_module/counter0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.853     1.223    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y32         FDRE                                         r  i_my_module/counter0_reg[22]/C
                         clock pessimism             -0.296     0.927    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.134     1.061    i_my_module/counter0_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.587     0.928    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y33         FDRE                                         r  i_my_module/counter0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  i_my_module/counter0_reg[26]/Q
                         net (fo=3, routed)           0.129     1.220    i_my_module/out[1]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.330 r  i_my_module/counter0_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.330    i_my_module/counter0_reg[24]_i_1_n_5
    SLICE_X42Y33         FDRE                                         r  i_my_module/counter0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.854     1.224    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y33         FDRE                                         r  i_my_module/counter0_reg[26]/C
                         clock pessimism             -0.296     0.928    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.134     1.062    i_my_module/counter0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.582     0.923    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y28         FDRE                                         r  i_my_module/counter0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_my_module/counter0_reg[6]/Q
                         net (fo=1, routed)           0.114     1.201    i_my_module/counter0_reg_n_0_[6]
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.347 r  i_my_module/counter0_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.347    i_my_module/counter0_reg[4]_i_1_n_4
    SLICE_X42Y28         FDRE                                         r  i_my_module/counter0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.849     1.219    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y28         FDRE                                         r  i_my_module/counter0_reg[7]/C
                         clock pessimism             -0.296     0.923    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.134     1.056    i_my_module/counter0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.583     0.924    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y29         FDRE                                         r  i_my_module/counter0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_my_module/counter0_reg[10]/Q
                         net (fo=1, routed)           0.114     1.202    i_my_module/counter0_reg_n_0_[10]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.348 r  i_my_module/counter0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.348    i_my_module/counter0_reg[8]_i_1_n_4
    SLICE_X42Y29         FDRE                                         r  i_my_module/counter0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.850     1.220    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y29         FDRE                                         r  i_my_module/counter0_reg[11]/C
                         clock pessimism             -0.296     0.924    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.134     1.058    i_my_module/counter0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.584     0.924    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y30         FDRE                                         r  i_my_module/counter0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  i_my_module/counter0_reg[14]/Q
                         net (fo=1, routed)           0.114     1.203    i_my_module/counter0_reg_n_0_[14]
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.349 r  i_my_module/counter0_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.349    i_my_module/counter0_reg[12]_i_1_n_4
    SLICE_X42Y30         FDRE                                         r  i_my_module/counter0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.851     1.221    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y30         FDRE                                         r  i_my_module/counter0_reg[15]/C
                         clock pessimism             -0.296     0.925    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.134     1.059    i_my_module/counter0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 i_my_module/counter0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_my_module/counter0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.585     0.925    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y31         FDRE                                         r  i_my_module/counter0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  i_my_module/counter0_reg[18]/Q
                         net (fo=1, routed)           0.114     1.204    i_my_module/counter0_reg_n_0_[18]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.350 r  i_my_module/counter0_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.350    i_my_module/counter0_reg[16]_i_1_n_4
    SLICE_X42Y31         FDRE                                         r  i_my_module/counter0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=29, routed)          0.852     1.222    i_my_module/FCLK_CLK1_100MHz
    SLICE_X42Y31         FDRE                                         r  i_my_module/counter0_reg[19]/C
                         clock pessimism             -0.296     0.926    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.134     1.059    i_my_module/counter0_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y27   i_my_module/counter0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y32   i_my_module/counter0_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y32   i_my_module/counter0_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y32   i_my_module/counter0_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33   i_my_module/counter0_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33   i_my_module/counter0_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33   i_my_module/counter0_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33   i_my_module/counter0_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y34   i_my_module/counter0_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y27   i_my_module/counter0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   i_my_module/counter0_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   i_my_module/counter0_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   i_my_module/counter0_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   i_my_module/counter0_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y27   i_my_module/counter0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y27   i_my_module/counter0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31   i_my_module/counter0_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31   i_my_module/counter0_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31   i_my_module/counter0_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y28   i_my_module/counter0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y29   i_my_module/counter0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y29   i_my_module/counter0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   i_my_module/counter0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   i_my_module/counter0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   i_my_module/counter0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   i_my_module/counter0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   i_my_module/counter0_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   i_my_module/counter0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   i_my_module/counter0_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        2.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 i_my_module/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 2.037ns (80.914%)  route 0.480ns (19.086%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 7.764 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.740     3.048    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y28         FDRE                                         r  i_my_module/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  i_my_module/counter1_reg[1]/Q
                         net (fo=1, routed)           0.480     3.984    i_my_module/counter1_reg_n_0_[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.658 r  i_my_module/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.658    i_my_module/counter1_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.772 r  i_my_module/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    i_my_module/counter1_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  i_my_module/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    i_my_module/counter1_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  i_my_module/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    i_my_module/counter1_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  i_my_module/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    i_my_module/counter1_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  i_my_module/counter1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.228    i_my_module/counter1_reg[20]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  i_my_module/counter1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.342    i_my_module/counter1_reg[24]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.565 r  i_my_module/counter1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.565    i_my_module/counter1_reg[28]_i_1_n_7
    SLICE_X43Y35         FDRE                                         r  i_my_module/counter1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.571     7.764    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y35         FDRE                                         r  i_my_module/counter1_reg[28]/C
                         clock pessimism              0.269     8.032    
                         clock uncertainty           -0.083     7.949    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.062     8.011    i_my_module/counter1_reg[28]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 i_my_module/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 7.762 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.740     3.048    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y28         FDRE                                         r  i_my_module/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  i_my_module/counter1_reg[1]/Q
                         net (fo=1, routed)           0.480     3.984    i_my_module/counter1_reg_n_0_[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.658 r  i_my_module/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.658    i_my_module/counter1_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.772 r  i_my_module/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    i_my_module/counter1_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  i_my_module/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    i_my_module/counter1_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  i_my_module/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    i_my_module/counter1_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  i_my_module/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    i_my_module/counter1_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  i_my_module/counter1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.228    i_my_module/counter1_reg[20]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.562 r  i_my_module/counter1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.562    i_my_module/counter1_reg[24]_i_1_n_6
    SLICE_X43Y34         FDRE                                         r  i_my_module/counter1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.570     7.762    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y34         FDRE                                         r  i_my_module/counter1_reg[25]/C
                         clock pessimism              0.269     8.031    
                         clock uncertainty           -0.083     7.948    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.062     8.010    i_my_module/counter1_reg[25]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 i_my_module/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 7.762 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.740     3.048    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y28         FDRE                                         r  i_my_module/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  i_my_module/counter1_reg[1]/Q
                         net (fo=1, routed)           0.480     3.984    i_my_module/counter1_reg_n_0_[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.658 r  i_my_module/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.658    i_my_module/counter1_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.772 r  i_my_module/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    i_my_module/counter1_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  i_my_module/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    i_my_module/counter1_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  i_my_module/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    i_my_module/counter1_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  i_my_module/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    i_my_module/counter1_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  i_my_module/counter1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.228    i_my_module/counter1_reg[20]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.541 r  i_my_module/counter1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.541    i_my_module/counter1_reg[24]_i_1_n_4
    SLICE_X43Y34         FDRE                                         r  i_my_module/counter1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.570     7.762    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y34         FDRE                                         r  i_my_module/counter1_reg[27]/C
                         clock pessimism              0.269     8.031    
                         clock uncertainty           -0.083     7.948    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.062     8.010    i_my_module/counter1_reg[27]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 i_my_module/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 7.762 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.740     3.048    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y28         FDRE                                         r  i_my_module/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  i_my_module/counter1_reg[1]/Q
                         net (fo=1, routed)           0.480     3.984    i_my_module/counter1_reg_n_0_[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.658 r  i_my_module/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.658    i_my_module/counter1_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.772 r  i_my_module/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    i_my_module/counter1_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  i_my_module/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    i_my_module/counter1_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  i_my_module/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    i_my_module/counter1_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  i_my_module/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    i_my_module/counter1_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  i_my_module/counter1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.228    i_my_module/counter1_reg[20]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.467 r  i_my_module/counter1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.467    i_my_module/counter1_reg[24]_i_1_n_5
    SLICE_X43Y34         FDRE                                         r  i_my_module/counter1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.570     7.762    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y34         FDRE                                         r  i_my_module/counter1_reg[26]/C
                         clock pessimism              0.269     8.031    
                         clock uncertainty           -0.083     7.948    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.062     8.010    i_my_module/counter1_reg[26]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 i_my_module/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 7.762 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.740     3.048    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y28         FDRE                                         r  i_my_module/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  i_my_module/counter1_reg[1]/Q
                         net (fo=1, routed)           0.480     3.984    i_my_module/counter1_reg_n_0_[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.658 r  i_my_module/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.658    i_my_module/counter1_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.772 r  i_my_module/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    i_my_module/counter1_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  i_my_module/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    i_my_module/counter1_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  i_my_module/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    i_my_module/counter1_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  i_my_module/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    i_my_module/counter1_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  i_my_module/counter1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.228    i_my_module/counter1_reg[20]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.451 r  i_my_module/counter1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.451    i_my_module/counter1_reg[24]_i_1_n_7
    SLICE_X43Y34         FDRE                                         r  i_my_module/counter1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.570     7.762    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y34         FDRE                                         r  i_my_module/counter1_reg[24]/C
                         clock pessimism              0.269     8.031    
                         clock uncertainty           -0.083     7.948    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.062     8.010    i_my_module/counter1_reg[24]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 i_my_module/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 7.761 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.740     3.048    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y28         FDRE                                         r  i_my_module/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  i_my_module/counter1_reg[1]/Q
                         net (fo=1, routed)           0.480     3.984    i_my_module/counter1_reg_n_0_[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.658 r  i_my_module/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.658    i_my_module/counter1_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.772 r  i_my_module/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    i_my_module/counter1_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  i_my_module/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    i_my_module/counter1_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  i_my_module/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    i_my_module/counter1_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  i_my_module/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    i_my_module/counter1_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.448 r  i_my_module/counter1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.448    i_my_module/counter1_reg[20]_i_1_n_6
    SLICE_X43Y33         FDRE                                         r  i_my_module/counter1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.569     7.761    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y33         FDRE                                         r  i_my_module/counter1_reg[21]/C
                         clock pessimism              0.269     8.030    
                         clock uncertainty           -0.083     7.947    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.062     8.009    i_my_module/counter1_reg[21]
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 i_my_module/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 7.761 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.740     3.048    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y28         FDRE                                         r  i_my_module/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  i_my_module/counter1_reg[1]/Q
                         net (fo=1, routed)           0.480     3.984    i_my_module/counter1_reg_n_0_[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.658 r  i_my_module/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.658    i_my_module/counter1_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.772 r  i_my_module/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    i_my_module/counter1_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  i_my_module/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    i_my_module/counter1_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  i_my_module/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    i_my_module/counter1_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  i_my_module/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    i_my_module/counter1_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.427 r  i_my_module/counter1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.427    i_my_module/counter1_reg[20]_i_1_n_4
    SLICE_X43Y33         FDRE                                         r  i_my_module/counter1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.569     7.761    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y33         FDRE                                         r  i_my_module/counter1_reg[23]/C
                         clock pessimism              0.269     8.030    
                         clock uncertainty           -0.083     7.947    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.062     8.009    i_my_module/counter1_reg[23]
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 i_my_module/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 7.761 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.740     3.048    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y28         FDRE                                         r  i_my_module/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  i_my_module/counter1_reg[1]/Q
                         net (fo=1, routed)           0.480     3.984    i_my_module/counter1_reg_n_0_[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.658 r  i_my_module/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.658    i_my_module/counter1_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.772 r  i_my_module/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    i_my_module/counter1_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  i_my_module/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    i_my_module/counter1_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  i_my_module/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    i_my_module/counter1_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  i_my_module/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    i_my_module/counter1_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.353 r  i_my_module/counter1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.353    i_my_module/counter1_reg[20]_i_1_n_5
    SLICE_X43Y33         FDRE                                         r  i_my_module/counter1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.569     7.761    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y33         FDRE                                         r  i_my_module/counter1_reg[22]/C
                         clock pessimism              0.269     8.030    
                         clock uncertainty           -0.083     7.947    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.062     8.009    i_my_module/counter1_reg[22]
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 i_my_module/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 7.761 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.740     3.048    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y28         FDRE                                         r  i_my_module/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  i_my_module/counter1_reg[1]/Q
                         net (fo=1, routed)           0.480     3.984    i_my_module/counter1_reg_n_0_[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.658 r  i_my_module/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.658    i_my_module/counter1_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.772 r  i_my_module/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    i_my_module/counter1_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  i_my_module/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    i_my_module/counter1_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  i_my_module/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    i_my_module/counter1_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  i_my_module/counter1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.114    i_my_module/counter1_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.337 r  i_my_module/counter1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.337    i_my_module/counter1_reg[20]_i_1_n_7
    SLICE_X43Y33         FDRE                                         r  i_my_module/counter1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.569     7.761    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y33         FDRE                                         r  i_my_module/counter1_reg[20]/C
                         clock pessimism              0.269     8.030    
                         clock uncertainty           -0.083     7.947    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.062     8.009    i_my_module/counter1_reg[20]
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 i_my_module/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.740     3.048    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y28         FDRE                                         r  i_my_module/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  i_my_module/counter1_reg[1]/Q
                         net (fo=1, routed)           0.480     3.984    i_my_module/counter1_reg_n_0_[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.658 r  i_my_module/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.658    i_my_module/counter1_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.772 r  i_my_module/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    i_my_module/counter1_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.886 r  i_my_module/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.886    i_my_module/counter1_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  i_my_module/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.000    i_my_module/counter1_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.334 r  i_my_module/counter1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.334    i_my_module/counter1_reg[16]_i_1_n_6
    SLICE_X43Y32         FDRE                                         r  i_my_module/counter1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          1.568     7.760    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y32         FDRE                                         r  i_my_module/counter1_reg[17]/C
                         clock pessimism              0.269     8.029    
                         clock uncertainty           -0.083     7.946    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.062     8.008    i_my_module/counter1_reg[17]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  2.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_my_module/counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.585     0.925    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y31         FDRE                                         r  i_my_module/counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_my_module/counter1_reg[15]/Q
                         net (fo=1, routed)           0.108     1.175    i_my_module/counter1_reg_n_0_[15]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.283 r  i_my_module/counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.283    i_my_module/counter1_reg[12]_i_1_n_4
    SLICE_X43Y31         FDRE                                         r  i_my_module/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.852     1.222    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y31         FDRE                                         r  i_my_module/counter1_reg[15]/C
                         clock pessimism             -0.296     0.926    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.105     1.031    i_my_module/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_my_module/counter1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.583     0.924    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y29         FDRE                                         r  i_my_module/counter1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_my_module/counter1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.173    i_my_module/counter1_reg_n_0_[7]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.281 r  i_my_module/counter1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.281    i_my_module/counter1_reg[4]_i_1_n_4
    SLICE_X43Y29         FDRE                                         r  i_my_module/counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.850     1.220    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y29         FDRE                                         r  i_my_module/counter1_reg[7]/C
                         clock pessimism             -0.296     0.924    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.105     1.029    i_my_module/counter1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_my_module/counter1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.584     0.924    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y30         FDRE                                         r  i_my_module/counter1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_my_module/counter1_reg[11]/Q
                         net (fo=1, routed)           0.108     1.174    i_my_module/counter1_reg_n_0_[11]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.282 r  i_my_module/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.282    i_my_module/counter1_reg[8]_i_1_n_4
    SLICE_X43Y30         FDRE                                         r  i_my_module/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.851     1.221    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y30         FDRE                                         r  i_my_module/counter1_reg[11]/C
                         clock pessimism             -0.296     0.925    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.105     1.030    i_my_module/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_my_module/counter1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.586     0.927    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y32         FDRE                                         r  i_my_module/counter1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_my_module/counter1_reg[19]/Q
                         net (fo=1, routed)           0.108     1.176    i_my_module/counter1_reg_n_0_[19]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.284 r  i_my_module/counter1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.284    i_my_module/counter1_reg[16]_i_1_n_4
    SLICE_X43Y32         FDRE                                         r  i_my_module/counter1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.853     1.223    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y32         FDRE                                         r  i_my_module/counter1_reg[19]/C
                         clock pessimism             -0.296     0.927    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.105     1.031    i_my_module/counter1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_my_module/counter1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.587     0.928    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y33         FDRE                                         r  i_my_module/counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  i_my_module/counter1_reg[23]/Q
                         net (fo=1, routed)           0.108     1.177    i_my_module/counter1_reg_n_0_[23]
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.285 r  i_my_module/counter1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.285    i_my_module/counter1_reg[20]_i_1_n_4
    SLICE_X43Y33         FDRE                                         r  i_my_module/counter1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.854     1.224    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y33         FDRE                                         r  i_my_module/counter1_reg[23]/C
                         clock pessimism             -0.296     0.928    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.105     1.033    i_my_module/counter1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_my_module/counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.582     0.923    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y28         FDRE                                         r  i_my_module/counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_my_module/counter1_reg[3]/Q
                         net (fo=1, routed)           0.108     1.172    i_my_module/counter1_reg_n_0_[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.280 r  i_my_module/counter1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.280    i_my_module/counter1_reg[0]_i_1_n_4
    SLICE_X43Y28         FDRE                                         r  i_my_module/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.849     1.219    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y28         FDRE                                         r  i_my_module/counter1_reg[3]/C
                         clock pessimism             -0.296     0.923    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.105     1.028    i_my_module/counter1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 i_my_module/counter1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.585     0.925    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y31         FDRE                                         r  i_my_module/counter1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_my_module/counter1_reg[12]/Q
                         net (fo=1, routed)           0.105     1.172    i_my_module/counter1_reg_n_0_[12]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.287 r  i_my_module/counter1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.287    i_my_module/counter1_reg[12]_i_1_n_7
    SLICE_X43Y31         FDRE                                         r  i_my_module/counter1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.852     1.222    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y31         FDRE                                         r  i_my_module/counter1_reg[12]/C
                         clock pessimism             -0.296     0.926    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.105     1.031    i_my_module/counter1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 i_my_module/counter1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.587     0.928    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y33         FDRE                                         r  i_my_module/counter1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  i_my_module/counter1_reg[20]/Q
                         net (fo=1, routed)           0.105     1.174    i_my_module/counter1_reg_n_0_[20]
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.289 r  i_my_module/counter1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.289    i_my_module/counter1_reg[20]_i_1_n_7
    SLICE_X43Y33         FDRE                                         r  i_my_module/counter1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.854     1.224    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y33         FDRE                                         r  i_my_module/counter1_reg[20]/C
                         clock pessimism             -0.296     0.928    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.105     1.033    i_my_module/counter1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 i_my_module/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.588     0.929    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y34         FDRE                                         r  i_my_module/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  i_my_module/counter1_reg[24]/Q
                         net (fo=1, routed)           0.105     1.175    i_my_module/counter1_reg_n_0_[24]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.290 r  i_my_module/counter1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.290    i_my_module/counter1_reg[24]_i_1_n_7
    SLICE_X43Y34         FDRE                                         r  i_my_module/counter1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.855     1.225    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y34         FDRE                                         r  i_my_module/counter1_reg[24]/C
                         clock pessimism             -0.296     0.929    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.105     1.034    i_my_module/counter1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 i_my_module/counter1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_my_module/counter1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.583     0.924    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y29         FDRE                                         r  i_my_module/counter1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_my_module/counter1_reg[4]/Q
                         net (fo=1, routed)           0.105     1.170    i_my_module/counter1_reg_n_0_[4]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.285 r  i_my_module/counter1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.285    i_my_module/counter1_reg[4]_i_1_n_7
    SLICE_X43Y29         FDRE                                         r  i_my_module/counter1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=29, routed)          0.850     1.220    i_my_module/FCLK_CLK2_200MHz
    SLICE_X43Y29         FDRE                                         r  i_my_module/counter1_reg[4]/C
                         clock pessimism             -0.296     0.924    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.105     1.029    i_my_module/counter1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X43Y30   i_my_module/counter1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X43Y30   i_my_module/counter1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X43Y31   i_my_module/counter1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X43Y31   i_my_module/counter1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X43Y31   i_my_module/counter1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X43Y31   i_my_module/counter1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X43Y32   i_my_module/counter1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X43Y32   i_my_module/counter1_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X43Y32   i_my_module/counter1_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y30   i_my_module/counter1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y30   i_my_module/counter1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y29   i_my_module/counter1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y29   i_my_module/counter1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y29   i_my_module/counter1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y29   i_my_module/counter1_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y30   i_my_module/counter1_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y30   i_my_module/counter1_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y28   i_my_module/counter1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y28   i_my_module/counter1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y30   i_my_module/counter1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y30   i_my_module/counter1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y31   i_my_module/counter1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y31   i_my_module/counter1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y31   i_my_module/counter1_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y31   i_my_module/counter1_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y32   i_my_module/counter1_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y32   i_my_module/counter1_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y32   i_my_module/counter1_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y32   i_my_module/counter1_reg[19]/C



