/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.8
Hash     : 3fa5f90
Date     : Dec 11 2023
Type     : Engineering
Log Time   : Tue Dec 12 01:42:22 2023 GMT

[ 06:42:22 ] Analysis has started
[ 06:42:22 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/analysis/eh2_dec_02_24_analyzer.cmd
[ 06:42:23 ] Duration: 267 ms. Max utilization: 25 MB
[ 06:42:23 ] Analysis has started
[ 06:42:23 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/analysis/eh2_dec_02_24_analyzer.cmd
[ 06:42:57 ] Duration: 33999 ms. Max utilization: 346 MB
[ 06:42:57 ] Synthesize has started
[ 06:42:57 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/yosys -s eh2_dec_02_24.ys -l eh2_dec_02_24_synth.log
[ 07:28:26 ] Duration: 2729151 ms. Max utilization: 1473 MB
[ 07:28:27 ] Packing has started
[ 07:28:27 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/vpr /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/openfpga-pd-castor-rs/k6n8_TSMC16nm_7.5T/FPGA104x68_gemini_compact_pnr/fabric_task/flow_inputs/k6n8_vpr_annotated.xml /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/synthesis/eh2_dec_02_24_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/packing/eh2_dec_02_24_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report eh2_dec_02_24_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top eh2_dec --net_file /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/packing/eh2_dec_02_24_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/placement/eh2_dec_02_24_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/routing/eh2_dec_02_24_post_synth.route --pack
[ 07:35:28 ] Duration: 421765 ms. Max utilization: 1407 MB
[ 07:35:28 ] Placement has started
[ 07:35:28 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/vpr /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/openfpga-pd-castor-rs/k6n8_TSMC16nm_7.5T/FPGA104x68_gemini_compact_pnr/fabric_task/flow_inputs/k6n8_vpr_annotated.xml /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/synthesis/eh2_dec_02_24_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/packing/eh2_dec_02_24_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report eh2_dec_02_24_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top eh2_dec --net_file /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/packing/eh2_dec_02_24_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/placement/eh2_dec_02_24_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/routing/eh2_dec_02_24_post_synth.route --place
[ 07:55:52 ] Duration: 1223716 ms. Max utilization: 1404 MB
[ 07:55:52 ] Route has started
[ 07:55:52 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/vpr /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/openfpga-pd-castor-rs/k6n8_TSMC16nm_7.5T/FPGA104x68_gemini_compact_pnr/fabric_task/flow_inputs/k6n8_vpr_annotated.xml /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/synthesis/eh2_dec_02_24_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/packing/eh2_dec_02_24_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report eh2_dec_02_24_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top eh2_dec --net_file /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/packing/eh2_dec_02_24_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/placement/eh2_dec_02_24_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/routing/eh2_dec_02_24_post_synth.route --route
[ 03:53:29 ] Duration: 158256848 ms. Max utilization: 1998 MB
