// Seed: 2732314783
`define pp_2 0
module module_0 (
    output id_0,
    input logic id_1
);
  assign id_0 = 1'd0;
  assign id_0 = id_1;
  logic id_2;
endmodule
