|lab6
CLOCK_50 => CLOCK_50.IN3
KEY[0] => KEY[0].IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~


|lab6|avalon_interface:m_avalon
avalon_interface.writeresponsevalid <> <UNC>
avalon_interface.readdatavalid <> <UNC>
avalon_interface.waitrequest <> <UNC>
avalon_interface.writedata[0] <> <UNC>
avalon_interface.writedata[1] <> <UNC>
avalon_interface.writedata[2] <> <UNC>
avalon_interface.writedata[3] <> <UNC>
avalon_interface.writedata[4] <> <UNC>
avalon_interface.writedata[5] <> <UNC>
avalon_interface.writedata[6] <> <UNC>
avalon_interface.writedata[7] <> <UNC>
avalon_interface.writedata[8] <> <UNC>
avalon_interface.writedata[9] <> <UNC>
avalon_interface.writedata[10] <> <UNC>
avalon_interface.writedata[11] <> <UNC>
avalon_interface.writedata[12] <> <UNC>
avalon_interface.writedata[13] <> <UNC>
avalon_interface.writedata[14] <> <UNC>
avalon_interface.writedata[15] <> <UNC>
avalon_interface.writedata[16] <> <UNC>
avalon_interface.writedata[17] <> <UNC>
avalon_interface.writedata[18] <> <UNC>
avalon_interface.writedata[19] <> <UNC>
avalon_interface.writedata[20] <> <UNC>
avalon_interface.writedata[21] <> <UNC>
avalon_interface.writedata[22] <> <UNC>
avalon_interface.writedata[23] <> <UNC>
avalon_interface.writedata[24] <> <UNC>
avalon_interface.writedata[25] <> <UNC>
avalon_interface.writedata[26] <> <UNC>
avalon_interface.writedata[27] <> <UNC>
avalon_interface.writedata[28] <> <UNC>
avalon_interface.writedata[29] <> <UNC>
avalon_interface.writedata[30] <> <UNC>
avalon_interface.writedata[31] <> <UNC>
avalon_interface.readdata[0] <> <UNC>
avalon_interface.readdata[1] <> <UNC>
avalon_interface.readdata[2] <> <UNC>
avalon_interface.readdata[3] <> <UNC>
avalon_interface.readdata[4] <> <UNC>
avalon_interface.readdata[5] <> <UNC>
avalon_interface.readdata[6] <> <UNC>
avalon_interface.readdata[7] <> <UNC>
avalon_interface.readdata[8] <> <UNC>
avalon_interface.readdata[9] <> <UNC>
avalon_interface.readdata[10] <> <UNC>
avalon_interface.readdata[11] <> <UNC>
avalon_interface.readdata[12] <> <UNC>
avalon_interface.readdata[13] <> <UNC>
avalon_interface.readdata[14] <> <UNC>
avalon_interface.readdata[15] <> <UNC>
avalon_interface.readdata[16] <> <UNC>
avalon_interface.readdata[17] <> <UNC>
avalon_interface.readdata[18] <> <UNC>
avalon_interface.readdata[19] <> <UNC>
avalon_interface.readdata[20] <> <UNC>
avalon_interface.readdata[21] <> <UNC>
avalon_interface.readdata[22] <> <UNC>
avalon_interface.readdata[23] <> <UNC>
avalon_interface.readdata[24] <> <UNC>
avalon_interface.readdata[25] <> <UNC>
avalon_interface.readdata[26] <> <UNC>
avalon_interface.readdata[27] <> <UNC>
avalon_interface.readdata[28] <> <UNC>
avalon_interface.readdata[29] <> <UNC>
avalon_interface.readdata[30] <> <UNC>
avalon_interface.readdata[31] <> <UNC>
avalon_interface.byteenable[0] <> <UNC>
avalon_interface.byteenable[1] <> <UNC>
avalon_interface.byteenable[2] <> <UNC>
avalon_interface.byteenable[3] <> <UNC>
avalon_interface.write <> <UNC>
avalon_interface.read <> <UNC>
avalon_interface.addr[0] <> <UNC>
avalon_interface.addr[1] <> <UNC>
avalon_interface.addr[2] <> <UNC>
avalon_interface.addr[3] <> <UNC>
avalon_interface.addr[4] <> <UNC>
avalon_interface.addr[5] <> <UNC>
avalon_interface.addr[6] <> <UNC>
avalon_interface.addr[7] <> <UNC>
avalon_interface.addr[8] <> <UNC>
avalon_interface.addr[9] <> <UNC>
avalon_interface.addr[10] <> <UNC>
avalon_interface.addr[11] <> <UNC>
avalon_interface.addr[12] <> <UNC>
avalon_interface.addr[13] <> <UNC>
avalon_interface.addr[14] <> <UNC>
avalon_interface.addr[15] <> <UNC>
avalon_interface.addr[16] <> <UNC>
avalon_interface.addr[17] <> <UNC>
avalon_interface.addr[18] <> <UNC>
avalon_interface.addr[19] <> <UNC>
avalon_interface.addr[20] <> <UNC>
avalon_interface.addr[21] <> <UNC>
avalon_interface.addr[22] <> <UNC>
avalon_interface.addr[23] <> <UNC>
avalon_interface.addr[24] <> <UNC>
avalon_interface.addr[25] <> <UNC>
avalon_interface.addr[26] <> <UNC>
avalon_interface.addr[27] <> <UNC>
avalon_interface.addr[28] <> <UNC>
avalon_interface.addr[29] <> <UNC>
avalon_interface.addr[30] <> <UNC>
avalon_interface.addr[31] <> <UNC>


|lab6|bram_interface:instruction_bram
bram_interface.data_out[0] <> <UNC>
bram_interface.data_out[1] <> <UNC>
bram_interface.data_out[2] <> <UNC>
bram_interface.data_out[3] <> <UNC>
bram_interface.data_out[4] <> <UNC>
bram_interface.data_out[5] <> <UNC>
bram_interface.data_out[6] <> <UNC>
bram_interface.data_out[7] <> <UNC>
bram_interface.data_out[8] <> <UNC>
bram_interface.data_out[9] <> <UNC>
bram_interface.data_out[10] <> <UNC>
bram_interface.data_out[11] <> <UNC>
bram_interface.data_out[12] <> <UNC>
bram_interface.data_out[13] <> <UNC>
bram_interface.data_out[14] <> <UNC>
bram_interface.data_out[15] <> <UNC>
bram_interface.data_out[16] <> <UNC>
bram_interface.data_out[17] <> <UNC>
bram_interface.data_out[18] <> <UNC>
bram_interface.data_out[19] <> <UNC>
bram_interface.data_out[20] <> <UNC>
bram_interface.data_out[21] <> <UNC>
bram_interface.data_out[22] <> <UNC>
bram_interface.data_out[23] <> <UNC>
bram_interface.data_out[24] <> <UNC>
bram_interface.data_out[25] <> <UNC>
bram_interface.data_out[26] <> <UNC>
bram_interface.data_out[27] <> <UNC>
bram_interface.data_out[28] <> <UNC>
bram_interface.data_out[29] <> <UNC>
bram_interface.data_out[30] <> <UNC>
bram_interface.data_out[31] <> <UNC>
bram_interface.data_in[0] <> <UNC>
bram_interface.data_in[1] <> <UNC>
bram_interface.data_in[2] <> <UNC>
bram_interface.data_in[3] <> <UNC>
bram_interface.data_in[4] <> <UNC>
bram_interface.data_in[5] <> <UNC>
bram_interface.data_in[6] <> <UNC>
bram_interface.data_in[7] <> <UNC>
bram_interface.data_in[8] <> <UNC>
bram_interface.data_in[9] <> <UNC>
bram_interface.data_in[10] <> <UNC>
bram_interface.data_in[11] <> <UNC>
bram_interface.data_in[12] <> <UNC>
bram_interface.data_in[13] <> <UNC>
bram_interface.data_in[14] <> <UNC>
bram_interface.data_in[15] <> <UNC>
bram_interface.data_in[16] <> <UNC>
bram_interface.data_in[17] <> <UNC>
bram_interface.data_in[18] <> <UNC>
bram_interface.data_in[19] <> <UNC>
bram_interface.data_in[20] <> <UNC>
bram_interface.data_in[21] <> <UNC>
bram_interface.data_in[22] <> <UNC>
bram_interface.data_in[23] <> <UNC>
bram_interface.data_in[24] <> <UNC>
bram_interface.data_in[25] <> <UNC>
bram_interface.data_in[26] <> <UNC>
bram_interface.data_in[27] <> <UNC>
bram_interface.data_in[28] <> <UNC>
bram_interface.data_in[29] <> <UNC>
bram_interface.data_in[30] <> <UNC>
bram_interface.data_in[31] <> <UNC>
bram_interface.be[0] <> <UNC>
bram_interface.be[1] <> <UNC>
bram_interface.be[2] <> <UNC>
bram_interface.be[3] <> <UNC>
bram_interface.en <> <UNC>
bram_interface.addr[0] <> <UNC>
bram_interface.addr[1] <> <UNC>
bram_interface.addr[2] <> <UNC>
bram_interface.addr[3] <> <UNC>
bram_interface.addr[4] <> <UNC>
bram_interface.addr[5] <> <UNC>
bram_interface.addr[6] <> <UNC>
bram_interface.addr[7] <> <UNC>
bram_interface.addr[8] <> <UNC>
bram_interface.addr[9] <> <UNC>
bram_interface.addr[10] <> <UNC>
bram_interface.addr[11] <> <UNC>
bram_interface.addr[12] <> <UNC>
bram_interface.addr[13] <> <UNC>
bram_interface.addr[14] <> <UNC>
bram_interface.addr[15] <> <UNC>
bram_interface.addr[16] <> <UNC>
bram_interface.addr[17] <> <UNC>
bram_interface.addr[18] <> <UNC>
bram_interface.addr[19] <> <UNC>
bram_interface.addr[20] <> <UNC>
bram_interface.addr[21] <> <UNC>
bram_interface.addr[22] <> <UNC>
bram_interface.addr[23] <> <UNC>
bram_interface.addr[24] <> <UNC>
bram_interface.addr[25] <> <UNC>
bram_interface.addr[26] <> <UNC>
bram_interface.addr[27] <> <UNC>
bram_interface.addr[28] <> <UNC>
bram_interface.addr[29] <> <UNC>


|lab6|bram_interface:data_bram
bram_interface.data_out[0] <> <UNC>
bram_interface.data_out[1] <> <UNC>
bram_interface.data_out[2] <> <UNC>
bram_interface.data_out[3] <> <UNC>
bram_interface.data_out[4] <> <UNC>
bram_interface.data_out[5] <> <UNC>
bram_interface.data_out[6] <> <UNC>
bram_interface.data_out[7] <> <UNC>
bram_interface.data_out[8] <> <UNC>
bram_interface.data_out[9] <> <UNC>
bram_interface.data_out[10] <> <UNC>
bram_interface.data_out[11] <> <UNC>
bram_interface.data_out[12] <> <UNC>
bram_interface.data_out[13] <> <UNC>
bram_interface.data_out[14] <> <UNC>
bram_interface.data_out[15] <> <UNC>
bram_interface.data_out[16] <> <UNC>
bram_interface.data_out[17] <> <UNC>
bram_interface.data_out[18] <> <UNC>
bram_interface.data_out[19] <> <UNC>
bram_interface.data_out[20] <> <UNC>
bram_interface.data_out[21] <> <UNC>
bram_interface.data_out[22] <> <UNC>
bram_interface.data_out[23] <> <UNC>
bram_interface.data_out[24] <> <UNC>
bram_interface.data_out[25] <> <UNC>
bram_interface.data_out[26] <> <UNC>
bram_interface.data_out[27] <> <UNC>
bram_interface.data_out[28] <> <UNC>
bram_interface.data_out[29] <> <UNC>
bram_interface.data_out[30] <> <UNC>
bram_interface.data_out[31] <> <UNC>
bram_interface.data_in[0] <> <UNC>
bram_interface.data_in[1] <> <UNC>
bram_interface.data_in[2] <> <UNC>
bram_interface.data_in[3] <> <UNC>
bram_interface.data_in[4] <> <UNC>
bram_interface.data_in[5] <> <UNC>
bram_interface.data_in[6] <> <UNC>
bram_interface.data_in[7] <> <UNC>
bram_interface.data_in[8] <> <UNC>
bram_interface.data_in[9] <> <UNC>
bram_interface.data_in[10] <> <UNC>
bram_interface.data_in[11] <> <UNC>
bram_interface.data_in[12] <> <UNC>
bram_interface.data_in[13] <> <UNC>
bram_interface.data_in[14] <> <UNC>
bram_interface.data_in[15] <> <UNC>
bram_interface.data_in[16] <> <UNC>
bram_interface.data_in[17] <> <UNC>
bram_interface.data_in[18] <> <UNC>
bram_interface.data_in[19] <> <UNC>
bram_interface.data_in[20] <> <UNC>
bram_interface.data_in[21] <> <UNC>
bram_interface.data_in[22] <> <UNC>
bram_interface.data_in[23] <> <UNC>
bram_interface.data_in[24] <> <UNC>
bram_interface.data_in[25] <> <UNC>
bram_interface.data_in[26] <> <UNC>
bram_interface.data_in[27] <> <UNC>
bram_interface.data_in[28] <> <UNC>
bram_interface.data_in[29] <> <UNC>
bram_interface.data_in[30] <> <UNC>
bram_interface.data_in[31] <> <UNC>
bram_interface.be[0] <> <UNC>
bram_interface.be[1] <> <UNC>
bram_interface.be[2] <> <UNC>
bram_interface.be[3] <> <UNC>
bram_interface.en <> <UNC>
bram_interface.addr[0] <> <UNC>
bram_interface.addr[1] <> <UNC>
bram_interface.addr[2] <> <UNC>
bram_interface.addr[3] <> <UNC>
bram_interface.addr[4] <> <UNC>
bram_interface.addr[5] <> <UNC>
bram_interface.addr[6] <> <UNC>
bram_interface.addr[7] <> <UNC>
bram_interface.addr[8] <> <UNC>
bram_interface.addr[9] <> <UNC>
bram_interface.addr[10] <> <UNC>
bram_interface.addr[11] <> <UNC>
bram_interface.addr[12] <> <UNC>
bram_interface.addr[13] <> <UNC>
bram_interface.addr[14] <> <UNC>
bram_interface.addr[15] <> <UNC>
bram_interface.addr[16] <> <UNC>
bram_interface.addr[17] <> <UNC>
bram_interface.addr[18] <> <UNC>
bram_interface.addr[19] <> <UNC>
bram_interface.addr[20] <> <UNC>
bram_interface.addr[21] <> <UNC>
bram_interface.addr[22] <> <UNC>
bram_interface.addr[23] <> <UNC>
bram_interface.addr[24] <> <UNC>
bram_interface.addr[25] <> <UNC>
bram_interface.addr[26] <> <UNC>
bram_interface.addr[27] <> <UNC>
bram_interface.addr[28] <> <UNC>
bram_interface.addr[29] <> <UNC>


|lab6|auto_gen_jtag_uart_0:jtag_uart_0
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r.fifo_EF
av_readdata[13] <= auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
q[0] <= scfifo_jr21:auto_generated.q[0]
q[1] <= scfifo_jr21:auto_generated.q[1]
q[2] <= scfifo_jr21:auto_generated.q[2]
q[3] <= scfifo_jr21:auto_generated.q[3]
q[4] <= scfifo_jr21:auto_generated.q[4]
q[5] <= scfifo_jr21:auto_generated.q[5]
q[6] <= scfifo_jr21:auto_generated.q[6]
q[7] <= scfifo_jr21:auto_generated.q[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_jr21:auto_generated.empty
full <= scfifo_jr21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_jr21:auto_generated.usedw[0]
usedw[1] <= scfifo_jr21:auto_generated.usedw[1]
usedw[2] <= scfifo_jr21:auto_generated.usedw[2]
usedw[3] <= scfifo_jr21:auto_generated.usedw[3]
usedw[4] <= scfifo_jr21:auto_generated.usedw[4]
usedw[5] <= scfifo_jr21:auto_generated.usedw[5]


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_q131:dpfifo.aclr
clock => a_dpfifo_q131:dpfifo.clock
data[0] => a_dpfifo_q131:dpfifo.data[0]
data[1] => a_dpfifo_q131:dpfifo.data[1]
data[2] => a_dpfifo_q131:dpfifo.data[2]
data[3] => a_dpfifo_q131:dpfifo.data[3]
data[4] => a_dpfifo_q131:dpfifo.data[4]
data[5] => a_dpfifo_q131:dpfifo.data[5]
data[6] => a_dpfifo_q131:dpfifo.data[6]
data[7] => a_dpfifo_q131:dpfifo.data[7]
empty <= a_dpfifo_q131:dpfifo.empty
full <= a_dpfifo_q131:dpfifo.full
q[0] <= a_dpfifo_q131:dpfifo.q[0]
q[1] <= a_dpfifo_q131:dpfifo.q[1]
q[2] <= a_dpfifo_q131:dpfifo.q[2]
q[3] <= a_dpfifo_q131:dpfifo.q[3]
q[4] <= a_dpfifo_q131:dpfifo.q[4]
q[5] <= a_dpfifo_q131:dpfifo.q[5]
q[6] <= a_dpfifo_q131:dpfifo.q[6]
q[7] <= a_dpfifo_q131:dpfifo.q[7]
rdreq => a_dpfifo_q131:dpfifo.rreq
usedw[0] <= a_dpfifo_q131:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q131:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q131:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q131:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q131:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q131:dpfifo.usedw[5]
wrreq => a_dpfifo_q131:dpfifo.wreq


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_nl21:FIFOram.inclock
clock => dpram_nl21:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_nl21:FIFOram.data[0]
data[1] => dpram_nl21:FIFOram.data[1]
data[2] => dpram_nl21:FIFOram.data[2]
data[3] => dpram_nl21:FIFOram.data[3]
data[4] => dpram_nl21:FIFOram.data[4]
data[5] => dpram_nl21:FIFOram.data[5]
data[6] => dpram_nl21:FIFOram.data[6]
data[7] => dpram_nl21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_nl21:FIFOram.q[0]
q[1] <= dpram_nl21:FIFOram.q[1]
q[2] <= dpram_nl21:FIFOram.q[2]
q[3] <= dpram_nl21:FIFOram.q[3]
q[4] <= dpram_nl21:FIFOram.q[4]
q[5] <= dpram_nl21:FIFOram.q[5]
q[6] <= dpram_nl21:FIFOram.q[6]
q[7] <= dpram_nl21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_nl21:FIFOram.wren
wreq => cntr_1ob:wr_ptr.cnt_en


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
data[0] => altsyncram_r1m1:altsyncram1.data_a[0]
data[1] => altsyncram_r1m1:altsyncram1.data_a[1]
data[2] => altsyncram_r1m1:altsyncram1.data_a[2]
data[3] => altsyncram_r1m1:altsyncram1.data_a[3]
data[4] => altsyncram_r1m1:altsyncram1.data_a[4]
data[5] => altsyncram_r1m1:altsyncram1.data_a[5]
data[6] => altsyncram_r1m1:altsyncram1.data_a[6]
data[7] => altsyncram_r1m1:altsyncram1.data_a[7]
inclock => altsyncram_r1m1:altsyncram1.clock0
outclock => altsyncram_r1m1:altsyncram1.clock1
outclocken => altsyncram_r1m1:altsyncram1.clocken1
q[0] <= altsyncram_r1m1:altsyncram1.q_b[0]
q[1] <= altsyncram_r1m1:altsyncram1.q_b[1]
q[2] <= altsyncram_r1m1:altsyncram1.q_b[2]
q[3] <= altsyncram_r1m1:altsyncram1.q_b[3]
q[4] <= altsyncram_r1m1:altsyncram1.q_b[4]
q[5] <= altsyncram_r1m1:altsyncram1.q_b[5]
q[6] <= altsyncram_r1m1:altsyncram1.q_b[6]
q[7] <= altsyncram_r1m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_r1m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_r1m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_r1m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_r1m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_r1m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_r1m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_r1m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_r1m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_r1m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_r1m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_r1m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_r1m1:altsyncram1.address_a[5]
wren => altsyncram_r1m1:altsyncram1.wren_a


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
q[0] <= scfifo_jr21:auto_generated.q[0]
q[1] <= scfifo_jr21:auto_generated.q[1]
q[2] <= scfifo_jr21:auto_generated.q[2]
q[3] <= scfifo_jr21:auto_generated.q[3]
q[4] <= scfifo_jr21:auto_generated.q[4]
q[5] <= scfifo_jr21:auto_generated.q[5]
q[6] <= scfifo_jr21:auto_generated.q[6]
q[7] <= scfifo_jr21:auto_generated.q[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_jr21:auto_generated.empty
full <= scfifo_jr21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_jr21:auto_generated.usedw[0]
usedw[1] <= scfifo_jr21:auto_generated.usedw[1]
usedw[2] <= scfifo_jr21:auto_generated.usedw[2]
usedw[3] <= scfifo_jr21:auto_generated.usedw[3]
usedw[4] <= scfifo_jr21:auto_generated.usedw[4]
usedw[5] <= scfifo_jr21:auto_generated.usedw[5]


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_q131:dpfifo.aclr
clock => a_dpfifo_q131:dpfifo.clock
data[0] => a_dpfifo_q131:dpfifo.data[0]
data[1] => a_dpfifo_q131:dpfifo.data[1]
data[2] => a_dpfifo_q131:dpfifo.data[2]
data[3] => a_dpfifo_q131:dpfifo.data[3]
data[4] => a_dpfifo_q131:dpfifo.data[4]
data[5] => a_dpfifo_q131:dpfifo.data[5]
data[6] => a_dpfifo_q131:dpfifo.data[6]
data[7] => a_dpfifo_q131:dpfifo.data[7]
empty <= a_dpfifo_q131:dpfifo.empty
full <= a_dpfifo_q131:dpfifo.full
q[0] <= a_dpfifo_q131:dpfifo.q[0]
q[1] <= a_dpfifo_q131:dpfifo.q[1]
q[2] <= a_dpfifo_q131:dpfifo.q[2]
q[3] <= a_dpfifo_q131:dpfifo.q[3]
q[4] <= a_dpfifo_q131:dpfifo.q[4]
q[5] <= a_dpfifo_q131:dpfifo.q[5]
q[6] <= a_dpfifo_q131:dpfifo.q[6]
q[7] <= a_dpfifo_q131:dpfifo.q[7]
rdreq => a_dpfifo_q131:dpfifo.rreq
usedw[0] <= a_dpfifo_q131:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q131:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q131:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q131:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q131:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q131:dpfifo.usedw[5]
wrreq => a_dpfifo_q131:dpfifo.wreq


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_nl21:FIFOram.inclock
clock => dpram_nl21:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_nl21:FIFOram.data[0]
data[1] => dpram_nl21:FIFOram.data[1]
data[2] => dpram_nl21:FIFOram.data[2]
data[3] => dpram_nl21:FIFOram.data[3]
data[4] => dpram_nl21:FIFOram.data[4]
data[5] => dpram_nl21:FIFOram.data[5]
data[6] => dpram_nl21:FIFOram.data[6]
data[7] => dpram_nl21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_nl21:FIFOram.q[0]
q[1] <= dpram_nl21:FIFOram.q[1]
q[2] <= dpram_nl21:FIFOram.q[2]
q[3] <= dpram_nl21:FIFOram.q[3]
q[4] <= dpram_nl21:FIFOram.q[4]
q[5] <= dpram_nl21:FIFOram.q[5]
q[6] <= dpram_nl21:FIFOram.q[6]
q[7] <= dpram_nl21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_nl21:FIFOram.wren
wreq => cntr_1ob:wr_ptr.cnt_en


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
data[0] => altsyncram_r1m1:altsyncram1.data_a[0]
data[1] => altsyncram_r1m1:altsyncram1.data_a[1]
data[2] => altsyncram_r1m1:altsyncram1.data_a[2]
data[3] => altsyncram_r1m1:altsyncram1.data_a[3]
data[4] => altsyncram_r1m1:altsyncram1.data_a[4]
data[5] => altsyncram_r1m1:altsyncram1.data_a[5]
data[6] => altsyncram_r1m1:altsyncram1.data_a[6]
data[7] => altsyncram_r1m1:altsyncram1.data_a[7]
inclock => altsyncram_r1m1:altsyncram1.clock0
outclock => altsyncram_r1m1:altsyncram1.clock1
outclocken => altsyncram_r1m1:altsyncram1.clocken1
q[0] <= altsyncram_r1m1:altsyncram1.q_b[0]
q[1] <= altsyncram_r1m1:altsyncram1.q_b[1]
q[2] <= altsyncram_r1m1:altsyncram1.q_b[2]
q[3] <= altsyncram_r1m1:altsyncram1.q_b[3]
q[4] <= altsyncram_r1m1:altsyncram1.q_b[4]
q[5] <= altsyncram_r1m1:altsyncram1.q_b[5]
q[6] <= altsyncram_r1m1:altsyncram1.q_b[6]
q[7] <= altsyncram_r1m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_r1m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_r1m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_r1m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_r1m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_r1m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_r1m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_r1m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_r1m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_r1m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_r1m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_r1m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_r1m1:altsyncram1.address_a[5]
wren => altsyncram_r1m1:altsyncram1.wren_a


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => write2.CLK
clk => write1.CLK
clk => read2.CLK
clk => read1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => write2.ACLR
rst_n => write1.ACLR
rst_n => read2.ACLR
rst_n => read1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2.IN1
t_dav => tck_t_dav.DATAIN
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst
tck <= altera_fabric_endpoint:ep.receive[0]
tms <= altera_fabric_endpoint:ep.receive[1]
tdi <= altera_fabric_endpoint:ep.receive[2]
tdo => altera_fabric_endpoint:ep.send[0]
ena <= altera_fabric_endpoint:ep.receive[3]
usr1 <= altera_fabric_endpoint:ep.receive[4]
clr <= altera_fabric_endpoint:ep.receive[5]
clrn <= altera_fabric_endpoint:ep.receive[6]
jtag_state_tlr <= altera_fabric_endpoint:ep.receive[7]
jtag_state_rti <= altera_fabric_endpoint:ep.receive[8]
jtag_state_sdrs <= altera_fabric_endpoint:ep.receive[9]
jtag_state_cdr <= altera_fabric_endpoint:ep.receive[10]
jtag_state_sdr <= altera_fabric_endpoint:ep.receive[11]
jtag_state_e1dr <= altera_fabric_endpoint:ep.receive[12]
jtag_state_pdr <= altera_fabric_endpoint:ep.receive[13]
jtag_state_e2dr <= altera_fabric_endpoint:ep.receive[14]
jtag_state_udr <= altera_fabric_endpoint:ep.receive[15]
jtag_state_sirs <= altera_fabric_endpoint:ep.receive[16]
jtag_state_cir <= altera_fabric_endpoint:ep.receive[17]
jtag_state_sir <= altera_fabric_endpoint:ep.receive[18]
jtag_state_e1ir <= altera_fabric_endpoint:ep.receive[19]
jtag_state_pir <= altera_fabric_endpoint:ep.receive[20]
jtag_state_e2ir <= altera_fabric_endpoint:ep.receive[21]
jtag_state_uir <= altera_fabric_endpoint:ep.receive[22]
ir_in[0] <= altera_fabric_endpoint:ep.receive[23]
irq => altera_fabric_endpoint:ep.send[1]
ir_out[0] => altera_fabric_endpoint:ep.send[2]


|lab6|auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep
send[0] => fabric_send[0].DATAIN
send[1] => fabric_send[1].DATAIN
send[2] => fabric_send[2].DATAIN
receive[0] <= fabric_receive[0].DB_MAX_OUTPUT_PORT_TYPE
receive[1] <= fabric_receive[1].DB_MAX_OUTPUT_PORT_TYPE
receive[2] <= fabric_receive[2].DB_MAX_OUTPUT_PORT_TYPE
receive[3] <= fabric_receive[3].DB_MAX_OUTPUT_PORT_TYPE
receive[4] <= fabric_receive[4].DB_MAX_OUTPUT_PORT_TYPE
receive[5] <= fabric_receive[5].DB_MAX_OUTPUT_PORT_TYPE
receive[6] <= fabric_receive[6].DB_MAX_OUTPUT_PORT_TYPE
receive[7] <= fabric_receive[7].DB_MAX_OUTPUT_PORT_TYPE
receive[8] <= fabric_receive[8].DB_MAX_OUTPUT_PORT_TYPE
receive[9] <= fabric_receive[9].DB_MAX_OUTPUT_PORT_TYPE
receive[10] <= fabric_receive[10].DB_MAX_OUTPUT_PORT_TYPE
receive[11] <= fabric_receive[11].DB_MAX_OUTPUT_PORT_TYPE
receive[12] <= fabric_receive[12].DB_MAX_OUTPUT_PORT_TYPE
receive[13] <= fabric_receive[13].DB_MAX_OUTPUT_PORT_TYPE
receive[14] <= fabric_receive[14].DB_MAX_OUTPUT_PORT_TYPE
receive[15] <= fabric_receive[15].DB_MAX_OUTPUT_PORT_TYPE
receive[16] <= fabric_receive[16].DB_MAX_OUTPUT_PORT_TYPE
receive[17] <= fabric_receive[17].DB_MAX_OUTPUT_PORT_TYPE
receive[18] <= fabric_receive[18].DB_MAX_OUTPUT_PORT_TYPE
receive[19] <= fabric_receive[19].DB_MAX_OUTPUT_PORT_TYPE
receive[20] <= fabric_receive[20].DB_MAX_OUTPUT_PORT_TYPE
receive[21] <= fabric_receive[21].DB_MAX_OUTPUT_PORT_TYPE
receive[22] <= fabric_receive[22].DB_MAX_OUTPUT_PORT_TYPE
receive[23] <= fabric_receive[23].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[0] <= send[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[1] <= send[1].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[2] <= send[2].DB_MAX_OUTPUT_PORT_TYPE
fabric_receive[0] => receive[0].DATAIN
fabric_receive[1] => receive[1].DATAIN
fabric_receive[2] => receive[2].DATAIN
fabric_receive[3] => receive[3].DATAIN
fabric_receive[4] => receive[4].DATAIN
fabric_receive[5] => receive[5].DATAIN
fabric_receive[6] => receive[6].DATAIN
fabric_receive[7] => receive[7].DATAIN
fabric_receive[8] => receive[8].DATAIN
fabric_receive[9] => receive[9].DATAIN
fabric_receive[10] => receive[10].DATAIN
fabric_receive[11] => receive[11].DATAIN
fabric_receive[12] => receive[12].DATAIN
fabric_receive[13] => receive[13].DATAIN
fabric_receive[14] => receive[14].DATAIN
fabric_receive[15] => receive[15].DATAIN
fabric_receive[16] => receive[16].DATAIN
fabric_receive[17] => receive[17].DATAIN
fabric_receive[18] => receive[18].DATAIN
fabric_receive[19] => receive[19].DATAIN
fabric_receive[20] => receive[20].DATAIN
fabric_receive[21] => receive[21].DATAIN
fabric_receive[22] => receive[22].DATAIN
fabric_receive[23] => receive[23].DATAIN


|lab6|riscv:processor
clk => clk.IN1
rst => rst.IN1
instruction_bram.data_out[0] => fetch:fetch_block.instruction_bram.data_out[0]
instruction_bram.data_out[1] => fetch:fetch_block.instruction_bram.data_out[1]
instruction_bram.data_out[2] => fetch:fetch_block.instruction_bram.data_out[2]
instruction_bram.data_out[3] => fetch:fetch_block.instruction_bram.data_out[3]
instruction_bram.data_out[4] => fetch:fetch_block.instruction_bram.data_out[4]
instruction_bram.data_out[5] => fetch:fetch_block.instruction_bram.data_out[5]
instruction_bram.data_out[6] => fetch:fetch_block.instruction_bram.data_out[6]
instruction_bram.data_out[7] => fetch:fetch_block.instruction_bram.data_out[7]
instruction_bram.data_out[8] => fetch:fetch_block.instruction_bram.data_out[8]
instruction_bram.data_out[9] => fetch:fetch_block.instruction_bram.data_out[9]
instruction_bram.data_out[10] => fetch:fetch_block.instruction_bram.data_out[10]
instruction_bram.data_out[11] => fetch:fetch_block.instruction_bram.data_out[11]
instruction_bram.data_out[12] => fetch:fetch_block.instruction_bram.data_out[12]
instruction_bram.data_out[13] => fetch:fetch_block.instruction_bram.data_out[13]
instruction_bram.data_out[14] => fetch:fetch_block.instruction_bram.data_out[14]
instruction_bram.data_out[15] => fetch:fetch_block.instruction_bram.data_out[15]
instruction_bram.data_out[16] => fetch:fetch_block.instruction_bram.data_out[16]
instruction_bram.data_out[17] => fetch:fetch_block.instruction_bram.data_out[17]
instruction_bram.data_out[18] => fetch:fetch_block.instruction_bram.data_out[18]
instruction_bram.data_out[19] => fetch:fetch_block.instruction_bram.data_out[19]
instruction_bram.data_out[20] => fetch:fetch_block.instruction_bram.data_out[20]
instruction_bram.data_out[21] => fetch:fetch_block.instruction_bram.data_out[21]
instruction_bram.data_out[22] => fetch:fetch_block.instruction_bram.data_out[22]
instruction_bram.data_out[23] => fetch:fetch_block.instruction_bram.data_out[23]
instruction_bram.data_out[24] => fetch:fetch_block.instruction_bram.data_out[24]
instruction_bram.data_out[25] => fetch:fetch_block.instruction_bram.data_out[25]
instruction_bram.data_out[26] => fetch:fetch_block.instruction_bram.data_out[26]
instruction_bram.data_out[27] => fetch:fetch_block.instruction_bram.data_out[27]
instruction_bram.data_out[28] => fetch:fetch_block.instruction_bram.data_out[28]
instruction_bram.data_out[29] => fetch:fetch_block.instruction_bram.data_out[29]
instruction_bram.data_out[30] => fetch:fetch_block.instruction_bram.data_out[30]
instruction_bram.data_out[31] => fetch:fetch_block.instruction_bram.data_out[31]
instruction_bram.data_in[0] <= fetch:fetch_block.instruction_bram.data_in[0]
instruction_bram.data_in[1] <= fetch:fetch_block.instruction_bram.data_in[1]
instruction_bram.data_in[2] <= fetch:fetch_block.instruction_bram.data_in[2]
instruction_bram.data_in[3] <= fetch:fetch_block.instruction_bram.data_in[3]
instruction_bram.data_in[4] <= fetch:fetch_block.instruction_bram.data_in[4]
instruction_bram.data_in[5] <= fetch:fetch_block.instruction_bram.data_in[5]
instruction_bram.data_in[6] <= fetch:fetch_block.instruction_bram.data_in[6]
instruction_bram.data_in[7] <= fetch:fetch_block.instruction_bram.data_in[7]
instruction_bram.data_in[8] <= fetch:fetch_block.instruction_bram.data_in[8]
instruction_bram.data_in[9] <= fetch:fetch_block.instruction_bram.data_in[9]
instruction_bram.data_in[10] <= fetch:fetch_block.instruction_bram.data_in[10]
instruction_bram.data_in[11] <= fetch:fetch_block.instruction_bram.data_in[11]
instruction_bram.data_in[12] <= fetch:fetch_block.instruction_bram.data_in[12]
instruction_bram.data_in[13] <= fetch:fetch_block.instruction_bram.data_in[13]
instruction_bram.data_in[14] <= fetch:fetch_block.instruction_bram.data_in[14]
instruction_bram.data_in[15] <= fetch:fetch_block.instruction_bram.data_in[15]
instruction_bram.data_in[16] <= fetch:fetch_block.instruction_bram.data_in[16]
instruction_bram.data_in[17] <= fetch:fetch_block.instruction_bram.data_in[17]
instruction_bram.data_in[18] <= fetch:fetch_block.instruction_bram.data_in[18]
instruction_bram.data_in[19] <= fetch:fetch_block.instruction_bram.data_in[19]
instruction_bram.data_in[20] <= fetch:fetch_block.instruction_bram.data_in[20]
instruction_bram.data_in[21] <= fetch:fetch_block.instruction_bram.data_in[21]
instruction_bram.data_in[22] <= fetch:fetch_block.instruction_bram.data_in[22]
instruction_bram.data_in[23] <= fetch:fetch_block.instruction_bram.data_in[23]
instruction_bram.data_in[24] <= fetch:fetch_block.instruction_bram.data_in[24]
instruction_bram.data_in[25] <= fetch:fetch_block.instruction_bram.data_in[25]
instruction_bram.data_in[26] <= fetch:fetch_block.instruction_bram.data_in[26]
instruction_bram.data_in[27] <= fetch:fetch_block.instruction_bram.data_in[27]
instruction_bram.data_in[28] <= fetch:fetch_block.instruction_bram.data_in[28]
instruction_bram.data_in[29] <= fetch:fetch_block.instruction_bram.data_in[29]
instruction_bram.data_in[30] <= fetch:fetch_block.instruction_bram.data_in[30]
instruction_bram.data_in[31] <= fetch:fetch_block.instruction_bram.data_in[31]
instruction_bram.be[0] <= fetch:fetch_block.instruction_bram.be[0]
instruction_bram.be[1] <= fetch:fetch_block.instruction_bram.be[1]
instruction_bram.be[2] <= fetch:fetch_block.instruction_bram.be[2]
instruction_bram.be[3] <= fetch:fetch_block.instruction_bram.be[3]
instruction_bram.en <= fetch:fetch_block.instruction_bram.en
instruction_bram.addr[0] <= fetch:fetch_block.instruction_bram.addr[0]
instruction_bram.addr[1] <= fetch:fetch_block.instruction_bram.addr[1]
instruction_bram.addr[2] <= fetch:fetch_block.instruction_bram.addr[2]
instruction_bram.addr[3] <= fetch:fetch_block.instruction_bram.addr[3]
instruction_bram.addr[4] <= fetch:fetch_block.instruction_bram.addr[4]
instruction_bram.addr[5] <= fetch:fetch_block.instruction_bram.addr[5]
instruction_bram.addr[6] <= fetch:fetch_block.instruction_bram.addr[6]
instruction_bram.addr[7] <= fetch:fetch_block.instruction_bram.addr[7]
instruction_bram.addr[8] <= fetch:fetch_block.instruction_bram.addr[8]
instruction_bram.addr[9] <= fetch:fetch_block.instruction_bram.addr[9]
instruction_bram.addr[10] <= fetch:fetch_block.instruction_bram.addr[10]
instruction_bram.addr[11] <= fetch:fetch_block.instruction_bram.addr[11]
instruction_bram.addr[12] <= fetch:fetch_block.instruction_bram.addr[12]
instruction_bram.addr[13] <= fetch:fetch_block.instruction_bram.addr[13]
instruction_bram.addr[14] <= fetch:fetch_block.instruction_bram.addr[14]
instruction_bram.addr[15] <= fetch:fetch_block.instruction_bram.addr[15]
instruction_bram.addr[16] <= fetch:fetch_block.instruction_bram.addr[16]
instruction_bram.addr[17] <= fetch:fetch_block.instruction_bram.addr[17]
instruction_bram.addr[18] <= fetch:fetch_block.instruction_bram.addr[18]
instruction_bram.addr[19] <= fetch:fetch_block.instruction_bram.addr[19]
instruction_bram.addr[20] <= fetch:fetch_block.instruction_bram.addr[20]
instruction_bram.addr[21] <= fetch:fetch_block.instruction_bram.addr[21]
instruction_bram.addr[22] <= fetch:fetch_block.instruction_bram.addr[22]
instruction_bram.addr[23] <= fetch:fetch_block.instruction_bram.addr[23]
instruction_bram.addr[24] <= fetch:fetch_block.instruction_bram.addr[24]
instruction_bram.addr[25] <= fetch:fetch_block.instruction_bram.addr[25]
instruction_bram.addr[26] <= fetch:fetch_block.instruction_bram.addr[26]
instruction_bram.addr[27] <= fetch:fetch_block.instruction_bram.addr[27]
instruction_bram.addr[28] <= fetch:fetch_block.instruction_bram.addr[28]
instruction_bram.addr[29] <= fetch:fetch_block.instruction_bram.addr[29]
data_bram.data_out[0] => load_store_unit:load_store_unit_block.data_bram.data_out[0]
data_bram.data_out[1] => load_store_unit:load_store_unit_block.data_bram.data_out[1]
data_bram.data_out[2] => load_store_unit:load_store_unit_block.data_bram.data_out[2]
data_bram.data_out[3] => load_store_unit:load_store_unit_block.data_bram.data_out[3]
data_bram.data_out[4] => load_store_unit:load_store_unit_block.data_bram.data_out[4]
data_bram.data_out[5] => load_store_unit:load_store_unit_block.data_bram.data_out[5]
data_bram.data_out[6] => load_store_unit:load_store_unit_block.data_bram.data_out[6]
data_bram.data_out[7] => load_store_unit:load_store_unit_block.data_bram.data_out[7]
data_bram.data_out[8] => load_store_unit:load_store_unit_block.data_bram.data_out[8]
data_bram.data_out[9] => load_store_unit:load_store_unit_block.data_bram.data_out[9]
data_bram.data_out[10] => load_store_unit:load_store_unit_block.data_bram.data_out[10]
data_bram.data_out[11] => load_store_unit:load_store_unit_block.data_bram.data_out[11]
data_bram.data_out[12] => load_store_unit:load_store_unit_block.data_bram.data_out[12]
data_bram.data_out[13] => load_store_unit:load_store_unit_block.data_bram.data_out[13]
data_bram.data_out[14] => load_store_unit:load_store_unit_block.data_bram.data_out[14]
data_bram.data_out[15] => load_store_unit:load_store_unit_block.data_bram.data_out[15]
data_bram.data_out[16] => load_store_unit:load_store_unit_block.data_bram.data_out[16]
data_bram.data_out[17] => load_store_unit:load_store_unit_block.data_bram.data_out[17]
data_bram.data_out[18] => load_store_unit:load_store_unit_block.data_bram.data_out[18]
data_bram.data_out[19] => load_store_unit:load_store_unit_block.data_bram.data_out[19]
data_bram.data_out[20] => load_store_unit:load_store_unit_block.data_bram.data_out[20]
data_bram.data_out[21] => load_store_unit:load_store_unit_block.data_bram.data_out[21]
data_bram.data_out[22] => load_store_unit:load_store_unit_block.data_bram.data_out[22]
data_bram.data_out[23] => load_store_unit:load_store_unit_block.data_bram.data_out[23]
data_bram.data_out[24] => load_store_unit:load_store_unit_block.data_bram.data_out[24]
data_bram.data_out[25] => load_store_unit:load_store_unit_block.data_bram.data_out[25]
data_bram.data_out[26] => load_store_unit:load_store_unit_block.data_bram.data_out[26]
data_bram.data_out[27] => load_store_unit:load_store_unit_block.data_bram.data_out[27]
data_bram.data_out[28] => load_store_unit:load_store_unit_block.data_bram.data_out[28]
data_bram.data_out[29] => load_store_unit:load_store_unit_block.data_bram.data_out[29]
data_bram.data_out[30] => load_store_unit:load_store_unit_block.data_bram.data_out[30]
data_bram.data_out[31] => load_store_unit:load_store_unit_block.data_bram.data_out[31]
data_bram.data_in[0] <= load_store_unit:load_store_unit_block.data_bram.data_in[0]
data_bram.data_in[1] <= load_store_unit:load_store_unit_block.data_bram.data_in[1]
data_bram.data_in[2] <= load_store_unit:load_store_unit_block.data_bram.data_in[2]
data_bram.data_in[3] <= load_store_unit:load_store_unit_block.data_bram.data_in[3]
data_bram.data_in[4] <= load_store_unit:load_store_unit_block.data_bram.data_in[4]
data_bram.data_in[5] <= load_store_unit:load_store_unit_block.data_bram.data_in[5]
data_bram.data_in[6] <= load_store_unit:load_store_unit_block.data_bram.data_in[6]
data_bram.data_in[7] <= load_store_unit:load_store_unit_block.data_bram.data_in[7]
data_bram.data_in[8] <= load_store_unit:load_store_unit_block.data_bram.data_in[8]
data_bram.data_in[9] <= load_store_unit:load_store_unit_block.data_bram.data_in[9]
data_bram.data_in[10] <= load_store_unit:load_store_unit_block.data_bram.data_in[10]
data_bram.data_in[11] <= load_store_unit:load_store_unit_block.data_bram.data_in[11]
data_bram.data_in[12] <= load_store_unit:load_store_unit_block.data_bram.data_in[12]
data_bram.data_in[13] <= load_store_unit:load_store_unit_block.data_bram.data_in[13]
data_bram.data_in[14] <= load_store_unit:load_store_unit_block.data_bram.data_in[14]
data_bram.data_in[15] <= load_store_unit:load_store_unit_block.data_bram.data_in[15]
data_bram.data_in[16] <= load_store_unit:load_store_unit_block.data_bram.data_in[16]
data_bram.data_in[17] <= load_store_unit:load_store_unit_block.data_bram.data_in[17]
data_bram.data_in[18] <= load_store_unit:load_store_unit_block.data_bram.data_in[18]
data_bram.data_in[19] <= load_store_unit:load_store_unit_block.data_bram.data_in[19]
data_bram.data_in[20] <= load_store_unit:load_store_unit_block.data_bram.data_in[20]
data_bram.data_in[21] <= load_store_unit:load_store_unit_block.data_bram.data_in[21]
data_bram.data_in[22] <= load_store_unit:load_store_unit_block.data_bram.data_in[22]
data_bram.data_in[23] <= load_store_unit:load_store_unit_block.data_bram.data_in[23]
data_bram.data_in[24] <= load_store_unit:load_store_unit_block.data_bram.data_in[24]
data_bram.data_in[25] <= load_store_unit:load_store_unit_block.data_bram.data_in[25]
data_bram.data_in[26] <= load_store_unit:load_store_unit_block.data_bram.data_in[26]
data_bram.data_in[27] <= load_store_unit:load_store_unit_block.data_bram.data_in[27]
data_bram.data_in[28] <= load_store_unit:load_store_unit_block.data_bram.data_in[28]
data_bram.data_in[29] <= load_store_unit:load_store_unit_block.data_bram.data_in[29]
data_bram.data_in[30] <= load_store_unit:load_store_unit_block.data_bram.data_in[30]
data_bram.data_in[31] <= load_store_unit:load_store_unit_block.data_bram.data_in[31]
data_bram.be[0] <= load_store_unit:load_store_unit_block.data_bram.be[0]
data_bram.be[1] <= load_store_unit:load_store_unit_block.data_bram.be[1]
data_bram.be[2] <= load_store_unit:load_store_unit_block.data_bram.be[2]
data_bram.be[3] <= load_store_unit:load_store_unit_block.data_bram.be[3]
data_bram.en <= load_store_unit:load_store_unit_block.data_bram.en
data_bram.addr[0] <= load_store_unit:load_store_unit_block.data_bram.addr[0]
data_bram.addr[1] <= load_store_unit:load_store_unit_block.data_bram.addr[1]
data_bram.addr[2] <= load_store_unit:load_store_unit_block.data_bram.addr[2]
data_bram.addr[3] <= load_store_unit:load_store_unit_block.data_bram.addr[3]
data_bram.addr[4] <= load_store_unit:load_store_unit_block.data_bram.addr[4]
data_bram.addr[5] <= load_store_unit:load_store_unit_block.data_bram.addr[5]
data_bram.addr[6] <= load_store_unit:load_store_unit_block.data_bram.addr[6]
data_bram.addr[7] <= load_store_unit:load_store_unit_block.data_bram.addr[7]
data_bram.addr[8] <= load_store_unit:load_store_unit_block.data_bram.addr[8]
data_bram.addr[9] <= load_store_unit:load_store_unit_block.data_bram.addr[9]
data_bram.addr[10] <= load_store_unit:load_store_unit_block.data_bram.addr[10]
data_bram.addr[11] <= load_store_unit:load_store_unit_block.data_bram.addr[11]
data_bram.addr[12] <= load_store_unit:load_store_unit_block.data_bram.addr[12]
data_bram.addr[13] <= load_store_unit:load_store_unit_block.data_bram.addr[13]
data_bram.addr[14] <= load_store_unit:load_store_unit_block.data_bram.addr[14]
data_bram.addr[15] <= load_store_unit:load_store_unit_block.data_bram.addr[15]
data_bram.addr[16] <= load_store_unit:load_store_unit_block.data_bram.addr[16]
data_bram.addr[17] <= load_store_unit:load_store_unit_block.data_bram.addr[17]
data_bram.addr[18] <= load_store_unit:load_store_unit_block.data_bram.addr[18]
data_bram.addr[19] <= load_store_unit:load_store_unit_block.data_bram.addr[19]
data_bram.addr[20] <= load_store_unit:load_store_unit_block.data_bram.addr[20]
data_bram.addr[21] <= load_store_unit:load_store_unit_block.data_bram.addr[21]
data_bram.addr[22] <= load_store_unit:load_store_unit_block.data_bram.addr[22]
data_bram.addr[23] <= load_store_unit:load_store_unit_block.data_bram.addr[23]
data_bram.addr[24] <= load_store_unit:load_store_unit_block.data_bram.addr[24]
data_bram.addr[25] <= load_store_unit:load_store_unit_block.data_bram.addr[25]
data_bram.addr[26] <= load_store_unit:load_store_unit_block.data_bram.addr[26]
data_bram.addr[27] <= load_store_unit:load_store_unit_block.data_bram.addr[27]
data_bram.addr[28] <= load_store_unit:load_store_unit_block.data_bram.addr[28]
data_bram.addr[29] <= load_store_unit:load_store_unit_block.data_bram.addr[29]
m_axi.bready <= load_store_unit:load_store_unit_block.m_axi.bready
m_axi.wlast <= load_store_unit:load_store_unit_block.m_axi.wlast
m_axi.wstrb[0] <= load_store_unit:load_store_unit_block.m_axi.wstrb[0]
m_axi.wstrb[1] <= load_store_unit:load_store_unit_block.m_axi.wstrb[1]
m_axi.wstrb[2] <= load_store_unit:load_store_unit_block.m_axi.wstrb[2]
m_axi.wstrb[3] <= load_store_unit:load_store_unit_block.m_axi.wstrb[3]
m_axi.wdata[0] <= load_store_unit:load_store_unit_block.m_axi.wdata[0]
m_axi.wdata[1] <= load_store_unit:load_store_unit_block.m_axi.wdata[1]
m_axi.wdata[2] <= load_store_unit:load_store_unit_block.m_axi.wdata[2]
m_axi.wdata[3] <= load_store_unit:load_store_unit_block.m_axi.wdata[3]
m_axi.wdata[4] <= load_store_unit:load_store_unit_block.m_axi.wdata[4]
m_axi.wdata[5] <= load_store_unit:load_store_unit_block.m_axi.wdata[5]
m_axi.wdata[6] <= load_store_unit:load_store_unit_block.m_axi.wdata[6]
m_axi.wdata[7] <= load_store_unit:load_store_unit_block.m_axi.wdata[7]
m_axi.wdata[8] <= load_store_unit:load_store_unit_block.m_axi.wdata[8]
m_axi.wdata[9] <= load_store_unit:load_store_unit_block.m_axi.wdata[9]
m_axi.wdata[10] <= load_store_unit:load_store_unit_block.m_axi.wdata[10]
m_axi.wdata[11] <= load_store_unit:load_store_unit_block.m_axi.wdata[11]
m_axi.wdata[12] <= load_store_unit:load_store_unit_block.m_axi.wdata[12]
m_axi.wdata[13] <= load_store_unit:load_store_unit_block.m_axi.wdata[13]
m_axi.wdata[14] <= load_store_unit:load_store_unit_block.m_axi.wdata[14]
m_axi.wdata[15] <= load_store_unit:load_store_unit_block.m_axi.wdata[15]
m_axi.wdata[16] <= load_store_unit:load_store_unit_block.m_axi.wdata[16]
m_axi.wdata[17] <= load_store_unit:load_store_unit_block.m_axi.wdata[17]
m_axi.wdata[18] <= load_store_unit:load_store_unit_block.m_axi.wdata[18]
m_axi.wdata[19] <= load_store_unit:load_store_unit_block.m_axi.wdata[19]
m_axi.wdata[20] <= load_store_unit:load_store_unit_block.m_axi.wdata[20]
m_axi.wdata[21] <= load_store_unit:load_store_unit_block.m_axi.wdata[21]
m_axi.wdata[22] <= load_store_unit:load_store_unit_block.m_axi.wdata[22]
m_axi.wdata[23] <= load_store_unit:load_store_unit_block.m_axi.wdata[23]
m_axi.wdata[24] <= load_store_unit:load_store_unit_block.m_axi.wdata[24]
m_axi.wdata[25] <= load_store_unit:load_store_unit_block.m_axi.wdata[25]
m_axi.wdata[26] <= load_store_unit:load_store_unit_block.m_axi.wdata[26]
m_axi.wdata[27] <= load_store_unit:load_store_unit_block.m_axi.wdata[27]
m_axi.wdata[28] <= load_store_unit:load_store_unit_block.m_axi.wdata[28]
m_axi.wdata[29] <= load_store_unit:load_store_unit_block.m_axi.wdata[29]
m_axi.wdata[30] <= load_store_unit:load_store_unit_block.m_axi.wdata[30]
m_axi.wdata[31] <= load_store_unit:load_store_unit_block.m_axi.wdata[31]
m_axi.wvalid <= load_store_unit:load_store_unit_block.m_axi.wvalid
m_axi.awid[0] <= load_store_unit:load_store_unit_block.m_axi.awid[0]
m_axi.awid[1] <= load_store_unit:load_store_unit_block.m_axi.awid[1]
m_axi.awid[2] <= load_store_unit:load_store_unit_block.m_axi.awid[2]
m_axi.awid[3] <= load_store_unit:load_store_unit_block.m_axi.awid[3]
m_axi.awid[4] <= load_store_unit:load_store_unit_block.m_axi.awid[4]
m_axi.awid[5] <= load_store_unit:load_store_unit_block.m_axi.awid[5]
m_axi.awcache[0] <= load_store_unit:load_store_unit_block.m_axi.awcache[0]
m_axi.awcache[1] <= load_store_unit:load_store_unit_block.m_axi.awcache[1]
m_axi.awcache[2] <= load_store_unit:load_store_unit_block.m_axi.awcache[2]
m_axi.awcache[3] <= load_store_unit:load_store_unit_block.m_axi.awcache[3]
m_axi.awburst[0] <= load_store_unit:load_store_unit_block.m_axi.awburst[0]
m_axi.awburst[1] <= load_store_unit:load_store_unit_block.m_axi.awburst[1]
m_axi.awsize[0] <= load_store_unit:load_store_unit_block.m_axi.awsize[0]
m_axi.awsize[1] <= load_store_unit:load_store_unit_block.m_axi.awsize[1]
m_axi.awsize[2] <= load_store_unit:load_store_unit_block.m_axi.awsize[2]
m_axi.awlen[0] <= load_store_unit:load_store_unit_block.m_axi.awlen[0]
m_axi.awlen[1] <= load_store_unit:load_store_unit_block.m_axi.awlen[1]
m_axi.awlen[2] <= load_store_unit:load_store_unit_block.m_axi.awlen[2]
m_axi.awlen[3] <= load_store_unit:load_store_unit_block.m_axi.awlen[3]
m_axi.awlen[4] <= load_store_unit:load_store_unit_block.m_axi.awlen[4]
m_axi.awlen[5] <= load_store_unit:load_store_unit_block.m_axi.awlen[5]
m_axi.awlen[6] <= load_store_unit:load_store_unit_block.m_axi.awlen[6]
m_axi.awlen[7] <= load_store_unit:load_store_unit_block.m_axi.awlen[7]
m_axi.awaddr[0] <= load_store_unit:load_store_unit_block.m_axi.awaddr[0]
m_axi.awaddr[1] <= load_store_unit:load_store_unit_block.m_axi.awaddr[1]
m_axi.awaddr[2] <= load_store_unit:load_store_unit_block.m_axi.awaddr[2]
m_axi.awaddr[3] <= load_store_unit:load_store_unit_block.m_axi.awaddr[3]
m_axi.awaddr[4] <= load_store_unit:load_store_unit_block.m_axi.awaddr[4]
m_axi.awaddr[5] <= load_store_unit:load_store_unit_block.m_axi.awaddr[5]
m_axi.awaddr[6] <= load_store_unit:load_store_unit_block.m_axi.awaddr[6]
m_axi.awaddr[7] <= load_store_unit:load_store_unit_block.m_axi.awaddr[7]
m_axi.awaddr[8] <= load_store_unit:load_store_unit_block.m_axi.awaddr[8]
m_axi.awaddr[9] <= load_store_unit:load_store_unit_block.m_axi.awaddr[9]
m_axi.awaddr[10] <= load_store_unit:load_store_unit_block.m_axi.awaddr[10]
m_axi.awaddr[11] <= load_store_unit:load_store_unit_block.m_axi.awaddr[11]
m_axi.awaddr[12] <= load_store_unit:load_store_unit_block.m_axi.awaddr[12]
m_axi.awaddr[13] <= load_store_unit:load_store_unit_block.m_axi.awaddr[13]
m_axi.awaddr[14] <= load_store_unit:load_store_unit_block.m_axi.awaddr[14]
m_axi.awaddr[15] <= load_store_unit:load_store_unit_block.m_axi.awaddr[15]
m_axi.awaddr[16] <= load_store_unit:load_store_unit_block.m_axi.awaddr[16]
m_axi.awaddr[17] <= load_store_unit:load_store_unit_block.m_axi.awaddr[17]
m_axi.awaddr[18] <= load_store_unit:load_store_unit_block.m_axi.awaddr[18]
m_axi.awaddr[19] <= load_store_unit:load_store_unit_block.m_axi.awaddr[19]
m_axi.awaddr[20] <= load_store_unit:load_store_unit_block.m_axi.awaddr[20]
m_axi.awaddr[21] <= load_store_unit:load_store_unit_block.m_axi.awaddr[21]
m_axi.awaddr[22] <= load_store_unit:load_store_unit_block.m_axi.awaddr[22]
m_axi.awaddr[23] <= load_store_unit:load_store_unit_block.m_axi.awaddr[23]
m_axi.awaddr[24] <= load_store_unit:load_store_unit_block.m_axi.awaddr[24]
m_axi.awaddr[25] <= load_store_unit:load_store_unit_block.m_axi.awaddr[25]
m_axi.awaddr[26] <= load_store_unit:load_store_unit_block.m_axi.awaddr[26]
m_axi.awaddr[27] <= load_store_unit:load_store_unit_block.m_axi.awaddr[27]
m_axi.awaddr[28] <= load_store_unit:load_store_unit_block.m_axi.awaddr[28]
m_axi.awaddr[29] <= load_store_unit:load_store_unit_block.m_axi.awaddr[29]
m_axi.awaddr[30] <= load_store_unit:load_store_unit_block.m_axi.awaddr[30]
m_axi.awaddr[31] <= load_store_unit:load_store_unit_block.m_axi.awaddr[31]
m_axi.awvalid <= load_store_unit:load_store_unit_block.m_axi.awvalid
m_axi.rready <= load_store_unit:load_store_unit_block.m_axi.rready
m_axi.arid[0] <= load_store_unit:load_store_unit_block.m_axi.arid[0]
m_axi.arid[1] <= load_store_unit:load_store_unit_block.m_axi.arid[1]
m_axi.arid[2] <= load_store_unit:load_store_unit_block.m_axi.arid[2]
m_axi.arid[3] <= load_store_unit:load_store_unit_block.m_axi.arid[3]
m_axi.arid[4] <= load_store_unit:load_store_unit_block.m_axi.arid[4]
m_axi.arid[5] <= load_store_unit:load_store_unit_block.m_axi.arid[5]
m_axi.arcache[0] <= load_store_unit:load_store_unit_block.m_axi.arcache[0]
m_axi.arcache[1] <= load_store_unit:load_store_unit_block.m_axi.arcache[1]
m_axi.arcache[2] <= load_store_unit:load_store_unit_block.m_axi.arcache[2]
m_axi.arcache[3] <= load_store_unit:load_store_unit_block.m_axi.arcache[3]
m_axi.arburst[0] <= load_store_unit:load_store_unit_block.m_axi.arburst[0]
m_axi.arburst[1] <= load_store_unit:load_store_unit_block.m_axi.arburst[1]
m_axi.arsize[0] <= load_store_unit:load_store_unit_block.m_axi.arsize[0]
m_axi.arsize[1] <= load_store_unit:load_store_unit_block.m_axi.arsize[1]
m_axi.arsize[2] <= load_store_unit:load_store_unit_block.m_axi.arsize[2]
m_axi.arlen[0] <= load_store_unit:load_store_unit_block.m_axi.arlen[0]
m_axi.arlen[1] <= load_store_unit:load_store_unit_block.m_axi.arlen[1]
m_axi.arlen[2] <= load_store_unit:load_store_unit_block.m_axi.arlen[2]
m_axi.arlen[3] <= load_store_unit:load_store_unit_block.m_axi.arlen[3]
m_axi.arlen[4] <= load_store_unit:load_store_unit_block.m_axi.arlen[4]
m_axi.arlen[5] <= load_store_unit:load_store_unit_block.m_axi.arlen[5]
m_axi.arlen[6] <= load_store_unit:load_store_unit_block.m_axi.arlen[6]
m_axi.arlen[7] <= load_store_unit:load_store_unit_block.m_axi.arlen[7]
m_axi.araddr[0] <= load_store_unit:load_store_unit_block.m_axi.araddr[0]
m_axi.araddr[1] <= load_store_unit:load_store_unit_block.m_axi.araddr[1]
m_axi.araddr[2] <= load_store_unit:load_store_unit_block.m_axi.araddr[2]
m_axi.araddr[3] <= load_store_unit:load_store_unit_block.m_axi.araddr[3]
m_axi.araddr[4] <= load_store_unit:load_store_unit_block.m_axi.araddr[4]
m_axi.araddr[5] <= load_store_unit:load_store_unit_block.m_axi.araddr[5]
m_axi.araddr[6] <= load_store_unit:load_store_unit_block.m_axi.araddr[6]
m_axi.araddr[7] <= load_store_unit:load_store_unit_block.m_axi.araddr[7]
m_axi.araddr[8] <= load_store_unit:load_store_unit_block.m_axi.araddr[8]
m_axi.araddr[9] <= load_store_unit:load_store_unit_block.m_axi.araddr[9]
m_axi.araddr[10] <= load_store_unit:load_store_unit_block.m_axi.araddr[10]
m_axi.araddr[11] <= load_store_unit:load_store_unit_block.m_axi.araddr[11]
m_axi.araddr[12] <= load_store_unit:load_store_unit_block.m_axi.araddr[12]
m_axi.araddr[13] <= load_store_unit:load_store_unit_block.m_axi.araddr[13]
m_axi.araddr[14] <= load_store_unit:load_store_unit_block.m_axi.araddr[14]
m_axi.araddr[15] <= load_store_unit:load_store_unit_block.m_axi.araddr[15]
m_axi.araddr[16] <= load_store_unit:load_store_unit_block.m_axi.araddr[16]
m_axi.araddr[17] <= load_store_unit:load_store_unit_block.m_axi.araddr[17]
m_axi.araddr[18] <= load_store_unit:load_store_unit_block.m_axi.araddr[18]
m_axi.araddr[19] <= load_store_unit:load_store_unit_block.m_axi.araddr[19]
m_axi.araddr[20] <= load_store_unit:load_store_unit_block.m_axi.araddr[20]
m_axi.araddr[21] <= load_store_unit:load_store_unit_block.m_axi.araddr[21]
m_axi.araddr[22] <= load_store_unit:load_store_unit_block.m_axi.araddr[22]
m_axi.araddr[23] <= load_store_unit:load_store_unit_block.m_axi.araddr[23]
m_axi.araddr[24] <= load_store_unit:load_store_unit_block.m_axi.araddr[24]
m_axi.araddr[25] <= load_store_unit:load_store_unit_block.m_axi.araddr[25]
m_axi.araddr[26] <= load_store_unit:load_store_unit_block.m_axi.araddr[26]
m_axi.araddr[27] <= load_store_unit:load_store_unit_block.m_axi.araddr[27]
m_axi.araddr[28] <= load_store_unit:load_store_unit_block.m_axi.araddr[28]
m_axi.araddr[29] <= load_store_unit:load_store_unit_block.m_axi.araddr[29]
m_axi.araddr[30] <= load_store_unit:load_store_unit_block.m_axi.araddr[30]
m_axi.araddr[31] <= load_store_unit:load_store_unit_block.m_axi.araddr[31]
m_axi.arvalid <= load_store_unit:load_store_unit_block.m_axi.arvalid
m_axi.bid[0] => load_store_unit:load_store_unit_block.m_axi.bid[0]
m_axi.bid[1] => load_store_unit:load_store_unit_block.m_axi.bid[1]
m_axi.bid[2] => load_store_unit:load_store_unit_block.m_axi.bid[2]
m_axi.bid[3] => load_store_unit:load_store_unit_block.m_axi.bid[3]
m_axi.bid[4] => load_store_unit:load_store_unit_block.m_axi.bid[4]
m_axi.bid[5] => load_store_unit:load_store_unit_block.m_axi.bid[5]
m_axi.bresp[0] => load_store_unit:load_store_unit_block.m_axi.bresp[0]
m_axi.bresp[1] => load_store_unit:load_store_unit_block.m_axi.bresp[1]
m_axi.bvalid => load_store_unit:load_store_unit_block.m_axi.bvalid
m_axi.wready => load_store_unit:load_store_unit_block.m_axi.wready
m_axi.awready => load_store_unit:load_store_unit_block.m_axi.awready
m_axi.rid[0] => load_store_unit:load_store_unit_block.m_axi.rid[0]
m_axi.rid[1] => load_store_unit:load_store_unit_block.m_axi.rid[1]
m_axi.rid[2] => load_store_unit:load_store_unit_block.m_axi.rid[2]
m_axi.rid[3] => load_store_unit:load_store_unit_block.m_axi.rid[3]
m_axi.rid[4] => load_store_unit:load_store_unit_block.m_axi.rid[4]
m_axi.rid[5] => load_store_unit:load_store_unit_block.m_axi.rid[5]
m_axi.rlast => load_store_unit:load_store_unit_block.m_axi.rlast
m_axi.rresp[0] => load_store_unit:load_store_unit_block.m_axi.rresp[0]
m_axi.rresp[1] => load_store_unit:load_store_unit_block.m_axi.rresp[1]
m_axi.rdata[0] => load_store_unit:load_store_unit_block.m_axi.rdata[0]
m_axi.rdata[1] => load_store_unit:load_store_unit_block.m_axi.rdata[1]
m_axi.rdata[2] => load_store_unit:load_store_unit_block.m_axi.rdata[2]
m_axi.rdata[3] => load_store_unit:load_store_unit_block.m_axi.rdata[3]
m_axi.rdata[4] => load_store_unit:load_store_unit_block.m_axi.rdata[4]
m_axi.rdata[5] => load_store_unit:load_store_unit_block.m_axi.rdata[5]
m_axi.rdata[6] => load_store_unit:load_store_unit_block.m_axi.rdata[6]
m_axi.rdata[7] => load_store_unit:load_store_unit_block.m_axi.rdata[7]
m_axi.rdata[8] => load_store_unit:load_store_unit_block.m_axi.rdata[8]
m_axi.rdata[9] => load_store_unit:load_store_unit_block.m_axi.rdata[9]
m_axi.rdata[10] => load_store_unit:load_store_unit_block.m_axi.rdata[10]
m_axi.rdata[11] => load_store_unit:load_store_unit_block.m_axi.rdata[11]
m_axi.rdata[12] => load_store_unit:load_store_unit_block.m_axi.rdata[12]
m_axi.rdata[13] => load_store_unit:load_store_unit_block.m_axi.rdata[13]
m_axi.rdata[14] => load_store_unit:load_store_unit_block.m_axi.rdata[14]
m_axi.rdata[15] => load_store_unit:load_store_unit_block.m_axi.rdata[15]
m_axi.rdata[16] => load_store_unit:load_store_unit_block.m_axi.rdata[16]
m_axi.rdata[17] => load_store_unit:load_store_unit_block.m_axi.rdata[17]
m_axi.rdata[18] => load_store_unit:load_store_unit_block.m_axi.rdata[18]
m_axi.rdata[19] => load_store_unit:load_store_unit_block.m_axi.rdata[19]
m_axi.rdata[20] => load_store_unit:load_store_unit_block.m_axi.rdata[20]
m_axi.rdata[21] => load_store_unit:load_store_unit_block.m_axi.rdata[21]
m_axi.rdata[22] => load_store_unit:load_store_unit_block.m_axi.rdata[22]
m_axi.rdata[23] => load_store_unit:load_store_unit_block.m_axi.rdata[23]
m_axi.rdata[24] => load_store_unit:load_store_unit_block.m_axi.rdata[24]
m_axi.rdata[25] => load_store_unit:load_store_unit_block.m_axi.rdata[25]
m_axi.rdata[26] => load_store_unit:load_store_unit_block.m_axi.rdata[26]
m_axi.rdata[27] => load_store_unit:load_store_unit_block.m_axi.rdata[27]
m_axi.rdata[28] => load_store_unit:load_store_unit_block.m_axi.rdata[28]
m_axi.rdata[29] => load_store_unit:load_store_unit_block.m_axi.rdata[29]
m_axi.rdata[30] => load_store_unit:load_store_unit_block.m_axi.rdata[30]
m_axi.rdata[31] => load_store_unit:load_store_unit_block.m_axi.rdata[31]
m_axi.rvalid => load_store_unit:load_store_unit_block.m_axi.rvalid
m_axi.arready => load_store_unit:load_store_unit_block.m_axi.arready
m_avalon.writedata[0] <= load_store_unit:load_store_unit_block.m_avalon.writedata[0]
m_avalon.writedata[1] <= load_store_unit:load_store_unit_block.m_avalon.writedata[1]
m_avalon.writedata[2] <= load_store_unit:load_store_unit_block.m_avalon.writedata[2]
m_avalon.writedata[3] <= load_store_unit:load_store_unit_block.m_avalon.writedata[3]
m_avalon.writedata[4] <= load_store_unit:load_store_unit_block.m_avalon.writedata[4]
m_avalon.writedata[5] <= load_store_unit:load_store_unit_block.m_avalon.writedata[5]
m_avalon.writedata[6] <= load_store_unit:load_store_unit_block.m_avalon.writedata[6]
m_avalon.writedata[7] <= load_store_unit:load_store_unit_block.m_avalon.writedata[7]
m_avalon.writedata[8] <= load_store_unit:load_store_unit_block.m_avalon.writedata[8]
m_avalon.writedata[9] <= load_store_unit:load_store_unit_block.m_avalon.writedata[9]
m_avalon.writedata[10] <= load_store_unit:load_store_unit_block.m_avalon.writedata[10]
m_avalon.writedata[11] <= load_store_unit:load_store_unit_block.m_avalon.writedata[11]
m_avalon.writedata[12] <= load_store_unit:load_store_unit_block.m_avalon.writedata[12]
m_avalon.writedata[13] <= load_store_unit:load_store_unit_block.m_avalon.writedata[13]
m_avalon.writedata[14] <= load_store_unit:load_store_unit_block.m_avalon.writedata[14]
m_avalon.writedata[15] <= load_store_unit:load_store_unit_block.m_avalon.writedata[15]
m_avalon.writedata[16] <= load_store_unit:load_store_unit_block.m_avalon.writedata[16]
m_avalon.writedata[17] <= load_store_unit:load_store_unit_block.m_avalon.writedata[17]
m_avalon.writedata[18] <= load_store_unit:load_store_unit_block.m_avalon.writedata[18]
m_avalon.writedata[19] <= load_store_unit:load_store_unit_block.m_avalon.writedata[19]
m_avalon.writedata[20] <= load_store_unit:load_store_unit_block.m_avalon.writedata[20]
m_avalon.writedata[21] <= load_store_unit:load_store_unit_block.m_avalon.writedata[21]
m_avalon.writedata[22] <= load_store_unit:load_store_unit_block.m_avalon.writedata[22]
m_avalon.writedata[23] <= load_store_unit:load_store_unit_block.m_avalon.writedata[23]
m_avalon.writedata[24] <= load_store_unit:load_store_unit_block.m_avalon.writedata[24]
m_avalon.writedata[25] <= load_store_unit:load_store_unit_block.m_avalon.writedata[25]
m_avalon.writedata[26] <= load_store_unit:load_store_unit_block.m_avalon.writedata[26]
m_avalon.writedata[27] <= load_store_unit:load_store_unit_block.m_avalon.writedata[27]
m_avalon.writedata[28] <= load_store_unit:load_store_unit_block.m_avalon.writedata[28]
m_avalon.writedata[29] <= load_store_unit:load_store_unit_block.m_avalon.writedata[29]
m_avalon.writedata[30] <= load_store_unit:load_store_unit_block.m_avalon.writedata[30]
m_avalon.writedata[31] <= load_store_unit:load_store_unit_block.m_avalon.writedata[31]
m_avalon.byteenable[0] <= load_store_unit:load_store_unit_block.m_avalon.byteenable[0]
m_avalon.byteenable[1] <= load_store_unit:load_store_unit_block.m_avalon.byteenable[1]
m_avalon.byteenable[2] <= load_store_unit:load_store_unit_block.m_avalon.byteenable[2]
m_avalon.byteenable[3] <= load_store_unit:load_store_unit_block.m_avalon.byteenable[3]
m_avalon.write <= load_store_unit:load_store_unit_block.m_avalon.write
m_avalon.read <= load_store_unit:load_store_unit_block.m_avalon.read
m_avalon.addr[0] <= load_store_unit:load_store_unit_block.m_avalon.addr[0]
m_avalon.addr[1] <= load_store_unit:load_store_unit_block.m_avalon.addr[1]
m_avalon.addr[2] <= load_store_unit:load_store_unit_block.m_avalon.addr[2]
m_avalon.addr[3] <= load_store_unit:load_store_unit_block.m_avalon.addr[3]
m_avalon.addr[4] <= load_store_unit:load_store_unit_block.m_avalon.addr[4]
m_avalon.addr[5] <= load_store_unit:load_store_unit_block.m_avalon.addr[5]
m_avalon.addr[6] <= load_store_unit:load_store_unit_block.m_avalon.addr[6]
m_avalon.addr[7] <= load_store_unit:load_store_unit_block.m_avalon.addr[7]
m_avalon.addr[8] <= load_store_unit:load_store_unit_block.m_avalon.addr[8]
m_avalon.addr[9] <= load_store_unit:load_store_unit_block.m_avalon.addr[9]
m_avalon.addr[10] <= load_store_unit:load_store_unit_block.m_avalon.addr[10]
m_avalon.addr[11] <= load_store_unit:load_store_unit_block.m_avalon.addr[11]
m_avalon.addr[12] <= load_store_unit:load_store_unit_block.m_avalon.addr[12]
m_avalon.addr[13] <= load_store_unit:load_store_unit_block.m_avalon.addr[13]
m_avalon.addr[14] <= load_store_unit:load_store_unit_block.m_avalon.addr[14]
m_avalon.addr[15] <= load_store_unit:load_store_unit_block.m_avalon.addr[15]
m_avalon.addr[16] <= load_store_unit:load_store_unit_block.m_avalon.addr[16]
m_avalon.addr[17] <= load_store_unit:load_store_unit_block.m_avalon.addr[17]
m_avalon.addr[18] <= load_store_unit:load_store_unit_block.m_avalon.addr[18]
m_avalon.addr[19] <= load_store_unit:load_store_unit_block.m_avalon.addr[19]
m_avalon.addr[20] <= load_store_unit:load_store_unit_block.m_avalon.addr[20]
m_avalon.addr[21] <= load_store_unit:load_store_unit_block.m_avalon.addr[21]
m_avalon.addr[22] <= load_store_unit:load_store_unit_block.m_avalon.addr[22]
m_avalon.addr[23] <= load_store_unit:load_store_unit_block.m_avalon.addr[23]
m_avalon.addr[24] <= load_store_unit:load_store_unit_block.m_avalon.addr[24]
m_avalon.addr[25] <= load_store_unit:load_store_unit_block.m_avalon.addr[25]
m_avalon.addr[26] <= load_store_unit:load_store_unit_block.m_avalon.addr[26]
m_avalon.addr[27] <= load_store_unit:load_store_unit_block.m_avalon.addr[27]
m_avalon.addr[28] <= load_store_unit:load_store_unit_block.m_avalon.addr[28]
m_avalon.addr[29] <= load_store_unit:load_store_unit_block.m_avalon.addr[29]
m_avalon.addr[30] <= load_store_unit:load_store_unit_block.m_avalon.addr[30]
m_avalon.addr[31] <= load_store_unit:load_store_unit_block.m_avalon.addr[31]
m_avalon.writeresponsevalid => load_store_unit:load_store_unit_block.m_avalon.writeresponsevalid
m_avalon.readdatavalid => load_store_unit:load_store_unit_block.m_avalon.readdatavalid
m_avalon.waitrequest => load_store_unit:load_store_unit_block.m_avalon.waitrequest
m_avalon.readdata[0] => load_store_unit:load_store_unit_block.m_avalon.readdata[0]
m_avalon.readdata[1] => load_store_unit:load_store_unit_block.m_avalon.readdata[1]
m_avalon.readdata[2] => load_store_unit:load_store_unit_block.m_avalon.readdata[2]
m_avalon.readdata[3] => load_store_unit:load_store_unit_block.m_avalon.readdata[3]
m_avalon.readdata[4] => load_store_unit:load_store_unit_block.m_avalon.readdata[4]
m_avalon.readdata[5] => load_store_unit:load_store_unit_block.m_avalon.readdata[5]
m_avalon.readdata[6] => load_store_unit:load_store_unit_block.m_avalon.readdata[6]
m_avalon.readdata[7] => load_store_unit:load_store_unit_block.m_avalon.readdata[7]
m_avalon.readdata[8] => load_store_unit:load_store_unit_block.m_avalon.readdata[8]
m_avalon.readdata[9] => load_store_unit:load_store_unit_block.m_avalon.readdata[9]
m_avalon.readdata[10] => load_store_unit:load_store_unit_block.m_avalon.readdata[10]
m_avalon.readdata[11] => load_store_unit:load_store_unit_block.m_avalon.readdata[11]
m_avalon.readdata[12] => load_store_unit:load_store_unit_block.m_avalon.readdata[12]
m_avalon.readdata[13] => load_store_unit:load_store_unit_block.m_avalon.readdata[13]
m_avalon.readdata[14] => load_store_unit:load_store_unit_block.m_avalon.readdata[14]
m_avalon.readdata[15] => load_store_unit:load_store_unit_block.m_avalon.readdata[15]
m_avalon.readdata[16] => load_store_unit:load_store_unit_block.m_avalon.readdata[16]
m_avalon.readdata[17] => load_store_unit:load_store_unit_block.m_avalon.readdata[17]
m_avalon.readdata[18] => load_store_unit:load_store_unit_block.m_avalon.readdata[18]
m_avalon.readdata[19] => load_store_unit:load_store_unit_block.m_avalon.readdata[19]
m_avalon.readdata[20] => load_store_unit:load_store_unit_block.m_avalon.readdata[20]
m_avalon.readdata[21] => load_store_unit:load_store_unit_block.m_avalon.readdata[21]
m_avalon.readdata[22] => load_store_unit:load_store_unit_block.m_avalon.readdata[22]
m_avalon.readdata[23] => load_store_unit:load_store_unit_block.m_avalon.readdata[23]
m_avalon.readdata[24] => load_store_unit:load_store_unit_block.m_avalon.readdata[24]
m_avalon.readdata[25] => load_store_unit:load_store_unit_block.m_avalon.readdata[25]
m_avalon.readdata[26] => load_store_unit:load_store_unit_block.m_avalon.readdata[26]
m_avalon.readdata[27] => load_store_unit:load_store_unit_block.m_avalon.readdata[27]
m_avalon.readdata[28] => load_store_unit:load_store_unit_block.m_avalon.readdata[28]
m_avalon.readdata[29] => load_store_unit:load_store_unit_block.m_avalon.readdata[29]
m_avalon.readdata[30] => load_store_unit:load_store_unit_block.m_avalon.readdata[30]
m_avalon.readdata[31] => load_store_unit:load_store_unit_block.m_avalon.readdata[31]
from_cpu_addr_push <= <GND>
from_cpu_addr_data[0] <= <GND>
from_cpu_addr_data[1] <= <GND>
from_cpu_addr_data[2] <= <GND>
from_cpu_addr_data[3] <= <GND>
from_cpu_addr_data[4] <= <GND>
from_cpu_addr_data[5] <= <GND>
from_cpu_addr_data[6] <= <GND>
from_cpu_addr_data[7] <= <GND>
from_cpu_addr_data[8] <= <GND>
from_cpu_addr_data[9] <= <GND>
from_cpu_addr_data[10] <= <GND>
from_cpu_addr_data[11] <= <GND>
from_cpu_addr_data[12] <= <GND>
from_cpu_addr_data[13] <= <GND>
from_cpu_addr_data[14] <= <GND>
from_cpu_addr_data[15] <= <GND>
from_cpu_addr_data[16] <= <GND>
from_cpu_addr_data[17] <= <GND>
from_cpu_addr_data[18] <= <GND>
from_cpu_addr_data[19] <= <GND>
from_cpu_addr_data[20] <= <GND>
from_cpu_addr_data[21] <= <GND>
from_cpu_addr_data[22] <= <GND>
from_cpu_addr_data[23] <= <GND>
from_cpu_addr_data[24] <= <GND>
from_cpu_addr_data[25] <= <GND>
from_cpu_addr_data[26] <= <GND>
from_cpu_addr_data[27] <= <GND>
from_cpu_addr_data[28] <= <GND>
from_cpu_addr_data[29] <= <GND>
from_cpu_addr_data[30] <= <GND>
from_cpu_addr_data[31] <= <GND>
from_cpu_addr_data[32] <= <GND>
from_cpu_addr_data[33] <= <GND>
from_cpu_addr_data[34] <= <GND>
from_cpu_addr_data[35] <= <GND>
from_cpu_addr_data[36] <= <GND>
from_cpu_addr_data[37] <= <GND>
from_cpu_addr_data[38] <= <GND>
from_cpu_addr_data[39] <= <GND>
from_cpu_addr_data[40] <= <GND>
from_cpu_addr_data[41] <= <GND>
from_cpu_addr_data[42] <= <GND>
from_cpu_addr_data[43] <= <GND>
from_cpu_addr_data[44] <= <GND>
from_cpu_addr_data[45] <= <GND>
to_cpu_addr_full => ~NO_FANOUT~
from_cpu_data_push <= <GND>
from_cpu_data_data[0] <= <GND>
from_cpu_data_data[1] <= <GND>
from_cpu_data_data[2] <= <GND>
from_cpu_data_data[3] <= <GND>
from_cpu_data_data[4] <= <GND>
from_cpu_data_data[5] <= <GND>
from_cpu_data_data[6] <= <GND>
from_cpu_data_data[7] <= <GND>
from_cpu_data_data[8] <= <GND>
from_cpu_data_data[9] <= <GND>
from_cpu_data_data[10] <= <GND>
from_cpu_data_data[11] <= <GND>
from_cpu_data_data[12] <= <GND>
from_cpu_data_data[13] <= <GND>
from_cpu_data_data[14] <= <GND>
from_cpu_data_data[15] <= <GND>
from_cpu_data_data[16] <= <GND>
from_cpu_data_data[17] <= <GND>
from_cpu_data_data[18] <= <GND>
from_cpu_data_data[19] <= <GND>
from_cpu_data_data[20] <= <GND>
from_cpu_data_data[21] <= <GND>
from_cpu_data_data[22] <= <GND>
from_cpu_data_data[23] <= <GND>
from_cpu_data_data[24] <= <GND>
from_cpu_data_data[25] <= <GND>
from_cpu_data_data[26] <= <GND>
from_cpu_data_data[27] <= <GND>
from_cpu_data_data[28] <= <GND>
from_cpu_data_data[29] <= <GND>
from_cpu_data_data[30] <= <GND>
from_cpu_data_data[31] <= <GND>
to_cpu_data_full => ~NO_FANOUT~
from_cpu_data_pop <= <GND>
to_cpu_data_data[0] => ~NO_FANOUT~
to_cpu_data_data[1] => ~NO_FANOUT~
to_cpu_data_data[2] => ~NO_FANOUT~
to_cpu_data_data[3] => ~NO_FANOUT~
to_cpu_data_data[4] => ~NO_FANOUT~
to_cpu_data_data[5] => ~NO_FANOUT~
to_cpu_data_data[6] => ~NO_FANOUT~
to_cpu_data_data[7] => ~NO_FANOUT~
to_cpu_data_data[8] => ~NO_FANOUT~
to_cpu_data_data[9] => ~NO_FANOUT~
to_cpu_data_data[10] => ~NO_FANOUT~
to_cpu_data_data[11] => ~NO_FANOUT~
to_cpu_data_data[12] => ~NO_FANOUT~
to_cpu_data_data[13] => ~NO_FANOUT~
to_cpu_data_data[14] => ~NO_FANOUT~
to_cpu_data_data[15] => ~NO_FANOUT~
to_cpu_data_data[16] => ~NO_FANOUT~
to_cpu_data_data[17] => ~NO_FANOUT~
to_cpu_data_data[18] => ~NO_FANOUT~
to_cpu_data_data[19] => ~NO_FANOUT~
to_cpu_data_data[20] => ~NO_FANOUT~
to_cpu_data_data[21] => ~NO_FANOUT~
to_cpu_data_data[22] => ~NO_FANOUT~
to_cpu_data_data[23] => ~NO_FANOUT~
to_cpu_data_data[24] => ~NO_FANOUT~
to_cpu_data_data[25] => ~NO_FANOUT~
to_cpu_data_data[26] => ~NO_FANOUT~
to_cpu_data_data[27] => ~NO_FANOUT~
to_cpu_data_data[28] => ~NO_FANOUT~
to_cpu_data_data[29] => ~NO_FANOUT~
to_cpu_data_data[30] => ~NO_FANOUT~
to_cpu_data_data[31] => ~NO_FANOUT~
to_cpu_data_data[32] => ~NO_FANOUT~
to_cpu_data_data[33] => ~NO_FANOUT~
to_cpu_data_valid => ~NO_FANOUT~
from_cpu_inv_pop <= <GND>
to_cpu_inv_data[0] => ~NO_FANOUT~
to_cpu_inv_data[1] => ~NO_FANOUT~
to_cpu_inv_data[2] => ~NO_FANOUT~
to_cpu_inv_data[3] => ~NO_FANOUT~
to_cpu_inv_data[4] => ~NO_FANOUT~
to_cpu_inv_data[5] => ~NO_FANOUT~
to_cpu_inv_data[6] => ~NO_FANOUT~
to_cpu_inv_data[7] => ~NO_FANOUT~
to_cpu_inv_data[8] => ~NO_FANOUT~
to_cpu_inv_data[9] => ~NO_FANOUT~
to_cpu_inv_data[10] => ~NO_FANOUT~
to_cpu_inv_data[11] => ~NO_FANOUT~
to_cpu_inv_data[12] => ~NO_FANOUT~
to_cpu_inv_data[13] => ~NO_FANOUT~
to_cpu_inv_data[14] => ~NO_FANOUT~
to_cpu_inv_data[15] => ~NO_FANOUT~
to_cpu_inv_data[16] => ~NO_FANOUT~
to_cpu_inv_data[17] => ~NO_FANOUT~
to_cpu_inv_data[18] => ~NO_FANOUT~
to_cpu_inv_data[19] => ~NO_FANOUT~
to_cpu_inv_data[20] => ~NO_FANOUT~
to_cpu_inv_data[21] => ~NO_FANOUT~
to_cpu_inv_data[22] => ~NO_FANOUT~
to_cpu_inv_data[23] => ~NO_FANOUT~
to_cpu_inv_data[24] => ~NO_FANOUT~
to_cpu_inv_data[25] => ~NO_FANOUT~
to_cpu_inv_data[26] => ~NO_FANOUT~
to_cpu_inv_data[27] => ~NO_FANOUT~
to_cpu_inv_data[28] => ~NO_FANOUT~
to_cpu_inv_data[29] => ~NO_FANOUT~
to_cpu_inv_valid => ~NO_FANOUT~
from_cpu_con_pop <= <GND>
to_cpu_con_data => ~NO_FANOUT~
to_cpu_con_valid => ~NO_FANOUT~
interrupt => csr_unit:csr_unit_block.interrupt
illegal_instruction <= decode:decode_block.illegal_instruction
unaligned_addr <= <GND>
instruction_issued <= decode:decode_block.dec_advance
if2_pc_debug[0] <= fetch:fetch_block.if2_pc[0]
if2_pc_debug[1] <= fetch:fetch_block.if2_pc[1]
if2_pc_debug[2] <= fetch:fetch_block.if2_pc[2]
if2_pc_debug[3] <= fetch:fetch_block.if2_pc[3]
if2_pc_debug[4] <= fetch:fetch_block.if2_pc[4]
if2_pc_debug[5] <= fetch:fetch_block.if2_pc[5]
if2_pc_debug[6] <= fetch:fetch_block.if2_pc[6]
if2_pc_debug[7] <= fetch:fetch_block.if2_pc[7]
if2_pc_debug[8] <= fetch:fetch_block.if2_pc[8]
if2_pc_debug[9] <= fetch:fetch_block.if2_pc[9]
if2_pc_debug[10] <= fetch:fetch_block.if2_pc[10]
if2_pc_debug[11] <= fetch:fetch_block.if2_pc[11]
if2_pc_debug[12] <= fetch:fetch_block.if2_pc[12]
if2_pc_debug[13] <= fetch:fetch_block.if2_pc[13]
if2_pc_debug[14] <= fetch:fetch_block.if2_pc[14]
if2_pc_debug[15] <= fetch:fetch_block.if2_pc[15]
if2_pc_debug[16] <= fetch:fetch_block.if2_pc[16]
if2_pc_debug[17] <= fetch:fetch_block.if2_pc[17]
if2_pc_debug[18] <= fetch:fetch_block.if2_pc[18]
if2_pc_debug[19] <= fetch:fetch_block.if2_pc[19]
if2_pc_debug[20] <= fetch:fetch_block.if2_pc[20]
if2_pc_debug[21] <= fetch:fetch_block.if2_pc[21]
if2_pc_debug[22] <= fetch:fetch_block.if2_pc[22]
if2_pc_debug[23] <= fetch:fetch_block.if2_pc[23]
if2_pc_debug[24] <= fetch:fetch_block.if2_pc[24]
if2_pc_debug[25] <= fetch:fetch_block.if2_pc[25]
if2_pc_debug[26] <= fetch:fetch_block.if2_pc[26]
if2_pc_debug[27] <= fetch:fetch_block.if2_pc[27]
if2_pc_debug[28] <= fetch:fetch_block.if2_pc[28]
if2_pc_debug[29] <= fetch:fetch_block.if2_pc[29]
if2_pc_debug[30] <= fetch:fetch_block.if2_pc[30]
if2_pc_debug[31] <= fetch:fetch_block.if2_pc[31]
dec_pc_debug[0] <= decode:decode_block.dec_pc[0]
dec_pc_debug[1] <= decode:decode_block.dec_pc[1]
dec_pc_debug[2] <= decode:decode_block.dec_pc[2]
dec_pc_debug[3] <= decode:decode_block.dec_pc[3]
dec_pc_debug[4] <= decode:decode_block.dec_pc[4]
dec_pc_debug[5] <= decode:decode_block.dec_pc[5]
dec_pc_debug[6] <= decode:decode_block.dec_pc[6]
dec_pc_debug[7] <= decode:decode_block.dec_pc[7]
dec_pc_debug[8] <= decode:decode_block.dec_pc[8]
dec_pc_debug[9] <= decode:decode_block.dec_pc[9]
dec_pc_debug[10] <= decode:decode_block.dec_pc[10]
dec_pc_debug[11] <= decode:decode_block.dec_pc[11]
dec_pc_debug[12] <= decode:decode_block.dec_pc[12]
dec_pc_debug[13] <= decode:decode_block.dec_pc[13]
dec_pc_debug[14] <= decode:decode_block.dec_pc[14]
dec_pc_debug[15] <= decode:decode_block.dec_pc[15]
dec_pc_debug[16] <= decode:decode_block.dec_pc[16]
dec_pc_debug[17] <= decode:decode_block.dec_pc[17]
dec_pc_debug[18] <= decode:decode_block.dec_pc[18]
dec_pc_debug[19] <= decode:decode_block.dec_pc[19]
dec_pc_debug[20] <= decode:decode_block.dec_pc[20]
dec_pc_debug[21] <= decode:decode_block.dec_pc[21]
dec_pc_debug[22] <= decode:decode_block.dec_pc[22]
dec_pc_debug[23] <= decode:decode_block.dec_pc[23]
dec_pc_debug[24] <= decode:decode_block.dec_pc[24]
dec_pc_debug[25] <= decode:decode_block.dec_pc[25]
dec_pc_debug[26] <= decode:decode_block.dec_pc[26]
dec_pc_debug[27] <= decode:decode_block.dec_pc[27]
dec_pc_debug[28] <= decode:decode_block.dec_pc[28]
dec_pc_debug[29] <= decode:decode_block.dec_pc[29]
dec_pc_debug[30] <= decode:decode_block.dec_pc[30]
dec_pc_debug[31] <= decode:decode_block.dec_pc[31]


|lab6|riscv:processor|l1_arbiter_request_interface:l1_request[0]
l1_arbiter_request_interface.ack <> <UNC>
l1_arbiter_request_interface.request <> <UNC>
l1_arbiter_request_interface.amo[0] <> <UNC>
l1_arbiter_request_interface.amo[1] <> <UNC>
l1_arbiter_request_interface.amo[2] <> <UNC>
l1_arbiter_request_interface.amo[3] <> <UNC>
l1_arbiter_request_interface.amo[4] <> <UNC>
l1_arbiter_request_interface.is_amo <> <UNC>
l1_arbiter_request_interface.size[0] <> <UNC>
l1_arbiter_request_interface.size[1] <> <UNC>
l1_arbiter_request_interface.size[2] <> <UNC>
l1_arbiter_request_interface.be[3] <> <UNC>
l1_arbiter_request_interface.be[2] <> <UNC>
l1_arbiter_request_interface.be[1] <> <UNC>
l1_arbiter_request_interface.be[0] <> <UNC>
l1_arbiter_request_interface.rnw <> <UNC>
l1_arbiter_request_interface.data[0] <> <UNC>
l1_arbiter_request_interface.data[1] <> <UNC>
l1_arbiter_request_interface.data[2] <> <UNC>
l1_arbiter_request_interface.data[3] <> <UNC>
l1_arbiter_request_interface.data[4] <> <UNC>
l1_arbiter_request_interface.data[5] <> <UNC>
l1_arbiter_request_interface.data[6] <> <UNC>
l1_arbiter_request_interface.data[7] <> <UNC>
l1_arbiter_request_interface.data[8] <> <UNC>
l1_arbiter_request_interface.data[9] <> <UNC>
l1_arbiter_request_interface.data[10] <> <UNC>
l1_arbiter_request_interface.data[11] <> <UNC>
l1_arbiter_request_interface.data[12] <> <UNC>
l1_arbiter_request_interface.data[13] <> <UNC>
l1_arbiter_request_interface.data[14] <> <UNC>
l1_arbiter_request_interface.data[15] <> <UNC>
l1_arbiter_request_interface.data[16] <> <UNC>
l1_arbiter_request_interface.data[17] <> <UNC>
l1_arbiter_request_interface.data[18] <> <UNC>
l1_arbiter_request_interface.data[19] <> <UNC>
l1_arbiter_request_interface.data[20] <> <UNC>
l1_arbiter_request_interface.data[21] <> <UNC>
l1_arbiter_request_interface.data[22] <> <UNC>
l1_arbiter_request_interface.data[23] <> <UNC>
l1_arbiter_request_interface.data[24] <> <UNC>
l1_arbiter_request_interface.data[25] <> <UNC>
l1_arbiter_request_interface.data[26] <> <UNC>
l1_arbiter_request_interface.data[27] <> <UNC>
l1_arbiter_request_interface.data[28] <> <UNC>
l1_arbiter_request_interface.data[29] <> <UNC>
l1_arbiter_request_interface.data[30] <> <UNC>
l1_arbiter_request_interface.data[31] <> <UNC>
l1_arbiter_request_interface.addr[0] <> <UNC>
l1_arbiter_request_interface.addr[1] <> <UNC>
l1_arbiter_request_interface.addr[2] <> <UNC>
l1_arbiter_request_interface.addr[3] <> <UNC>
l1_arbiter_request_interface.addr[4] <> <UNC>
l1_arbiter_request_interface.addr[5] <> <UNC>
l1_arbiter_request_interface.addr[6] <> <UNC>
l1_arbiter_request_interface.addr[7] <> <UNC>
l1_arbiter_request_interface.addr[8] <> <UNC>
l1_arbiter_request_interface.addr[9] <> <UNC>
l1_arbiter_request_interface.addr[10] <> <UNC>
l1_arbiter_request_interface.addr[11] <> <UNC>
l1_arbiter_request_interface.addr[12] <> <UNC>
l1_arbiter_request_interface.addr[13] <> <UNC>
l1_arbiter_request_interface.addr[14] <> <UNC>
l1_arbiter_request_interface.addr[15] <> <UNC>
l1_arbiter_request_interface.addr[16] <> <UNC>
l1_arbiter_request_interface.addr[17] <> <UNC>
l1_arbiter_request_interface.addr[18] <> <UNC>
l1_arbiter_request_interface.addr[19] <> <UNC>
l1_arbiter_request_interface.addr[20] <> <UNC>
l1_arbiter_request_interface.addr[21] <> <UNC>
l1_arbiter_request_interface.addr[22] <> <UNC>
l1_arbiter_request_interface.addr[23] <> <UNC>
l1_arbiter_request_interface.addr[24] <> <UNC>
l1_arbiter_request_interface.addr[25] <> <UNC>
l1_arbiter_request_interface.addr[26] <> <UNC>
l1_arbiter_request_interface.addr[27] <> <UNC>
l1_arbiter_request_interface.addr[28] <> <UNC>
l1_arbiter_request_interface.addr[29] <> <UNC>
l1_arbiter_request_interface.addr[30] <> <UNC>
l1_arbiter_request_interface.addr[31] <> <UNC>


|lab6|riscv:processor|l1_arbiter_request_interface:l1_request[1]
l1_arbiter_request_interface.ack <> <UNC>
l1_arbiter_request_interface.request <> <UNC>
l1_arbiter_request_interface.amo[0] <> <UNC>
l1_arbiter_request_interface.amo[1] <> <UNC>
l1_arbiter_request_interface.amo[2] <> <UNC>
l1_arbiter_request_interface.amo[3] <> <UNC>
l1_arbiter_request_interface.amo[4] <> <UNC>
l1_arbiter_request_interface.is_amo <> <UNC>
l1_arbiter_request_interface.size[0] <> <UNC>
l1_arbiter_request_interface.size[1] <> <UNC>
l1_arbiter_request_interface.size[2] <> <UNC>
l1_arbiter_request_interface.be[3] <> <UNC>
l1_arbiter_request_interface.be[2] <> <UNC>
l1_arbiter_request_interface.be[1] <> <UNC>
l1_arbiter_request_interface.be[0] <> <UNC>
l1_arbiter_request_interface.rnw <> <UNC>
l1_arbiter_request_interface.data[0] <> <UNC>
l1_arbiter_request_interface.data[1] <> <UNC>
l1_arbiter_request_interface.data[2] <> <UNC>
l1_arbiter_request_interface.data[3] <> <UNC>
l1_arbiter_request_interface.data[4] <> <UNC>
l1_arbiter_request_interface.data[5] <> <UNC>
l1_arbiter_request_interface.data[6] <> <UNC>
l1_arbiter_request_interface.data[7] <> <UNC>
l1_arbiter_request_interface.data[8] <> <UNC>
l1_arbiter_request_interface.data[9] <> <UNC>
l1_arbiter_request_interface.data[10] <> <UNC>
l1_arbiter_request_interface.data[11] <> <UNC>
l1_arbiter_request_interface.data[12] <> <UNC>
l1_arbiter_request_interface.data[13] <> <UNC>
l1_arbiter_request_interface.data[14] <> <UNC>
l1_arbiter_request_interface.data[15] <> <UNC>
l1_arbiter_request_interface.data[16] <> <UNC>
l1_arbiter_request_interface.data[17] <> <UNC>
l1_arbiter_request_interface.data[18] <> <UNC>
l1_arbiter_request_interface.data[19] <> <UNC>
l1_arbiter_request_interface.data[20] <> <UNC>
l1_arbiter_request_interface.data[21] <> <UNC>
l1_arbiter_request_interface.data[22] <> <UNC>
l1_arbiter_request_interface.data[23] <> <UNC>
l1_arbiter_request_interface.data[24] <> <UNC>
l1_arbiter_request_interface.data[25] <> <UNC>
l1_arbiter_request_interface.data[26] <> <UNC>
l1_arbiter_request_interface.data[27] <> <UNC>
l1_arbiter_request_interface.data[28] <> <UNC>
l1_arbiter_request_interface.data[29] <> <UNC>
l1_arbiter_request_interface.data[30] <> <UNC>
l1_arbiter_request_interface.data[31] <> <UNC>
l1_arbiter_request_interface.addr[0] <> <UNC>
l1_arbiter_request_interface.addr[1] <> <UNC>
l1_arbiter_request_interface.addr[2] <> <UNC>
l1_arbiter_request_interface.addr[3] <> <UNC>
l1_arbiter_request_interface.addr[4] <> <UNC>
l1_arbiter_request_interface.addr[5] <> <UNC>
l1_arbiter_request_interface.addr[6] <> <UNC>
l1_arbiter_request_interface.addr[7] <> <UNC>
l1_arbiter_request_interface.addr[8] <> <UNC>
l1_arbiter_request_interface.addr[9] <> <UNC>
l1_arbiter_request_interface.addr[10] <> <UNC>
l1_arbiter_request_interface.addr[11] <> <UNC>
l1_arbiter_request_interface.addr[12] <> <UNC>
l1_arbiter_request_interface.addr[13] <> <UNC>
l1_arbiter_request_interface.addr[14] <> <UNC>
l1_arbiter_request_interface.addr[15] <> <UNC>
l1_arbiter_request_interface.addr[16] <> <UNC>
l1_arbiter_request_interface.addr[17] <> <UNC>
l1_arbiter_request_interface.addr[18] <> <UNC>
l1_arbiter_request_interface.addr[19] <> <UNC>
l1_arbiter_request_interface.addr[20] <> <UNC>
l1_arbiter_request_interface.addr[21] <> <UNC>
l1_arbiter_request_interface.addr[22] <> <UNC>
l1_arbiter_request_interface.addr[23] <> <UNC>
l1_arbiter_request_interface.addr[24] <> <UNC>
l1_arbiter_request_interface.addr[25] <> <UNC>
l1_arbiter_request_interface.addr[26] <> <UNC>
l1_arbiter_request_interface.addr[27] <> <UNC>
l1_arbiter_request_interface.addr[28] <> <UNC>
l1_arbiter_request_interface.addr[29] <> <UNC>
l1_arbiter_request_interface.addr[30] <> <UNC>
l1_arbiter_request_interface.addr[31] <> <UNC>


|lab6|riscv:processor|l1_arbiter_request_interface:l1_request[2]
l1_arbiter_request_interface.ack <> <UNC>
l1_arbiter_request_interface.request <> <UNC>
l1_arbiter_request_interface.amo[0] <> <UNC>
l1_arbiter_request_interface.amo[1] <> <UNC>
l1_arbiter_request_interface.amo[2] <> <UNC>
l1_arbiter_request_interface.amo[3] <> <UNC>
l1_arbiter_request_interface.amo[4] <> <UNC>
l1_arbiter_request_interface.is_amo <> <UNC>
l1_arbiter_request_interface.size[0] <> <UNC>
l1_arbiter_request_interface.size[1] <> <UNC>
l1_arbiter_request_interface.size[2] <> <UNC>
l1_arbiter_request_interface.be[3] <> <UNC>
l1_arbiter_request_interface.be[2] <> <UNC>
l1_arbiter_request_interface.be[1] <> <UNC>
l1_arbiter_request_interface.be[0] <> <UNC>
l1_arbiter_request_interface.rnw <> <UNC>
l1_arbiter_request_interface.data[0] <> <UNC>
l1_arbiter_request_interface.data[1] <> <UNC>
l1_arbiter_request_interface.data[2] <> <UNC>
l1_arbiter_request_interface.data[3] <> <UNC>
l1_arbiter_request_interface.data[4] <> <UNC>
l1_arbiter_request_interface.data[5] <> <UNC>
l1_arbiter_request_interface.data[6] <> <UNC>
l1_arbiter_request_interface.data[7] <> <UNC>
l1_arbiter_request_interface.data[8] <> <UNC>
l1_arbiter_request_interface.data[9] <> <UNC>
l1_arbiter_request_interface.data[10] <> <UNC>
l1_arbiter_request_interface.data[11] <> <UNC>
l1_arbiter_request_interface.data[12] <> <UNC>
l1_arbiter_request_interface.data[13] <> <UNC>
l1_arbiter_request_interface.data[14] <> <UNC>
l1_arbiter_request_interface.data[15] <> <UNC>
l1_arbiter_request_interface.data[16] <> <UNC>
l1_arbiter_request_interface.data[17] <> <UNC>
l1_arbiter_request_interface.data[18] <> <UNC>
l1_arbiter_request_interface.data[19] <> <UNC>
l1_arbiter_request_interface.data[20] <> <UNC>
l1_arbiter_request_interface.data[21] <> <UNC>
l1_arbiter_request_interface.data[22] <> <UNC>
l1_arbiter_request_interface.data[23] <> <UNC>
l1_arbiter_request_interface.data[24] <> <UNC>
l1_arbiter_request_interface.data[25] <> <UNC>
l1_arbiter_request_interface.data[26] <> <UNC>
l1_arbiter_request_interface.data[27] <> <UNC>
l1_arbiter_request_interface.data[28] <> <UNC>
l1_arbiter_request_interface.data[29] <> <UNC>
l1_arbiter_request_interface.data[30] <> <UNC>
l1_arbiter_request_interface.data[31] <> <UNC>
l1_arbiter_request_interface.addr[0] <> <UNC>
l1_arbiter_request_interface.addr[1] <> <UNC>
l1_arbiter_request_interface.addr[2] <> <UNC>
l1_arbiter_request_interface.addr[3] <> <UNC>
l1_arbiter_request_interface.addr[4] <> <UNC>
l1_arbiter_request_interface.addr[5] <> <UNC>
l1_arbiter_request_interface.addr[6] <> <UNC>
l1_arbiter_request_interface.addr[7] <> <UNC>
l1_arbiter_request_interface.addr[8] <> <UNC>
l1_arbiter_request_interface.addr[9] <> <UNC>
l1_arbiter_request_interface.addr[10] <> <UNC>
l1_arbiter_request_interface.addr[11] <> <UNC>
l1_arbiter_request_interface.addr[12] <> <UNC>
l1_arbiter_request_interface.addr[13] <> <UNC>
l1_arbiter_request_interface.addr[14] <> <UNC>
l1_arbiter_request_interface.addr[15] <> <UNC>
l1_arbiter_request_interface.addr[16] <> <UNC>
l1_arbiter_request_interface.addr[17] <> <UNC>
l1_arbiter_request_interface.addr[18] <> <UNC>
l1_arbiter_request_interface.addr[19] <> <UNC>
l1_arbiter_request_interface.addr[20] <> <UNC>
l1_arbiter_request_interface.addr[21] <> <UNC>
l1_arbiter_request_interface.addr[22] <> <UNC>
l1_arbiter_request_interface.addr[23] <> <UNC>
l1_arbiter_request_interface.addr[24] <> <UNC>
l1_arbiter_request_interface.addr[25] <> <UNC>
l1_arbiter_request_interface.addr[26] <> <UNC>
l1_arbiter_request_interface.addr[27] <> <UNC>
l1_arbiter_request_interface.addr[28] <> <UNC>
l1_arbiter_request_interface.addr[29] <> <UNC>
l1_arbiter_request_interface.addr[30] <> <UNC>
l1_arbiter_request_interface.addr[31] <> <UNC>


|lab6|riscv:processor|l1_arbiter_request_interface:l1_request[3]
l1_arbiter_request_interface.ack <> <UNC>
l1_arbiter_request_interface.request <> <UNC>
l1_arbiter_request_interface.amo[0] <> <UNC>
l1_arbiter_request_interface.amo[1] <> <UNC>
l1_arbiter_request_interface.amo[2] <> <UNC>
l1_arbiter_request_interface.amo[3] <> <UNC>
l1_arbiter_request_interface.amo[4] <> <UNC>
l1_arbiter_request_interface.is_amo <> <UNC>
l1_arbiter_request_interface.size[0] <> <UNC>
l1_arbiter_request_interface.size[1] <> <UNC>
l1_arbiter_request_interface.size[2] <> <UNC>
l1_arbiter_request_interface.be[3] <> <UNC>
l1_arbiter_request_interface.be[2] <> <UNC>
l1_arbiter_request_interface.be[1] <> <UNC>
l1_arbiter_request_interface.be[0] <> <UNC>
l1_arbiter_request_interface.rnw <> <UNC>
l1_arbiter_request_interface.data[0] <> <UNC>
l1_arbiter_request_interface.data[1] <> <UNC>
l1_arbiter_request_interface.data[2] <> <UNC>
l1_arbiter_request_interface.data[3] <> <UNC>
l1_arbiter_request_interface.data[4] <> <UNC>
l1_arbiter_request_interface.data[5] <> <UNC>
l1_arbiter_request_interface.data[6] <> <UNC>
l1_arbiter_request_interface.data[7] <> <UNC>
l1_arbiter_request_interface.data[8] <> <UNC>
l1_arbiter_request_interface.data[9] <> <UNC>
l1_arbiter_request_interface.data[10] <> <UNC>
l1_arbiter_request_interface.data[11] <> <UNC>
l1_arbiter_request_interface.data[12] <> <UNC>
l1_arbiter_request_interface.data[13] <> <UNC>
l1_arbiter_request_interface.data[14] <> <UNC>
l1_arbiter_request_interface.data[15] <> <UNC>
l1_arbiter_request_interface.data[16] <> <UNC>
l1_arbiter_request_interface.data[17] <> <UNC>
l1_arbiter_request_interface.data[18] <> <UNC>
l1_arbiter_request_interface.data[19] <> <UNC>
l1_arbiter_request_interface.data[20] <> <UNC>
l1_arbiter_request_interface.data[21] <> <UNC>
l1_arbiter_request_interface.data[22] <> <UNC>
l1_arbiter_request_interface.data[23] <> <UNC>
l1_arbiter_request_interface.data[24] <> <UNC>
l1_arbiter_request_interface.data[25] <> <UNC>
l1_arbiter_request_interface.data[26] <> <UNC>
l1_arbiter_request_interface.data[27] <> <UNC>
l1_arbiter_request_interface.data[28] <> <UNC>
l1_arbiter_request_interface.data[29] <> <UNC>
l1_arbiter_request_interface.data[30] <> <UNC>
l1_arbiter_request_interface.data[31] <> <UNC>
l1_arbiter_request_interface.addr[0] <> <UNC>
l1_arbiter_request_interface.addr[1] <> <UNC>
l1_arbiter_request_interface.addr[2] <> <UNC>
l1_arbiter_request_interface.addr[3] <> <UNC>
l1_arbiter_request_interface.addr[4] <> <UNC>
l1_arbiter_request_interface.addr[5] <> <UNC>
l1_arbiter_request_interface.addr[6] <> <UNC>
l1_arbiter_request_interface.addr[7] <> <UNC>
l1_arbiter_request_interface.addr[8] <> <UNC>
l1_arbiter_request_interface.addr[9] <> <UNC>
l1_arbiter_request_interface.addr[10] <> <UNC>
l1_arbiter_request_interface.addr[11] <> <UNC>
l1_arbiter_request_interface.addr[12] <> <UNC>
l1_arbiter_request_interface.addr[13] <> <UNC>
l1_arbiter_request_interface.addr[14] <> <UNC>
l1_arbiter_request_interface.addr[15] <> <UNC>
l1_arbiter_request_interface.addr[16] <> <UNC>
l1_arbiter_request_interface.addr[17] <> <UNC>
l1_arbiter_request_interface.addr[18] <> <UNC>
l1_arbiter_request_interface.addr[19] <> <UNC>
l1_arbiter_request_interface.addr[20] <> <UNC>
l1_arbiter_request_interface.addr[21] <> <UNC>
l1_arbiter_request_interface.addr[22] <> <UNC>
l1_arbiter_request_interface.addr[23] <> <UNC>
l1_arbiter_request_interface.addr[24] <> <UNC>
l1_arbiter_request_interface.addr[25] <> <UNC>
l1_arbiter_request_interface.addr[26] <> <UNC>
l1_arbiter_request_interface.addr[27] <> <UNC>
l1_arbiter_request_interface.addr[28] <> <UNC>
l1_arbiter_request_interface.addr[29] <> <UNC>
l1_arbiter_request_interface.addr[30] <> <UNC>
l1_arbiter_request_interface.addr[31] <> <UNC>


|lab6|riscv:processor|l1_arbiter_return_interface:l1_response[0]
l1_arbiter_return_interface.data_valid <> <UNC>
l1_arbiter_return_interface.data[0] <> <UNC>
l1_arbiter_return_interface.data[1] <> <UNC>
l1_arbiter_return_interface.data[2] <> <UNC>
l1_arbiter_return_interface.data[3] <> <UNC>
l1_arbiter_return_interface.data[4] <> <UNC>
l1_arbiter_return_interface.data[5] <> <UNC>
l1_arbiter_return_interface.data[6] <> <UNC>
l1_arbiter_return_interface.data[7] <> <UNC>
l1_arbiter_return_interface.data[8] <> <UNC>
l1_arbiter_return_interface.data[9] <> <UNC>
l1_arbiter_return_interface.data[10] <> <UNC>
l1_arbiter_return_interface.data[11] <> <UNC>
l1_arbiter_return_interface.data[12] <> <UNC>
l1_arbiter_return_interface.data[13] <> <UNC>
l1_arbiter_return_interface.data[14] <> <UNC>
l1_arbiter_return_interface.data[15] <> <UNC>
l1_arbiter_return_interface.data[16] <> <UNC>
l1_arbiter_return_interface.data[17] <> <UNC>
l1_arbiter_return_interface.data[18] <> <UNC>
l1_arbiter_return_interface.data[19] <> <UNC>
l1_arbiter_return_interface.data[20] <> <UNC>
l1_arbiter_return_interface.data[21] <> <UNC>
l1_arbiter_return_interface.data[22] <> <UNC>
l1_arbiter_return_interface.data[23] <> <UNC>
l1_arbiter_return_interface.data[24] <> <UNC>
l1_arbiter_return_interface.data[25] <> <UNC>
l1_arbiter_return_interface.data[26] <> <UNC>
l1_arbiter_return_interface.data[27] <> <UNC>
l1_arbiter_return_interface.data[28] <> <UNC>
l1_arbiter_return_interface.data[29] <> <UNC>
l1_arbiter_return_interface.data[30] <> <UNC>
l1_arbiter_return_interface.data[31] <> <UNC>
l1_arbiter_return_interface.inv_ack <> <UNC>
l1_arbiter_return_interface.inv_valid <> <UNC>
l1_arbiter_return_interface.inv_addr[2] <> <UNC>
l1_arbiter_return_interface.inv_addr[3] <> <UNC>
l1_arbiter_return_interface.inv_addr[4] <> <UNC>
l1_arbiter_return_interface.inv_addr[5] <> <UNC>
l1_arbiter_return_interface.inv_addr[6] <> <UNC>
l1_arbiter_return_interface.inv_addr[7] <> <UNC>
l1_arbiter_return_interface.inv_addr[8] <> <UNC>
l1_arbiter_return_interface.inv_addr[9] <> <UNC>
l1_arbiter_return_interface.inv_addr[10] <> <UNC>
l1_arbiter_return_interface.inv_addr[11] <> <UNC>
l1_arbiter_return_interface.inv_addr[12] <> <UNC>
l1_arbiter_return_interface.inv_addr[13] <> <UNC>
l1_arbiter_return_interface.inv_addr[14] <> <UNC>
l1_arbiter_return_interface.inv_addr[15] <> <UNC>
l1_arbiter_return_interface.inv_addr[16] <> <UNC>
l1_arbiter_return_interface.inv_addr[17] <> <UNC>
l1_arbiter_return_interface.inv_addr[18] <> <UNC>
l1_arbiter_return_interface.inv_addr[19] <> <UNC>
l1_arbiter_return_interface.inv_addr[20] <> <UNC>
l1_arbiter_return_interface.inv_addr[21] <> <UNC>
l1_arbiter_return_interface.inv_addr[22] <> <UNC>
l1_arbiter_return_interface.inv_addr[23] <> <UNC>
l1_arbiter_return_interface.inv_addr[24] <> <UNC>
l1_arbiter_return_interface.inv_addr[25] <> <UNC>
l1_arbiter_return_interface.inv_addr[26] <> <UNC>
l1_arbiter_return_interface.inv_addr[27] <> <UNC>
l1_arbiter_return_interface.inv_addr[28] <> <UNC>
l1_arbiter_return_interface.inv_addr[29] <> <UNC>
l1_arbiter_return_interface.inv_addr[30] <> <UNC>
l1_arbiter_return_interface.inv_addr[31] <> <UNC>


|lab6|riscv:processor|l1_arbiter_return_interface:l1_response[1]
l1_arbiter_return_interface.data_valid <> <UNC>
l1_arbiter_return_interface.data[0] <> <UNC>
l1_arbiter_return_interface.data[1] <> <UNC>
l1_arbiter_return_interface.data[2] <> <UNC>
l1_arbiter_return_interface.data[3] <> <UNC>
l1_arbiter_return_interface.data[4] <> <UNC>
l1_arbiter_return_interface.data[5] <> <UNC>
l1_arbiter_return_interface.data[6] <> <UNC>
l1_arbiter_return_interface.data[7] <> <UNC>
l1_arbiter_return_interface.data[8] <> <UNC>
l1_arbiter_return_interface.data[9] <> <UNC>
l1_arbiter_return_interface.data[10] <> <UNC>
l1_arbiter_return_interface.data[11] <> <UNC>
l1_arbiter_return_interface.data[12] <> <UNC>
l1_arbiter_return_interface.data[13] <> <UNC>
l1_arbiter_return_interface.data[14] <> <UNC>
l1_arbiter_return_interface.data[15] <> <UNC>
l1_arbiter_return_interface.data[16] <> <UNC>
l1_arbiter_return_interface.data[17] <> <UNC>
l1_arbiter_return_interface.data[18] <> <UNC>
l1_arbiter_return_interface.data[19] <> <UNC>
l1_arbiter_return_interface.data[20] <> <UNC>
l1_arbiter_return_interface.data[21] <> <UNC>
l1_arbiter_return_interface.data[22] <> <UNC>
l1_arbiter_return_interface.data[23] <> <UNC>
l1_arbiter_return_interface.data[24] <> <UNC>
l1_arbiter_return_interface.data[25] <> <UNC>
l1_arbiter_return_interface.data[26] <> <UNC>
l1_arbiter_return_interface.data[27] <> <UNC>
l1_arbiter_return_interface.data[28] <> <UNC>
l1_arbiter_return_interface.data[29] <> <UNC>
l1_arbiter_return_interface.data[30] <> <UNC>
l1_arbiter_return_interface.data[31] <> <UNC>
l1_arbiter_return_interface.inv_ack <> <UNC>
l1_arbiter_return_interface.inv_valid <> <UNC>
l1_arbiter_return_interface.inv_addr[2] <> <UNC>
l1_arbiter_return_interface.inv_addr[3] <> <UNC>
l1_arbiter_return_interface.inv_addr[4] <> <UNC>
l1_arbiter_return_interface.inv_addr[5] <> <UNC>
l1_arbiter_return_interface.inv_addr[6] <> <UNC>
l1_arbiter_return_interface.inv_addr[7] <> <UNC>
l1_arbiter_return_interface.inv_addr[8] <> <UNC>
l1_arbiter_return_interface.inv_addr[9] <> <UNC>
l1_arbiter_return_interface.inv_addr[10] <> <UNC>
l1_arbiter_return_interface.inv_addr[11] <> <UNC>
l1_arbiter_return_interface.inv_addr[12] <> <UNC>
l1_arbiter_return_interface.inv_addr[13] <> <UNC>
l1_arbiter_return_interface.inv_addr[14] <> <UNC>
l1_arbiter_return_interface.inv_addr[15] <> <UNC>
l1_arbiter_return_interface.inv_addr[16] <> <UNC>
l1_arbiter_return_interface.inv_addr[17] <> <UNC>
l1_arbiter_return_interface.inv_addr[18] <> <UNC>
l1_arbiter_return_interface.inv_addr[19] <> <UNC>
l1_arbiter_return_interface.inv_addr[20] <> <UNC>
l1_arbiter_return_interface.inv_addr[21] <> <UNC>
l1_arbiter_return_interface.inv_addr[22] <> <UNC>
l1_arbiter_return_interface.inv_addr[23] <> <UNC>
l1_arbiter_return_interface.inv_addr[24] <> <UNC>
l1_arbiter_return_interface.inv_addr[25] <> <UNC>
l1_arbiter_return_interface.inv_addr[26] <> <UNC>
l1_arbiter_return_interface.inv_addr[27] <> <UNC>
l1_arbiter_return_interface.inv_addr[28] <> <UNC>
l1_arbiter_return_interface.inv_addr[29] <> <UNC>
l1_arbiter_return_interface.inv_addr[30] <> <UNC>
l1_arbiter_return_interface.inv_addr[31] <> <UNC>


|lab6|riscv:processor|l1_arbiter_return_interface:l1_response[2]
l1_arbiter_return_interface.data_valid <> <UNC>
l1_arbiter_return_interface.data[0] <> <UNC>
l1_arbiter_return_interface.data[1] <> <UNC>
l1_arbiter_return_interface.data[2] <> <UNC>
l1_arbiter_return_interface.data[3] <> <UNC>
l1_arbiter_return_interface.data[4] <> <UNC>
l1_arbiter_return_interface.data[5] <> <UNC>
l1_arbiter_return_interface.data[6] <> <UNC>
l1_arbiter_return_interface.data[7] <> <UNC>
l1_arbiter_return_interface.data[8] <> <UNC>
l1_arbiter_return_interface.data[9] <> <UNC>
l1_arbiter_return_interface.data[10] <> <UNC>
l1_arbiter_return_interface.data[11] <> <UNC>
l1_arbiter_return_interface.data[12] <> <UNC>
l1_arbiter_return_interface.data[13] <> <UNC>
l1_arbiter_return_interface.data[14] <> <UNC>
l1_arbiter_return_interface.data[15] <> <UNC>
l1_arbiter_return_interface.data[16] <> <UNC>
l1_arbiter_return_interface.data[17] <> <UNC>
l1_arbiter_return_interface.data[18] <> <UNC>
l1_arbiter_return_interface.data[19] <> <UNC>
l1_arbiter_return_interface.data[20] <> <UNC>
l1_arbiter_return_interface.data[21] <> <UNC>
l1_arbiter_return_interface.data[22] <> <UNC>
l1_arbiter_return_interface.data[23] <> <UNC>
l1_arbiter_return_interface.data[24] <> <UNC>
l1_arbiter_return_interface.data[25] <> <UNC>
l1_arbiter_return_interface.data[26] <> <UNC>
l1_arbiter_return_interface.data[27] <> <UNC>
l1_arbiter_return_interface.data[28] <> <UNC>
l1_arbiter_return_interface.data[29] <> <UNC>
l1_arbiter_return_interface.data[30] <> <UNC>
l1_arbiter_return_interface.data[31] <> <UNC>
l1_arbiter_return_interface.inv_ack <> <UNC>
l1_arbiter_return_interface.inv_valid <> <UNC>
l1_arbiter_return_interface.inv_addr[2] <> <UNC>
l1_arbiter_return_interface.inv_addr[3] <> <UNC>
l1_arbiter_return_interface.inv_addr[4] <> <UNC>
l1_arbiter_return_interface.inv_addr[5] <> <UNC>
l1_arbiter_return_interface.inv_addr[6] <> <UNC>
l1_arbiter_return_interface.inv_addr[7] <> <UNC>
l1_arbiter_return_interface.inv_addr[8] <> <UNC>
l1_arbiter_return_interface.inv_addr[9] <> <UNC>
l1_arbiter_return_interface.inv_addr[10] <> <UNC>
l1_arbiter_return_interface.inv_addr[11] <> <UNC>
l1_arbiter_return_interface.inv_addr[12] <> <UNC>
l1_arbiter_return_interface.inv_addr[13] <> <UNC>
l1_arbiter_return_interface.inv_addr[14] <> <UNC>
l1_arbiter_return_interface.inv_addr[15] <> <UNC>
l1_arbiter_return_interface.inv_addr[16] <> <UNC>
l1_arbiter_return_interface.inv_addr[17] <> <UNC>
l1_arbiter_return_interface.inv_addr[18] <> <UNC>
l1_arbiter_return_interface.inv_addr[19] <> <UNC>
l1_arbiter_return_interface.inv_addr[20] <> <UNC>
l1_arbiter_return_interface.inv_addr[21] <> <UNC>
l1_arbiter_return_interface.inv_addr[22] <> <UNC>
l1_arbiter_return_interface.inv_addr[23] <> <UNC>
l1_arbiter_return_interface.inv_addr[24] <> <UNC>
l1_arbiter_return_interface.inv_addr[25] <> <UNC>
l1_arbiter_return_interface.inv_addr[26] <> <UNC>
l1_arbiter_return_interface.inv_addr[27] <> <UNC>
l1_arbiter_return_interface.inv_addr[28] <> <UNC>
l1_arbiter_return_interface.inv_addr[29] <> <UNC>
l1_arbiter_return_interface.inv_addr[30] <> <UNC>
l1_arbiter_return_interface.inv_addr[31] <> <UNC>


|lab6|riscv:processor|l1_arbiter_return_interface:l1_response[3]
l1_arbiter_return_interface.data_valid <> <UNC>
l1_arbiter_return_interface.data[0] <> <UNC>
l1_arbiter_return_interface.data[1] <> <UNC>
l1_arbiter_return_interface.data[2] <> <UNC>
l1_arbiter_return_interface.data[3] <> <UNC>
l1_arbiter_return_interface.data[4] <> <UNC>
l1_arbiter_return_interface.data[5] <> <UNC>
l1_arbiter_return_interface.data[6] <> <UNC>
l1_arbiter_return_interface.data[7] <> <UNC>
l1_arbiter_return_interface.data[8] <> <UNC>
l1_arbiter_return_interface.data[9] <> <UNC>
l1_arbiter_return_interface.data[10] <> <UNC>
l1_arbiter_return_interface.data[11] <> <UNC>
l1_arbiter_return_interface.data[12] <> <UNC>
l1_arbiter_return_interface.data[13] <> <UNC>
l1_arbiter_return_interface.data[14] <> <UNC>
l1_arbiter_return_interface.data[15] <> <UNC>
l1_arbiter_return_interface.data[16] <> <UNC>
l1_arbiter_return_interface.data[17] <> <UNC>
l1_arbiter_return_interface.data[18] <> <UNC>
l1_arbiter_return_interface.data[19] <> <UNC>
l1_arbiter_return_interface.data[20] <> <UNC>
l1_arbiter_return_interface.data[21] <> <UNC>
l1_arbiter_return_interface.data[22] <> <UNC>
l1_arbiter_return_interface.data[23] <> <UNC>
l1_arbiter_return_interface.data[24] <> <UNC>
l1_arbiter_return_interface.data[25] <> <UNC>
l1_arbiter_return_interface.data[26] <> <UNC>
l1_arbiter_return_interface.data[27] <> <UNC>
l1_arbiter_return_interface.data[28] <> <UNC>
l1_arbiter_return_interface.data[29] <> <UNC>
l1_arbiter_return_interface.data[30] <> <UNC>
l1_arbiter_return_interface.data[31] <> <UNC>
l1_arbiter_return_interface.inv_ack <> <UNC>
l1_arbiter_return_interface.inv_valid <> <UNC>
l1_arbiter_return_interface.inv_addr[2] <> <UNC>
l1_arbiter_return_interface.inv_addr[3] <> <UNC>
l1_arbiter_return_interface.inv_addr[4] <> <UNC>
l1_arbiter_return_interface.inv_addr[5] <> <UNC>
l1_arbiter_return_interface.inv_addr[6] <> <UNC>
l1_arbiter_return_interface.inv_addr[7] <> <UNC>
l1_arbiter_return_interface.inv_addr[8] <> <UNC>
l1_arbiter_return_interface.inv_addr[9] <> <UNC>
l1_arbiter_return_interface.inv_addr[10] <> <UNC>
l1_arbiter_return_interface.inv_addr[11] <> <UNC>
l1_arbiter_return_interface.inv_addr[12] <> <UNC>
l1_arbiter_return_interface.inv_addr[13] <> <UNC>
l1_arbiter_return_interface.inv_addr[14] <> <UNC>
l1_arbiter_return_interface.inv_addr[15] <> <UNC>
l1_arbiter_return_interface.inv_addr[16] <> <UNC>
l1_arbiter_return_interface.inv_addr[17] <> <UNC>
l1_arbiter_return_interface.inv_addr[18] <> <UNC>
l1_arbiter_return_interface.inv_addr[19] <> <UNC>
l1_arbiter_return_interface.inv_addr[20] <> <UNC>
l1_arbiter_return_interface.inv_addr[21] <> <UNC>
l1_arbiter_return_interface.inv_addr[22] <> <UNC>
l1_arbiter_return_interface.inv_addr[23] <> <UNC>
l1_arbiter_return_interface.inv_addr[24] <> <UNC>
l1_arbiter_return_interface.inv_addr[25] <> <UNC>
l1_arbiter_return_interface.inv_addr[26] <> <UNC>
l1_arbiter_return_interface.inv_addr[27] <> <UNC>
l1_arbiter_return_interface.inv_addr[28] <> <UNC>
l1_arbiter_return_interface.inv_addr[29] <> <UNC>
l1_arbiter_return_interface.inv_addr[30] <> <UNC>
l1_arbiter_return_interface.inv_addr[31] <> <UNC>


|lab6|riscv:processor|branch_table_interface:bt
branch_table_interface.flush <> <UNC>
branch_table_interface.use_prediction <> <UNC>
branch_table_interface.prediction <> <UNC>
branch_table_interface.predicted_pc[0] <> <UNC>
branch_table_interface.predicted_pc[1] <> <UNC>
branch_table_interface.predicted_pc[2] <> <UNC>
branch_table_interface.predicted_pc[3] <> <UNC>
branch_table_interface.predicted_pc[4] <> <UNC>
branch_table_interface.predicted_pc[5] <> <UNC>
branch_table_interface.predicted_pc[6] <> <UNC>
branch_table_interface.predicted_pc[7] <> <UNC>
branch_table_interface.predicted_pc[8] <> <UNC>
branch_table_interface.predicted_pc[9] <> <UNC>
branch_table_interface.predicted_pc[10] <> <UNC>
branch_table_interface.predicted_pc[11] <> <UNC>
branch_table_interface.predicted_pc[12] <> <UNC>
branch_table_interface.predicted_pc[13] <> <UNC>
branch_table_interface.predicted_pc[14] <> <UNC>
branch_table_interface.predicted_pc[15] <> <UNC>
branch_table_interface.predicted_pc[16] <> <UNC>
branch_table_interface.predicted_pc[17] <> <UNC>
branch_table_interface.predicted_pc[18] <> <UNC>
branch_table_interface.predicted_pc[19] <> <UNC>
branch_table_interface.predicted_pc[20] <> <UNC>
branch_table_interface.predicted_pc[21] <> <UNC>
branch_table_interface.predicted_pc[22] <> <UNC>
branch_table_interface.predicted_pc[23] <> <UNC>
branch_table_interface.predicted_pc[24] <> <UNC>
branch_table_interface.predicted_pc[25] <> <UNC>
branch_table_interface.predicted_pc[26] <> <UNC>
branch_table_interface.predicted_pc[27] <> <UNC>
branch_table_interface.predicted_pc[28] <> <UNC>
branch_table_interface.predicted_pc[29] <> <UNC>
branch_table_interface.predicted_pc[30] <> <UNC>
branch_table_interface.predicted_pc[31] <> <UNC>
branch_table_interface.prediction_dec <> <UNC>
branch_table_interface.branch_ex <> <UNC>
branch_table_interface.branch_taken <> <UNC>
branch_table_interface.next_pc_valid <> <UNC>
branch_table_interface.next_pc[0] <> <UNC>
branch_table_interface.next_pc[1] <> <UNC>
branch_table_interface.next_pc[2] <> <UNC>
branch_table_interface.next_pc[3] <> <UNC>
branch_table_interface.next_pc[4] <> <UNC>
branch_table_interface.next_pc[5] <> <UNC>
branch_table_interface.next_pc[6] <> <UNC>
branch_table_interface.next_pc[7] <> <UNC>
branch_table_interface.next_pc[8] <> <UNC>
branch_table_interface.next_pc[9] <> <UNC>
branch_table_interface.next_pc[10] <> <UNC>
branch_table_interface.next_pc[11] <> <UNC>
branch_table_interface.next_pc[12] <> <UNC>
branch_table_interface.next_pc[13] <> <UNC>
branch_table_interface.next_pc[14] <> <UNC>
branch_table_interface.next_pc[15] <> <UNC>
branch_table_interface.next_pc[16] <> <UNC>
branch_table_interface.next_pc[17] <> <UNC>
branch_table_interface.next_pc[18] <> <UNC>
branch_table_interface.next_pc[19] <> <UNC>
branch_table_interface.next_pc[20] <> <UNC>
branch_table_interface.next_pc[21] <> <UNC>
branch_table_interface.next_pc[22] <> <UNC>
branch_table_interface.next_pc[23] <> <UNC>
branch_table_interface.next_pc[24] <> <UNC>
branch_table_interface.next_pc[25] <> <UNC>
branch_table_interface.next_pc[26] <> <UNC>
branch_table_interface.next_pc[27] <> <UNC>
branch_table_interface.next_pc[28] <> <UNC>
branch_table_interface.next_pc[29] <> <UNC>
branch_table_interface.next_pc[30] <> <UNC>
branch_table_interface.next_pc[31] <> <UNC>
branch_table_interface.njump_pc[0] <> <UNC>
branch_table_interface.njump_pc[1] <> <UNC>
branch_table_interface.njump_pc[2] <> <UNC>
branch_table_interface.njump_pc[3] <> <UNC>
branch_table_interface.njump_pc[4] <> <UNC>
branch_table_interface.njump_pc[5] <> <UNC>
branch_table_interface.njump_pc[6] <> <UNC>
branch_table_interface.njump_pc[7] <> <UNC>
branch_table_interface.njump_pc[8] <> <UNC>
branch_table_interface.njump_pc[9] <> <UNC>
branch_table_interface.njump_pc[10] <> <UNC>
branch_table_interface.njump_pc[11] <> <UNC>
branch_table_interface.njump_pc[12] <> <UNC>
branch_table_interface.njump_pc[13] <> <UNC>
branch_table_interface.njump_pc[14] <> <UNC>
branch_table_interface.njump_pc[15] <> <UNC>
branch_table_interface.njump_pc[16] <> <UNC>
branch_table_interface.njump_pc[17] <> <UNC>
branch_table_interface.njump_pc[18] <> <UNC>
branch_table_interface.njump_pc[19] <> <UNC>
branch_table_interface.njump_pc[20] <> <UNC>
branch_table_interface.njump_pc[21] <> <UNC>
branch_table_interface.njump_pc[22] <> <UNC>
branch_table_interface.njump_pc[23] <> <UNC>
branch_table_interface.njump_pc[24] <> <UNC>
branch_table_interface.njump_pc[25] <> <UNC>
branch_table_interface.njump_pc[26] <> <UNC>
branch_table_interface.njump_pc[27] <> <UNC>
branch_table_interface.njump_pc[28] <> <UNC>
branch_table_interface.njump_pc[29] <> <UNC>
branch_table_interface.njump_pc[30] <> <UNC>
branch_table_interface.njump_pc[31] <> <UNC>
branch_table_interface.jump_pc[0] <> <UNC>
branch_table_interface.jump_pc[1] <> <UNC>
branch_table_interface.jump_pc[2] <> <UNC>
branch_table_interface.jump_pc[3] <> <UNC>
branch_table_interface.jump_pc[4] <> <UNC>
branch_table_interface.jump_pc[5] <> <UNC>
branch_table_interface.jump_pc[6] <> <UNC>
branch_table_interface.jump_pc[7] <> <UNC>
branch_table_interface.jump_pc[8] <> <UNC>
branch_table_interface.jump_pc[9] <> <UNC>
branch_table_interface.jump_pc[10] <> <UNC>
branch_table_interface.jump_pc[11] <> <UNC>
branch_table_interface.jump_pc[12] <> <UNC>
branch_table_interface.jump_pc[13] <> <UNC>
branch_table_interface.jump_pc[14] <> <UNC>
branch_table_interface.jump_pc[15] <> <UNC>
branch_table_interface.jump_pc[16] <> <UNC>
branch_table_interface.jump_pc[17] <> <UNC>
branch_table_interface.jump_pc[18] <> <UNC>
branch_table_interface.jump_pc[19] <> <UNC>
branch_table_interface.jump_pc[20] <> <UNC>
branch_table_interface.jump_pc[21] <> <UNC>
branch_table_interface.jump_pc[22] <> <UNC>
branch_table_interface.jump_pc[23] <> <UNC>
branch_table_interface.jump_pc[24] <> <UNC>
branch_table_interface.jump_pc[25] <> <UNC>
branch_table_interface.jump_pc[26] <> <UNC>
branch_table_interface.jump_pc[27] <> <UNC>
branch_table_interface.jump_pc[28] <> <UNC>
branch_table_interface.jump_pc[29] <> <UNC>
branch_table_interface.jump_pc[30] <> <UNC>
branch_table_interface.jump_pc[31] <> <UNC>
branch_table_interface.ex_pc[0] <> <UNC>
branch_table_interface.ex_pc[1] <> <UNC>
branch_table_interface.ex_pc[2] <> <UNC>
branch_table_interface.ex_pc[3] <> <UNC>
branch_table_interface.ex_pc[4] <> <UNC>
branch_table_interface.ex_pc[5] <> <UNC>
branch_table_interface.ex_pc[6] <> <UNC>
branch_table_interface.ex_pc[7] <> <UNC>
branch_table_interface.ex_pc[8] <> <UNC>
branch_table_interface.ex_pc[9] <> <UNC>
branch_table_interface.ex_pc[10] <> <UNC>
branch_table_interface.ex_pc[11] <> <UNC>
branch_table_interface.ex_pc[12] <> <UNC>
branch_table_interface.ex_pc[13] <> <UNC>
branch_table_interface.ex_pc[14] <> <UNC>
branch_table_interface.ex_pc[15] <> <UNC>
branch_table_interface.ex_pc[16] <> <UNC>
branch_table_interface.ex_pc[17] <> <UNC>
branch_table_interface.ex_pc[18] <> <UNC>
branch_table_interface.ex_pc[19] <> <UNC>
branch_table_interface.ex_pc[20] <> <UNC>
branch_table_interface.ex_pc[21] <> <UNC>
branch_table_interface.ex_pc[22] <> <UNC>
branch_table_interface.ex_pc[23] <> <UNC>
branch_table_interface.ex_pc[24] <> <UNC>
branch_table_interface.ex_pc[25] <> <UNC>
branch_table_interface.ex_pc[26] <> <UNC>
branch_table_interface.ex_pc[27] <> <UNC>
branch_table_interface.ex_pc[28] <> <UNC>
branch_table_interface.ex_pc[29] <> <UNC>
branch_table_interface.ex_pc[30] <> <UNC>
branch_table_interface.ex_pc[31] <> <UNC>
branch_table_interface.dec_pc[0] <> <UNC>
branch_table_interface.dec_pc[1] <> <UNC>
branch_table_interface.dec_pc[2] <> <UNC>
branch_table_interface.dec_pc[3] <> <UNC>
branch_table_interface.dec_pc[4] <> <UNC>
branch_table_interface.dec_pc[5] <> <UNC>
branch_table_interface.dec_pc[6] <> <UNC>
branch_table_interface.dec_pc[7] <> <UNC>
branch_table_interface.dec_pc[8] <> <UNC>
branch_table_interface.dec_pc[9] <> <UNC>
branch_table_interface.dec_pc[10] <> <UNC>
branch_table_interface.dec_pc[11] <> <UNC>
branch_table_interface.dec_pc[12] <> <UNC>
branch_table_interface.dec_pc[13] <> <UNC>
branch_table_interface.dec_pc[14] <> <UNC>
branch_table_interface.dec_pc[15] <> <UNC>
branch_table_interface.dec_pc[16] <> <UNC>
branch_table_interface.dec_pc[17] <> <UNC>
branch_table_interface.dec_pc[18] <> <UNC>
branch_table_interface.dec_pc[19] <> <UNC>
branch_table_interface.dec_pc[20] <> <UNC>
branch_table_interface.dec_pc[21] <> <UNC>
branch_table_interface.dec_pc[22] <> <UNC>
branch_table_interface.dec_pc[23] <> <UNC>
branch_table_interface.dec_pc[24] <> <UNC>
branch_table_interface.dec_pc[25] <> <UNC>
branch_table_interface.dec_pc[26] <> <UNC>
branch_table_interface.dec_pc[27] <> <UNC>
branch_table_interface.dec_pc[28] <> <UNC>
branch_table_interface.dec_pc[29] <> <UNC>
branch_table_interface.dec_pc[30] <> <UNC>
branch_table_interface.dec_pc[31] <> <UNC>
branch_table_interface.if_pc[0] <> <UNC>
branch_table_interface.if_pc[1] <> <UNC>
branch_table_interface.if_pc[2] <> <UNC>
branch_table_interface.if_pc[3] <> <UNC>
branch_table_interface.if_pc[4] <> <UNC>
branch_table_interface.if_pc[5] <> <UNC>
branch_table_interface.if_pc[6] <> <UNC>
branch_table_interface.if_pc[7] <> <UNC>
branch_table_interface.if_pc[8] <> <UNC>
branch_table_interface.if_pc[9] <> <UNC>
branch_table_interface.if_pc[10] <> <UNC>
branch_table_interface.if_pc[11] <> <UNC>
branch_table_interface.if_pc[12] <> <UNC>
branch_table_interface.if_pc[13] <> <UNC>
branch_table_interface.if_pc[14] <> <UNC>
branch_table_interface.if_pc[15] <> <UNC>
branch_table_interface.if_pc[16] <> <UNC>
branch_table_interface.if_pc[17] <> <UNC>
branch_table_interface.if_pc[18] <> <UNC>
branch_table_interface.if_pc[19] <> <UNC>
branch_table_interface.if_pc[20] <> <UNC>
branch_table_interface.if_pc[21] <> <UNC>
branch_table_interface.if_pc[22] <> <UNC>
branch_table_interface.if_pc[23] <> <UNC>
branch_table_interface.if_pc[24] <> <UNC>
branch_table_interface.if_pc[25] <> <UNC>
branch_table_interface.if_pc[26] <> <UNC>
branch_table_interface.if_pc[27] <> <UNC>
branch_table_interface.if_pc[28] <> <UNC>
branch_table_interface.if_pc[29] <> <UNC>
branch_table_interface.if_pc[30] <> <UNC>
branch_table_interface.if_pc[31] <> <UNC>


|lab6|riscv:processor|register_file_decode_interface:rf_decode
register_file_decode_interface.instruction_issued <> <UNC>
register_file_decode_interface.rd_conflict <> <UNC>
register_file_decode_interface.rs2_conflict <> <UNC>
register_file_decode_interface.rs1_conflict <> <UNC>
register_file_decode_interface.id[0] <> <UNC>
register_file_decode_interface.rs2[0] <> <UNC>
register_file_decode_interface.rs2[1] <> <UNC>
register_file_decode_interface.rs2[2] <> <UNC>
register_file_decode_interface.rs2[3] <> <UNC>
register_file_decode_interface.rs2[4] <> <UNC>
register_file_decode_interface.rs2[5] <> <UNC>
register_file_decode_interface.rs2[6] <> <UNC>
register_file_decode_interface.rs2[7] <> <UNC>
register_file_decode_interface.rs2[8] <> <UNC>
register_file_decode_interface.rs2[9] <> <UNC>
register_file_decode_interface.rs2[10] <> <UNC>
register_file_decode_interface.rs2[11] <> <UNC>
register_file_decode_interface.rs2[12] <> <UNC>
register_file_decode_interface.rs2[13] <> <UNC>
register_file_decode_interface.rs2[14] <> <UNC>
register_file_decode_interface.rs2[15] <> <UNC>
register_file_decode_interface.rs2[16] <> <UNC>
register_file_decode_interface.rs2[17] <> <UNC>
register_file_decode_interface.rs2[18] <> <UNC>
register_file_decode_interface.rs2[19] <> <UNC>
register_file_decode_interface.rs2[20] <> <UNC>
register_file_decode_interface.rs2[21] <> <UNC>
register_file_decode_interface.rs2[22] <> <UNC>
register_file_decode_interface.rs2[23] <> <UNC>
register_file_decode_interface.rs2[24] <> <UNC>
register_file_decode_interface.rs2[25] <> <UNC>
register_file_decode_interface.rs2[26] <> <UNC>
register_file_decode_interface.rs2[27] <> <UNC>
register_file_decode_interface.rs2[28] <> <UNC>
register_file_decode_interface.rs2[29] <> <UNC>
register_file_decode_interface.rs2[30] <> <UNC>
register_file_decode_interface.rs2[31] <> <UNC>
register_file_decode_interface.rs2_addr[0] <> <UNC>
register_file_decode_interface.rs2_addr[1] <> <UNC>
register_file_decode_interface.rs2_addr[2] <> <UNC>
register_file_decode_interface.rs2_addr[3] <> <UNC>
register_file_decode_interface.rs2_addr[4] <> <UNC>
register_file_decode_interface.rs1[0] <> <UNC>
register_file_decode_interface.rs1[1] <> <UNC>
register_file_decode_interface.rs1[2] <> <UNC>
register_file_decode_interface.rs1[3] <> <UNC>
register_file_decode_interface.rs1[4] <> <UNC>
register_file_decode_interface.rs1[5] <> <UNC>
register_file_decode_interface.rs1[6] <> <UNC>
register_file_decode_interface.rs1[7] <> <UNC>
register_file_decode_interface.rs1[8] <> <UNC>
register_file_decode_interface.rs1[9] <> <UNC>
register_file_decode_interface.rs1[10] <> <UNC>
register_file_decode_interface.rs1[11] <> <UNC>
register_file_decode_interface.rs1[12] <> <UNC>
register_file_decode_interface.rs1[13] <> <UNC>
register_file_decode_interface.rs1[14] <> <UNC>
register_file_decode_interface.rs1[15] <> <UNC>
register_file_decode_interface.rs1[16] <> <UNC>
register_file_decode_interface.rs1[17] <> <UNC>
register_file_decode_interface.rs1[18] <> <UNC>
register_file_decode_interface.rs1[19] <> <UNC>
register_file_decode_interface.rs1[20] <> <UNC>
register_file_decode_interface.rs1[21] <> <UNC>
register_file_decode_interface.rs1[22] <> <UNC>
register_file_decode_interface.rs1[23] <> <UNC>
register_file_decode_interface.rs1[24] <> <UNC>
register_file_decode_interface.rs1[25] <> <UNC>
register_file_decode_interface.rs1[26] <> <UNC>
register_file_decode_interface.rs1[27] <> <UNC>
register_file_decode_interface.rs1[28] <> <UNC>
register_file_decode_interface.rs1[29] <> <UNC>
register_file_decode_interface.rs1[30] <> <UNC>
register_file_decode_interface.rs1[31] <> <UNC>
register_file_decode_interface.rs1_addr[0] <> <UNC>
register_file_decode_interface.rs1_addr[1] <> <UNC>
register_file_decode_interface.rs1_addr[2] <> <UNC>
register_file_decode_interface.rs1_addr[3] <> <UNC>
register_file_decode_interface.rs1_addr[4] <> <UNC>
register_file_decode_interface.future_rd_addr[0] <> <UNC>
register_file_decode_interface.future_rd_addr[1] <> <UNC>
register_file_decode_interface.future_rd_addr[2] <> <UNC>
register_file_decode_interface.future_rd_addr[3] <> <UNC>
register_file_decode_interface.future_rd_addr[4] <> <UNC>


|lab6|riscv:processor|csr_inputs_interface:csr_inputs
csr_inputs_interface.zero_operand <> <UNC>
csr_inputs_interface.csr_op[0] <> <UNC>
csr_inputs_interface.csr_op[1] <> <UNC>
csr_inputs_interface.system_op <> <UNC>
csr_inputs_interface.csr_addr[0] <> <UNC>
csr_inputs_interface.csr_addr[1] <> <UNC>
csr_inputs_interface.csr_addr[2] <> <UNC>
csr_inputs_interface.csr_addr[3] <> <UNC>
csr_inputs_interface.csr_addr[4] <> <UNC>
csr_inputs_interface.csr_addr[5] <> <UNC>
csr_inputs_interface.csr_addr[6] <> <UNC>
csr_inputs_interface.csr_addr[7] <> <UNC>
csr_inputs_interface.csr_addr[8] <> <UNC>
csr_inputs_interface.csr_addr[9] <> <UNC>
csr_inputs_interface.csr_addr[10] <> <UNC>
csr_inputs_interface.csr_addr[11] <> <UNC>
csr_inputs_interface.rs1[0] <> <UNC>
csr_inputs_interface.rs1[1] <> <UNC>
csr_inputs_interface.rs1[2] <> <UNC>
csr_inputs_interface.rs1[3] <> <UNC>
csr_inputs_interface.rs1[4] <> <UNC>
csr_inputs_interface.rs1[5] <> <UNC>
csr_inputs_interface.rs1[6] <> <UNC>
csr_inputs_interface.rs1[7] <> <UNC>
csr_inputs_interface.rs1[8] <> <UNC>
csr_inputs_interface.rs1[9] <> <UNC>
csr_inputs_interface.rs1[10] <> <UNC>
csr_inputs_interface.rs1[11] <> <UNC>
csr_inputs_interface.rs1[12] <> <UNC>
csr_inputs_interface.rs1[13] <> <UNC>
csr_inputs_interface.rs1[14] <> <UNC>
csr_inputs_interface.rs1[15] <> <UNC>
csr_inputs_interface.rs1[16] <> <UNC>
csr_inputs_interface.rs1[17] <> <UNC>
csr_inputs_interface.rs1[18] <> <UNC>
csr_inputs_interface.rs1[19] <> <UNC>
csr_inputs_interface.rs1[20] <> <UNC>
csr_inputs_interface.rs1[21] <> <UNC>
csr_inputs_interface.rs1[22] <> <UNC>
csr_inputs_interface.rs1[23] <> <UNC>
csr_inputs_interface.rs1[24] <> <UNC>
csr_inputs_interface.rs1[25] <> <UNC>
csr_inputs_interface.rs1[26] <> <UNC>
csr_inputs_interface.rs1[27] <> <UNC>
csr_inputs_interface.rs1[28] <> <UNC>
csr_inputs_interface.rs1[29] <> <UNC>
csr_inputs_interface.rs1[30] <> <UNC>
csr_inputs_interface.rs1[31] <> <UNC>


|lab6|riscv:processor|func_unit_ex_interface:branch_ex
func_unit_ex_interface.ready <> <UNC>
func_unit_ex_interface.new_request <> <UNC>
func_unit_ex_interface.new_request_dec <> <UNC>


|lab6|riscv:processor|func_unit_ex_interface:alu_ex
func_unit_ex_interface.ready <> <UNC>
func_unit_ex_interface.new_request <> <UNC>
func_unit_ex_interface.new_request_dec <> <UNC>


|lab6|riscv:processor|func_unit_ex_interface:ls_ex
func_unit_ex_interface.ready <> <UNC>
func_unit_ex_interface.new_request <> <UNC>
func_unit_ex_interface.new_request_dec <> <UNC>


|lab6|riscv:processor|func_unit_ex_interface:csr_ex
func_unit_ex_interface.ready <> <UNC>
func_unit_ex_interface.new_request <> <UNC>
func_unit_ex_interface.new_request_dec <> <UNC>


|lab6|riscv:processor|func_unit_ex_interface:mul_ex
func_unit_ex_interface.ready <> <UNC>
func_unit_ex_interface.new_request <> <UNC>
func_unit_ex_interface.new_request_dec <> <UNC>


|lab6|riscv:processor|func_unit_ex_interface:div_ex
func_unit_ex_interface.ready <> <UNC>
func_unit_ex_interface.new_request <> <UNC>
func_unit_ex_interface.new_request_dec <> <UNC>


|lab6|riscv:processor|func_unit_ex_interface:bit_ex
func_unit_ex_interface.ready <> <UNC>
func_unit_ex_interface.new_request <> <UNC>
func_unit_ex_interface.new_request_dec <> <UNC>


|lab6|riscv:processor|instruction_buffer_interface:ib
instruction_buffer_interface.early_full <> <UNC>
instruction_buffer_interface.full <> <UNC>
instruction_buffer_interface.valid <> <UNC>
instruction_buffer_interface.data_out.prediction <> <UNC>
instruction_buffer_interface.data_out.uses_rd <> <UNC>
instruction_buffer_interface.data_out.uses_rs2 <> <UNC>
instruction_buffer_interface.data_out.uses_rs1 <> <UNC>
instruction_buffer_interface.data_out.pc[0] <> <UNC>
instruction_buffer_interface.data_out.pc[1] <> <UNC>
instruction_buffer_interface.data_out.pc[2] <> <UNC>
instruction_buffer_interface.data_out.pc[3] <> <UNC>
instruction_buffer_interface.data_out.pc[4] <> <UNC>
instruction_buffer_interface.data_out.pc[5] <> <UNC>
instruction_buffer_interface.data_out.pc[6] <> <UNC>
instruction_buffer_interface.data_out.pc[7] <> <UNC>
instruction_buffer_interface.data_out.pc[8] <> <UNC>
instruction_buffer_interface.data_out.pc[9] <> <UNC>
instruction_buffer_interface.data_out.pc[10] <> <UNC>
instruction_buffer_interface.data_out.pc[11] <> <UNC>
instruction_buffer_interface.data_out.pc[12] <> <UNC>
instruction_buffer_interface.data_out.pc[13] <> <UNC>
instruction_buffer_interface.data_out.pc[14] <> <UNC>
instruction_buffer_interface.data_out.pc[15] <> <UNC>
instruction_buffer_interface.data_out.pc[16] <> <UNC>
instruction_buffer_interface.data_out.pc[17] <> <UNC>
instruction_buffer_interface.data_out.pc[18] <> <UNC>
instruction_buffer_interface.data_out.pc[19] <> <UNC>
instruction_buffer_interface.data_out.pc[20] <> <UNC>
instruction_buffer_interface.data_out.pc[21] <> <UNC>
instruction_buffer_interface.data_out.pc[22] <> <UNC>
instruction_buffer_interface.data_out.pc[23] <> <UNC>
instruction_buffer_interface.data_out.pc[24] <> <UNC>
instruction_buffer_interface.data_out.pc[25] <> <UNC>
instruction_buffer_interface.data_out.pc[26] <> <UNC>
instruction_buffer_interface.data_out.pc[27] <> <UNC>
instruction_buffer_interface.data_out.pc[28] <> <UNC>
instruction_buffer_interface.data_out.pc[29] <> <UNC>
instruction_buffer_interface.data_out.pc[30] <> <UNC>
instruction_buffer_interface.data_out.pc[31] <> <UNC>
instruction_buffer_interface.data_out.instruction[0] <> <UNC>
instruction_buffer_interface.data_out.instruction[1] <> <UNC>
instruction_buffer_interface.data_out.instruction[2] <> <UNC>
instruction_buffer_interface.data_out.instruction[3] <> <UNC>
instruction_buffer_interface.data_out.instruction[4] <> <UNC>
instruction_buffer_interface.data_out.instruction[5] <> <UNC>
instruction_buffer_interface.data_out.instruction[6] <> <UNC>
instruction_buffer_interface.data_out.instruction[7] <> <UNC>
instruction_buffer_interface.data_out.instruction[8] <> <UNC>
instruction_buffer_interface.data_out.instruction[9] <> <UNC>
instruction_buffer_interface.data_out.instruction[10] <> <UNC>
instruction_buffer_interface.data_out.instruction[11] <> <UNC>
instruction_buffer_interface.data_out.instruction[12] <> <UNC>
instruction_buffer_interface.data_out.instruction[13] <> <UNC>
instruction_buffer_interface.data_out.instruction[14] <> <UNC>
instruction_buffer_interface.data_out.instruction[15] <> <UNC>
instruction_buffer_interface.data_out.instruction[16] <> <UNC>
instruction_buffer_interface.data_out.instruction[17] <> <UNC>
instruction_buffer_interface.data_out.instruction[18] <> <UNC>
instruction_buffer_interface.data_out.instruction[19] <> <UNC>
instruction_buffer_interface.data_out.instruction[20] <> <UNC>
instruction_buffer_interface.data_out.instruction[21] <> <UNC>
instruction_buffer_interface.data_out.instruction[22] <> <UNC>
instruction_buffer_interface.data_out.instruction[23] <> <UNC>
instruction_buffer_interface.data_out.instruction[24] <> <UNC>
instruction_buffer_interface.data_out.instruction[25] <> <UNC>
instruction_buffer_interface.data_out.instruction[26] <> <UNC>
instruction_buffer_interface.data_out.instruction[27] <> <UNC>
instruction_buffer_interface.data_out.instruction[28] <> <UNC>
instruction_buffer_interface.data_out.instruction[29] <> <UNC>
instruction_buffer_interface.data_out.instruction[30] <> <UNC>
instruction_buffer_interface.data_out.instruction[31] <> <UNC>
instruction_buffer_interface.data_in.prediction <> <UNC>
instruction_buffer_interface.data_in.uses_rd <> <UNC>
instruction_buffer_interface.data_in.uses_rs2 <> <UNC>
instruction_buffer_interface.data_in.uses_rs1 <> <UNC>
instruction_buffer_interface.data_in.pc[0] <> <UNC>
instruction_buffer_interface.data_in.pc[1] <> <UNC>
instruction_buffer_interface.data_in.pc[2] <> <UNC>
instruction_buffer_interface.data_in.pc[3] <> <UNC>
instruction_buffer_interface.data_in.pc[4] <> <UNC>
instruction_buffer_interface.data_in.pc[5] <> <UNC>
instruction_buffer_interface.data_in.pc[6] <> <UNC>
instruction_buffer_interface.data_in.pc[7] <> <UNC>
instruction_buffer_interface.data_in.pc[8] <> <UNC>
instruction_buffer_interface.data_in.pc[9] <> <UNC>
instruction_buffer_interface.data_in.pc[10] <> <UNC>
instruction_buffer_interface.data_in.pc[11] <> <UNC>
instruction_buffer_interface.data_in.pc[12] <> <UNC>
instruction_buffer_interface.data_in.pc[13] <> <UNC>
instruction_buffer_interface.data_in.pc[14] <> <UNC>
instruction_buffer_interface.data_in.pc[15] <> <UNC>
instruction_buffer_interface.data_in.pc[16] <> <UNC>
instruction_buffer_interface.data_in.pc[17] <> <UNC>
instruction_buffer_interface.data_in.pc[18] <> <UNC>
instruction_buffer_interface.data_in.pc[19] <> <UNC>
instruction_buffer_interface.data_in.pc[20] <> <UNC>
instruction_buffer_interface.data_in.pc[21] <> <UNC>
instruction_buffer_interface.data_in.pc[22] <> <UNC>
instruction_buffer_interface.data_in.pc[23] <> <UNC>
instruction_buffer_interface.data_in.pc[24] <> <UNC>
instruction_buffer_interface.data_in.pc[25] <> <UNC>
instruction_buffer_interface.data_in.pc[26] <> <UNC>
instruction_buffer_interface.data_in.pc[27] <> <UNC>
instruction_buffer_interface.data_in.pc[28] <> <UNC>
instruction_buffer_interface.data_in.pc[29] <> <UNC>
instruction_buffer_interface.data_in.pc[30] <> <UNC>
instruction_buffer_interface.data_in.pc[31] <> <UNC>
instruction_buffer_interface.data_in.instruction[0] <> <UNC>
instruction_buffer_interface.data_in.instruction[1] <> <UNC>
instruction_buffer_interface.data_in.instruction[2] <> <UNC>
instruction_buffer_interface.data_in.instruction[3] <> <UNC>
instruction_buffer_interface.data_in.instruction[4] <> <UNC>
instruction_buffer_interface.data_in.instruction[5] <> <UNC>
instruction_buffer_interface.data_in.instruction[6] <> <UNC>
instruction_buffer_interface.data_in.instruction[7] <> <UNC>
instruction_buffer_interface.data_in.instruction[8] <> <UNC>
instruction_buffer_interface.data_in.instruction[9] <> <UNC>
instruction_buffer_interface.data_in.instruction[10] <> <UNC>
instruction_buffer_interface.data_in.instruction[11] <> <UNC>
instruction_buffer_interface.data_in.instruction[12] <> <UNC>
instruction_buffer_interface.data_in.instruction[13] <> <UNC>
instruction_buffer_interface.data_in.instruction[14] <> <UNC>
instruction_buffer_interface.data_in.instruction[15] <> <UNC>
instruction_buffer_interface.data_in.instruction[16] <> <UNC>
instruction_buffer_interface.data_in.instruction[17] <> <UNC>
instruction_buffer_interface.data_in.instruction[18] <> <UNC>
instruction_buffer_interface.data_in.instruction[19] <> <UNC>
instruction_buffer_interface.data_in.instruction[20] <> <UNC>
instruction_buffer_interface.data_in.instruction[21] <> <UNC>
instruction_buffer_interface.data_in.instruction[22] <> <UNC>
instruction_buffer_interface.data_in.instruction[23] <> <UNC>
instruction_buffer_interface.data_in.instruction[24] <> <UNC>
instruction_buffer_interface.data_in.instruction[25] <> <UNC>
instruction_buffer_interface.data_in.instruction[26] <> <UNC>
instruction_buffer_interface.data_in.instruction[27] <> <UNC>
instruction_buffer_interface.data_in.instruction[28] <> <UNC>
instruction_buffer_interface.data_in.instruction[29] <> <UNC>
instruction_buffer_interface.data_in.instruction[30] <> <UNC>
instruction_buffer_interface.data_in.instruction[31] <> <UNC>
instruction_buffer_interface.flush <> <UNC>
instruction_buffer_interface.pop <> <UNC>
instruction_buffer_interface.push <> <UNC>


|lab6|riscv:processor|instruction_queue_interface:iq
instruction_queue_interface.valid[0] <> <UNC>
instruction_queue_interface.valid[1] <> <UNC>
instruction_queue_interface.data_out[0].id[0] <> <UNC>
instruction_queue_interface.data_out[0].rd_addr[0] <> <UNC>
instruction_queue_interface.data_out[0].rd_addr[1] <> <UNC>
instruction_queue_interface.data_out[0].rd_addr[2] <> <UNC>
instruction_queue_interface.data_out[0].rd_addr[3] <> <UNC>
instruction_queue_interface.data_out[0].rd_addr[4] <> <UNC>
instruction_queue_interface.data_out[0].unit_id[0] <> <UNC>
instruction_queue_interface.data_out[0].unit_id[1] <> <UNC>
instruction_queue_interface.data_out[0].unit_id[2] <> <UNC>
instruction_queue_interface.data_out[1].id[0] <> <UNC>
instruction_queue_interface.data_out[1].rd_addr[0] <> <UNC>
instruction_queue_interface.data_out[1].rd_addr[1] <> <UNC>
instruction_queue_interface.data_out[1].rd_addr[2] <> <UNC>
instruction_queue_interface.data_out[1].rd_addr[3] <> <UNC>
instruction_queue_interface.data_out[1].rd_addr[4] <> <UNC>
instruction_queue_interface.data_out[1].unit_id[0] <> <UNC>
instruction_queue_interface.data_out[1].unit_id[1] <> <UNC>
instruction_queue_interface.data_out[1].unit_id[2] <> <UNC>
instruction_queue_interface.data_in.id[0] <> <UNC>
instruction_queue_interface.data_in.rd_addr[0] <> <UNC>
instruction_queue_interface.data_in.rd_addr[1] <> <UNC>
instruction_queue_interface.data_in.rd_addr[2] <> <UNC>
instruction_queue_interface.data_in.rd_addr[3] <> <UNC>
instruction_queue_interface.data_in.rd_addr[4] <> <UNC>
instruction_queue_interface.data_in.unit_id[0] <> <UNC>
instruction_queue_interface.data_in.unit_id[1] <> <UNC>
instruction_queue_interface.data_in.unit_id[2] <> <UNC>
instruction_queue_interface.new_issue <> <UNC>
instruction_queue_interface.shift_pop[0] <> <UNC>
instruction_queue_interface.shift_pop[1] <> <UNC>
instruction_queue_interface.pop[0] <> <UNC>
instruction_queue_interface.pop[1] <> <UNC>


|lab6|riscv:processor|id_generator_interface:id_gen
id_generator_interface.id_avaliable <> <UNC>
id_generator_interface.issue_id[0] <> <UNC>
id_generator_interface.advance <> <UNC>
id_generator_interface.complete_id[0] <> <UNC>
id_generator_interface.complete <> <UNC>


|lab6|riscv:processor|unit_writeback_interface:unit_wb[0]
unit_writeback_interface.rd[0] <> <UNC>
unit_writeback_interface.rd[1] <> <UNC>
unit_writeback_interface.rd[2] <> <UNC>
unit_writeback_interface.rd[3] <> <UNC>
unit_writeback_interface.rd[4] <> <UNC>
unit_writeback_interface.rd[5] <> <UNC>
unit_writeback_interface.rd[6] <> <UNC>
unit_writeback_interface.rd[7] <> <UNC>
unit_writeback_interface.rd[8] <> <UNC>
unit_writeback_interface.rd[9] <> <UNC>
unit_writeback_interface.rd[10] <> <UNC>
unit_writeback_interface.rd[11] <> <UNC>
unit_writeback_interface.rd[12] <> <UNC>
unit_writeback_interface.rd[13] <> <UNC>
unit_writeback_interface.rd[14] <> <UNC>
unit_writeback_interface.rd[15] <> <UNC>
unit_writeback_interface.rd[16] <> <UNC>
unit_writeback_interface.rd[17] <> <UNC>
unit_writeback_interface.rd[18] <> <UNC>
unit_writeback_interface.rd[19] <> <UNC>
unit_writeback_interface.rd[20] <> <UNC>
unit_writeback_interface.rd[21] <> <UNC>
unit_writeback_interface.rd[22] <> <UNC>
unit_writeback_interface.rd[23] <> <UNC>
unit_writeback_interface.rd[24] <> <UNC>
unit_writeback_interface.rd[25] <> <UNC>
unit_writeback_interface.rd[26] <> <UNC>
unit_writeback_interface.rd[27] <> <UNC>
unit_writeback_interface.rd[28] <> <UNC>
unit_writeback_interface.rd[29] <> <UNC>
unit_writeback_interface.rd[30] <> <UNC>
unit_writeback_interface.rd[31] <> <UNC>
unit_writeback_interface.accepted <> <UNC>
unit_writeback_interface.early_done <> <UNC>
unit_writeback_interface.done <> <UNC>


|lab6|riscv:processor|unit_writeback_interface:unit_wb[1]
unit_writeback_interface.rd[0] <> <UNC>
unit_writeback_interface.rd[1] <> <UNC>
unit_writeback_interface.rd[2] <> <UNC>
unit_writeback_interface.rd[3] <> <UNC>
unit_writeback_interface.rd[4] <> <UNC>
unit_writeback_interface.rd[5] <> <UNC>
unit_writeback_interface.rd[6] <> <UNC>
unit_writeback_interface.rd[7] <> <UNC>
unit_writeback_interface.rd[8] <> <UNC>
unit_writeback_interface.rd[9] <> <UNC>
unit_writeback_interface.rd[10] <> <UNC>
unit_writeback_interface.rd[11] <> <UNC>
unit_writeback_interface.rd[12] <> <UNC>
unit_writeback_interface.rd[13] <> <UNC>
unit_writeback_interface.rd[14] <> <UNC>
unit_writeback_interface.rd[15] <> <UNC>
unit_writeback_interface.rd[16] <> <UNC>
unit_writeback_interface.rd[17] <> <UNC>
unit_writeback_interface.rd[18] <> <UNC>
unit_writeback_interface.rd[19] <> <UNC>
unit_writeback_interface.rd[20] <> <UNC>
unit_writeback_interface.rd[21] <> <UNC>
unit_writeback_interface.rd[22] <> <UNC>
unit_writeback_interface.rd[23] <> <UNC>
unit_writeback_interface.rd[24] <> <UNC>
unit_writeback_interface.rd[25] <> <UNC>
unit_writeback_interface.rd[26] <> <UNC>
unit_writeback_interface.rd[27] <> <UNC>
unit_writeback_interface.rd[28] <> <UNC>
unit_writeback_interface.rd[29] <> <UNC>
unit_writeback_interface.rd[30] <> <UNC>
unit_writeback_interface.rd[31] <> <UNC>
unit_writeback_interface.accepted <> <UNC>
unit_writeback_interface.early_done <> <UNC>
unit_writeback_interface.done <> <UNC>


|lab6|riscv:processor|unit_writeback_interface:unit_wb[2]
unit_writeback_interface.rd[0] <> <UNC>
unit_writeback_interface.rd[1] <> <UNC>
unit_writeback_interface.rd[2] <> <UNC>
unit_writeback_interface.rd[3] <> <UNC>
unit_writeback_interface.rd[4] <> <UNC>
unit_writeback_interface.rd[5] <> <UNC>
unit_writeback_interface.rd[6] <> <UNC>
unit_writeback_interface.rd[7] <> <UNC>
unit_writeback_interface.rd[8] <> <UNC>
unit_writeback_interface.rd[9] <> <UNC>
unit_writeback_interface.rd[10] <> <UNC>
unit_writeback_interface.rd[11] <> <UNC>
unit_writeback_interface.rd[12] <> <UNC>
unit_writeback_interface.rd[13] <> <UNC>
unit_writeback_interface.rd[14] <> <UNC>
unit_writeback_interface.rd[15] <> <UNC>
unit_writeback_interface.rd[16] <> <UNC>
unit_writeback_interface.rd[17] <> <UNC>
unit_writeback_interface.rd[18] <> <UNC>
unit_writeback_interface.rd[19] <> <UNC>
unit_writeback_interface.rd[20] <> <UNC>
unit_writeback_interface.rd[21] <> <UNC>
unit_writeback_interface.rd[22] <> <UNC>
unit_writeback_interface.rd[23] <> <UNC>
unit_writeback_interface.rd[24] <> <UNC>
unit_writeback_interface.rd[25] <> <UNC>
unit_writeback_interface.rd[26] <> <UNC>
unit_writeback_interface.rd[27] <> <UNC>
unit_writeback_interface.rd[28] <> <UNC>
unit_writeback_interface.rd[29] <> <UNC>
unit_writeback_interface.rd[30] <> <UNC>
unit_writeback_interface.rd[31] <> <UNC>
unit_writeback_interface.accepted <> <UNC>
unit_writeback_interface.early_done <> <UNC>
unit_writeback_interface.done <> <UNC>


|lab6|riscv:processor|unit_writeback_interface:unit_wb[3]
unit_writeback_interface.rd[0] <> <UNC>
unit_writeback_interface.rd[1] <> <UNC>
unit_writeback_interface.rd[2] <> <UNC>
unit_writeback_interface.rd[3] <> <UNC>
unit_writeback_interface.rd[4] <> <UNC>
unit_writeback_interface.rd[5] <> <UNC>
unit_writeback_interface.rd[6] <> <UNC>
unit_writeback_interface.rd[7] <> <UNC>
unit_writeback_interface.rd[8] <> <UNC>
unit_writeback_interface.rd[9] <> <UNC>
unit_writeback_interface.rd[10] <> <UNC>
unit_writeback_interface.rd[11] <> <UNC>
unit_writeback_interface.rd[12] <> <UNC>
unit_writeback_interface.rd[13] <> <UNC>
unit_writeback_interface.rd[14] <> <UNC>
unit_writeback_interface.rd[15] <> <UNC>
unit_writeback_interface.rd[16] <> <UNC>
unit_writeback_interface.rd[17] <> <UNC>
unit_writeback_interface.rd[18] <> <UNC>
unit_writeback_interface.rd[19] <> <UNC>
unit_writeback_interface.rd[20] <> <UNC>
unit_writeback_interface.rd[21] <> <UNC>
unit_writeback_interface.rd[22] <> <UNC>
unit_writeback_interface.rd[23] <> <UNC>
unit_writeback_interface.rd[24] <> <UNC>
unit_writeback_interface.rd[25] <> <UNC>
unit_writeback_interface.rd[26] <> <UNC>
unit_writeback_interface.rd[27] <> <UNC>
unit_writeback_interface.rd[28] <> <UNC>
unit_writeback_interface.rd[29] <> <UNC>
unit_writeback_interface.rd[30] <> <UNC>
unit_writeback_interface.rd[31] <> <UNC>
unit_writeback_interface.accepted <> <UNC>
unit_writeback_interface.early_done <> <UNC>
unit_writeback_interface.done <> <UNC>


|lab6|riscv:processor|unit_writeback_interface:unit_wb[4]
unit_writeback_interface.rd[0] <> <UNC>
unit_writeback_interface.rd[1] <> <UNC>
unit_writeback_interface.rd[2] <> <UNC>
unit_writeback_interface.rd[3] <> <UNC>
unit_writeback_interface.rd[4] <> <UNC>
unit_writeback_interface.rd[5] <> <UNC>
unit_writeback_interface.rd[6] <> <UNC>
unit_writeback_interface.rd[7] <> <UNC>
unit_writeback_interface.rd[8] <> <UNC>
unit_writeback_interface.rd[9] <> <UNC>
unit_writeback_interface.rd[10] <> <UNC>
unit_writeback_interface.rd[11] <> <UNC>
unit_writeback_interface.rd[12] <> <UNC>
unit_writeback_interface.rd[13] <> <UNC>
unit_writeback_interface.rd[14] <> <UNC>
unit_writeback_interface.rd[15] <> <UNC>
unit_writeback_interface.rd[16] <> <UNC>
unit_writeback_interface.rd[17] <> <UNC>
unit_writeback_interface.rd[18] <> <UNC>
unit_writeback_interface.rd[19] <> <UNC>
unit_writeback_interface.rd[20] <> <UNC>
unit_writeback_interface.rd[21] <> <UNC>
unit_writeback_interface.rd[22] <> <UNC>
unit_writeback_interface.rd[23] <> <UNC>
unit_writeback_interface.rd[24] <> <UNC>
unit_writeback_interface.rd[25] <> <UNC>
unit_writeback_interface.rd[26] <> <UNC>
unit_writeback_interface.rd[27] <> <UNC>
unit_writeback_interface.rd[28] <> <UNC>
unit_writeback_interface.rd[29] <> <UNC>
unit_writeback_interface.rd[30] <> <UNC>
unit_writeback_interface.rd[31] <> <UNC>
unit_writeback_interface.accepted <> <UNC>
unit_writeback_interface.early_done <> <UNC>
unit_writeback_interface.done <> <UNC>


|lab6|riscv:processor|unit_writeback_interface:unit_wb[5]
unit_writeback_interface.rd[0] <> <UNC>
unit_writeback_interface.rd[1] <> <UNC>
unit_writeback_interface.rd[2] <> <UNC>
unit_writeback_interface.rd[3] <> <UNC>
unit_writeback_interface.rd[4] <> <UNC>
unit_writeback_interface.rd[5] <> <UNC>
unit_writeback_interface.rd[6] <> <UNC>
unit_writeback_interface.rd[7] <> <UNC>
unit_writeback_interface.rd[8] <> <UNC>
unit_writeback_interface.rd[9] <> <UNC>
unit_writeback_interface.rd[10] <> <UNC>
unit_writeback_interface.rd[11] <> <UNC>
unit_writeback_interface.rd[12] <> <UNC>
unit_writeback_interface.rd[13] <> <UNC>
unit_writeback_interface.rd[14] <> <UNC>
unit_writeback_interface.rd[15] <> <UNC>
unit_writeback_interface.rd[16] <> <UNC>
unit_writeback_interface.rd[17] <> <UNC>
unit_writeback_interface.rd[18] <> <UNC>
unit_writeback_interface.rd[19] <> <UNC>
unit_writeback_interface.rd[20] <> <UNC>
unit_writeback_interface.rd[21] <> <UNC>
unit_writeback_interface.rd[22] <> <UNC>
unit_writeback_interface.rd[23] <> <UNC>
unit_writeback_interface.rd[24] <> <UNC>
unit_writeback_interface.rd[25] <> <UNC>
unit_writeback_interface.rd[26] <> <UNC>
unit_writeback_interface.rd[27] <> <UNC>
unit_writeback_interface.rd[28] <> <UNC>
unit_writeback_interface.rd[29] <> <UNC>
unit_writeback_interface.rd[30] <> <UNC>
unit_writeback_interface.rd[31] <> <UNC>
unit_writeback_interface.accepted <> <UNC>
unit_writeback_interface.early_done <> <UNC>
unit_writeback_interface.done <> <UNC>


|lab6|riscv:processor|unit_writeback_interface:unit_wb[6]
unit_writeback_interface.rd[0] <> <UNC>
unit_writeback_interface.rd[1] <> <UNC>
unit_writeback_interface.rd[2] <> <UNC>
unit_writeback_interface.rd[3] <> <UNC>
unit_writeback_interface.rd[4] <> <UNC>
unit_writeback_interface.rd[5] <> <UNC>
unit_writeback_interface.rd[6] <> <UNC>
unit_writeback_interface.rd[7] <> <UNC>
unit_writeback_interface.rd[8] <> <UNC>
unit_writeback_interface.rd[9] <> <UNC>
unit_writeback_interface.rd[10] <> <UNC>
unit_writeback_interface.rd[11] <> <UNC>
unit_writeback_interface.rd[12] <> <UNC>
unit_writeback_interface.rd[13] <> <UNC>
unit_writeback_interface.rd[14] <> <UNC>
unit_writeback_interface.rd[15] <> <UNC>
unit_writeback_interface.rd[16] <> <UNC>
unit_writeback_interface.rd[17] <> <UNC>
unit_writeback_interface.rd[18] <> <UNC>
unit_writeback_interface.rd[19] <> <UNC>
unit_writeback_interface.rd[20] <> <UNC>
unit_writeback_interface.rd[21] <> <UNC>
unit_writeback_interface.rd[22] <> <UNC>
unit_writeback_interface.rd[23] <> <UNC>
unit_writeback_interface.rd[24] <> <UNC>
unit_writeback_interface.rd[25] <> <UNC>
unit_writeback_interface.rd[26] <> <UNC>
unit_writeback_interface.rd[27] <> <UNC>
unit_writeback_interface.rd[28] <> <UNC>
unit_writeback_interface.rd[29] <> <UNC>
unit_writeback_interface.rd[30] <> <UNC>
unit_writeback_interface.rd[31] <> <UNC>
unit_writeback_interface.accepted <> <UNC>
unit_writeback_interface.early_done <> <UNC>
unit_writeback_interface.done <> <UNC>


|lab6|riscv:processor|register_file_writeback_interface:rf_wb
register_file_writeback_interface.id_early[0] <> <UNC>
register_file_writeback_interface.id[0] <> <UNC>
register_file_writeback_interface.rd_data[0] <> <UNC>
register_file_writeback_interface.rd_data[1] <> <UNC>
register_file_writeback_interface.rd_data[2] <> <UNC>
register_file_writeback_interface.rd_data[3] <> <UNC>
register_file_writeback_interface.rd_data[4] <> <UNC>
register_file_writeback_interface.rd_data[5] <> <UNC>
register_file_writeback_interface.rd_data[6] <> <UNC>
register_file_writeback_interface.rd_data[7] <> <UNC>
register_file_writeback_interface.rd_data[8] <> <UNC>
register_file_writeback_interface.rd_data[9] <> <UNC>
register_file_writeback_interface.rd_data[10] <> <UNC>
register_file_writeback_interface.rd_data[11] <> <UNC>
register_file_writeback_interface.rd_data[12] <> <UNC>
register_file_writeback_interface.rd_data[13] <> <UNC>
register_file_writeback_interface.rd_data[14] <> <UNC>
register_file_writeback_interface.rd_data[15] <> <UNC>
register_file_writeback_interface.rd_data[16] <> <UNC>
register_file_writeback_interface.rd_data[17] <> <UNC>
register_file_writeback_interface.rd_data[18] <> <UNC>
register_file_writeback_interface.rd_data[19] <> <UNC>
register_file_writeback_interface.rd_data[20] <> <UNC>
register_file_writeback_interface.rd_data[21] <> <UNC>
register_file_writeback_interface.rd_data[22] <> <UNC>
register_file_writeback_interface.rd_data[23] <> <UNC>
register_file_writeback_interface.rd_data[24] <> <UNC>
register_file_writeback_interface.rd_data[25] <> <UNC>
register_file_writeback_interface.rd_data[26] <> <UNC>
register_file_writeback_interface.rd_data[27] <> <UNC>
register_file_writeback_interface.rd_data[28] <> <UNC>
register_file_writeback_interface.rd_data[29] <> <UNC>
register_file_writeback_interface.rd_data[30] <> <UNC>
register_file_writeback_interface.rd_data[31] <> <UNC>
register_file_writeback_interface.valid_write_early <> <UNC>
register_file_writeback_interface.valid_write <> <UNC>
register_file_writeback_interface.rd_addr_early[0] <> <UNC>
register_file_writeback_interface.rd_addr_early[1] <> <UNC>
register_file_writeback_interface.rd_addr_early[2] <> <UNC>
register_file_writeback_interface.rd_addr_early[3] <> <UNC>
register_file_writeback_interface.rd_addr_early[4] <> <UNC>
register_file_writeback_interface.rd_addr[0] <> <UNC>
register_file_writeback_interface.rd_addr[1] <> <UNC>
register_file_writeback_interface.rd_addr[2] <> <UNC>
register_file_writeback_interface.rd_addr[3] <> <UNC>
register_file_writeback_interface.rd_addr[4] <> <UNC>


|lab6|riscv:processor|csr_exception_interface:csr_exception
csr_exception_interface.csr_pc[0] <> <UNC>
csr_exception_interface.csr_pc[1] <> <UNC>
csr_exception_interface.csr_pc[2] <> <UNC>
csr_exception_interface.csr_pc[3] <> <UNC>
csr_exception_interface.csr_pc[4] <> <UNC>
csr_exception_interface.csr_pc[5] <> <UNC>
csr_exception_interface.csr_pc[6] <> <UNC>
csr_exception_interface.csr_pc[7] <> <UNC>
csr_exception_interface.csr_pc[8] <> <UNC>
csr_exception_interface.csr_pc[9] <> <UNC>
csr_exception_interface.csr_pc[10] <> <UNC>
csr_exception_interface.csr_pc[11] <> <UNC>
csr_exception_interface.csr_pc[12] <> <UNC>
csr_exception_interface.csr_pc[13] <> <UNC>
csr_exception_interface.csr_pc[14] <> <UNC>
csr_exception_interface.csr_pc[15] <> <UNC>
csr_exception_interface.csr_pc[16] <> <UNC>
csr_exception_interface.csr_pc[17] <> <UNC>
csr_exception_interface.csr_pc[18] <> <UNC>
csr_exception_interface.csr_pc[19] <> <UNC>
csr_exception_interface.csr_pc[20] <> <UNC>
csr_exception_interface.csr_pc[21] <> <UNC>
csr_exception_interface.csr_pc[22] <> <UNC>
csr_exception_interface.csr_pc[23] <> <UNC>
csr_exception_interface.csr_pc[24] <> <UNC>
csr_exception_interface.csr_pc[25] <> <UNC>
csr_exception_interface.csr_pc[26] <> <UNC>
csr_exception_interface.csr_pc[27] <> <UNC>
csr_exception_interface.csr_pc[28] <> <UNC>
csr_exception_interface.csr_pc[29] <> <UNC>
csr_exception_interface.csr_pc[30] <> <UNC>
csr_exception_interface.csr_pc[31] <> <UNC>
csr_exception_interface.illegal_instruction <> <UNC>
csr_exception_interface.addr[0] <> <UNC>
csr_exception_interface.addr[1] <> <UNC>
csr_exception_interface.addr[2] <> <UNC>
csr_exception_interface.addr[3] <> <UNC>
csr_exception_interface.addr[4] <> <UNC>
csr_exception_interface.addr[5] <> <UNC>
csr_exception_interface.addr[6] <> <UNC>
csr_exception_interface.addr[7] <> <UNC>
csr_exception_interface.addr[8] <> <UNC>
csr_exception_interface.addr[9] <> <UNC>
csr_exception_interface.addr[10] <> <UNC>
csr_exception_interface.addr[11] <> <UNC>
csr_exception_interface.addr[12] <> <UNC>
csr_exception_interface.addr[13] <> <UNC>
csr_exception_interface.addr[14] <> <UNC>
csr_exception_interface.addr[15] <> <UNC>
csr_exception_interface.addr[16] <> <UNC>
csr_exception_interface.addr[17] <> <UNC>
csr_exception_interface.addr[18] <> <UNC>
csr_exception_interface.addr[19] <> <UNC>
csr_exception_interface.addr[20] <> <UNC>
csr_exception_interface.addr[21] <> <UNC>
csr_exception_interface.addr[22] <> <UNC>
csr_exception_interface.addr[23] <> <UNC>
csr_exception_interface.addr[24] <> <UNC>
csr_exception_interface.addr[25] <> <UNC>
csr_exception_interface.addr[26] <> <UNC>
csr_exception_interface.addr[27] <> <UNC>
csr_exception_interface.addr[28] <> <UNC>
csr_exception_interface.addr[29] <> <UNC>
csr_exception_interface.addr[30] <> <UNC>
csr_exception_interface.addr[31] <> <UNC>
csr_exception_interface.pc[0] <> <UNC>
csr_exception_interface.pc[1] <> <UNC>
csr_exception_interface.pc[2] <> <UNC>
csr_exception_interface.pc[3] <> <UNC>
csr_exception_interface.pc[4] <> <UNC>
csr_exception_interface.pc[5] <> <UNC>
csr_exception_interface.pc[6] <> <UNC>
csr_exception_interface.pc[7] <> <UNC>
csr_exception_interface.pc[8] <> <UNC>
csr_exception_interface.pc[9] <> <UNC>
csr_exception_interface.pc[10] <> <UNC>
csr_exception_interface.pc[11] <> <UNC>
csr_exception_interface.pc[12] <> <UNC>
csr_exception_interface.pc[13] <> <UNC>
csr_exception_interface.pc[14] <> <UNC>
csr_exception_interface.pc[15] <> <UNC>
csr_exception_interface.pc[16] <> <UNC>
csr_exception_interface.pc[17] <> <UNC>
csr_exception_interface.pc[18] <> <UNC>
csr_exception_interface.pc[19] <> <UNC>
csr_exception_interface.pc[20] <> <UNC>
csr_exception_interface.pc[21] <> <UNC>
csr_exception_interface.pc[22] <> <UNC>
csr_exception_interface.pc[23] <> <UNC>
csr_exception_interface.pc[24] <> <UNC>
csr_exception_interface.pc[25] <> <UNC>
csr_exception_interface.pc[26] <> <UNC>
csr_exception_interface.pc[27] <> <UNC>
csr_exception_interface.pc[28] <> <UNC>
csr_exception_interface.pc[29] <> <UNC>
csr_exception_interface.pc[30] <> <UNC>
csr_exception_interface.pc[31] <> <UNC>
csr_exception_interface.code[0] <> <UNC>
csr_exception_interface.code[1] <> <UNC>
csr_exception_interface.code[2] <> <UNC>
csr_exception_interface.code[3] <> <UNC>
csr_exception_interface.valid <> <UNC>


|lab6|riscv:processor|tlb_interface:itlb
tlb_interface.flush_complete <> <UNC>
tlb_interface.flush <> <UNC>
tlb_interface.physical_address[0] <> <UNC>
tlb_interface.physical_address[1] <> <UNC>
tlb_interface.physical_address[2] <> <UNC>
tlb_interface.physical_address[3] <> <UNC>
tlb_interface.physical_address[4] <> <UNC>
tlb_interface.physical_address[5] <> <UNC>
tlb_interface.physical_address[6] <> <UNC>
tlb_interface.physical_address[7] <> <UNC>
tlb_interface.physical_address[8] <> <UNC>
tlb_interface.physical_address[9] <> <UNC>
tlb_interface.physical_address[10] <> <UNC>
tlb_interface.physical_address[11] <> <UNC>
tlb_interface.physical_address[12] <> <UNC>
tlb_interface.physical_address[13] <> <UNC>
tlb_interface.physical_address[14] <> <UNC>
tlb_interface.physical_address[15] <> <UNC>
tlb_interface.physical_address[16] <> <UNC>
tlb_interface.physical_address[17] <> <UNC>
tlb_interface.physical_address[18] <> <UNC>
tlb_interface.physical_address[19] <> <UNC>
tlb_interface.physical_address[20] <> <UNC>
tlb_interface.physical_address[21] <> <UNC>
tlb_interface.physical_address[22] <> <UNC>
tlb_interface.physical_address[23] <> <UNC>
tlb_interface.physical_address[24] <> <UNC>
tlb_interface.physical_address[25] <> <UNC>
tlb_interface.physical_address[26] <> <UNC>
tlb_interface.physical_address[27] <> <UNC>
tlb_interface.physical_address[28] <> <UNC>
tlb_interface.physical_address[29] <> <UNC>
tlb_interface.physical_address[30] <> <UNC>
tlb_interface.physical_address[31] <> <UNC>
tlb_interface.complete <> <UNC>
tlb_interface.execute <> <UNC>
tlb_interface.rnw <> <UNC>
tlb_interface.new_request <> <UNC>
tlb_interface.virtual_address[0] <> <UNC>
tlb_interface.virtual_address[1] <> <UNC>
tlb_interface.virtual_address[2] <> <UNC>
tlb_interface.virtual_address[3] <> <UNC>
tlb_interface.virtual_address[4] <> <UNC>
tlb_interface.virtual_address[5] <> <UNC>
tlb_interface.virtual_address[6] <> <UNC>
tlb_interface.virtual_address[7] <> <UNC>
tlb_interface.virtual_address[8] <> <UNC>
tlb_interface.virtual_address[9] <> <UNC>
tlb_interface.virtual_address[10] <> <UNC>
tlb_interface.virtual_address[11] <> <UNC>
tlb_interface.virtual_address[12] <> <UNC>
tlb_interface.virtual_address[13] <> <UNC>
tlb_interface.virtual_address[14] <> <UNC>
tlb_interface.virtual_address[15] <> <UNC>
tlb_interface.virtual_address[16] <> <UNC>
tlb_interface.virtual_address[17] <> <UNC>
tlb_interface.virtual_address[18] <> <UNC>
tlb_interface.virtual_address[19] <> <UNC>
tlb_interface.virtual_address[20] <> <UNC>
tlb_interface.virtual_address[21] <> <UNC>
tlb_interface.virtual_address[22] <> <UNC>
tlb_interface.virtual_address[23] <> <UNC>
tlb_interface.virtual_address[24] <> <UNC>
tlb_interface.virtual_address[25] <> <UNC>
tlb_interface.virtual_address[26] <> <UNC>
tlb_interface.virtual_address[27] <> <UNC>
tlb_interface.virtual_address[28] <> <UNC>
tlb_interface.virtual_address[29] <> <UNC>
tlb_interface.virtual_address[30] <> <UNC>
tlb_interface.virtual_address[31] <> <UNC>


|lab6|riscv:processor|tlb_interface:dtlb
tlb_interface.flush_complete <> <UNC>
tlb_interface.flush <> <UNC>
tlb_interface.physical_address[0] <> <UNC>
tlb_interface.physical_address[1] <> <UNC>
tlb_interface.physical_address[2] <> <UNC>
tlb_interface.physical_address[3] <> <UNC>
tlb_interface.physical_address[4] <> <UNC>
tlb_interface.physical_address[5] <> <UNC>
tlb_interface.physical_address[6] <> <UNC>
tlb_interface.physical_address[7] <> <UNC>
tlb_interface.physical_address[8] <> <UNC>
tlb_interface.physical_address[9] <> <UNC>
tlb_interface.physical_address[10] <> <UNC>
tlb_interface.physical_address[11] <> <UNC>
tlb_interface.physical_address[12] <> <UNC>
tlb_interface.physical_address[13] <> <UNC>
tlb_interface.physical_address[14] <> <UNC>
tlb_interface.physical_address[15] <> <UNC>
tlb_interface.physical_address[16] <> <UNC>
tlb_interface.physical_address[17] <> <UNC>
tlb_interface.physical_address[18] <> <UNC>
tlb_interface.physical_address[19] <> <UNC>
tlb_interface.physical_address[20] <> <UNC>
tlb_interface.physical_address[21] <> <UNC>
tlb_interface.physical_address[22] <> <UNC>
tlb_interface.physical_address[23] <> <UNC>
tlb_interface.physical_address[24] <> <UNC>
tlb_interface.physical_address[25] <> <UNC>
tlb_interface.physical_address[26] <> <UNC>
tlb_interface.physical_address[27] <> <UNC>
tlb_interface.physical_address[28] <> <UNC>
tlb_interface.physical_address[29] <> <UNC>
tlb_interface.physical_address[30] <> <UNC>
tlb_interface.physical_address[31] <> <UNC>
tlb_interface.complete <> <UNC>
tlb_interface.execute <> <UNC>
tlb_interface.rnw <> <UNC>
tlb_interface.new_request <> <UNC>
tlb_interface.virtual_address[0] <> <UNC>
tlb_interface.virtual_address[1] <> <UNC>
tlb_interface.virtual_address[2] <> <UNC>
tlb_interface.virtual_address[3] <> <UNC>
tlb_interface.virtual_address[4] <> <UNC>
tlb_interface.virtual_address[5] <> <UNC>
tlb_interface.virtual_address[6] <> <UNC>
tlb_interface.virtual_address[7] <> <UNC>
tlb_interface.virtual_address[8] <> <UNC>
tlb_interface.virtual_address[9] <> <UNC>
tlb_interface.virtual_address[10] <> <UNC>
tlb_interface.virtual_address[11] <> <UNC>
tlb_interface.virtual_address[12] <> <UNC>
tlb_interface.virtual_address[13] <> <UNC>
tlb_interface.virtual_address[14] <> <UNC>
tlb_interface.virtual_address[15] <> <UNC>
tlb_interface.virtual_address[16] <> <UNC>
tlb_interface.virtual_address[17] <> <UNC>
tlb_interface.virtual_address[18] <> <UNC>
tlb_interface.virtual_address[19] <> <UNC>
tlb_interface.virtual_address[20] <> <UNC>
tlb_interface.virtual_address[21] <> <UNC>
tlb_interface.virtual_address[22] <> <UNC>
tlb_interface.virtual_address[23] <> <UNC>
tlb_interface.virtual_address[24] <> <UNC>
tlb_interface.virtual_address[25] <> <UNC>
tlb_interface.virtual_address[26] <> <UNC>
tlb_interface.virtual_address[27] <> <UNC>
tlb_interface.virtual_address[28] <> <UNC>
tlb_interface.virtual_address[29] <> <UNC>
tlb_interface.virtual_address[30] <> <UNC>
tlb_interface.virtual_address[31] <> <UNC>


|lab6|riscv:processor|mmu_interface:immu
mmu_interface.privilege <> <UNC>
mmu_interface.pum <> <UNC>
mmu_interface.mxr <> <UNC>
mmu_interface.ppn[0] <> <UNC>
mmu_interface.ppn[1] <> <UNC>
mmu_interface.ppn[2] <> <UNC>
mmu_interface.ppn[3] <> <UNC>
mmu_interface.ppn[4] <> <UNC>
mmu_interface.ppn[5] <> <UNC>
mmu_interface.ppn[6] <> <UNC>
mmu_interface.ppn[7] <> <UNC>
mmu_interface.ppn[8] <> <UNC>
mmu_interface.ppn[9] <> <UNC>
mmu_interface.ppn[10] <> <UNC>
mmu_interface.ppn[11] <> <UNC>
mmu_interface.ppn[12] <> <UNC>
mmu_interface.ppn[13] <> <UNC>
mmu_interface.ppn[14] <> <UNC>
mmu_interface.ppn[15] <> <UNC>
mmu_interface.ppn[16] <> <UNC>
mmu_interface.ppn[17] <> <UNC>
mmu_interface.ppn[18] <> <UNC>
mmu_interface.ppn[19] <> <UNC>
mmu_interface.ppn[20] <> <UNC>
mmu_interface.ppn[21] <> <UNC>
mmu_interface.new_phys_addr[0] <> <UNC>
mmu_interface.new_phys_addr[1] <> <UNC>
mmu_interface.new_phys_addr[2] <> <UNC>
mmu_interface.new_phys_addr[3] <> <UNC>
mmu_interface.new_phys_addr[4] <> <UNC>
mmu_interface.new_phys_addr[5] <> <UNC>
mmu_interface.new_phys_addr[6] <> <UNC>
mmu_interface.new_phys_addr[7] <> <UNC>
mmu_interface.new_phys_addr[8] <> <UNC>
mmu_interface.new_phys_addr[9] <> <UNC>
mmu_interface.new_phys_addr[10] <> <UNC>
mmu_interface.new_phys_addr[11] <> <UNC>
mmu_interface.new_phys_addr[12] <> <UNC>
mmu_interface.new_phys_addr[13] <> <UNC>
mmu_interface.new_phys_addr[14] <> <UNC>
mmu_interface.new_phys_addr[15] <> <UNC>
mmu_interface.new_phys_addr[16] <> <UNC>
mmu_interface.new_phys_addr[17] <> <UNC>
mmu_interface.new_phys_addr[18] <> <UNC>
mmu_interface.new_phys_addr[19] <> <UNC>
mmu_interface.write_entry <> <UNC>
mmu_interface.virtual_address[0] <> <UNC>
mmu_interface.virtual_address[1] <> <UNC>
mmu_interface.virtual_address[2] <> <UNC>
mmu_interface.virtual_address[3] <> <UNC>
mmu_interface.virtual_address[4] <> <UNC>
mmu_interface.virtual_address[5] <> <UNC>
mmu_interface.virtual_address[6] <> <UNC>
mmu_interface.virtual_address[7] <> <UNC>
mmu_interface.virtual_address[8] <> <UNC>
mmu_interface.virtual_address[9] <> <UNC>
mmu_interface.virtual_address[10] <> <UNC>
mmu_interface.virtual_address[11] <> <UNC>
mmu_interface.virtual_address[12] <> <UNC>
mmu_interface.virtual_address[13] <> <UNC>
mmu_interface.virtual_address[14] <> <UNC>
mmu_interface.virtual_address[15] <> <UNC>
mmu_interface.virtual_address[16] <> <UNC>
mmu_interface.virtual_address[17] <> <UNC>
mmu_interface.virtual_address[18] <> <UNC>
mmu_interface.virtual_address[19] <> <UNC>
mmu_interface.virtual_address[20] <> <UNC>
mmu_interface.virtual_address[21] <> <UNC>
mmu_interface.virtual_address[22] <> <UNC>
mmu_interface.virtual_address[23] <> <UNC>
mmu_interface.virtual_address[24] <> <UNC>
mmu_interface.virtual_address[25] <> <UNC>
mmu_interface.virtual_address[26] <> <UNC>
mmu_interface.virtual_address[27] <> <UNC>
mmu_interface.virtual_address[28] <> <UNC>
mmu_interface.virtual_address[29] <> <UNC>
mmu_interface.virtual_address[30] <> <UNC>
mmu_interface.virtual_address[31] <> <UNC>
mmu_interface.rnw <> <UNC>
mmu_interface.execute <> <UNC>
mmu_interface.new_request <> <UNC>


|lab6|riscv:processor|mmu_interface:dmmu
mmu_interface.privilege <> <UNC>
mmu_interface.pum <> <UNC>
mmu_interface.mxr <> <UNC>
mmu_interface.ppn[0] <> <UNC>
mmu_interface.ppn[1] <> <UNC>
mmu_interface.ppn[2] <> <UNC>
mmu_interface.ppn[3] <> <UNC>
mmu_interface.ppn[4] <> <UNC>
mmu_interface.ppn[5] <> <UNC>
mmu_interface.ppn[6] <> <UNC>
mmu_interface.ppn[7] <> <UNC>
mmu_interface.ppn[8] <> <UNC>
mmu_interface.ppn[9] <> <UNC>
mmu_interface.ppn[10] <> <UNC>
mmu_interface.ppn[11] <> <UNC>
mmu_interface.ppn[12] <> <UNC>
mmu_interface.ppn[13] <> <UNC>
mmu_interface.ppn[14] <> <UNC>
mmu_interface.ppn[15] <> <UNC>
mmu_interface.ppn[16] <> <UNC>
mmu_interface.ppn[17] <> <UNC>
mmu_interface.ppn[18] <> <UNC>
mmu_interface.ppn[19] <> <UNC>
mmu_interface.ppn[20] <> <UNC>
mmu_interface.ppn[21] <> <UNC>
mmu_interface.new_phys_addr[0] <> <UNC>
mmu_interface.new_phys_addr[1] <> <UNC>
mmu_interface.new_phys_addr[2] <> <UNC>
mmu_interface.new_phys_addr[3] <> <UNC>
mmu_interface.new_phys_addr[4] <> <UNC>
mmu_interface.new_phys_addr[5] <> <UNC>
mmu_interface.new_phys_addr[6] <> <UNC>
mmu_interface.new_phys_addr[7] <> <UNC>
mmu_interface.new_phys_addr[8] <> <UNC>
mmu_interface.new_phys_addr[9] <> <UNC>
mmu_interface.new_phys_addr[10] <> <UNC>
mmu_interface.new_phys_addr[11] <> <UNC>
mmu_interface.new_phys_addr[12] <> <UNC>
mmu_interface.new_phys_addr[13] <> <UNC>
mmu_interface.new_phys_addr[14] <> <UNC>
mmu_interface.new_phys_addr[15] <> <UNC>
mmu_interface.new_phys_addr[16] <> <UNC>
mmu_interface.new_phys_addr[17] <> <UNC>
mmu_interface.new_phys_addr[18] <> <UNC>
mmu_interface.new_phys_addr[19] <> <UNC>
mmu_interface.write_entry <> <UNC>
mmu_interface.virtual_address[0] <> <UNC>
mmu_interface.virtual_address[1] <> <UNC>
mmu_interface.virtual_address[2] <> <UNC>
mmu_interface.virtual_address[3] <> <UNC>
mmu_interface.virtual_address[4] <> <UNC>
mmu_interface.virtual_address[5] <> <UNC>
mmu_interface.virtual_address[6] <> <UNC>
mmu_interface.virtual_address[7] <> <UNC>
mmu_interface.virtual_address[8] <> <UNC>
mmu_interface.virtual_address[9] <> <UNC>
mmu_interface.virtual_address[10] <> <UNC>
mmu_interface.virtual_address[11] <> <UNC>
mmu_interface.virtual_address[12] <> <UNC>
mmu_interface.virtual_address[13] <> <UNC>
mmu_interface.virtual_address[14] <> <UNC>
mmu_interface.virtual_address[15] <> <UNC>
mmu_interface.virtual_address[16] <> <UNC>
mmu_interface.virtual_address[17] <> <UNC>
mmu_interface.virtual_address[18] <> <UNC>
mmu_interface.virtual_address[19] <> <UNC>
mmu_interface.virtual_address[20] <> <UNC>
mmu_interface.virtual_address[21] <> <UNC>
mmu_interface.virtual_address[22] <> <UNC>
mmu_interface.virtual_address[23] <> <UNC>
mmu_interface.virtual_address[24] <> <UNC>
mmu_interface.virtual_address[25] <> <UNC>
mmu_interface.virtual_address[26] <> <UNC>
mmu_interface.virtual_address[27] <> <UNC>
mmu_interface.virtual_address[28] <> <UNC>
mmu_interface.virtual_address[29] <> <UNC>
mmu_interface.virtual_address[30] <> <UNC>
mmu_interface.virtual_address[31] <> <UNC>
mmu_interface.rnw <> <UNC>
mmu_interface.execute <> <UNC>
mmu_interface.new_request <> <UNC>


|lab6|riscv:processor|branch_table:bt_block
clk => branch_table_tag_ram.we_a.CLK
clk => branch_table_tag_ram.waddr_a[9].CLK
clk => branch_table_tag_ram.waddr_a[8].CLK
clk => branch_table_tag_ram.waddr_a[7].CLK
clk => branch_table_tag_ram.waddr_a[6].CLK
clk => branch_table_tag_ram.waddr_a[5].CLK
clk => branch_table_tag_ram.waddr_a[4].CLK
clk => branch_table_tag_ram.waddr_a[3].CLK
clk => branch_table_tag_ram.waddr_a[2].CLK
clk => branch_table_tag_ram.waddr_a[1].CLK
clk => branch_table_tag_ram.waddr_a[0].CLK
clk => branch_table_tag_ram.data_a[21].CLK
clk => branch_table_tag_ram.data_a[20].CLK
clk => branch_table_tag_ram.data_a[19].CLK
clk => branch_table_tag_ram.data_a[18].CLK
clk => branch_table_tag_ram.data_a[17].CLK
clk => branch_table_tag_ram.data_a[16].CLK
clk => branch_table_tag_ram.data_a[15].CLK
clk => branch_table_tag_ram.data_a[14].CLK
clk => branch_table_tag_ram.data_a[13].CLK
clk => branch_table_tag_ram.data_a[12].CLK
clk => branch_table_tag_ram.data_a[11].CLK
clk => branch_table_tag_ram.data_a[10].CLK
clk => branch_table_tag_ram.data_a[9].CLK
clk => branch_table_tag_ram.data_a[8].CLK
clk => branch_table_tag_ram.data_a[7].CLK
clk => branch_table_tag_ram.data_a[6].CLK
clk => branch_table_tag_ram.data_a[5].CLK
clk => branch_table_tag_ram.data_a[4].CLK
clk => branch_table_tag_ram.data_a[3].CLK
clk => branch_table_tag_ram.data_a[2].CLK
clk => branch_table_tag_ram.data_a[1].CLK
clk => branch_table_tag_ram.data_a[0].CLK
clk => branch_table_addr_ram.we_a.CLK
clk => branch_table_addr_ram.waddr_a[9].CLK
clk => branch_table_addr_ram.waddr_a[8].CLK
clk => branch_table_addr_ram.waddr_a[7].CLK
clk => branch_table_addr_ram.waddr_a[6].CLK
clk => branch_table_addr_ram.waddr_a[5].CLK
clk => branch_table_addr_ram.waddr_a[4].CLK
clk => branch_table_addr_ram.waddr_a[3].CLK
clk => branch_table_addr_ram.waddr_a[2].CLK
clk => branch_table_addr_ram.waddr_a[1].CLK
clk => branch_table_addr_ram.waddr_a[0].CLK
clk => branch_table_addr_ram.data_a[31].CLK
clk => branch_table_addr_ram.data_a[30].CLK
clk => branch_table_addr_ram.data_a[29].CLK
clk => branch_table_addr_ram.data_a[28].CLK
clk => branch_table_addr_ram.data_a[27].CLK
clk => branch_table_addr_ram.data_a[26].CLK
clk => branch_table_addr_ram.data_a[25].CLK
clk => branch_table_addr_ram.data_a[24].CLK
clk => branch_table_addr_ram.data_a[23].CLK
clk => branch_table_addr_ram.data_a[22].CLK
clk => branch_table_addr_ram.data_a[21].CLK
clk => branch_table_addr_ram.data_a[20].CLK
clk => branch_table_addr_ram.data_a[19].CLK
clk => branch_table_addr_ram.data_a[18].CLK
clk => branch_table_addr_ram.data_a[17].CLK
clk => branch_table_addr_ram.data_a[16].CLK
clk => branch_table_addr_ram.data_a[15].CLK
clk => branch_table_addr_ram.data_a[14].CLK
clk => branch_table_addr_ram.data_a[13].CLK
clk => branch_table_addr_ram.data_a[12].CLK
clk => branch_table_addr_ram.data_a[11].CLK
clk => branch_table_addr_ram.data_a[10].CLK
clk => branch_table_addr_ram.data_a[9].CLK
clk => branch_table_addr_ram.data_a[8].CLK
clk => branch_table_addr_ram.data_a[7].CLK
clk => branch_table_addr_ram.data_a[6].CLK
clk => branch_table_addr_ram.data_a[5].CLK
clk => branch_table_addr_ram.data_a[4].CLK
clk => branch_table_addr_ram.data_a[3].CLK
clk => branch_table_addr_ram.data_a[2].CLK
clk => branch_table_addr_ram.data_a[1].CLK
clk => branch_table_addr_ram.data_a[0].CLK
clk => bt_on.CLK
clk => predicted_pc[0].CLK
clk => predicted_pc[1].CLK
clk => predicted_pc[2].CLK
clk => predicted_pc[3].CLK
clk => predicted_pc[4].CLK
clk => predicted_pc[5].CLK
clk => predicted_pc[6].CLK
clk => predicted_pc[7].CLK
clk => predicted_pc[8].CLK
clk => predicted_pc[9].CLK
clk => predicted_pc[10].CLK
clk => predicted_pc[11].CLK
clk => predicted_pc[12].CLK
clk => predicted_pc[13].CLK
clk => predicted_pc[14].CLK
clk => predicted_pc[15].CLK
clk => predicted_pc[16].CLK
clk => predicted_pc[17].CLK
clk => predicted_pc[18].CLK
clk => predicted_pc[19].CLK
clk => predicted_pc[20].CLK
clk => predicted_pc[21].CLK
clk => predicted_pc[22].CLK
clk => predicted_pc[23].CLK
clk => predicted_pc[24].CLK
clk => predicted_pc[25].CLK
clk => predicted_pc[26].CLK
clk => predicted_pc[27].CLK
clk => predicted_pc[28].CLK
clk => predicted_pc[29].CLK
clk => predicted_pc[30].CLK
clk => predicted_pc[31].CLK
clk => if_entry.prediction.CLK
clk => if_entry.tag[0].CLK
clk => if_entry.tag[1].CLK
clk => if_entry.tag[2].CLK
clk => if_entry.tag[3].CLK
clk => if_entry.tag[4].CLK
clk => if_entry.tag[5].CLK
clk => if_entry.tag[6].CLK
clk => if_entry.tag[7].CLK
clk => if_entry.tag[8].CLK
clk => if_entry.tag[9].CLK
clk => if_entry.tag[10].CLK
clk => if_entry.tag[11].CLK
clk => if_entry.tag[12].CLK
clk => if_entry.tag[13].CLK
clk => if_entry.tag[14].CLK
clk => if_entry.tag[15].CLK
clk => if_entry.tag[16].CLK
clk => if_entry.tag[17].CLK
clk => if_entry.tag[18].CLK
clk => if_entry.tag[19].CLK
clk => if_entry.valid.CLK
clk => branch_table_tag_ram.CLK0
clk => branch_table_addr_ram.CLK0
rst => bt_on.OUTPUTSELECT
bt.flush <= miss_predict.DB_MAX_OUTPUT_PORT_TYPE
bt.use_prediction <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
bt.prediction <= if_entry.prediction.DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[0] <= predicted_pc[0].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[1] <= predicted_pc[1].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[2] <= predicted_pc[2].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[3] <= predicted_pc[3].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[4] <= predicted_pc[4].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[5] <= predicted_pc[5].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[6] <= predicted_pc[6].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[7] <= predicted_pc[7].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[8] <= predicted_pc[8].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[9] <= predicted_pc[9].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[10] <= predicted_pc[10].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[11] <= predicted_pc[11].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[12] <= predicted_pc[12].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[13] <= predicted_pc[13].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[14] <= predicted_pc[14].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[15] <= predicted_pc[15].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[16] <= predicted_pc[16].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[17] <= predicted_pc[17].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[18] <= predicted_pc[18].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[19] <= predicted_pc[19].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[20] <= predicted_pc[20].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[21] <= predicted_pc[21].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[22] <= predicted_pc[22].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[23] <= predicted_pc[23].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[24] <= predicted_pc[24].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[25] <= predicted_pc[25].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[26] <= predicted_pc[26].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[27] <= predicted_pc[27].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[28] <= predicted_pc[28].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[29] <= predicted_pc[29].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[30] <= predicted_pc[30].DB_MAX_OUTPUT_PORT_TYPE
bt.predicted_pc[31] <= predicted_pc[31].DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc_valid => tag_match.IN1
bt.prediction_dec => ~NO_FANOUT~
bt.branch_ex => miss_predict.IN1
bt.branch_ex => bt_on.OUTPUTSELECT
bt.branch_ex => branch_table_tag_ram.we_a.DATAIN
bt.branch_ex => branch_table_addr_ram.we_a.DATAIN
bt.branch_ex => branch_table_tag_ram.WE
bt.branch_ex => branch_table_addr_ram.WE
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => branch_table_addr_ram.OUTPUTSELECT
bt.branch_taken => miss_predict.IN1
bt.branch_taken => branch_table_tag_ram.data_a[0].DATAIN
bt.branch_taken => miss_predict.IN1
bt.branch_taken => branch_table_tag_ram.DATAIN
bt.jump_pc[0] => branch_table_addr_ram.DATAB
bt.jump_pc[0] => Equal0.IN63
bt.jump_pc[1] => branch_table_addr_ram.DATAB
bt.jump_pc[1] => Equal0.IN62
bt.jump_pc[2] => branch_table_addr_ram.DATAB
bt.jump_pc[2] => Equal0.IN61
bt.jump_pc[3] => branch_table_addr_ram.DATAB
bt.jump_pc[3] => Equal0.IN60
bt.jump_pc[4] => branch_table_addr_ram.DATAB
bt.jump_pc[4] => Equal0.IN59
bt.jump_pc[5] => branch_table_addr_ram.DATAB
bt.jump_pc[5] => Equal0.IN58
bt.jump_pc[6] => branch_table_addr_ram.DATAB
bt.jump_pc[6] => Equal0.IN57
bt.jump_pc[7] => branch_table_addr_ram.DATAB
bt.jump_pc[7] => Equal0.IN56
bt.jump_pc[8] => branch_table_addr_ram.DATAB
bt.jump_pc[8] => Equal0.IN55
bt.jump_pc[9] => branch_table_addr_ram.DATAB
bt.jump_pc[9] => Equal0.IN54
bt.jump_pc[10] => branch_table_addr_ram.DATAB
bt.jump_pc[10] => Equal0.IN53
bt.jump_pc[11] => branch_table_addr_ram.DATAB
bt.jump_pc[11] => Equal0.IN52
bt.jump_pc[12] => branch_table_addr_ram.DATAB
bt.jump_pc[12] => Equal0.IN51
bt.jump_pc[13] => branch_table_addr_ram.DATAB
bt.jump_pc[13] => Equal0.IN50
bt.jump_pc[14] => branch_table_addr_ram.DATAB
bt.jump_pc[14] => Equal0.IN49
bt.jump_pc[15] => branch_table_addr_ram.DATAB
bt.jump_pc[15] => Equal0.IN48
bt.jump_pc[16] => branch_table_addr_ram.DATAB
bt.jump_pc[16] => Equal0.IN47
bt.jump_pc[17] => branch_table_addr_ram.DATAB
bt.jump_pc[17] => Equal0.IN46
bt.jump_pc[18] => branch_table_addr_ram.DATAB
bt.jump_pc[18] => Equal0.IN45
bt.jump_pc[19] => branch_table_addr_ram.DATAB
bt.jump_pc[19] => Equal0.IN44
bt.jump_pc[20] => branch_table_addr_ram.DATAB
bt.jump_pc[20] => Equal0.IN43
bt.jump_pc[21] => branch_table_addr_ram.DATAB
bt.jump_pc[21] => Equal0.IN42
bt.jump_pc[22] => branch_table_addr_ram.DATAB
bt.jump_pc[22] => Equal0.IN41
bt.jump_pc[23] => branch_table_addr_ram.DATAB
bt.jump_pc[23] => Equal0.IN40
bt.jump_pc[24] => branch_table_addr_ram.DATAB
bt.jump_pc[24] => Equal0.IN39
bt.jump_pc[25] => branch_table_addr_ram.DATAB
bt.jump_pc[25] => Equal0.IN38
bt.jump_pc[26] => branch_table_addr_ram.DATAB
bt.jump_pc[26] => Equal0.IN37
bt.jump_pc[27] => branch_table_addr_ram.DATAB
bt.jump_pc[27] => Equal0.IN36
bt.jump_pc[28] => branch_table_addr_ram.DATAB
bt.jump_pc[28] => Equal0.IN35
bt.jump_pc[29] => branch_table_addr_ram.DATAB
bt.jump_pc[29] => Equal0.IN34
bt.jump_pc[30] => branch_table_addr_ram.DATAB
bt.jump_pc[30] => Equal0.IN33
bt.jump_pc[31] => branch_table_addr_ram.DATAB
bt.jump_pc[31] => Equal0.IN32
bt.njump_pc[0] => branch_table_addr_ram.DATAA
bt.njump_pc[0] => Equal1.IN63
bt.njump_pc[1] => branch_table_addr_ram.DATAA
bt.njump_pc[1] => Equal1.IN62
bt.njump_pc[2] => branch_table_addr_ram.DATAA
bt.njump_pc[2] => Equal1.IN61
bt.njump_pc[3] => branch_table_addr_ram.DATAA
bt.njump_pc[3] => Equal1.IN60
bt.njump_pc[4] => branch_table_addr_ram.DATAA
bt.njump_pc[4] => Equal1.IN59
bt.njump_pc[5] => branch_table_addr_ram.DATAA
bt.njump_pc[5] => Equal1.IN58
bt.njump_pc[6] => branch_table_addr_ram.DATAA
bt.njump_pc[6] => Equal1.IN57
bt.njump_pc[7] => branch_table_addr_ram.DATAA
bt.njump_pc[7] => Equal1.IN56
bt.njump_pc[8] => branch_table_addr_ram.DATAA
bt.njump_pc[8] => Equal1.IN55
bt.njump_pc[9] => branch_table_addr_ram.DATAA
bt.njump_pc[9] => Equal1.IN54
bt.njump_pc[10] => branch_table_addr_ram.DATAA
bt.njump_pc[10] => Equal1.IN53
bt.njump_pc[11] => branch_table_addr_ram.DATAA
bt.njump_pc[11] => Equal1.IN52
bt.njump_pc[12] => branch_table_addr_ram.DATAA
bt.njump_pc[12] => Equal1.IN51
bt.njump_pc[13] => branch_table_addr_ram.DATAA
bt.njump_pc[13] => Equal1.IN50
bt.njump_pc[14] => branch_table_addr_ram.DATAA
bt.njump_pc[14] => Equal1.IN49
bt.njump_pc[15] => branch_table_addr_ram.DATAA
bt.njump_pc[15] => Equal1.IN48
bt.njump_pc[16] => branch_table_addr_ram.DATAA
bt.njump_pc[16] => Equal1.IN47
bt.njump_pc[17] => branch_table_addr_ram.DATAA
bt.njump_pc[17] => Equal1.IN46
bt.njump_pc[18] => branch_table_addr_ram.DATAA
bt.njump_pc[18] => Equal1.IN45
bt.njump_pc[19] => branch_table_addr_ram.DATAA
bt.njump_pc[19] => Equal1.IN44
bt.njump_pc[20] => branch_table_addr_ram.DATAA
bt.njump_pc[20] => Equal1.IN43
bt.njump_pc[21] => branch_table_addr_ram.DATAA
bt.njump_pc[21] => Equal1.IN42
bt.njump_pc[22] => branch_table_addr_ram.DATAA
bt.njump_pc[22] => Equal1.IN41
bt.njump_pc[23] => branch_table_addr_ram.DATAA
bt.njump_pc[23] => Equal1.IN40
bt.njump_pc[24] => branch_table_addr_ram.DATAA
bt.njump_pc[24] => Equal1.IN39
bt.njump_pc[25] => branch_table_addr_ram.DATAA
bt.njump_pc[25] => Equal1.IN38
bt.njump_pc[26] => branch_table_addr_ram.DATAA
bt.njump_pc[26] => Equal1.IN37
bt.njump_pc[27] => branch_table_addr_ram.DATAA
bt.njump_pc[27] => Equal1.IN36
bt.njump_pc[28] => branch_table_addr_ram.DATAA
bt.njump_pc[28] => Equal1.IN35
bt.njump_pc[29] => branch_table_addr_ram.DATAA
bt.njump_pc[29] => Equal1.IN34
bt.njump_pc[30] => branch_table_addr_ram.DATAA
bt.njump_pc[30] => Equal1.IN33
bt.njump_pc[31] => branch_table_addr_ram.DATAA
bt.njump_pc[31] => Equal1.IN32
bt.next_pc[0] => ~NO_FANOUT~
bt.next_pc[1] => ~NO_FANOUT~
bt.next_pc[2] => branch_table_tag_ram.RADDR
bt.next_pc[2] => branch_table_addr_ram.RADDR
bt.next_pc[3] => branch_table_tag_ram.RADDR1
bt.next_pc[3] => branch_table_addr_ram.RADDR1
bt.next_pc[4] => branch_table_tag_ram.RADDR2
bt.next_pc[4] => branch_table_addr_ram.RADDR2
bt.next_pc[5] => branch_table_tag_ram.RADDR3
bt.next_pc[5] => branch_table_addr_ram.RADDR3
bt.next_pc[6] => branch_table_tag_ram.RADDR4
bt.next_pc[6] => branch_table_addr_ram.RADDR4
bt.next_pc[7] => branch_table_tag_ram.RADDR5
bt.next_pc[7] => branch_table_addr_ram.RADDR5
bt.next_pc[8] => branch_table_tag_ram.RADDR6
bt.next_pc[8] => branch_table_addr_ram.RADDR6
bt.next_pc[9] => branch_table_tag_ram.RADDR7
bt.next_pc[9] => branch_table_addr_ram.RADDR7
bt.next_pc[10] => branch_table_tag_ram.RADDR8
bt.next_pc[10] => branch_table_addr_ram.RADDR8
bt.next_pc[11] => branch_table_tag_ram.RADDR9
bt.next_pc[11] => branch_table_addr_ram.RADDR9
bt.next_pc[12] => ~NO_FANOUT~
bt.next_pc[13] => ~NO_FANOUT~
bt.next_pc[14] => ~NO_FANOUT~
bt.next_pc[15] => ~NO_FANOUT~
bt.next_pc[16] => ~NO_FANOUT~
bt.next_pc[17] => ~NO_FANOUT~
bt.next_pc[18] => ~NO_FANOUT~
bt.next_pc[19] => ~NO_FANOUT~
bt.next_pc[20] => ~NO_FANOUT~
bt.next_pc[21] => ~NO_FANOUT~
bt.next_pc[22] => ~NO_FANOUT~
bt.next_pc[23] => ~NO_FANOUT~
bt.next_pc[24] => ~NO_FANOUT~
bt.next_pc[25] => ~NO_FANOUT~
bt.next_pc[26] => ~NO_FANOUT~
bt.next_pc[27] => ~NO_FANOUT~
bt.next_pc[28] => ~NO_FANOUT~
bt.next_pc[29] => ~NO_FANOUT~
bt.next_pc[30] => ~NO_FANOUT~
bt.next_pc[31] => ~NO_FANOUT~
bt.ex_pc[0] => ~NO_FANOUT~
bt.ex_pc[1] => ~NO_FANOUT~
bt.ex_pc[2] => branch_table_tag_ram.waddr_a[0].DATAIN
bt.ex_pc[2] => branch_table_addr_ram.waddr_a[0].DATAIN
bt.ex_pc[2] => branch_table_tag_ram.WADDR
bt.ex_pc[2] => branch_table_addr_ram.WADDR
bt.ex_pc[3] => branch_table_tag_ram.waddr_a[1].DATAIN
bt.ex_pc[3] => branch_table_addr_ram.waddr_a[1].DATAIN
bt.ex_pc[3] => branch_table_tag_ram.WADDR1
bt.ex_pc[3] => branch_table_addr_ram.WADDR1
bt.ex_pc[4] => branch_table_tag_ram.waddr_a[2].DATAIN
bt.ex_pc[4] => branch_table_addr_ram.waddr_a[2].DATAIN
bt.ex_pc[4] => branch_table_tag_ram.WADDR2
bt.ex_pc[4] => branch_table_addr_ram.WADDR2
bt.ex_pc[5] => branch_table_tag_ram.waddr_a[3].DATAIN
bt.ex_pc[5] => branch_table_addr_ram.waddr_a[3].DATAIN
bt.ex_pc[5] => branch_table_tag_ram.WADDR3
bt.ex_pc[5] => branch_table_addr_ram.WADDR3
bt.ex_pc[6] => branch_table_tag_ram.waddr_a[4].DATAIN
bt.ex_pc[6] => branch_table_addr_ram.waddr_a[4].DATAIN
bt.ex_pc[6] => branch_table_tag_ram.WADDR4
bt.ex_pc[6] => branch_table_addr_ram.WADDR4
bt.ex_pc[7] => branch_table_tag_ram.waddr_a[5].DATAIN
bt.ex_pc[7] => branch_table_addr_ram.waddr_a[5].DATAIN
bt.ex_pc[7] => branch_table_tag_ram.WADDR5
bt.ex_pc[7] => branch_table_addr_ram.WADDR5
bt.ex_pc[8] => branch_table_tag_ram.waddr_a[6].DATAIN
bt.ex_pc[8] => branch_table_addr_ram.waddr_a[6].DATAIN
bt.ex_pc[8] => branch_table_tag_ram.WADDR6
bt.ex_pc[8] => branch_table_addr_ram.WADDR6
bt.ex_pc[9] => branch_table_tag_ram.waddr_a[7].DATAIN
bt.ex_pc[9] => branch_table_addr_ram.waddr_a[7].DATAIN
bt.ex_pc[9] => branch_table_tag_ram.WADDR7
bt.ex_pc[9] => branch_table_addr_ram.WADDR7
bt.ex_pc[10] => branch_table_tag_ram.waddr_a[8].DATAIN
bt.ex_pc[10] => branch_table_addr_ram.waddr_a[8].DATAIN
bt.ex_pc[10] => branch_table_tag_ram.WADDR8
bt.ex_pc[10] => branch_table_addr_ram.WADDR8
bt.ex_pc[11] => branch_table_tag_ram.waddr_a[9].DATAIN
bt.ex_pc[11] => branch_table_addr_ram.waddr_a[9].DATAIN
bt.ex_pc[11] => branch_table_tag_ram.WADDR9
bt.ex_pc[11] => branch_table_addr_ram.WADDR9
bt.ex_pc[12] => branch_table_tag_ram.data_a[1].DATAIN
bt.ex_pc[12] => branch_table_tag_ram.DATAIN1
bt.ex_pc[13] => branch_table_tag_ram.data_a[2].DATAIN
bt.ex_pc[13] => branch_table_tag_ram.DATAIN2
bt.ex_pc[14] => branch_table_tag_ram.data_a[3].DATAIN
bt.ex_pc[14] => branch_table_tag_ram.DATAIN3
bt.ex_pc[15] => branch_table_tag_ram.data_a[4].DATAIN
bt.ex_pc[15] => branch_table_tag_ram.DATAIN4
bt.ex_pc[16] => branch_table_tag_ram.data_a[5].DATAIN
bt.ex_pc[16] => branch_table_tag_ram.DATAIN5
bt.ex_pc[17] => branch_table_tag_ram.data_a[6].DATAIN
bt.ex_pc[17] => branch_table_tag_ram.DATAIN6
bt.ex_pc[18] => branch_table_tag_ram.data_a[7].DATAIN
bt.ex_pc[18] => branch_table_tag_ram.DATAIN7
bt.ex_pc[19] => branch_table_tag_ram.data_a[8].DATAIN
bt.ex_pc[19] => branch_table_tag_ram.DATAIN8
bt.ex_pc[20] => branch_table_tag_ram.data_a[9].DATAIN
bt.ex_pc[20] => branch_table_tag_ram.DATAIN9
bt.ex_pc[21] => branch_table_tag_ram.data_a[10].DATAIN
bt.ex_pc[21] => branch_table_tag_ram.DATAIN10
bt.ex_pc[22] => branch_table_tag_ram.data_a[11].DATAIN
bt.ex_pc[22] => branch_table_tag_ram.DATAIN11
bt.ex_pc[23] => branch_table_tag_ram.data_a[12].DATAIN
bt.ex_pc[23] => branch_table_tag_ram.DATAIN12
bt.ex_pc[24] => branch_table_tag_ram.data_a[13].DATAIN
bt.ex_pc[24] => branch_table_tag_ram.DATAIN13
bt.ex_pc[25] => branch_table_tag_ram.data_a[14].DATAIN
bt.ex_pc[25] => branch_table_tag_ram.DATAIN14
bt.ex_pc[26] => branch_table_tag_ram.data_a[15].DATAIN
bt.ex_pc[26] => branch_table_tag_ram.DATAIN15
bt.ex_pc[27] => branch_table_tag_ram.data_a[16].DATAIN
bt.ex_pc[27] => branch_table_tag_ram.DATAIN16
bt.ex_pc[28] => branch_table_tag_ram.data_a[17].DATAIN
bt.ex_pc[28] => branch_table_tag_ram.DATAIN17
bt.ex_pc[29] => branch_table_tag_ram.data_a[18].DATAIN
bt.ex_pc[29] => branch_table_tag_ram.DATAIN18
bt.ex_pc[30] => branch_table_tag_ram.data_a[19].DATAIN
bt.ex_pc[30] => branch_table_tag_ram.DATAIN19
bt.ex_pc[31] => branch_table_tag_ram.data_a[20].DATAIN
bt.ex_pc[31] => branch_table_tag_ram.DATAIN20
bt.dec_pc[0] => Equal0.IN31
bt.dec_pc[0] => Equal1.IN31
bt.dec_pc[1] => Equal0.IN30
bt.dec_pc[1] => Equal1.IN30
bt.dec_pc[2] => Equal0.IN29
bt.dec_pc[2] => Equal1.IN29
bt.dec_pc[3] => Equal0.IN28
bt.dec_pc[3] => Equal1.IN28
bt.dec_pc[4] => Equal0.IN27
bt.dec_pc[4] => Equal1.IN27
bt.dec_pc[5] => Equal0.IN26
bt.dec_pc[5] => Equal1.IN26
bt.dec_pc[6] => Equal0.IN25
bt.dec_pc[6] => Equal1.IN25
bt.dec_pc[7] => Equal0.IN24
bt.dec_pc[7] => Equal1.IN24
bt.dec_pc[8] => Equal0.IN23
bt.dec_pc[8] => Equal1.IN23
bt.dec_pc[9] => Equal0.IN22
bt.dec_pc[9] => Equal1.IN22
bt.dec_pc[10] => Equal0.IN21
bt.dec_pc[10] => Equal1.IN21
bt.dec_pc[11] => Equal0.IN20
bt.dec_pc[11] => Equal1.IN20
bt.dec_pc[12] => Equal0.IN19
bt.dec_pc[12] => Equal1.IN19
bt.dec_pc[13] => Equal0.IN18
bt.dec_pc[13] => Equal1.IN18
bt.dec_pc[14] => Equal0.IN17
bt.dec_pc[14] => Equal1.IN17
bt.dec_pc[15] => Equal0.IN16
bt.dec_pc[15] => Equal1.IN16
bt.dec_pc[16] => Equal0.IN15
bt.dec_pc[16] => Equal1.IN15
bt.dec_pc[17] => Equal0.IN14
bt.dec_pc[17] => Equal1.IN14
bt.dec_pc[18] => Equal0.IN13
bt.dec_pc[18] => Equal1.IN13
bt.dec_pc[19] => Equal0.IN12
bt.dec_pc[19] => Equal1.IN12
bt.dec_pc[20] => Equal0.IN11
bt.dec_pc[20] => Equal1.IN11
bt.dec_pc[21] => Equal0.IN10
bt.dec_pc[21] => Equal1.IN10
bt.dec_pc[22] => Equal0.IN9
bt.dec_pc[22] => Equal1.IN9
bt.dec_pc[23] => Equal0.IN8
bt.dec_pc[23] => Equal1.IN8
bt.dec_pc[24] => Equal0.IN7
bt.dec_pc[24] => Equal1.IN7
bt.dec_pc[25] => Equal0.IN6
bt.dec_pc[25] => Equal1.IN6
bt.dec_pc[26] => Equal0.IN5
bt.dec_pc[26] => Equal1.IN5
bt.dec_pc[27] => Equal0.IN4
bt.dec_pc[27] => Equal1.IN4
bt.dec_pc[28] => Equal0.IN3
bt.dec_pc[28] => Equal1.IN3
bt.dec_pc[29] => Equal0.IN2
bt.dec_pc[29] => Equal1.IN2
bt.dec_pc[30] => Equal0.IN1
bt.dec_pc[30] => Equal1.IN1
bt.dec_pc[31] => Equal0.IN0
bt.dec_pc[31] => Equal1.IN0
bt.if_pc[0] => ~NO_FANOUT~
bt.if_pc[1] => ~NO_FANOUT~
bt.if_pc[2] => ~NO_FANOUT~
bt.if_pc[3] => ~NO_FANOUT~
bt.if_pc[4] => ~NO_FANOUT~
bt.if_pc[5] => ~NO_FANOUT~
bt.if_pc[6] => ~NO_FANOUT~
bt.if_pc[7] => ~NO_FANOUT~
bt.if_pc[8] => ~NO_FANOUT~
bt.if_pc[9] => ~NO_FANOUT~
bt.if_pc[10] => ~NO_FANOUT~
bt.if_pc[11] => ~NO_FANOUT~
bt.if_pc[12] => Equal2.IN20
bt.if_pc[13] => Equal2.IN19
bt.if_pc[14] => Equal2.IN18
bt.if_pc[15] => Equal2.IN17
bt.if_pc[16] => Equal2.IN16
bt.if_pc[17] => Equal2.IN15
bt.if_pc[18] => Equal2.IN14
bt.if_pc[19] => Equal2.IN13
bt.if_pc[20] => Equal2.IN12
bt.if_pc[21] => Equal2.IN11
bt.if_pc[22] => Equal2.IN10
bt.if_pc[23] => Equal2.IN9
bt.if_pc[24] => Equal2.IN8
bt.if_pc[25] => Equal2.IN7
bt.if_pc[26] => Equal2.IN6
bt.if_pc[27] => Equal2.IN5
bt.if_pc[28] => Equal2.IN4
bt.if_pc[29] => Equal2.IN3
bt.if_pc[30] => Equal2.IN2
bt.if_pc[31] => Equal2.IN1


|lab6|riscv:processor|fetch:fetch_block
clk => ibram:i_bram.clk
clk => delayed_flush.CLK
clk => stage2_cache_access.CLK
clk => stage2_prediction.CLK
clk => stage2_phys_address[0].CLK
clk => stage2_phys_address[1].CLK
clk => stage2_phys_address[2].CLK
clk => stage2_phys_address[3].CLK
clk => stage2_phys_address[4].CLK
clk => stage2_phys_address[5].CLK
clk => stage2_phys_address[6].CLK
clk => stage2_phys_address[7].CLK
clk => stage2_phys_address[8].CLK
clk => stage2_phys_address[9].CLK
clk => stage2_phys_address[10].CLK
clk => stage2_phys_address[11].CLK
clk => stage2_phys_address[12].CLK
clk => stage2_phys_address[13].CLK
clk => stage2_phys_address[14].CLK
clk => stage2_phys_address[15].CLK
clk => stage2_phys_address[16].CLK
clk => stage2_phys_address[17].CLK
clk => stage2_phys_address[18].CLK
clk => stage2_phys_address[19].CLK
clk => stage2_phys_address[20].CLK
clk => stage2_phys_address[21].CLK
clk => stage2_phys_address[22].CLK
clk => stage2_phys_address[23].CLK
clk => stage2_phys_address[24].CLK
clk => stage2_phys_address[25].CLK
clk => stage2_phys_address[26].CLK
clk => stage2_phys_address[27].CLK
clk => stage2_phys_address[28].CLK
clk => stage2_phys_address[29].CLK
clk => stage2_phys_address[30].CLK
clk => stage2_phys_address[31].CLK
clk => stage2_valid.CLK
clk => stage1_prediction.CLK
clk => if_pc[0].CLK
clk => if_pc[1].CLK
clk => if_pc[2].CLK
clk => if_pc[3].CLK
clk => if_pc[4].CLK
clk => if_pc[5].CLK
clk => if_pc[6].CLK
clk => if_pc[7].CLK
clk => if_pc[8].CLK
clk => if_pc[9].CLK
clk => if_pc[10].CLK
clk => if_pc[11].CLK
clk => if_pc[12].CLK
clk => if_pc[13].CLK
clk => if_pc[14].CLK
clk => if_pc[15].CLK
clk => if_pc[16].CLK
clk => if_pc[17].CLK
clk => if_pc[18].CLK
clk => if_pc[19].CLK
clk => if_pc[20].CLK
clk => if_pc[21].CLK
clk => if_pc[22].CLK
clk => if_pc[23].CLK
clk => if_pc[24].CLK
clk => if_pc[25].CLK
clk => if_pc[26].CLK
clk => if_pc[27].CLK
clk => if_pc[28].CLK
clk => if_pc[29].CLK
clk => if_pc[30].CLK
clk => if_pc[31].CLK
clk => pc_valid.CLK
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => if_pc.OUTPUTSELECT
rst => stage1_prediction.OUTPUTSELECT
rst => stage2_valid.OUTPUTSELECT
rst => ibram:i_bram.rst
rst => delayed_flush.OUTPUTSELECT
rst => pc_valid.DATAIN
dec_advance => ~NO_FANOUT~
exception => flush.IN0
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => next_pc.OUTPUTSELECT
exception => fetch_flush.IN0
bt.next_pc_valid <= pc_valid.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[0] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[1] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[2] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[3] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[4] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[5] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[6] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[7] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[8] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[9] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[10] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[11] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[12] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[13] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[14] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[15] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[16] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[17] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[18] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[19] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[20] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[21] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[22] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[23] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[24] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[25] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[26] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[27] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[28] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[29] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[30] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.next_pc[31] <= next_pc.DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[0] <= if_pc[0].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[1] <= if_pc[1].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[2] <= if_pc[2].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[3] <= if_pc[3].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[4] <= if_pc[4].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[5] <= if_pc[5].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[6] <= if_pc[6].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[7] <= if_pc[7].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[8] <= if_pc[8].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[9] <= if_pc[9].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[10] <= if_pc[10].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[11] <= if_pc[11].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[12] <= if_pc[12].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[13] <= if_pc[13].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[14] <= if_pc[14].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[15] <= if_pc[15].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[16] <= if_pc[16].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[17] <= if_pc[17].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[18] <= if_pc[18].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[19] <= if_pc[19].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[20] <= if_pc[20].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[21] <= if_pc[21].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[22] <= if_pc[22].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[23] <= if_pc[23].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[24] <= if_pc[24].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[25] <= if_pc[25].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[26] <= if_pc[26].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[27] <= if_pc[27].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[28] <= if_pc[28].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[29] <= if_pc[29].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[30] <= if_pc[30].DB_MAX_OUTPUT_PORT_TYPE
bt.if_pc[31] <= if_pc[31].DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[0] => next_pc.DATAB
bt.jump_pc[1] => next_pc.DATAB
bt.jump_pc[2] => next_pc.DATAB
bt.jump_pc[3] => next_pc.DATAB
bt.jump_pc[4] => next_pc.DATAB
bt.jump_pc[5] => next_pc.DATAB
bt.jump_pc[6] => next_pc.DATAB
bt.jump_pc[7] => next_pc.DATAB
bt.jump_pc[8] => next_pc.DATAB
bt.jump_pc[9] => next_pc.DATAB
bt.jump_pc[10] => next_pc.DATAB
bt.jump_pc[11] => next_pc.DATAB
bt.jump_pc[12] => next_pc.DATAB
bt.jump_pc[13] => next_pc.DATAB
bt.jump_pc[14] => next_pc.DATAB
bt.jump_pc[15] => next_pc.DATAB
bt.jump_pc[16] => next_pc.DATAB
bt.jump_pc[17] => next_pc.DATAB
bt.jump_pc[18] => next_pc.DATAB
bt.jump_pc[19] => next_pc.DATAB
bt.jump_pc[20] => next_pc.DATAB
bt.jump_pc[21] => next_pc.DATAB
bt.jump_pc[22] => next_pc.DATAB
bt.jump_pc[23] => next_pc.DATAB
bt.jump_pc[24] => next_pc.DATAB
bt.jump_pc[25] => next_pc.DATAB
bt.jump_pc[26] => next_pc.DATAB
bt.jump_pc[27] => next_pc.DATAB
bt.jump_pc[28] => next_pc.DATAB
bt.jump_pc[29] => next_pc.DATAB
bt.jump_pc[30] => next_pc.DATAB
bt.jump_pc[31] => next_pc.DATAB
bt.njump_pc[0] => next_pc.DATAA
bt.njump_pc[1] => next_pc.DATAA
bt.njump_pc[2] => next_pc.DATAA
bt.njump_pc[3] => next_pc.DATAA
bt.njump_pc[4] => next_pc.DATAA
bt.njump_pc[5] => next_pc.DATAA
bt.njump_pc[6] => next_pc.DATAA
bt.njump_pc[7] => next_pc.DATAA
bt.njump_pc[8] => next_pc.DATAA
bt.njump_pc[9] => next_pc.DATAA
bt.njump_pc[10] => next_pc.DATAA
bt.njump_pc[11] => next_pc.DATAA
bt.njump_pc[12] => next_pc.DATAA
bt.njump_pc[13] => next_pc.DATAA
bt.njump_pc[14] => next_pc.DATAA
bt.njump_pc[15] => next_pc.DATAA
bt.njump_pc[16] => next_pc.DATAA
bt.njump_pc[17] => next_pc.DATAA
bt.njump_pc[18] => next_pc.DATAA
bt.njump_pc[19] => next_pc.DATAA
bt.njump_pc[20] => next_pc.DATAA
bt.njump_pc[21] => next_pc.DATAA
bt.njump_pc[22] => next_pc.DATAA
bt.njump_pc[23] => next_pc.DATAA
bt.njump_pc[24] => next_pc.DATAA
bt.njump_pc[25] => next_pc.DATAA
bt.njump_pc[26] => next_pc.DATAA
bt.njump_pc[27] => next_pc.DATAA
bt.njump_pc[28] => next_pc.DATAA
bt.njump_pc[29] => next_pc.DATAA
bt.njump_pc[30] => next_pc.DATAA
bt.njump_pc[31] => next_pc.DATAA
bt.flush => flush.IN1
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => next_pc.OUTPUTSELECT
bt.flush => fetch_flush.IN1
bt.flush => ib.flush.DATAIN
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.branch_taken => next_pc.OUTPUTSELECT
bt.use_prediction => stage1_prediction.IN0
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.use_prediction => next_pc.OUTPUTSELECT
bt.prediction => stage1_prediction.IN1
bt.predicted_pc[0] => next_pc.DATAA
bt.predicted_pc[1] => next_pc.DATAA
bt.predicted_pc[2] => next_pc.DATAA
bt.predicted_pc[3] => next_pc.DATAA
bt.predicted_pc[4] => next_pc.DATAA
bt.predicted_pc[5] => next_pc.DATAA
bt.predicted_pc[6] => next_pc.DATAA
bt.predicted_pc[7] => next_pc.DATAA
bt.predicted_pc[8] => next_pc.DATAA
bt.predicted_pc[9] => next_pc.DATAA
bt.predicted_pc[10] => next_pc.DATAA
bt.predicted_pc[11] => next_pc.DATAA
bt.predicted_pc[12] => next_pc.DATAA
bt.predicted_pc[13] => next_pc.DATAA
bt.predicted_pc[14] => next_pc.DATAA
bt.predicted_pc[15] => next_pc.DATAA
bt.predicted_pc[16] => next_pc.DATAA
bt.predicted_pc[17] => next_pc.DATAA
bt.predicted_pc[18] => next_pc.DATAA
bt.predicted_pc[19] => next_pc.DATAA
bt.predicted_pc[20] => next_pc.DATAA
bt.predicted_pc[21] => next_pc.DATAA
bt.predicted_pc[22] => next_pc.DATAA
bt.predicted_pc[23] => next_pc.DATAA
bt.predicted_pc[24] => next_pc.DATAA
bt.predicted_pc[25] => next_pc.DATAA
bt.predicted_pc[26] => next_pc.DATAA
bt.predicted_pc[27] => next_pc.DATAA
bt.predicted_pc[28] => next_pc.DATAA
bt.predicted_pc[29] => next_pc.DATAA
bt.predicted_pc[30] => next_pc.DATAA
bt.predicted_pc[31] => next_pc.DATAA
tlb.physical_address[0] => fetch_sub[1].stage1_addr[0].DATAIN
tlb.physical_address[0] => fetch_sub[0].stage1_addr[0].DATAIN
tlb.physical_address[0] => stage2_phys_address[0].DATAIN
tlb.physical_address[1] => fetch_sub[1].stage1_addr[1].DATAIN
tlb.physical_address[1] => fetch_sub[0].stage1_addr[1].DATAIN
tlb.physical_address[1] => stage2_phys_address[1].DATAIN
tlb.physical_address[2] => fetch_sub[1].stage1_addr[2].DATAIN
tlb.physical_address[2] => fetch_sub[0].stage1_addr[2].DATAIN
tlb.physical_address[2] => stage2_phys_address[2].DATAIN
tlb.physical_address[3] => fetch_sub[1].stage1_addr[3].DATAIN
tlb.physical_address[3] => fetch_sub[0].stage1_addr[3].DATAIN
tlb.physical_address[3] => stage2_phys_address[3].DATAIN
tlb.physical_address[4] => fetch_sub[1].stage1_addr[4].DATAIN
tlb.physical_address[4] => fetch_sub[0].stage1_addr[4].DATAIN
tlb.physical_address[4] => stage2_phys_address[4].DATAIN
tlb.physical_address[5] => fetch_sub[1].stage1_addr[5].DATAIN
tlb.physical_address[5] => fetch_sub[0].stage1_addr[5].DATAIN
tlb.physical_address[5] => stage2_phys_address[5].DATAIN
tlb.physical_address[6] => fetch_sub[1].stage1_addr[6].DATAIN
tlb.physical_address[6] => fetch_sub[0].stage1_addr[6].DATAIN
tlb.physical_address[6] => stage2_phys_address[6].DATAIN
tlb.physical_address[7] => fetch_sub[1].stage1_addr[7].DATAIN
tlb.physical_address[7] => fetch_sub[0].stage1_addr[7].DATAIN
tlb.physical_address[7] => stage2_phys_address[7].DATAIN
tlb.physical_address[8] => fetch_sub[1].stage1_addr[8].DATAIN
tlb.physical_address[8] => fetch_sub[0].stage1_addr[8].DATAIN
tlb.physical_address[8] => stage2_phys_address[8].DATAIN
tlb.physical_address[9] => fetch_sub[1].stage1_addr[9].DATAIN
tlb.physical_address[9] => fetch_sub[0].stage1_addr[9].DATAIN
tlb.physical_address[9] => stage2_phys_address[9].DATAIN
tlb.physical_address[10] => fetch_sub[1].stage1_addr[10].DATAIN
tlb.physical_address[10] => fetch_sub[0].stage1_addr[10].DATAIN
tlb.physical_address[10] => stage2_phys_address[10].DATAIN
tlb.physical_address[11] => fetch_sub[1].stage1_addr[11].DATAIN
tlb.physical_address[11] => fetch_sub[0].stage1_addr[11].DATAIN
tlb.physical_address[11] => stage2_phys_address[11].DATAIN
tlb.physical_address[12] => fetch_sub[1].stage1_addr[12].DATAIN
tlb.physical_address[12] => fetch_sub[0].stage1_addr[12].DATAIN
tlb.physical_address[12] => stage2_phys_address[12].DATAIN
tlb.physical_address[13] => fetch_sub[1].stage1_addr[13].DATAIN
tlb.physical_address[13] => fetch_sub[0].stage1_addr[13].DATAIN
tlb.physical_address[13] => stage2_phys_address[13].DATAIN
tlb.physical_address[14] => fetch_sub[1].stage1_addr[14].DATAIN
tlb.physical_address[14] => fetch_sub[0].stage1_addr[14].DATAIN
tlb.physical_address[14] => stage2_phys_address[14].DATAIN
tlb.physical_address[15] => fetch_sub[1].stage1_addr[15].DATAIN
tlb.physical_address[15] => fetch_sub[0].stage1_addr[15].DATAIN
tlb.physical_address[15] => stage2_phys_address[15].DATAIN
tlb.physical_address[16] => fetch_sub[1].stage1_addr[16].DATAIN
tlb.physical_address[16] => fetch_sub[0].stage1_addr[16].DATAIN
tlb.physical_address[16] => stage2_phys_address[16].DATAIN
tlb.physical_address[17] => fetch_sub[1].stage1_addr[17].DATAIN
tlb.physical_address[17] => fetch_sub[0].stage1_addr[17].DATAIN
tlb.physical_address[17] => stage2_phys_address[17].DATAIN
tlb.physical_address[18] => fetch_sub[1].stage1_addr[18].DATAIN
tlb.physical_address[18] => fetch_sub[0].stage1_addr[18].DATAIN
tlb.physical_address[18] => stage2_phys_address[18].DATAIN
tlb.physical_address[19] => fetch_sub[1].stage1_addr[19].DATAIN
tlb.physical_address[19] => fetch_sub[0].stage1_addr[19].DATAIN
tlb.physical_address[19] => stage2_phys_address[19].DATAIN
tlb.physical_address[20] => fetch_sub[1].stage1_addr[20].DATAIN
tlb.physical_address[20] => fetch_sub[0].stage1_addr[20].DATAIN
tlb.physical_address[20] => stage2_phys_address[20].DATAIN
tlb.physical_address[21] => fetch_sub[1].stage1_addr[21].DATAIN
tlb.physical_address[21] => fetch_sub[0].stage1_addr[21].DATAIN
tlb.physical_address[21] => stage2_phys_address[21].DATAIN
tlb.physical_address[22] => fetch_sub[1].stage1_addr[22].DATAIN
tlb.physical_address[22] => fetch_sub[0].stage1_addr[22].DATAIN
tlb.physical_address[22] => stage2_phys_address[22].DATAIN
tlb.physical_address[23] => fetch_sub[1].stage1_addr[23].DATAIN
tlb.physical_address[23] => fetch_sub[0].stage1_addr[23].DATAIN
tlb.physical_address[23] => stage2_phys_address[23].DATAIN
tlb.physical_address[24] => fetch_sub[1].stage1_addr[24].DATAIN
tlb.physical_address[24] => fetch_sub[0].stage1_addr[24].DATAIN
tlb.physical_address[24] => stage2_phys_address[24].DATAIN
tlb.physical_address[25] => fetch_sub[1].stage1_addr[25].DATAIN
tlb.physical_address[25] => fetch_sub[0].stage1_addr[25].DATAIN
tlb.physical_address[25] => stage2_phys_address[25].DATAIN
tlb.physical_address[26] => fetch_sub[1].stage1_addr[26].DATAIN
tlb.physical_address[26] => fetch_sub[0].stage1_addr[26].DATAIN
tlb.physical_address[26] => stage2_phys_address[26].DATAIN
tlb.physical_address[27] => fetch_sub[1].stage1_addr[27].DATAIN
tlb.physical_address[27] => fetch_sub[0].stage1_addr[27].DATAIN
tlb.physical_address[27] => stage2_phys_address[27].DATAIN
tlb.physical_address[28] => fetch_sub[1].stage1_addr[28].DATAIN
tlb.physical_address[28] => fetch_sub[0].stage1_addr[28].DATAIN
tlb.physical_address[28] => Equal0.IN2
tlb.physical_address[28] => stage2_phys_address[28].DATAIN
tlb.physical_address[29] => fetch_sub[1].stage1_addr[29].DATAIN
tlb.physical_address[29] => fetch_sub[0].stage1_addr[29].DATAIN
tlb.physical_address[29] => Equal0.IN3
tlb.physical_address[29] => stage2_phys_address[29].DATAIN
tlb.physical_address[30] => fetch_sub[1].stage1_addr[30].DATAIN
tlb.physical_address[30] => fetch_sub[0].stage1_addr[30].DATAIN
tlb.physical_address[30] => Equal0.IN1
tlb.physical_address[30] => stage2_phys_address[30].DATAIN
tlb.physical_address[31] => fetch_sub[1].stage1_addr[31].DATAIN
tlb.physical_address[31] => fetch_sub[0].stage1_addr[31].DATAIN
tlb.physical_address[31] => Equal0.IN0
tlb.physical_address[31] => stage2_phys_address[31].DATAIN
tlb.complete => new_mem_request.IN1
tlb.execute <= <VCC>
tlb.rnw <= <GND>
tlb.virtual_address[0] <= if_pc[0].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[1] <= if_pc[1].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[2] <= if_pc[2].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[3] <= if_pc[3].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[4] <= if_pc[4].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[5] <= if_pc[5].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[6] <= if_pc[6].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[7] <= if_pc[7].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[8] <= if_pc[8].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[9] <= if_pc[9].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[10] <= if_pc[10].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[11] <= if_pc[11].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[12] <= if_pc[12].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[13] <= if_pc[13].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[14] <= if_pc[14].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[15] <= if_pc[15].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[16] <= if_pc[16].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[17] <= if_pc[17].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[18] <= if_pc[18].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[19] <= if_pc[19].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[20] <= if_pc[20].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[21] <= if_pc[21].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[22] <= if_pc[22].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[23] <= if_pc[23].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[24] <= if_pc[24].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[25] <= if_pc[25].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[26] <= if_pc[26].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[27] <= if_pc[27].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[28] <= if_pc[28].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[29] <= if_pc[29].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[30] <= if_pc[30].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[31] <= if_pc[31].DB_MAX_OUTPUT_PORT_TYPE
tlb.new_request <= <GND>
instruction_bram.data_out[0] => ibram:i_bram.instruction_bram.data_out[0]
instruction_bram.data_out[1] => ibram:i_bram.instruction_bram.data_out[1]
instruction_bram.data_out[2] => ibram:i_bram.instruction_bram.data_out[2]
instruction_bram.data_out[3] => ibram:i_bram.instruction_bram.data_out[3]
instruction_bram.data_out[4] => ibram:i_bram.instruction_bram.data_out[4]
instruction_bram.data_out[5] => ibram:i_bram.instruction_bram.data_out[5]
instruction_bram.data_out[6] => ibram:i_bram.instruction_bram.data_out[6]
instruction_bram.data_out[7] => ibram:i_bram.instruction_bram.data_out[7]
instruction_bram.data_out[8] => ibram:i_bram.instruction_bram.data_out[8]
instruction_bram.data_out[9] => ibram:i_bram.instruction_bram.data_out[9]
instruction_bram.data_out[10] => ibram:i_bram.instruction_bram.data_out[10]
instruction_bram.data_out[11] => ibram:i_bram.instruction_bram.data_out[11]
instruction_bram.data_out[12] => ibram:i_bram.instruction_bram.data_out[12]
instruction_bram.data_out[13] => ibram:i_bram.instruction_bram.data_out[13]
instruction_bram.data_out[14] => ibram:i_bram.instruction_bram.data_out[14]
instruction_bram.data_out[15] => ibram:i_bram.instruction_bram.data_out[15]
instruction_bram.data_out[16] => ibram:i_bram.instruction_bram.data_out[16]
instruction_bram.data_out[17] => ibram:i_bram.instruction_bram.data_out[17]
instruction_bram.data_out[18] => ibram:i_bram.instruction_bram.data_out[18]
instruction_bram.data_out[19] => ibram:i_bram.instruction_bram.data_out[19]
instruction_bram.data_out[20] => ibram:i_bram.instruction_bram.data_out[20]
instruction_bram.data_out[21] => ibram:i_bram.instruction_bram.data_out[21]
instruction_bram.data_out[22] => ibram:i_bram.instruction_bram.data_out[22]
instruction_bram.data_out[23] => ibram:i_bram.instruction_bram.data_out[23]
instruction_bram.data_out[24] => ibram:i_bram.instruction_bram.data_out[24]
instruction_bram.data_out[25] => ibram:i_bram.instruction_bram.data_out[25]
instruction_bram.data_out[26] => ibram:i_bram.instruction_bram.data_out[26]
instruction_bram.data_out[27] => ibram:i_bram.instruction_bram.data_out[27]
instruction_bram.data_out[28] => ibram:i_bram.instruction_bram.data_out[28]
instruction_bram.data_out[29] => ibram:i_bram.instruction_bram.data_out[29]
instruction_bram.data_out[30] => ibram:i_bram.instruction_bram.data_out[30]
instruction_bram.data_out[31] => ibram:i_bram.instruction_bram.data_out[31]
instruction_bram.data_in[0] <= ibram:i_bram.instruction_bram.data_in[0]
instruction_bram.data_in[1] <= ibram:i_bram.instruction_bram.data_in[1]
instruction_bram.data_in[2] <= ibram:i_bram.instruction_bram.data_in[2]
instruction_bram.data_in[3] <= ibram:i_bram.instruction_bram.data_in[3]
instruction_bram.data_in[4] <= ibram:i_bram.instruction_bram.data_in[4]
instruction_bram.data_in[5] <= ibram:i_bram.instruction_bram.data_in[5]
instruction_bram.data_in[6] <= ibram:i_bram.instruction_bram.data_in[6]
instruction_bram.data_in[7] <= ibram:i_bram.instruction_bram.data_in[7]
instruction_bram.data_in[8] <= ibram:i_bram.instruction_bram.data_in[8]
instruction_bram.data_in[9] <= ibram:i_bram.instruction_bram.data_in[9]
instruction_bram.data_in[10] <= ibram:i_bram.instruction_bram.data_in[10]
instruction_bram.data_in[11] <= ibram:i_bram.instruction_bram.data_in[11]
instruction_bram.data_in[12] <= ibram:i_bram.instruction_bram.data_in[12]
instruction_bram.data_in[13] <= ibram:i_bram.instruction_bram.data_in[13]
instruction_bram.data_in[14] <= ibram:i_bram.instruction_bram.data_in[14]
instruction_bram.data_in[15] <= ibram:i_bram.instruction_bram.data_in[15]
instruction_bram.data_in[16] <= ibram:i_bram.instruction_bram.data_in[16]
instruction_bram.data_in[17] <= ibram:i_bram.instruction_bram.data_in[17]
instruction_bram.data_in[18] <= ibram:i_bram.instruction_bram.data_in[18]
instruction_bram.data_in[19] <= ibram:i_bram.instruction_bram.data_in[19]
instruction_bram.data_in[20] <= ibram:i_bram.instruction_bram.data_in[20]
instruction_bram.data_in[21] <= ibram:i_bram.instruction_bram.data_in[21]
instruction_bram.data_in[22] <= ibram:i_bram.instruction_bram.data_in[22]
instruction_bram.data_in[23] <= ibram:i_bram.instruction_bram.data_in[23]
instruction_bram.data_in[24] <= ibram:i_bram.instruction_bram.data_in[24]
instruction_bram.data_in[25] <= ibram:i_bram.instruction_bram.data_in[25]
instruction_bram.data_in[26] <= ibram:i_bram.instruction_bram.data_in[26]
instruction_bram.data_in[27] <= ibram:i_bram.instruction_bram.data_in[27]
instruction_bram.data_in[28] <= ibram:i_bram.instruction_bram.data_in[28]
instruction_bram.data_in[29] <= ibram:i_bram.instruction_bram.data_in[29]
instruction_bram.data_in[30] <= ibram:i_bram.instruction_bram.data_in[30]
instruction_bram.data_in[31] <= ibram:i_bram.instruction_bram.data_in[31]
instruction_bram.be[0] <= ibram:i_bram.instruction_bram.be[0]
instruction_bram.be[1] <= ibram:i_bram.instruction_bram.be[1]
instruction_bram.be[2] <= ibram:i_bram.instruction_bram.be[2]
instruction_bram.be[3] <= ibram:i_bram.instruction_bram.be[3]
instruction_bram.en <= ibram:i_bram.instruction_bram.en
instruction_bram.addr[0] <= ibram:i_bram.instruction_bram.addr[0]
instruction_bram.addr[1] <= ibram:i_bram.instruction_bram.addr[1]
instruction_bram.addr[2] <= ibram:i_bram.instruction_bram.addr[2]
instruction_bram.addr[3] <= ibram:i_bram.instruction_bram.addr[3]
instruction_bram.addr[4] <= ibram:i_bram.instruction_bram.addr[4]
instruction_bram.addr[5] <= ibram:i_bram.instruction_bram.addr[5]
instruction_bram.addr[6] <= ibram:i_bram.instruction_bram.addr[6]
instruction_bram.addr[7] <= ibram:i_bram.instruction_bram.addr[7]
instruction_bram.addr[8] <= ibram:i_bram.instruction_bram.addr[8]
instruction_bram.addr[9] <= ibram:i_bram.instruction_bram.addr[9]
instruction_bram.addr[10] <= ibram:i_bram.instruction_bram.addr[10]
instruction_bram.addr[11] <= ibram:i_bram.instruction_bram.addr[11]
instruction_bram.addr[12] <= ibram:i_bram.instruction_bram.addr[12]
instruction_bram.addr[13] <= ibram:i_bram.instruction_bram.addr[13]
instruction_bram.addr[14] <= ibram:i_bram.instruction_bram.addr[14]
instruction_bram.addr[15] <= ibram:i_bram.instruction_bram.addr[15]
instruction_bram.addr[16] <= ibram:i_bram.instruction_bram.addr[16]
instruction_bram.addr[17] <= ibram:i_bram.instruction_bram.addr[17]
instruction_bram.addr[18] <= ibram:i_bram.instruction_bram.addr[18]
instruction_bram.addr[19] <= ibram:i_bram.instruction_bram.addr[19]
instruction_bram.addr[20] <= ibram:i_bram.instruction_bram.addr[20]
instruction_bram.addr[21] <= ibram:i_bram.instruction_bram.addr[21]
instruction_bram.addr[22] <= ibram:i_bram.instruction_bram.addr[22]
instruction_bram.addr[23] <= ibram:i_bram.instruction_bram.addr[23]
instruction_bram.addr[24] <= ibram:i_bram.instruction_bram.addr[24]
instruction_bram.addr[25] <= ibram:i_bram.instruction_bram.addr[25]
instruction_bram.addr[26] <= ibram:i_bram.instruction_bram.addr[26]
instruction_bram.addr[27] <= ibram:i_bram.instruction_bram.addr[27]
instruction_bram.addr[28] <= ibram:i_bram.instruction_bram.addr[28]
instruction_bram.addr[29] <= ibram:i_bram.instruction_bram.addr[29]
icache_on => ~NO_FANOUT~
l1_request.ack => ~NO_FANOUT~
l1_request.request <= <GND>
l1_request.amo[0] <= <GND>
l1_request.amo[1] <= <GND>
l1_request.amo[2] <= <GND>
l1_request.amo[3] <= <GND>
l1_request.amo[4] <= <GND>
l1_request.is_amo <= <GND>
l1_request.size[0] <= <GND>
l1_request.size[1] <= <GND>
l1_request.size[2] <= <GND>
l1_request.be[3] <= <GND>
l1_request.be[2] <= <GND>
l1_request.be[1] <= <GND>
l1_request.be[0] <= <GND>
l1_request.rnw <= <GND>
l1_request.data[0] <= <GND>
l1_request.data[1] <= <GND>
l1_request.data[2] <= <GND>
l1_request.data[3] <= <GND>
l1_request.data[4] <= <GND>
l1_request.data[5] <= <GND>
l1_request.data[6] <= <GND>
l1_request.data[7] <= <GND>
l1_request.data[8] <= <GND>
l1_request.data[9] <= <GND>
l1_request.data[10] <= <GND>
l1_request.data[11] <= <GND>
l1_request.data[12] <= <GND>
l1_request.data[13] <= <GND>
l1_request.data[14] <= <GND>
l1_request.data[15] <= <GND>
l1_request.data[16] <= <GND>
l1_request.data[17] <= <GND>
l1_request.data[18] <= <GND>
l1_request.data[19] <= <GND>
l1_request.data[20] <= <GND>
l1_request.data[21] <= <GND>
l1_request.data[22] <= <GND>
l1_request.data[23] <= <GND>
l1_request.data[24] <= <GND>
l1_request.data[25] <= <GND>
l1_request.data[26] <= <GND>
l1_request.data[27] <= <GND>
l1_request.data[28] <= <GND>
l1_request.data[29] <= <GND>
l1_request.data[30] <= <GND>
l1_request.data[31] <= <GND>
l1_request.addr[0] <= <GND>
l1_request.addr[1] <= <GND>
l1_request.addr[2] <= <GND>
l1_request.addr[3] <= <GND>
l1_request.addr[4] <= <GND>
l1_request.addr[5] <= <GND>
l1_request.addr[6] <= <GND>
l1_request.addr[7] <= <GND>
l1_request.addr[8] <= <GND>
l1_request.addr[9] <= <GND>
l1_request.addr[10] <= <GND>
l1_request.addr[11] <= <GND>
l1_request.addr[12] <= <GND>
l1_request.addr[13] <= <GND>
l1_request.addr[14] <= <GND>
l1_request.addr[15] <= <GND>
l1_request.addr[16] <= <GND>
l1_request.addr[17] <= <GND>
l1_request.addr[18] <= <GND>
l1_request.addr[19] <= <GND>
l1_request.addr[20] <= <GND>
l1_request.addr[21] <= <GND>
l1_request.addr[22] <= <GND>
l1_request.addr[23] <= <GND>
l1_request.addr[24] <= <GND>
l1_request.addr[25] <= <GND>
l1_request.addr[26] <= <GND>
l1_request.addr[27] <= <GND>
l1_request.addr[28] <= <GND>
l1_request.addr[29] <= <GND>
l1_request.addr[30] <= <GND>
l1_request.addr[31] <= <GND>
l1_response.inv_ack <= <GND>
l1_response.data_valid => ~NO_FANOUT~
l1_response.data[0] => ~NO_FANOUT~
l1_response.data[1] => ~NO_FANOUT~
l1_response.data[2] => ~NO_FANOUT~
l1_response.data[3] => ~NO_FANOUT~
l1_response.data[4] => ~NO_FANOUT~
l1_response.data[5] => ~NO_FANOUT~
l1_response.data[6] => ~NO_FANOUT~
l1_response.data[7] => ~NO_FANOUT~
l1_response.data[8] => ~NO_FANOUT~
l1_response.data[9] => ~NO_FANOUT~
l1_response.data[10] => ~NO_FANOUT~
l1_response.data[11] => ~NO_FANOUT~
l1_response.data[12] => ~NO_FANOUT~
l1_response.data[13] => ~NO_FANOUT~
l1_response.data[14] => ~NO_FANOUT~
l1_response.data[15] => ~NO_FANOUT~
l1_response.data[16] => ~NO_FANOUT~
l1_response.data[17] => ~NO_FANOUT~
l1_response.data[18] => ~NO_FANOUT~
l1_response.data[19] => ~NO_FANOUT~
l1_response.data[20] => ~NO_FANOUT~
l1_response.data[21] => ~NO_FANOUT~
l1_response.data[22] => ~NO_FANOUT~
l1_response.data[23] => ~NO_FANOUT~
l1_response.data[24] => ~NO_FANOUT~
l1_response.data[25] => ~NO_FANOUT~
l1_response.data[26] => ~NO_FANOUT~
l1_response.data[27] => ~NO_FANOUT~
l1_response.data[28] => ~NO_FANOUT~
l1_response.data[29] => ~NO_FANOUT~
l1_response.data[30] => ~NO_FANOUT~
l1_response.data[31] => ~NO_FANOUT~
l1_response.inv_valid => ~NO_FANOUT~
l1_response.inv_addr[2] => ~NO_FANOUT~
l1_response.inv_addr[3] => ~NO_FANOUT~
l1_response.inv_addr[4] => ~NO_FANOUT~
l1_response.inv_addr[5] => ~NO_FANOUT~
l1_response.inv_addr[6] => ~NO_FANOUT~
l1_response.inv_addr[7] => ~NO_FANOUT~
l1_response.inv_addr[8] => ~NO_FANOUT~
l1_response.inv_addr[9] => ~NO_FANOUT~
l1_response.inv_addr[10] => ~NO_FANOUT~
l1_response.inv_addr[11] => ~NO_FANOUT~
l1_response.inv_addr[12] => ~NO_FANOUT~
l1_response.inv_addr[13] => ~NO_FANOUT~
l1_response.inv_addr[14] => ~NO_FANOUT~
l1_response.inv_addr[15] => ~NO_FANOUT~
l1_response.inv_addr[16] => ~NO_FANOUT~
l1_response.inv_addr[17] => ~NO_FANOUT~
l1_response.inv_addr[18] => ~NO_FANOUT~
l1_response.inv_addr[19] => ~NO_FANOUT~
l1_response.inv_addr[20] => ~NO_FANOUT~
l1_response.inv_addr[21] => ~NO_FANOUT~
l1_response.inv_addr[22] => ~NO_FANOUT~
l1_response.inv_addr[23] => ~NO_FANOUT~
l1_response.inv_addr[24] => ~NO_FANOUT~
l1_response.inv_addr[25] => ~NO_FANOUT~
l1_response.inv_addr[26] => ~NO_FANOUT~
l1_response.inv_addr[27] => ~NO_FANOUT~
l1_response.inv_addr[28] => ~NO_FANOUT~
l1_response.inv_addr[29] => ~NO_FANOUT~
l1_response.inv_addr[30] => ~NO_FANOUT~
l1_response.inv_addr[31] => ~NO_FANOUT~
ib.flush <= bt.flush.DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.prediction <= stage2_prediction.DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.uses_rd <= uses_rd.DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.uses_rs2 <= ib.ib.data_in.uses_rs2.DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.uses_rs1 <= uses_rs1.DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[0] <= stage2_phys_address[0].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[1] <= stage2_phys_address[1].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[2] <= stage2_phys_address[2].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[3] <= stage2_phys_address[3].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[4] <= stage2_phys_address[4].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[5] <= stage2_phys_address[5].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[6] <= stage2_phys_address[6].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[7] <= stage2_phys_address[7].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[8] <= stage2_phys_address[8].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[9] <= stage2_phys_address[9].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[10] <= stage2_phys_address[10].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[11] <= stage2_phys_address[11].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[12] <= stage2_phys_address[12].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[13] <= stage2_phys_address[13].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[14] <= stage2_phys_address[14].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[15] <= stage2_phys_address[15].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[16] <= stage2_phys_address[16].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[17] <= stage2_phys_address[17].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[18] <= stage2_phys_address[18].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[19] <= stage2_phys_address[19].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[20] <= stage2_phys_address[20].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[21] <= stage2_phys_address[21].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[22] <= stage2_phys_address[22].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[23] <= stage2_phys_address[23].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[24] <= stage2_phys_address[24].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[25] <= stage2_phys_address[25].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[26] <= stage2_phys_address[26].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[27] <= stage2_phys_address[27].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[28] <= stage2_phys_address[28].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[29] <= stage2_phys_address[29].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[30] <= stage2_phys_address[30].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.pc[31] <= stage2_phys_address[31].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[0] <= ib.ib.data_in.instruction[0].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[1] <= ib.ib.data_in.instruction[1].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[2] <= ib.ib.data_in.instruction[2].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[3] <= ib.ib.data_in.instruction[3].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[4] <= ib.ib.data_in.instruction[4].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[5] <= ib.ib.data_in.instruction[5].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[6] <= ib.ib.data_in.instruction[6].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[7] <= ib.ib.data_in.instruction[7].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[8] <= ib.ib.data_in.instruction[8].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[9] <= ib.ib.data_in.instruction[9].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[10] <= ib.ib.data_in.instruction[10].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[11] <= ib.ib.data_in.instruction[11].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[12] <= ib.ib.data_in.instruction[12].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[13] <= ib.ib.data_in.instruction[13].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[14] <= ib.ib.data_in.instruction[14].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[15] <= ib.ib.data_in.instruction[15].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[16] <= ib.ib.data_in.instruction[16].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[17] <= ib.ib.data_in.instruction[17].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[18] <= ib.ib.data_in.instruction[18].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[19] <= ib.ib.data_in.instruction[19].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[20] <= ib.ib.data_in.instruction[20].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[21] <= ib.ib.data_in.instruction[21].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[22] <= ib.ib.data_in.instruction[22].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[23] <= ib.ib.data_in.instruction[23].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[24] <= ib.ib.data_in.instruction[24].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[25] <= ib.ib.data_in.instruction[25].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[26] <= ib.ib.data_in.instruction[26].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[27] <= ib.ib.data_in.instruction[27].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[28] <= ib.ib.data_in.instruction[28].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[29] <= ib.ib.data_in.instruction[29].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[30] <= ib.ib.data_in.instruction[30].DB_MAX_OUTPUT_PORT_TYPE
ib.data_in.instruction[31] <= ib.ib.data_in.instruction[31].DB_MAX_OUTPUT_PORT_TYPE
ib.push <= new_issue.DB_MAX_OUTPUT_PORT_TYPE
ib.early_full => new_mem_request.IN1
ib.full => new_mem_request.IN1
if2_pc[0] <= if_pc[0].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[1] <= if_pc[1].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[2] <= if_pc[2].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[3] <= if_pc[3].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[4] <= if_pc[4].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[5] <= if_pc[5].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[6] <= if_pc[6].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[7] <= if_pc[7].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[8] <= if_pc[8].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[9] <= if_pc[9].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[10] <= if_pc[10].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[11] <= if_pc[11].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[12] <= if_pc[12].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[13] <= if_pc[13].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[14] <= if_pc[14].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[15] <= if_pc[15].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[16] <= if_pc[16].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[17] <= if_pc[17].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[18] <= if_pc[18].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[19] <= if_pc[19].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[20] <= if_pc[20].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[21] <= if_pc[21].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[22] <= if_pc[22].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[23] <= if_pc[23].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[24] <= if_pc[24].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[25] <= if_pc[25].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[26] <= if_pc[26].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[27] <= if_pc[27].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[28] <= if_pc[28].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[29] <= if_pc[29].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[30] <= if_pc[30].DB_MAX_OUTPUT_PORT_TYPE
if2_pc[31] <= if_pc[31].DB_MAX_OUTPUT_PORT_TYPE
flush <= flush.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[0]
fetch_sub_unit_interface.new_request <> <UNC>
fetch_sub_unit_interface.ready <> <UNC>
fetch_sub_unit_interface.data_valid <> <UNC>
fetch_sub_unit_interface.data_out[0] <> <UNC>
fetch_sub_unit_interface.data_out[1] <> <UNC>
fetch_sub_unit_interface.data_out[2] <> <UNC>
fetch_sub_unit_interface.data_out[3] <> <UNC>
fetch_sub_unit_interface.data_out[4] <> <UNC>
fetch_sub_unit_interface.data_out[5] <> <UNC>
fetch_sub_unit_interface.data_out[6] <> <UNC>
fetch_sub_unit_interface.data_out[7] <> <UNC>
fetch_sub_unit_interface.data_out[8] <> <UNC>
fetch_sub_unit_interface.data_out[9] <> <UNC>
fetch_sub_unit_interface.data_out[10] <> <UNC>
fetch_sub_unit_interface.data_out[11] <> <UNC>
fetch_sub_unit_interface.data_out[12] <> <UNC>
fetch_sub_unit_interface.data_out[13] <> <UNC>
fetch_sub_unit_interface.data_out[14] <> <UNC>
fetch_sub_unit_interface.data_out[15] <> <UNC>
fetch_sub_unit_interface.data_out[16] <> <UNC>
fetch_sub_unit_interface.data_out[17] <> <UNC>
fetch_sub_unit_interface.data_out[18] <> <UNC>
fetch_sub_unit_interface.data_out[19] <> <UNC>
fetch_sub_unit_interface.data_out[20] <> <UNC>
fetch_sub_unit_interface.data_out[21] <> <UNC>
fetch_sub_unit_interface.data_out[22] <> <UNC>
fetch_sub_unit_interface.data_out[23] <> <UNC>
fetch_sub_unit_interface.data_out[24] <> <UNC>
fetch_sub_unit_interface.data_out[25] <> <UNC>
fetch_sub_unit_interface.data_out[26] <> <UNC>
fetch_sub_unit_interface.data_out[27] <> <UNC>
fetch_sub_unit_interface.data_out[28] <> <UNC>
fetch_sub_unit_interface.data_out[29] <> <UNC>
fetch_sub_unit_interface.data_out[30] <> <UNC>
fetch_sub_unit_interface.data_out[31] <> <UNC>
fetch_sub_unit_interface.stage2_addr[0] <> <UNC>
fetch_sub_unit_interface.stage2_addr[1] <> <UNC>
fetch_sub_unit_interface.stage2_addr[2] <> <UNC>
fetch_sub_unit_interface.stage2_addr[3] <> <UNC>
fetch_sub_unit_interface.stage2_addr[4] <> <UNC>
fetch_sub_unit_interface.stage2_addr[5] <> <UNC>
fetch_sub_unit_interface.stage2_addr[6] <> <UNC>
fetch_sub_unit_interface.stage2_addr[7] <> <UNC>
fetch_sub_unit_interface.stage2_addr[8] <> <UNC>
fetch_sub_unit_interface.stage2_addr[9] <> <UNC>
fetch_sub_unit_interface.stage2_addr[10] <> <UNC>
fetch_sub_unit_interface.stage2_addr[11] <> <UNC>
fetch_sub_unit_interface.stage2_addr[12] <> <UNC>
fetch_sub_unit_interface.stage2_addr[13] <> <UNC>
fetch_sub_unit_interface.stage2_addr[14] <> <UNC>
fetch_sub_unit_interface.stage2_addr[15] <> <UNC>
fetch_sub_unit_interface.stage2_addr[16] <> <UNC>
fetch_sub_unit_interface.stage2_addr[17] <> <UNC>
fetch_sub_unit_interface.stage2_addr[18] <> <UNC>
fetch_sub_unit_interface.stage2_addr[19] <> <UNC>
fetch_sub_unit_interface.stage2_addr[20] <> <UNC>
fetch_sub_unit_interface.stage2_addr[21] <> <UNC>
fetch_sub_unit_interface.stage2_addr[22] <> <UNC>
fetch_sub_unit_interface.stage2_addr[23] <> <UNC>
fetch_sub_unit_interface.stage2_addr[24] <> <UNC>
fetch_sub_unit_interface.stage2_addr[25] <> <UNC>
fetch_sub_unit_interface.stage2_addr[26] <> <UNC>
fetch_sub_unit_interface.stage2_addr[27] <> <UNC>
fetch_sub_unit_interface.stage2_addr[28] <> <UNC>
fetch_sub_unit_interface.stage2_addr[29] <> <UNC>
fetch_sub_unit_interface.stage2_addr[30] <> <UNC>
fetch_sub_unit_interface.stage2_addr[31] <> <UNC>
fetch_sub_unit_interface.stage1_addr[0] <> <UNC>
fetch_sub_unit_interface.stage1_addr[1] <> <UNC>
fetch_sub_unit_interface.stage1_addr[2] <> <UNC>
fetch_sub_unit_interface.stage1_addr[3] <> <UNC>
fetch_sub_unit_interface.stage1_addr[4] <> <UNC>
fetch_sub_unit_interface.stage1_addr[5] <> <UNC>
fetch_sub_unit_interface.stage1_addr[6] <> <UNC>
fetch_sub_unit_interface.stage1_addr[7] <> <UNC>
fetch_sub_unit_interface.stage1_addr[8] <> <UNC>
fetch_sub_unit_interface.stage1_addr[9] <> <UNC>
fetch_sub_unit_interface.stage1_addr[10] <> <UNC>
fetch_sub_unit_interface.stage1_addr[11] <> <UNC>
fetch_sub_unit_interface.stage1_addr[12] <> <UNC>
fetch_sub_unit_interface.stage1_addr[13] <> <UNC>
fetch_sub_unit_interface.stage1_addr[14] <> <UNC>
fetch_sub_unit_interface.stage1_addr[15] <> <UNC>
fetch_sub_unit_interface.stage1_addr[16] <> <UNC>
fetch_sub_unit_interface.stage1_addr[17] <> <UNC>
fetch_sub_unit_interface.stage1_addr[18] <> <UNC>
fetch_sub_unit_interface.stage1_addr[19] <> <UNC>
fetch_sub_unit_interface.stage1_addr[20] <> <UNC>
fetch_sub_unit_interface.stage1_addr[21] <> <UNC>
fetch_sub_unit_interface.stage1_addr[22] <> <UNC>
fetch_sub_unit_interface.stage1_addr[23] <> <UNC>
fetch_sub_unit_interface.stage1_addr[24] <> <UNC>
fetch_sub_unit_interface.stage1_addr[25] <> <UNC>
fetch_sub_unit_interface.stage1_addr[26] <> <UNC>
fetch_sub_unit_interface.stage1_addr[27] <> <UNC>
fetch_sub_unit_interface.stage1_addr[28] <> <UNC>
fetch_sub_unit_interface.stage1_addr[29] <> <UNC>
fetch_sub_unit_interface.stage1_addr[30] <> <UNC>
fetch_sub_unit_interface.stage1_addr[31] <> <UNC>


|lab6|riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]
fetch_sub_unit_interface.new_request <> <UNC>
fetch_sub_unit_interface.ready <> <UNC>
fetch_sub_unit_interface.data_valid <> <UNC>
fetch_sub_unit_interface.data_out[0] <> <UNC>
fetch_sub_unit_interface.data_out[1] <> <UNC>
fetch_sub_unit_interface.data_out[2] <> <UNC>
fetch_sub_unit_interface.data_out[3] <> <UNC>
fetch_sub_unit_interface.data_out[4] <> <UNC>
fetch_sub_unit_interface.data_out[5] <> <UNC>
fetch_sub_unit_interface.data_out[6] <> <UNC>
fetch_sub_unit_interface.data_out[7] <> <UNC>
fetch_sub_unit_interface.data_out[8] <> <UNC>
fetch_sub_unit_interface.data_out[9] <> <UNC>
fetch_sub_unit_interface.data_out[10] <> <UNC>
fetch_sub_unit_interface.data_out[11] <> <UNC>
fetch_sub_unit_interface.data_out[12] <> <UNC>
fetch_sub_unit_interface.data_out[13] <> <UNC>
fetch_sub_unit_interface.data_out[14] <> <UNC>
fetch_sub_unit_interface.data_out[15] <> <UNC>
fetch_sub_unit_interface.data_out[16] <> <UNC>
fetch_sub_unit_interface.data_out[17] <> <UNC>
fetch_sub_unit_interface.data_out[18] <> <UNC>
fetch_sub_unit_interface.data_out[19] <> <UNC>
fetch_sub_unit_interface.data_out[20] <> <UNC>
fetch_sub_unit_interface.data_out[21] <> <UNC>
fetch_sub_unit_interface.data_out[22] <> <UNC>
fetch_sub_unit_interface.data_out[23] <> <UNC>
fetch_sub_unit_interface.data_out[24] <> <UNC>
fetch_sub_unit_interface.data_out[25] <> <UNC>
fetch_sub_unit_interface.data_out[26] <> <UNC>
fetch_sub_unit_interface.data_out[27] <> <UNC>
fetch_sub_unit_interface.data_out[28] <> <UNC>
fetch_sub_unit_interface.data_out[29] <> <UNC>
fetch_sub_unit_interface.data_out[30] <> <UNC>
fetch_sub_unit_interface.data_out[31] <> <UNC>
fetch_sub_unit_interface.stage2_addr[0] <> <UNC>
fetch_sub_unit_interface.stage2_addr[1] <> <UNC>
fetch_sub_unit_interface.stage2_addr[2] <> <UNC>
fetch_sub_unit_interface.stage2_addr[3] <> <UNC>
fetch_sub_unit_interface.stage2_addr[4] <> <UNC>
fetch_sub_unit_interface.stage2_addr[5] <> <UNC>
fetch_sub_unit_interface.stage2_addr[6] <> <UNC>
fetch_sub_unit_interface.stage2_addr[7] <> <UNC>
fetch_sub_unit_interface.stage2_addr[8] <> <UNC>
fetch_sub_unit_interface.stage2_addr[9] <> <UNC>
fetch_sub_unit_interface.stage2_addr[10] <> <UNC>
fetch_sub_unit_interface.stage2_addr[11] <> <UNC>
fetch_sub_unit_interface.stage2_addr[12] <> <UNC>
fetch_sub_unit_interface.stage2_addr[13] <> <UNC>
fetch_sub_unit_interface.stage2_addr[14] <> <UNC>
fetch_sub_unit_interface.stage2_addr[15] <> <UNC>
fetch_sub_unit_interface.stage2_addr[16] <> <UNC>
fetch_sub_unit_interface.stage2_addr[17] <> <UNC>
fetch_sub_unit_interface.stage2_addr[18] <> <UNC>
fetch_sub_unit_interface.stage2_addr[19] <> <UNC>
fetch_sub_unit_interface.stage2_addr[20] <> <UNC>
fetch_sub_unit_interface.stage2_addr[21] <> <UNC>
fetch_sub_unit_interface.stage2_addr[22] <> <UNC>
fetch_sub_unit_interface.stage2_addr[23] <> <UNC>
fetch_sub_unit_interface.stage2_addr[24] <> <UNC>
fetch_sub_unit_interface.stage2_addr[25] <> <UNC>
fetch_sub_unit_interface.stage2_addr[26] <> <UNC>
fetch_sub_unit_interface.stage2_addr[27] <> <UNC>
fetch_sub_unit_interface.stage2_addr[28] <> <UNC>
fetch_sub_unit_interface.stage2_addr[29] <> <UNC>
fetch_sub_unit_interface.stage2_addr[30] <> <UNC>
fetch_sub_unit_interface.stage2_addr[31] <> <UNC>
fetch_sub_unit_interface.stage1_addr[0] <> <UNC>
fetch_sub_unit_interface.stage1_addr[1] <> <UNC>
fetch_sub_unit_interface.stage1_addr[2] <> <UNC>
fetch_sub_unit_interface.stage1_addr[3] <> <UNC>
fetch_sub_unit_interface.stage1_addr[4] <> <UNC>
fetch_sub_unit_interface.stage1_addr[5] <> <UNC>
fetch_sub_unit_interface.stage1_addr[6] <> <UNC>
fetch_sub_unit_interface.stage1_addr[7] <> <UNC>
fetch_sub_unit_interface.stage1_addr[8] <> <UNC>
fetch_sub_unit_interface.stage1_addr[9] <> <UNC>
fetch_sub_unit_interface.stage1_addr[10] <> <UNC>
fetch_sub_unit_interface.stage1_addr[11] <> <UNC>
fetch_sub_unit_interface.stage1_addr[12] <> <UNC>
fetch_sub_unit_interface.stage1_addr[13] <> <UNC>
fetch_sub_unit_interface.stage1_addr[14] <> <UNC>
fetch_sub_unit_interface.stage1_addr[15] <> <UNC>
fetch_sub_unit_interface.stage1_addr[16] <> <UNC>
fetch_sub_unit_interface.stage1_addr[17] <> <UNC>
fetch_sub_unit_interface.stage1_addr[18] <> <UNC>
fetch_sub_unit_interface.stage1_addr[19] <> <UNC>
fetch_sub_unit_interface.stage1_addr[20] <> <UNC>
fetch_sub_unit_interface.stage1_addr[21] <> <UNC>
fetch_sub_unit_interface.stage1_addr[22] <> <UNC>
fetch_sub_unit_interface.stage1_addr[23] <> <UNC>
fetch_sub_unit_interface.stage1_addr[24] <> <UNC>
fetch_sub_unit_interface.stage1_addr[25] <> <UNC>
fetch_sub_unit_interface.stage1_addr[26] <> <UNC>
fetch_sub_unit_interface.stage1_addr[27] <> <UNC>
fetch_sub_unit_interface.stage1_addr[28] <> <UNC>
fetch_sub_unit_interface.stage1_addr[29] <> <UNC>
fetch_sub_unit_interface.stage1_addr[30] <> <UNC>
fetch_sub_unit_interface.stage1_addr[31] <> <UNC>


|lab6|riscv:processor|fetch:fetch_block|ibram:i_bram
clk => fetch_sub.data_valid~reg0.CLK
rst => data_valid.OUTPUTSELECT
fetch_sub.ready <= <VCC>
fetch_sub.data_valid <= fetch_sub.data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[0] <= instruction_bram.data_out[0].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[1] <= instruction_bram.data_out[1].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[2] <= instruction_bram.data_out[2].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[3] <= instruction_bram.data_out[3].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[4] <= instruction_bram.data_out[4].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[5] <= instruction_bram.data_out[5].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[6] <= instruction_bram.data_out[6].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[7] <= instruction_bram.data_out[7].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[8] <= instruction_bram.data_out[8].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[9] <= instruction_bram.data_out[9].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[10] <= instruction_bram.data_out[10].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[11] <= instruction_bram.data_out[11].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[12] <= instruction_bram.data_out[12].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[13] <= instruction_bram.data_out[13].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[14] <= instruction_bram.data_out[14].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[15] <= instruction_bram.data_out[15].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[16] <= instruction_bram.data_out[16].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[17] <= instruction_bram.data_out[17].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[18] <= instruction_bram.data_out[18].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[19] <= instruction_bram.data_out[19].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[20] <= instruction_bram.data_out[20].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[21] <= instruction_bram.data_out[21].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[22] <= instruction_bram.data_out[22].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[23] <= instruction_bram.data_out[23].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[24] <= instruction_bram.data_out[24].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[25] <= instruction_bram.data_out[25].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[26] <= instruction_bram.data_out[26].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[27] <= instruction_bram.data_out[27].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[28] <= instruction_bram.data_out[28].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[29] <= instruction_bram.data_out[29].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[30] <= instruction_bram.data_out[30].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.data_out[31] <= instruction_bram.data_out[31].DB_MAX_OUTPUT_PORT_TYPE
fetch_sub.new_request => data_valid.DATAA
fetch_sub.new_request => instruction_bram.en.DATAIN
fetch_sub.stage2_addr[0] => ~NO_FANOUT~
fetch_sub.stage2_addr[1] => ~NO_FANOUT~
fetch_sub.stage2_addr[2] => ~NO_FANOUT~
fetch_sub.stage2_addr[3] => ~NO_FANOUT~
fetch_sub.stage2_addr[4] => ~NO_FANOUT~
fetch_sub.stage2_addr[5] => ~NO_FANOUT~
fetch_sub.stage2_addr[6] => ~NO_FANOUT~
fetch_sub.stage2_addr[7] => ~NO_FANOUT~
fetch_sub.stage2_addr[8] => ~NO_FANOUT~
fetch_sub.stage2_addr[9] => ~NO_FANOUT~
fetch_sub.stage2_addr[10] => ~NO_FANOUT~
fetch_sub.stage2_addr[11] => ~NO_FANOUT~
fetch_sub.stage2_addr[12] => ~NO_FANOUT~
fetch_sub.stage2_addr[13] => ~NO_FANOUT~
fetch_sub.stage2_addr[14] => ~NO_FANOUT~
fetch_sub.stage2_addr[15] => ~NO_FANOUT~
fetch_sub.stage2_addr[16] => ~NO_FANOUT~
fetch_sub.stage2_addr[17] => ~NO_FANOUT~
fetch_sub.stage2_addr[18] => ~NO_FANOUT~
fetch_sub.stage2_addr[19] => ~NO_FANOUT~
fetch_sub.stage2_addr[20] => ~NO_FANOUT~
fetch_sub.stage2_addr[21] => ~NO_FANOUT~
fetch_sub.stage2_addr[22] => ~NO_FANOUT~
fetch_sub.stage2_addr[23] => ~NO_FANOUT~
fetch_sub.stage2_addr[24] => ~NO_FANOUT~
fetch_sub.stage2_addr[25] => ~NO_FANOUT~
fetch_sub.stage2_addr[26] => ~NO_FANOUT~
fetch_sub.stage2_addr[27] => ~NO_FANOUT~
fetch_sub.stage2_addr[28] => ~NO_FANOUT~
fetch_sub.stage2_addr[29] => ~NO_FANOUT~
fetch_sub.stage2_addr[30] => ~NO_FANOUT~
fetch_sub.stage2_addr[31] => ~NO_FANOUT~
fetch_sub.stage1_addr[0] => ~NO_FANOUT~
fetch_sub.stage1_addr[1] => ~NO_FANOUT~
fetch_sub.stage1_addr[2] => instruction_bram.addr[0].DATAIN
fetch_sub.stage1_addr[3] => instruction_bram.addr[1].DATAIN
fetch_sub.stage1_addr[4] => instruction_bram.addr[2].DATAIN
fetch_sub.stage1_addr[5] => instruction_bram.addr[3].DATAIN
fetch_sub.stage1_addr[6] => instruction_bram.addr[4].DATAIN
fetch_sub.stage1_addr[7] => instruction_bram.addr[5].DATAIN
fetch_sub.stage1_addr[8] => instruction_bram.addr[6].DATAIN
fetch_sub.stage1_addr[9] => instruction_bram.addr[7].DATAIN
fetch_sub.stage1_addr[10] => instruction_bram.addr[8].DATAIN
fetch_sub.stage1_addr[11] => instruction_bram.addr[9].DATAIN
fetch_sub.stage1_addr[12] => instruction_bram.addr[10].DATAIN
fetch_sub.stage1_addr[13] => instruction_bram.addr[11].DATAIN
fetch_sub.stage1_addr[14] => instruction_bram.addr[12].DATAIN
fetch_sub.stage1_addr[15] => instruction_bram.addr[13].DATAIN
fetch_sub.stage1_addr[16] => instruction_bram.addr[14].DATAIN
fetch_sub.stage1_addr[17] => instruction_bram.addr[15].DATAIN
fetch_sub.stage1_addr[18] => instruction_bram.addr[16].DATAIN
fetch_sub.stage1_addr[19] => instruction_bram.addr[17].DATAIN
fetch_sub.stage1_addr[20] => instruction_bram.addr[18].DATAIN
fetch_sub.stage1_addr[21] => instruction_bram.addr[19].DATAIN
fetch_sub.stage1_addr[22] => instruction_bram.addr[20].DATAIN
fetch_sub.stage1_addr[23] => instruction_bram.addr[21].DATAIN
fetch_sub.stage1_addr[24] => instruction_bram.addr[22].DATAIN
fetch_sub.stage1_addr[25] => instruction_bram.addr[23].DATAIN
fetch_sub.stage1_addr[26] => instruction_bram.addr[24].DATAIN
fetch_sub.stage1_addr[27] => instruction_bram.addr[25].DATAIN
fetch_sub.stage1_addr[28] => instruction_bram.addr[26].DATAIN
fetch_sub.stage1_addr[29] => instruction_bram.addr[27].DATAIN
fetch_sub.stage1_addr[30] => instruction_bram.addr[28].DATAIN
fetch_sub.stage1_addr[31] => instruction_bram.addr[29].DATAIN
instruction_bram.data_out[0] => fetch_sub.data_out[0].DATAIN
instruction_bram.data_out[1] => fetch_sub.data_out[1].DATAIN
instruction_bram.data_out[2] => fetch_sub.data_out[2].DATAIN
instruction_bram.data_out[3] => fetch_sub.data_out[3].DATAIN
instruction_bram.data_out[4] => fetch_sub.data_out[4].DATAIN
instruction_bram.data_out[5] => fetch_sub.data_out[5].DATAIN
instruction_bram.data_out[6] => fetch_sub.data_out[6].DATAIN
instruction_bram.data_out[7] => fetch_sub.data_out[7].DATAIN
instruction_bram.data_out[8] => fetch_sub.data_out[8].DATAIN
instruction_bram.data_out[9] => fetch_sub.data_out[9].DATAIN
instruction_bram.data_out[10] => fetch_sub.data_out[10].DATAIN
instruction_bram.data_out[11] => fetch_sub.data_out[11].DATAIN
instruction_bram.data_out[12] => fetch_sub.data_out[12].DATAIN
instruction_bram.data_out[13] => fetch_sub.data_out[13].DATAIN
instruction_bram.data_out[14] => fetch_sub.data_out[14].DATAIN
instruction_bram.data_out[15] => fetch_sub.data_out[15].DATAIN
instruction_bram.data_out[16] => fetch_sub.data_out[16].DATAIN
instruction_bram.data_out[17] => fetch_sub.data_out[17].DATAIN
instruction_bram.data_out[18] => fetch_sub.data_out[18].DATAIN
instruction_bram.data_out[19] => fetch_sub.data_out[19].DATAIN
instruction_bram.data_out[20] => fetch_sub.data_out[20].DATAIN
instruction_bram.data_out[21] => fetch_sub.data_out[21].DATAIN
instruction_bram.data_out[22] => fetch_sub.data_out[22].DATAIN
instruction_bram.data_out[23] => fetch_sub.data_out[23].DATAIN
instruction_bram.data_out[24] => fetch_sub.data_out[24].DATAIN
instruction_bram.data_out[25] => fetch_sub.data_out[25].DATAIN
instruction_bram.data_out[26] => fetch_sub.data_out[26].DATAIN
instruction_bram.data_out[27] => fetch_sub.data_out[27].DATAIN
instruction_bram.data_out[28] => fetch_sub.data_out[28].DATAIN
instruction_bram.data_out[29] => fetch_sub.data_out[29].DATAIN
instruction_bram.data_out[30] => fetch_sub.data_out[30].DATAIN
instruction_bram.data_out[31] => fetch_sub.data_out[31].DATAIN
instruction_bram.data_in[0] <= <GND>
instruction_bram.data_in[1] <= <GND>
instruction_bram.data_in[2] <= <GND>
instruction_bram.data_in[3] <= <GND>
instruction_bram.data_in[4] <= <GND>
instruction_bram.data_in[5] <= <GND>
instruction_bram.data_in[6] <= <GND>
instruction_bram.data_in[7] <= <GND>
instruction_bram.data_in[8] <= <GND>
instruction_bram.data_in[9] <= <GND>
instruction_bram.data_in[10] <= <GND>
instruction_bram.data_in[11] <= <GND>
instruction_bram.data_in[12] <= <GND>
instruction_bram.data_in[13] <= <GND>
instruction_bram.data_in[14] <= <GND>
instruction_bram.data_in[15] <= <GND>
instruction_bram.data_in[16] <= <GND>
instruction_bram.data_in[17] <= <GND>
instruction_bram.data_in[18] <= <GND>
instruction_bram.data_in[19] <= <GND>
instruction_bram.data_in[20] <= <GND>
instruction_bram.data_in[21] <= <GND>
instruction_bram.data_in[22] <= <GND>
instruction_bram.data_in[23] <= <GND>
instruction_bram.data_in[24] <= <GND>
instruction_bram.data_in[25] <= <GND>
instruction_bram.data_in[26] <= <GND>
instruction_bram.data_in[27] <= <GND>
instruction_bram.data_in[28] <= <GND>
instruction_bram.data_in[29] <= <GND>
instruction_bram.data_in[30] <= <GND>
instruction_bram.data_in[31] <= <GND>
instruction_bram.be[0] <= <GND>
instruction_bram.be[1] <= <GND>
instruction_bram.be[2] <= <GND>
instruction_bram.be[3] <= <GND>
instruction_bram.en <= fetch_sub.new_request.DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[0] <= fetch_sub.stage1_addr[2].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[1] <= fetch_sub.stage1_addr[3].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[2] <= fetch_sub.stage1_addr[4].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[3] <= fetch_sub.stage1_addr[5].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[4] <= fetch_sub.stage1_addr[6].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[5] <= fetch_sub.stage1_addr[7].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[6] <= fetch_sub.stage1_addr[8].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[7] <= fetch_sub.stage1_addr[9].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[8] <= fetch_sub.stage1_addr[10].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[9] <= fetch_sub.stage1_addr[11].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[10] <= fetch_sub.stage1_addr[12].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[11] <= fetch_sub.stage1_addr[13].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[12] <= fetch_sub.stage1_addr[14].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[13] <= fetch_sub.stage1_addr[15].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[14] <= fetch_sub.stage1_addr[16].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[15] <= fetch_sub.stage1_addr[17].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[16] <= fetch_sub.stage1_addr[18].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[17] <= fetch_sub.stage1_addr[19].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[18] <= fetch_sub.stage1_addr[20].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[19] <= fetch_sub.stage1_addr[21].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[20] <= fetch_sub.stage1_addr[22].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[21] <= fetch_sub.stage1_addr[23].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[22] <= fetch_sub.stage1_addr[24].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[23] <= fetch_sub.stage1_addr[25].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[24] <= fetch_sub.stage1_addr[26].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[25] <= fetch_sub.stage1_addr[27].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[26] <= fetch_sub.stage1_addr[28].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[27] <= fetch_sub.stage1_addr[29].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[28] <= fetch_sub.stage1_addr[30].DB_MAX_OUTPUT_PORT_TYPE
instruction_bram.addr[29] <= fetch_sub.stage1_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|instruction_buffer:inst_buffer
clk => shift_reg.we_a.CLK
clk => shift_reg.waddr_a[1].CLK
clk => shift_reg.waddr_a[0].CLK
clk => shift_reg.data_a[67].CLK
clk => shift_reg.data_a[66].CLK
clk => shift_reg.data_a[65].CLK
clk => shift_reg.data_a[64].CLK
clk => shift_reg.data_a[63].CLK
clk => shift_reg.data_a[62].CLK
clk => shift_reg.data_a[61].CLK
clk => shift_reg.data_a[60].CLK
clk => shift_reg.data_a[59].CLK
clk => shift_reg.data_a[58].CLK
clk => shift_reg.data_a[57].CLK
clk => shift_reg.data_a[56].CLK
clk => shift_reg.data_a[55].CLK
clk => shift_reg.data_a[54].CLK
clk => shift_reg.data_a[53].CLK
clk => shift_reg.data_a[52].CLK
clk => shift_reg.data_a[51].CLK
clk => shift_reg.data_a[50].CLK
clk => shift_reg.data_a[49].CLK
clk => shift_reg.data_a[48].CLK
clk => shift_reg.data_a[47].CLK
clk => shift_reg.data_a[46].CLK
clk => shift_reg.data_a[45].CLK
clk => shift_reg.data_a[44].CLK
clk => shift_reg.data_a[43].CLK
clk => shift_reg.data_a[42].CLK
clk => shift_reg.data_a[41].CLK
clk => shift_reg.data_a[40].CLK
clk => shift_reg.data_a[39].CLK
clk => shift_reg.data_a[38].CLK
clk => shift_reg.data_a[37].CLK
clk => shift_reg.data_a[36].CLK
clk => shift_reg.data_a[35].CLK
clk => shift_reg.data_a[34].CLK
clk => shift_reg.data_a[33].CLK
clk => shift_reg.data_a[32].CLK
clk => shift_reg.data_a[31].CLK
clk => shift_reg.data_a[30].CLK
clk => shift_reg.data_a[29].CLK
clk => shift_reg.data_a[28].CLK
clk => shift_reg.data_a[27].CLK
clk => shift_reg.data_a[26].CLK
clk => shift_reg.data_a[25].CLK
clk => shift_reg.data_a[24].CLK
clk => shift_reg.data_a[23].CLK
clk => shift_reg.data_a[22].CLK
clk => shift_reg.data_a[21].CLK
clk => shift_reg.data_a[20].CLK
clk => shift_reg.data_a[19].CLK
clk => shift_reg.data_a[18].CLK
clk => shift_reg.data_a[17].CLK
clk => shift_reg.data_a[16].CLK
clk => shift_reg.data_a[15].CLK
clk => shift_reg.data_a[14].CLK
clk => shift_reg.data_a[13].CLK
clk => shift_reg.data_a[12].CLK
clk => shift_reg.data_a[11].CLK
clk => shift_reg.data_a[10].CLK
clk => shift_reg.data_a[9].CLK
clk => shift_reg.data_a[8].CLK
clk => shift_reg.data_a[7].CLK
clk => shift_reg.data_a[6].CLK
clk => shift_reg.data_a[5].CLK
clk => shift_reg.data_a[4].CLK
clk => shift_reg.data_a[3].CLK
clk => shift_reg.data_a[2].CLK
clk => shift_reg.data_a[1].CLK
clk => shift_reg.data_a[0].CLK
clk => ib.valid~reg0.CLK
clk => ib.early_full~reg0.CLK
clk => ib.full~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => read_index[0].CLK
clk => read_index[1].CLK
clk => write_index[0].CLK
clk => write_index[1].CLK
clk => shift_reg.CLK0
rst => write_index.OUTPUTSELECT
rst => write_index.OUTPUTSELECT
rst => read_index.OUTPUTSELECT
rst => read_index.OUTPUTSELECT
rst => always5.IN0
ib.early_full <= ib.early_full~reg0.DB_MAX_OUTPUT_PORT_TYPE
ib.full <= ib.full~reg0.DB_MAX_OUTPUT_PORT_TYPE
ib.valid <= ib.valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
ib.data_out.prediction <= shift_reg.DATAOUT
ib.data_out.uses_rd <= shift_reg.DATAOUT1
ib.data_out.uses_rs2 <= shift_reg.DATAOUT2
ib.data_out.uses_rs1 <= shift_reg.DATAOUT3
ib.data_out.pc[0] <= shift_reg.DATAOUT4
ib.data_out.pc[1] <= shift_reg.DATAOUT5
ib.data_out.pc[2] <= shift_reg.DATAOUT6
ib.data_out.pc[3] <= shift_reg.DATAOUT7
ib.data_out.pc[4] <= shift_reg.DATAOUT8
ib.data_out.pc[5] <= shift_reg.DATAOUT9
ib.data_out.pc[6] <= shift_reg.DATAOUT10
ib.data_out.pc[7] <= shift_reg.DATAOUT11
ib.data_out.pc[8] <= shift_reg.DATAOUT12
ib.data_out.pc[9] <= shift_reg.DATAOUT13
ib.data_out.pc[10] <= shift_reg.DATAOUT14
ib.data_out.pc[11] <= shift_reg.DATAOUT15
ib.data_out.pc[12] <= shift_reg.DATAOUT16
ib.data_out.pc[13] <= shift_reg.DATAOUT17
ib.data_out.pc[14] <= shift_reg.DATAOUT18
ib.data_out.pc[15] <= shift_reg.DATAOUT19
ib.data_out.pc[16] <= shift_reg.DATAOUT20
ib.data_out.pc[17] <= shift_reg.DATAOUT21
ib.data_out.pc[18] <= shift_reg.DATAOUT22
ib.data_out.pc[19] <= shift_reg.DATAOUT23
ib.data_out.pc[20] <= shift_reg.DATAOUT24
ib.data_out.pc[21] <= shift_reg.DATAOUT25
ib.data_out.pc[22] <= shift_reg.DATAOUT26
ib.data_out.pc[23] <= shift_reg.DATAOUT27
ib.data_out.pc[24] <= shift_reg.DATAOUT28
ib.data_out.pc[25] <= shift_reg.DATAOUT29
ib.data_out.pc[26] <= shift_reg.DATAOUT30
ib.data_out.pc[27] <= shift_reg.DATAOUT31
ib.data_out.pc[28] <= shift_reg.DATAOUT32
ib.data_out.pc[29] <= shift_reg.DATAOUT33
ib.data_out.pc[30] <= shift_reg.DATAOUT34
ib.data_out.pc[31] <= shift_reg.DATAOUT35
ib.data_out.instruction[0] <= shift_reg.DATAOUT36
ib.data_out.instruction[1] <= shift_reg.DATAOUT37
ib.data_out.instruction[2] <= shift_reg.DATAOUT38
ib.data_out.instruction[3] <= shift_reg.DATAOUT39
ib.data_out.instruction[4] <= shift_reg.DATAOUT40
ib.data_out.instruction[5] <= shift_reg.DATAOUT41
ib.data_out.instruction[6] <= shift_reg.DATAOUT42
ib.data_out.instruction[7] <= shift_reg.DATAOUT43
ib.data_out.instruction[8] <= shift_reg.DATAOUT44
ib.data_out.instruction[9] <= shift_reg.DATAOUT45
ib.data_out.instruction[10] <= shift_reg.DATAOUT46
ib.data_out.instruction[11] <= shift_reg.DATAOUT47
ib.data_out.instruction[12] <= shift_reg.DATAOUT48
ib.data_out.instruction[13] <= shift_reg.DATAOUT49
ib.data_out.instruction[14] <= shift_reg.DATAOUT50
ib.data_out.instruction[15] <= shift_reg.DATAOUT51
ib.data_out.instruction[16] <= shift_reg.DATAOUT52
ib.data_out.instruction[17] <= shift_reg.DATAOUT53
ib.data_out.instruction[18] <= shift_reg.DATAOUT54
ib.data_out.instruction[19] <= shift_reg.DATAOUT55
ib.data_out.instruction[20] <= shift_reg.DATAOUT56
ib.data_out.instruction[21] <= shift_reg.DATAOUT57
ib.data_out.instruction[22] <= shift_reg.DATAOUT58
ib.data_out.instruction[23] <= shift_reg.DATAOUT59
ib.data_out.instruction[24] <= shift_reg.DATAOUT60
ib.data_out.instruction[25] <= shift_reg.DATAOUT61
ib.data_out.instruction[26] <= shift_reg.DATAOUT62
ib.data_out.instruction[27] <= shift_reg.DATAOUT63
ib.data_out.instruction[28] <= shift_reg.DATAOUT64
ib.data_out.instruction[29] <= shift_reg.DATAOUT65
ib.data_out.instruction[30] <= shift_reg.DATAOUT66
ib.data_out.instruction[31] <= shift_reg.DATAOUT67
ib.data_in.prediction => shift_reg.data_a[0].DATAIN
ib.data_in.prediction => shift_reg.DATAIN
ib.data_in.uses_rd => shift_reg.data_a[1].DATAIN
ib.data_in.uses_rd => shift_reg.DATAIN1
ib.data_in.uses_rs2 => shift_reg.data_a[2].DATAIN
ib.data_in.uses_rs2 => shift_reg.DATAIN2
ib.data_in.uses_rs1 => shift_reg.data_a[3].DATAIN
ib.data_in.uses_rs1 => shift_reg.DATAIN3
ib.data_in.pc[0] => shift_reg.data_a[4].DATAIN
ib.data_in.pc[0] => shift_reg.DATAIN4
ib.data_in.pc[1] => shift_reg.data_a[5].DATAIN
ib.data_in.pc[1] => shift_reg.DATAIN5
ib.data_in.pc[2] => shift_reg.data_a[6].DATAIN
ib.data_in.pc[2] => shift_reg.DATAIN6
ib.data_in.pc[3] => shift_reg.data_a[7].DATAIN
ib.data_in.pc[3] => shift_reg.DATAIN7
ib.data_in.pc[4] => shift_reg.data_a[8].DATAIN
ib.data_in.pc[4] => shift_reg.DATAIN8
ib.data_in.pc[5] => shift_reg.data_a[9].DATAIN
ib.data_in.pc[5] => shift_reg.DATAIN9
ib.data_in.pc[6] => shift_reg.data_a[10].DATAIN
ib.data_in.pc[6] => shift_reg.DATAIN10
ib.data_in.pc[7] => shift_reg.data_a[11].DATAIN
ib.data_in.pc[7] => shift_reg.DATAIN11
ib.data_in.pc[8] => shift_reg.data_a[12].DATAIN
ib.data_in.pc[8] => shift_reg.DATAIN12
ib.data_in.pc[9] => shift_reg.data_a[13].DATAIN
ib.data_in.pc[9] => shift_reg.DATAIN13
ib.data_in.pc[10] => shift_reg.data_a[14].DATAIN
ib.data_in.pc[10] => shift_reg.DATAIN14
ib.data_in.pc[11] => shift_reg.data_a[15].DATAIN
ib.data_in.pc[11] => shift_reg.DATAIN15
ib.data_in.pc[12] => shift_reg.data_a[16].DATAIN
ib.data_in.pc[12] => shift_reg.DATAIN16
ib.data_in.pc[13] => shift_reg.data_a[17].DATAIN
ib.data_in.pc[13] => shift_reg.DATAIN17
ib.data_in.pc[14] => shift_reg.data_a[18].DATAIN
ib.data_in.pc[14] => shift_reg.DATAIN18
ib.data_in.pc[15] => shift_reg.data_a[19].DATAIN
ib.data_in.pc[15] => shift_reg.DATAIN19
ib.data_in.pc[16] => shift_reg.data_a[20].DATAIN
ib.data_in.pc[16] => shift_reg.DATAIN20
ib.data_in.pc[17] => shift_reg.data_a[21].DATAIN
ib.data_in.pc[17] => shift_reg.DATAIN21
ib.data_in.pc[18] => shift_reg.data_a[22].DATAIN
ib.data_in.pc[18] => shift_reg.DATAIN22
ib.data_in.pc[19] => shift_reg.data_a[23].DATAIN
ib.data_in.pc[19] => shift_reg.DATAIN23
ib.data_in.pc[20] => shift_reg.data_a[24].DATAIN
ib.data_in.pc[20] => shift_reg.DATAIN24
ib.data_in.pc[21] => shift_reg.data_a[25].DATAIN
ib.data_in.pc[21] => shift_reg.DATAIN25
ib.data_in.pc[22] => shift_reg.data_a[26].DATAIN
ib.data_in.pc[22] => shift_reg.DATAIN26
ib.data_in.pc[23] => shift_reg.data_a[27].DATAIN
ib.data_in.pc[23] => shift_reg.DATAIN27
ib.data_in.pc[24] => shift_reg.data_a[28].DATAIN
ib.data_in.pc[24] => shift_reg.DATAIN28
ib.data_in.pc[25] => shift_reg.data_a[29].DATAIN
ib.data_in.pc[25] => shift_reg.DATAIN29
ib.data_in.pc[26] => shift_reg.data_a[30].DATAIN
ib.data_in.pc[26] => shift_reg.DATAIN30
ib.data_in.pc[27] => shift_reg.data_a[31].DATAIN
ib.data_in.pc[27] => shift_reg.DATAIN31
ib.data_in.pc[28] => shift_reg.data_a[32].DATAIN
ib.data_in.pc[28] => shift_reg.DATAIN32
ib.data_in.pc[29] => shift_reg.data_a[33].DATAIN
ib.data_in.pc[29] => shift_reg.DATAIN33
ib.data_in.pc[30] => shift_reg.data_a[34].DATAIN
ib.data_in.pc[30] => shift_reg.DATAIN34
ib.data_in.pc[31] => shift_reg.data_a[35].DATAIN
ib.data_in.pc[31] => shift_reg.DATAIN35
ib.data_in.instruction[0] => shift_reg.data_a[36].DATAIN
ib.data_in.instruction[0] => shift_reg.DATAIN36
ib.data_in.instruction[1] => shift_reg.data_a[37].DATAIN
ib.data_in.instruction[1] => shift_reg.DATAIN37
ib.data_in.instruction[2] => shift_reg.data_a[38].DATAIN
ib.data_in.instruction[2] => shift_reg.DATAIN38
ib.data_in.instruction[3] => shift_reg.data_a[39].DATAIN
ib.data_in.instruction[3] => shift_reg.DATAIN39
ib.data_in.instruction[4] => shift_reg.data_a[40].DATAIN
ib.data_in.instruction[4] => shift_reg.DATAIN40
ib.data_in.instruction[5] => shift_reg.data_a[41].DATAIN
ib.data_in.instruction[5] => shift_reg.DATAIN41
ib.data_in.instruction[6] => shift_reg.data_a[42].DATAIN
ib.data_in.instruction[6] => shift_reg.DATAIN42
ib.data_in.instruction[7] => shift_reg.data_a[43].DATAIN
ib.data_in.instruction[7] => shift_reg.DATAIN43
ib.data_in.instruction[8] => shift_reg.data_a[44].DATAIN
ib.data_in.instruction[8] => shift_reg.DATAIN44
ib.data_in.instruction[9] => shift_reg.data_a[45].DATAIN
ib.data_in.instruction[9] => shift_reg.DATAIN45
ib.data_in.instruction[10] => shift_reg.data_a[46].DATAIN
ib.data_in.instruction[10] => shift_reg.DATAIN46
ib.data_in.instruction[11] => shift_reg.data_a[47].DATAIN
ib.data_in.instruction[11] => shift_reg.DATAIN47
ib.data_in.instruction[12] => shift_reg.data_a[48].DATAIN
ib.data_in.instruction[12] => shift_reg.DATAIN48
ib.data_in.instruction[13] => shift_reg.data_a[49].DATAIN
ib.data_in.instruction[13] => shift_reg.DATAIN49
ib.data_in.instruction[14] => shift_reg.data_a[50].DATAIN
ib.data_in.instruction[14] => shift_reg.DATAIN50
ib.data_in.instruction[15] => shift_reg.data_a[51].DATAIN
ib.data_in.instruction[15] => shift_reg.DATAIN51
ib.data_in.instruction[16] => shift_reg.data_a[52].DATAIN
ib.data_in.instruction[16] => shift_reg.DATAIN52
ib.data_in.instruction[17] => shift_reg.data_a[53].DATAIN
ib.data_in.instruction[17] => shift_reg.DATAIN53
ib.data_in.instruction[18] => shift_reg.data_a[54].DATAIN
ib.data_in.instruction[18] => shift_reg.DATAIN54
ib.data_in.instruction[19] => shift_reg.data_a[55].DATAIN
ib.data_in.instruction[19] => shift_reg.DATAIN55
ib.data_in.instruction[20] => shift_reg.data_a[56].DATAIN
ib.data_in.instruction[20] => shift_reg.DATAIN56
ib.data_in.instruction[21] => shift_reg.data_a[57].DATAIN
ib.data_in.instruction[21] => shift_reg.DATAIN57
ib.data_in.instruction[22] => shift_reg.data_a[58].DATAIN
ib.data_in.instruction[22] => shift_reg.DATAIN58
ib.data_in.instruction[23] => shift_reg.data_a[59].DATAIN
ib.data_in.instruction[23] => shift_reg.DATAIN59
ib.data_in.instruction[24] => shift_reg.data_a[60].DATAIN
ib.data_in.instruction[24] => shift_reg.DATAIN60
ib.data_in.instruction[25] => shift_reg.data_a[61].DATAIN
ib.data_in.instruction[25] => shift_reg.DATAIN61
ib.data_in.instruction[26] => shift_reg.data_a[62].DATAIN
ib.data_in.instruction[26] => shift_reg.DATAIN62
ib.data_in.instruction[27] => shift_reg.data_a[63].DATAIN
ib.data_in.instruction[27] => shift_reg.DATAIN63
ib.data_in.instruction[28] => shift_reg.data_a[64].DATAIN
ib.data_in.instruction[28] => shift_reg.DATAIN64
ib.data_in.instruction[29] => shift_reg.data_a[65].DATAIN
ib.data_in.instruction[29] => shift_reg.DATAIN65
ib.data_in.instruction[30] => shift_reg.data_a[66].DATAIN
ib.data_in.instruction[30] => shift_reg.DATAIN66
ib.data_in.instruction[31] => shift_reg.data_a[67].DATAIN
ib.data_in.instruction[31] => shift_reg.DATAIN67
ib.flush => write_index.OUTPUTSELECT
ib.flush => write_index.OUTPUTSELECT
ib.flush => read_index.OUTPUTSELECT
ib.flush => read_index.OUTPUTSELECT
ib.flush => always5.IN1
ib.pop => read_index.OUTPUTSELECT
ib.pop => read_index.OUTPUTSELECT
ib.pop => always3.IN0
ib.pop => always5.IN1
ib.pop => always3.IN0
ib.push => write_index.OUTPUTSELECT
ib.push => write_index.OUTPUTSELECT
ib.push => always3.IN1
ib.push => valid.OUTPUTSELECT
ib.push => shift_reg.we_a.DATAIN
ib.push => always3.IN1
ib.push => shift_reg.WE


|lab6|riscv:processor|decode:decode_block
clk => bit_ex.new_request~reg0.CLK
clk => div_ex.new_request~reg0.CLK
clk => mul_ex.new_request~reg0.CLK
clk => csr_ex.new_request~reg0.CLK
clk => ls_ex.new_request~reg0.CLK
clk => alu_ex.new_request~reg0.CLK
clk => branch_ex.new_request~reg0.CLK
clk => bit_inputs.fn3[0]~reg0.CLK
clk => bit_inputs.fn3[1]~reg0.CLK
clk => bit_inputs.fn3[2]~reg0.CLK
clk => bit_inputs.rs1[0]~reg0.CLK
clk => bit_inputs.rs1[1]~reg0.CLK
clk => bit_inputs.rs1[2]~reg0.CLK
clk => bit_inputs.rs1[3]~reg0.CLK
clk => bit_inputs.rs1[4]~reg0.CLK
clk => bit_inputs.rs1[5]~reg0.CLK
clk => bit_inputs.rs1[6]~reg0.CLK
clk => bit_inputs.rs1[7]~reg0.CLK
clk => bit_inputs.rs1[8]~reg0.CLK
clk => bit_inputs.rs1[9]~reg0.CLK
clk => bit_inputs.rs1[10]~reg0.CLK
clk => bit_inputs.rs1[11]~reg0.CLK
clk => bit_inputs.rs1[12]~reg0.CLK
clk => bit_inputs.rs1[13]~reg0.CLK
clk => bit_inputs.rs1[14]~reg0.CLK
clk => bit_inputs.rs1[15]~reg0.CLK
clk => bit_inputs.rs1[16]~reg0.CLK
clk => bit_inputs.rs1[17]~reg0.CLK
clk => bit_inputs.rs1[18]~reg0.CLK
clk => bit_inputs.rs1[19]~reg0.CLK
clk => bit_inputs.rs1[20]~reg0.CLK
clk => bit_inputs.rs1[21]~reg0.CLK
clk => bit_inputs.rs1[22]~reg0.CLK
clk => bit_inputs.rs1[23]~reg0.CLK
clk => bit_inputs.rs1[24]~reg0.CLK
clk => bit_inputs.rs1[25]~reg0.CLK
clk => bit_inputs.rs1[26]~reg0.CLK
clk => bit_inputs.rs1[27]~reg0.CLK
clk => bit_inputs.rs1[28]~reg0.CLK
clk => bit_inputs.rs1[29]~reg0.CLK
clk => bit_inputs.rs1[30]~reg0.CLK
clk => bit_inputs.rs1[31]~reg0.CLK
clk => prev_div_result_valid.CLK
clk => prev_div_rs2[0].CLK
clk => prev_div_rs2[1].CLK
clk => prev_div_rs2[2].CLK
clk => prev_div_rs2[3].CLK
clk => prev_div_rs2[4].CLK
clk => prev_div_rs1[0].CLK
clk => prev_div_rs1[1].CLK
clk => prev_div_rs1[2].CLK
clk => prev_div_rs1[3].CLK
clk => prev_div_rs1[4].CLK
clk => csr_inputs.csr_op[0]~reg0.CLK
clk => csr_inputs.csr_op[1]~reg0.CLK
clk => csr_inputs.csr_addr[0]~reg0.CLK
clk => csr_inputs.csr_addr[1]~reg0.CLK
clk => csr_inputs.csr_addr[2]~reg0.CLK
clk => csr_inputs.csr_addr[3]~reg0.CLK
clk => csr_inputs.csr_addr[4]~reg0.CLK
clk => csr_inputs.csr_addr[5]~reg0.CLK
clk => csr_inputs.csr_addr[6]~reg0.CLK
clk => csr_inputs.csr_addr[7]~reg0.CLK
clk => csr_inputs.csr_addr[8]~reg0.CLK
clk => csr_inputs.csr_addr[9]~reg0.CLK
clk => csr_inputs.csr_addr[10]~reg0.CLK
clk => csr_inputs.csr_addr[11]~reg0.CLK
clk => csr_inputs.rs1[0]~reg0.CLK
clk => csr_inputs.rs1[1]~reg0.CLK
clk => csr_inputs.rs1[2]~reg0.CLK
clk => csr_inputs.rs1[3]~reg0.CLK
clk => csr_inputs.rs1[4]~reg0.CLK
clk => csr_inputs.rs1[5]~reg0.CLK
clk => csr_inputs.rs1[6]~reg0.CLK
clk => csr_inputs.rs1[7]~reg0.CLK
clk => csr_inputs.rs1[8]~reg0.CLK
clk => csr_inputs.rs1[9]~reg0.CLK
clk => csr_inputs.rs1[10]~reg0.CLK
clk => csr_inputs.rs1[11]~reg0.CLK
clk => csr_inputs.rs1[12]~reg0.CLK
clk => csr_inputs.rs1[13]~reg0.CLK
clk => csr_inputs.rs1[14]~reg0.CLK
clk => csr_inputs.rs1[15]~reg0.CLK
clk => csr_inputs.rs1[16]~reg0.CLK
clk => csr_inputs.rs1[17]~reg0.CLK
clk => csr_inputs.rs1[18]~reg0.CLK
clk => csr_inputs.rs1[19]~reg0.CLK
clk => csr_inputs.rs1[20]~reg0.CLK
clk => csr_inputs.rs1[21]~reg0.CLK
clk => csr_inputs.rs1[22]~reg0.CLK
clk => csr_inputs.rs1[23]~reg0.CLK
clk => csr_inputs.rs1[24]~reg0.CLK
clk => csr_inputs.rs1[25]~reg0.CLK
clk => csr_inputs.rs1[26]~reg0.CLK
clk => csr_inputs.rs1[27]~reg0.CLK
clk => csr_inputs.rs1[28]~reg0.CLK
clk => csr_inputs.rs1[29]~reg0.CLK
clk => csr_inputs.rs1[30]~reg0.CLK
clk => csr_inputs.rs1[31]~reg0.CLK
clk => last_ls_request_was_load.CLK
clk => load_rd[0].CLK
clk => load_rd[1].CLK
clk => load_rd[2].CLK
clk => load_rd[3].CLK
clk => load_rd[4].CLK
clk => alu_inputs.op[0]~reg0.CLK
clk => alu_inputs.op[1]~reg0.CLK
clk => alu_inputs.sltu~reg0.CLK
clk => alu_inputs.shifter_in[0]~reg0.CLK
clk => alu_inputs.shifter_in[1]~reg0.CLK
clk => alu_inputs.shifter_in[2]~reg0.CLK
clk => alu_inputs.shifter_in[3]~reg0.CLK
clk => alu_inputs.shifter_in[4]~reg0.CLK
clk => alu_inputs.shifter_in[5]~reg0.CLK
clk => alu_inputs.shifter_in[6]~reg0.CLK
clk => alu_inputs.shifter_in[7]~reg0.CLK
clk => alu_inputs.shifter_in[8]~reg0.CLK
clk => alu_inputs.shifter_in[9]~reg0.CLK
clk => alu_inputs.shifter_in[10]~reg0.CLK
clk => alu_inputs.shifter_in[11]~reg0.CLK
clk => alu_inputs.shifter_in[12]~reg0.CLK
clk => alu_inputs.shifter_in[13]~reg0.CLK
clk => alu_inputs.shifter_in[14]~reg0.CLK
clk => alu_inputs.shifter_in[15]~reg0.CLK
clk => alu_inputs.shifter_in[16]~reg0.CLK
clk => alu_inputs.shifter_in[17]~reg0.CLK
clk => alu_inputs.shifter_in[18]~reg0.CLK
clk => alu_inputs.shifter_in[19]~reg0.CLK
clk => alu_inputs.shifter_in[20]~reg0.CLK
clk => alu_inputs.shifter_in[21]~reg0.CLK
clk => alu_inputs.shifter_in[22]~reg0.CLK
clk => alu_inputs.shifter_in[23]~reg0.CLK
clk => alu_inputs.shifter_in[24]~reg0.CLK
clk => alu_inputs.shifter_in[25]~reg0.CLK
clk => alu_inputs.shifter_in[26]~reg0.CLK
clk => alu_inputs.shifter_in[27]~reg0.CLK
clk => alu_inputs.shifter_in[28]~reg0.CLK
clk => alu_inputs.shifter_in[29]~reg0.CLK
clk => alu_inputs.shifter_in[30]~reg0.CLK
clk => alu_inputs.shifter_in[31]~reg0.CLK
clk => alu_inputs.left_shift~reg0.CLK
clk => alu_inputs.arith~reg0.CLK
clk => alu_inputs.add~reg0.CLK
clk => alu_inputs.fn3[0]~reg0.CLK
clk => alu_inputs.fn3[1]~reg0.CLK
clk => alu_inputs.fn3[2]~reg0.CLK
clk => alu_inputs.in2[0]~reg0.CLK
clk => alu_inputs.in2[1]~reg0.CLK
clk => alu_inputs.in2[2]~reg0.CLK
clk => alu_inputs.in2[3]~reg0.CLK
clk => alu_inputs.in2[4]~reg0.CLK
clk => alu_inputs.in2[5]~reg0.CLK
clk => alu_inputs.in2[6]~reg0.CLK
clk => alu_inputs.in2[7]~reg0.CLK
clk => alu_inputs.in2[8]~reg0.CLK
clk => alu_inputs.in2[9]~reg0.CLK
clk => alu_inputs.in2[10]~reg0.CLK
clk => alu_inputs.in2[11]~reg0.CLK
clk => alu_inputs.in2[12]~reg0.CLK
clk => alu_inputs.in2[13]~reg0.CLK
clk => alu_inputs.in2[14]~reg0.CLK
clk => alu_inputs.in2[15]~reg0.CLK
clk => alu_inputs.in2[16]~reg0.CLK
clk => alu_inputs.in2[17]~reg0.CLK
clk => alu_inputs.in2[18]~reg0.CLK
clk => alu_inputs.in2[19]~reg0.CLK
clk => alu_inputs.in2[20]~reg0.CLK
clk => alu_inputs.in2[21]~reg0.CLK
clk => alu_inputs.in2[22]~reg0.CLK
clk => alu_inputs.in2[23]~reg0.CLK
clk => alu_inputs.in2[24]~reg0.CLK
clk => alu_inputs.in2[25]~reg0.CLK
clk => alu_inputs.in2[26]~reg0.CLK
clk => alu_inputs.in2[27]~reg0.CLK
clk => alu_inputs.in2[28]~reg0.CLK
clk => alu_inputs.in2[29]~reg0.CLK
clk => alu_inputs.in2[30]~reg0.CLK
clk => alu_inputs.in2[31]~reg0.CLK
clk => alu_inputs.in1[0]~reg0.CLK
clk => alu_inputs.in1[1]~reg0.CLK
clk => alu_inputs.in1[2]~reg0.CLK
clk => alu_inputs.in1[3]~reg0.CLK
clk => alu_inputs.in1[4]~reg0.CLK
clk => alu_inputs.in1[5]~reg0.CLK
clk => alu_inputs.in1[6]~reg0.CLK
clk => alu_inputs.in1[7]~reg0.CLK
clk => alu_inputs.in1[8]~reg0.CLK
clk => alu_inputs.in1[9]~reg0.CLK
clk => alu_inputs.in1[10]~reg0.CLK
clk => alu_inputs.in1[11]~reg0.CLK
clk => alu_inputs.in1[12]~reg0.CLK
clk => alu_inputs.in1[13]~reg0.CLK
clk => alu_inputs.in1[14]~reg0.CLK
clk => alu_inputs.in1[15]~reg0.CLK
clk => alu_inputs.in1[16]~reg0.CLK
clk => alu_inputs.in1[17]~reg0.CLK
clk => alu_inputs.in1[18]~reg0.CLK
clk => alu_inputs.in1[19]~reg0.CLK
clk => alu_inputs.in1[20]~reg0.CLK
clk => alu_inputs.in1[21]~reg0.CLK
clk => alu_inputs.in1[22]~reg0.CLK
clk => alu_inputs.in1[23]~reg0.CLK
clk => alu_inputs.in1[24]~reg0.CLK
clk => alu_inputs.in1[25]~reg0.CLK
clk => alu_inputs.in1[26]~reg0.CLK
clk => alu_inputs.in1[27]~reg0.CLK
clk => alu_inputs.in1[28]~reg0.CLK
clk => alu_inputs.in1[29]~reg0.CLK
clk => alu_inputs.in1[30]~reg0.CLK
clk => alu_inputs.in1[31]~reg0.CLK
rst => last_ls_request_was_load.OUTPUTSELECT
rst => prev_div_result_valid.OUTPUTSELECT
rst => new_request.OUTPUTSELECT
rst => new_request.OUTPUTSELECT
rst => new_request.OUTPUTSELECT
rst => new_request.OUTPUTSELECT
rst => new_request.OUTPUTSELECT
rst => new_request.OUTPUTSELECT
rst => new_request.OUTPUTSELECT
flush => advance.IN1
flush => issue_alu.IN1
flush => issue_csr.IN1
flush => issue_bit.IN1
flush => issue_ls.IN1
flush => issue_branch.IN1
flush => issue_mul.IN1
flush => issue_div.IN1
bt.dec_pc[0] <= ib.data_out.pc[0].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[1] <= ib.data_out.pc[1].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[2] <= ib.data_out.pc[2].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[3] <= ib.data_out.pc[3].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[4] <= ib.data_out.pc[4].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[5] <= ib.data_out.pc[5].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[6] <= ib.data_out.pc[6].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[7] <= ib.data_out.pc[7].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[8] <= ib.data_out.pc[8].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[9] <= ib.data_out.pc[9].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[10] <= ib.data_out.pc[10].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[11] <= ib.data_out.pc[11].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[12] <= ib.data_out.pc[12].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[13] <= ib.data_out.pc[13].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[14] <= ib.data_out.pc[14].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[15] <= ib.data_out.pc[15].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[16] <= ib.data_out.pc[16].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[17] <= ib.data_out.pc[17].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[18] <= ib.data_out.pc[18].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[19] <= ib.data_out.pc[19].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[20] <= ib.data_out.pc[20].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[21] <= ib.data_out.pc[21].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[22] <= ib.data_out.pc[22].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[23] <= ib.data_out.pc[23].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[24] <= ib.data_out.pc[24].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[25] <= ib.data_out.pc[25].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[26] <= ib.data_out.pc[26].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[27] <= ib.data_out.pc[27].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[28] <= ib.data_out.pc[28].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[29] <= ib.data_out.pc[29].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[30] <= ib.data_out.pc[30].DB_MAX_OUTPUT_PORT_TYPE
bt.dec_pc[31] <= ib.data_out.pc[31].DB_MAX_OUTPUT_PORT_TYPE
ib.pop <= advance.DB_MAX_OUTPUT_PORT_TYPE
ib.data_out.prediction => branch_inputs.prediction.DATAIN
ib.data_out.uses_rd => instruction_issued.IN1
ib.data_out.uses_rd => new_issue.IN1
ib.data_out.uses_rd => advance.IN1
ib.data_out.uses_rd => issue_valid.IN0
ib.data_out.uses_rd => issue_valid.IN1
ib.data_out.uses_rd => instruction_issued_no_rd.IN1
ib.data_out.uses_rs2 => operands_ready.IN0
ib.data_out.uses_rs1 => operands_ready.IN0
ib.data_out.pc[0] => alu_rs1[0].DATAB
ib.data_out.pc[0] => dec_pc[0].DATAIN
ib.data_out.pc[0] => bt.dec_pc[0].DATAIN
ib.data_out.pc[0] => ls_inputs.pc[0].DATAIN
ib.data_out.pc[0] => branch_inputs.dec_pc[0].DATAIN
ib.data_out.pc[1] => alu_rs1[1].DATAB
ib.data_out.pc[1] => dec_pc[1].DATAIN
ib.data_out.pc[1] => bt.dec_pc[1].DATAIN
ib.data_out.pc[1] => ls_inputs.pc[1].DATAIN
ib.data_out.pc[1] => branch_inputs.dec_pc[1].DATAIN
ib.data_out.pc[2] => alu_rs1[2].DATAB
ib.data_out.pc[2] => dec_pc[2].DATAIN
ib.data_out.pc[2] => bt.dec_pc[2].DATAIN
ib.data_out.pc[2] => ls_inputs.pc[2].DATAIN
ib.data_out.pc[2] => branch_inputs.dec_pc[2].DATAIN
ib.data_out.pc[3] => alu_rs1[3].DATAB
ib.data_out.pc[3] => dec_pc[3].DATAIN
ib.data_out.pc[3] => bt.dec_pc[3].DATAIN
ib.data_out.pc[3] => ls_inputs.pc[3].DATAIN
ib.data_out.pc[3] => branch_inputs.dec_pc[3].DATAIN
ib.data_out.pc[4] => alu_rs1[4].DATAB
ib.data_out.pc[4] => dec_pc[4].DATAIN
ib.data_out.pc[4] => bt.dec_pc[4].DATAIN
ib.data_out.pc[4] => ls_inputs.pc[4].DATAIN
ib.data_out.pc[4] => branch_inputs.dec_pc[4].DATAIN
ib.data_out.pc[5] => alu_rs1[5].DATAB
ib.data_out.pc[5] => dec_pc[5].DATAIN
ib.data_out.pc[5] => bt.dec_pc[5].DATAIN
ib.data_out.pc[5] => ls_inputs.pc[5].DATAIN
ib.data_out.pc[5] => branch_inputs.dec_pc[5].DATAIN
ib.data_out.pc[6] => alu_rs1[6].DATAB
ib.data_out.pc[6] => dec_pc[6].DATAIN
ib.data_out.pc[6] => bt.dec_pc[6].DATAIN
ib.data_out.pc[6] => ls_inputs.pc[6].DATAIN
ib.data_out.pc[6] => branch_inputs.dec_pc[6].DATAIN
ib.data_out.pc[7] => alu_rs1[7].DATAB
ib.data_out.pc[7] => dec_pc[7].DATAIN
ib.data_out.pc[7] => bt.dec_pc[7].DATAIN
ib.data_out.pc[7] => ls_inputs.pc[7].DATAIN
ib.data_out.pc[7] => branch_inputs.dec_pc[7].DATAIN
ib.data_out.pc[8] => alu_rs1[8].DATAB
ib.data_out.pc[8] => dec_pc[8].DATAIN
ib.data_out.pc[8] => bt.dec_pc[8].DATAIN
ib.data_out.pc[8] => ls_inputs.pc[8].DATAIN
ib.data_out.pc[8] => branch_inputs.dec_pc[8].DATAIN
ib.data_out.pc[9] => alu_rs1[9].DATAB
ib.data_out.pc[9] => dec_pc[9].DATAIN
ib.data_out.pc[9] => bt.dec_pc[9].DATAIN
ib.data_out.pc[9] => ls_inputs.pc[9].DATAIN
ib.data_out.pc[9] => branch_inputs.dec_pc[9].DATAIN
ib.data_out.pc[10] => alu_rs1[10].DATAB
ib.data_out.pc[10] => dec_pc[10].DATAIN
ib.data_out.pc[10] => bt.dec_pc[10].DATAIN
ib.data_out.pc[10] => ls_inputs.pc[10].DATAIN
ib.data_out.pc[10] => branch_inputs.dec_pc[10].DATAIN
ib.data_out.pc[11] => alu_rs1[11].DATAB
ib.data_out.pc[11] => dec_pc[11].DATAIN
ib.data_out.pc[11] => bt.dec_pc[11].DATAIN
ib.data_out.pc[11] => ls_inputs.pc[11].DATAIN
ib.data_out.pc[11] => branch_inputs.dec_pc[11].DATAIN
ib.data_out.pc[12] => alu_rs1[12].DATAB
ib.data_out.pc[12] => dec_pc[12].DATAIN
ib.data_out.pc[12] => bt.dec_pc[12].DATAIN
ib.data_out.pc[12] => ls_inputs.pc[12].DATAIN
ib.data_out.pc[12] => branch_inputs.dec_pc[12].DATAIN
ib.data_out.pc[13] => alu_rs1[13].DATAB
ib.data_out.pc[13] => dec_pc[13].DATAIN
ib.data_out.pc[13] => bt.dec_pc[13].DATAIN
ib.data_out.pc[13] => ls_inputs.pc[13].DATAIN
ib.data_out.pc[13] => branch_inputs.dec_pc[13].DATAIN
ib.data_out.pc[14] => alu_rs1[14].DATAB
ib.data_out.pc[14] => dec_pc[14].DATAIN
ib.data_out.pc[14] => bt.dec_pc[14].DATAIN
ib.data_out.pc[14] => ls_inputs.pc[14].DATAIN
ib.data_out.pc[14] => branch_inputs.dec_pc[14].DATAIN
ib.data_out.pc[15] => alu_rs1[15].DATAB
ib.data_out.pc[15] => dec_pc[15].DATAIN
ib.data_out.pc[15] => bt.dec_pc[15].DATAIN
ib.data_out.pc[15] => ls_inputs.pc[15].DATAIN
ib.data_out.pc[15] => branch_inputs.dec_pc[15].DATAIN
ib.data_out.pc[16] => alu_rs1[16].DATAB
ib.data_out.pc[16] => dec_pc[16].DATAIN
ib.data_out.pc[16] => bt.dec_pc[16].DATAIN
ib.data_out.pc[16] => ls_inputs.pc[16].DATAIN
ib.data_out.pc[16] => branch_inputs.dec_pc[16].DATAIN
ib.data_out.pc[17] => alu_rs1[17].DATAB
ib.data_out.pc[17] => dec_pc[17].DATAIN
ib.data_out.pc[17] => bt.dec_pc[17].DATAIN
ib.data_out.pc[17] => ls_inputs.pc[17].DATAIN
ib.data_out.pc[17] => branch_inputs.dec_pc[17].DATAIN
ib.data_out.pc[18] => alu_rs1[18].DATAB
ib.data_out.pc[18] => dec_pc[18].DATAIN
ib.data_out.pc[18] => bt.dec_pc[18].DATAIN
ib.data_out.pc[18] => ls_inputs.pc[18].DATAIN
ib.data_out.pc[18] => branch_inputs.dec_pc[18].DATAIN
ib.data_out.pc[19] => alu_rs1[19].DATAB
ib.data_out.pc[19] => dec_pc[19].DATAIN
ib.data_out.pc[19] => bt.dec_pc[19].DATAIN
ib.data_out.pc[19] => ls_inputs.pc[19].DATAIN
ib.data_out.pc[19] => branch_inputs.dec_pc[19].DATAIN
ib.data_out.pc[20] => alu_rs1[20].DATAB
ib.data_out.pc[20] => dec_pc[20].DATAIN
ib.data_out.pc[20] => bt.dec_pc[20].DATAIN
ib.data_out.pc[20] => ls_inputs.pc[20].DATAIN
ib.data_out.pc[20] => branch_inputs.dec_pc[20].DATAIN
ib.data_out.pc[21] => alu_rs1[21].DATAB
ib.data_out.pc[21] => dec_pc[21].DATAIN
ib.data_out.pc[21] => bt.dec_pc[21].DATAIN
ib.data_out.pc[21] => ls_inputs.pc[21].DATAIN
ib.data_out.pc[21] => branch_inputs.dec_pc[21].DATAIN
ib.data_out.pc[22] => alu_rs1[22].DATAB
ib.data_out.pc[22] => dec_pc[22].DATAIN
ib.data_out.pc[22] => bt.dec_pc[22].DATAIN
ib.data_out.pc[22] => ls_inputs.pc[22].DATAIN
ib.data_out.pc[22] => branch_inputs.dec_pc[22].DATAIN
ib.data_out.pc[23] => alu_rs1[23].DATAB
ib.data_out.pc[23] => dec_pc[23].DATAIN
ib.data_out.pc[23] => bt.dec_pc[23].DATAIN
ib.data_out.pc[23] => ls_inputs.pc[23].DATAIN
ib.data_out.pc[23] => branch_inputs.dec_pc[23].DATAIN
ib.data_out.pc[24] => alu_rs1[24].DATAB
ib.data_out.pc[24] => dec_pc[24].DATAIN
ib.data_out.pc[24] => bt.dec_pc[24].DATAIN
ib.data_out.pc[24] => ls_inputs.pc[24].DATAIN
ib.data_out.pc[24] => branch_inputs.dec_pc[24].DATAIN
ib.data_out.pc[25] => alu_rs1[25].DATAB
ib.data_out.pc[25] => dec_pc[25].DATAIN
ib.data_out.pc[25] => bt.dec_pc[25].DATAIN
ib.data_out.pc[25] => ls_inputs.pc[25].DATAIN
ib.data_out.pc[25] => branch_inputs.dec_pc[25].DATAIN
ib.data_out.pc[26] => alu_rs1[26].DATAB
ib.data_out.pc[26] => dec_pc[26].DATAIN
ib.data_out.pc[26] => bt.dec_pc[26].DATAIN
ib.data_out.pc[26] => ls_inputs.pc[26].DATAIN
ib.data_out.pc[26] => branch_inputs.dec_pc[26].DATAIN
ib.data_out.pc[27] => alu_rs1[27].DATAB
ib.data_out.pc[27] => dec_pc[27].DATAIN
ib.data_out.pc[27] => bt.dec_pc[27].DATAIN
ib.data_out.pc[27] => ls_inputs.pc[27].DATAIN
ib.data_out.pc[27] => branch_inputs.dec_pc[27].DATAIN
ib.data_out.pc[28] => alu_rs1[28].DATAB
ib.data_out.pc[28] => dec_pc[28].DATAIN
ib.data_out.pc[28] => bt.dec_pc[28].DATAIN
ib.data_out.pc[28] => ls_inputs.pc[28].DATAIN
ib.data_out.pc[28] => branch_inputs.dec_pc[28].DATAIN
ib.data_out.pc[29] => alu_rs1[29].DATAB
ib.data_out.pc[29] => dec_pc[29].DATAIN
ib.data_out.pc[29] => bt.dec_pc[29].DATAIN
ib.data_out.pc[29] => ls_inputs.pc[29].DATAIN
ib.data_out.pc[29] => branch_inputs.dec_pc[29].DATAIN
ib.data_out.pc[30] => alu_rs1[30].DATAB
ib.data_out.pc[30] => dec_pc[30].DATAIN
ib.data_out.pc[30] => bt.dec_pc[30].DATAIN
ib.data_out.pc[30] => ls_inputs.pc[30].DATAIN
ib.data_out.pc[30] => branch_inputs.dec_pc[30].DATAIN
ib.data_out.pc[31] => alu_rs1[31].DATAB
ib.data_out.pc[31] => dec_pc[31].DATAIN
ib.data_out.pc[31] => bt.dec_pc[31].DATAIN
ib.data_out.pc[31] => ls_inputs.pc[31].DATAIN
ib.data_out.pc[31] => branch_inputs.dec_pc[31].DATAIN
ib.data_out.instruction[0] => Decoder0.IN6
ib.data_out.instruction[0] => Equal1.IN3
ib.data_out.instruction[0] => Equal2.IN3
ib.data_out.instruction[0] => Equal3.IN5
ib.data_out.instruction[0] => Equal4.IN4
ib.data_out.instruction[0] => Equal5.IN2
ib.data_out.instruction[0] => Equal6.IN3
ib.data_out.instruction[0] => Equal7.IN4
ib.data_out.instruction[0] => Equal8.IN1
ib.data_out.instruction[0] => Equal9.IN2
ib.data_out.instruction[0] => Equal10.IN4
ib.data_out.instruction[0] => Equal11.IN4
ib.data_out.instruction[0] => Equal12.IN4
ib.data_out.instruction[1] => Decoder0.IN5
ib.data_out.instruction[1] => Equal1.IN2
ib.data_out.instruction[1] => Equal2.IN2
ib.data_out.instruction[1] => Equal3.IN4
ib.data_out.instruction[1] => Equal4.IN3
ib.data_out.instruction[1] => Equal5.IN1
ib.data_out.instruction[1] => Equal6.IN2
ib.data_out.instruction[1] => Equal7.IN3
ib.data_out.instruction[1] => Equal8.IN0
ib.data_out.instruction[1] => Equal9.IN1
ib.data_out.instruction[1] => Equal10.IN3
ib.data_out.instruction[1] => Equal11.IN3
ib.data_out.instruction[1] => Equal12.IN3
ib.data_out.instruction[2] => Decoder0.IN4
ib.data_out.instruction[2] => jalr.IN0
ib.data_out.instruction[2] => Equal1.IN6
ib.data_out.instruction[2] => Equal2.IN6
ib.data_out.instruction[2] => Equal3.IN3
ib.data_out.instruction[2] => Equal4.IN2
ib.data_out.instruction[2] => Equal5.IN6
ib.data_out.instruction[2] => Equal6.IN1
ib.data_out.instruction[2] => Equal7.IN2
ib.data_out.instruction[2] => Equal8.IN6
ib.data_out.instruction[2] => Equal9.IN6
ib.data_out.instruction[2] => Equal10.IN2
ib.data_out.instruction[2] => Equal11.IN6
ib.data_out.instruction[2] => Equal12.IN2
ib.data_out.instruction[2] => Equal19.IN31
ib.data_out.instruction[3] => Decoder0.IN3
ib.data_out.instruction[3] => branch_inputs.jal.DATAIN
ib.data_out.instruction[3] => Equal1.IN5
ib.data_out.instruction[3] => Equal2.IN5
ib.data_out.instruction[3] => Equal3.IN2
ib.data_out.instruction[3] => Equal4.IN6
ib.data_out.instruction[3] => Equal5.IN5
ib.data_out.instruction[3] => Equal6.IN6
ib.data_out.instruction[3] => Equal7.IN6
ib.data_out.instruction[3] => Equal8.IN5
ib.data_out.instruction[3] => Equal9.IN5
ib.data_out.instruction[3] => Equal10.IN1
ib.data_out.instruction[3] => Equal11.IN5
ib.data_out.instruction[3] => Equal12.IN6
ib.data_out.instruction[3] => jalr.IN1
ib.data_out.instruction[3] => Equal19.IN30
ib.data_out.instruction[4] => Decoder0.IN2
ib.data_out.instruction[4] => Equal1.IN1
ib.data_out.instruction[4] => Equal2.IN4
ib.data_out.instruction[4] => Equal3.IN6
ib.data_out.instruction[4] => Equal4.IN5
ib.data_out.instruction[4] => Equal5.IN0
ib.data_out.instruction[4] => Equal6.IN0
ib.data_out.instruction[4] => Equal7.IN1
ib.data_out.instruction[4] => Equal8.IN4
ib.data_out.instruction[4] => Equal9.IN4
ib.data_out.instruction[4] => Equal10.IN6
ib.data_out.instruction[4] => Equal11.IN2
ib.data_out.instruction[4] => Equal12.IN1
ib.data_out.instruction[5] => Decoder0.IN1
ib.data_out.instruction[5] => ls_offset[4].OUTPUTSELECT
ib.data_out.instruction[5] => ls_offset[3].OUTPUTSELECT
ib.data_out.instruction[5] => ls_offset[2].OUTPUTSELECT
ib.data_out.instruction[5] => ls_offset[1].OUTPUTSELECT
ib.data_out.instruction[5] => ls_offset[0].OUTPUTSELECT
ib.data_out.instruction[5] => Equal1.IN0
ib.data_out.instruction[5] => Equal2.IN1
ib.data_out.instruction[5] => Equal3.IN1
ib.data_out.instruction[5] => Equal4.IN1
ib.data_out.instruction[5] => Equal5.IN4
ib.data_out.instruction[5] => Equal6.IN5
ib.data_out.instruction[5] => Equal7.IN0
ib.data_out.instruction[5] => Equal8.IN3
ib.data_out.instruction[5] => Equal9.IN0
ib.data_out.instruction[5] => Equal10.IN0
ib.data_out.instruction[5] => Equal11.IN1
ib.data_out.instruction[5] => Equal12.IN5
ib.data_out.instruction[6] => Decoder0.IN0
ib.data_out.instruction[6] => Equal1.IN4
ib.data_out.instruction[6] => Equal2.IN0
ib.data_out.instruction[6] => Equal3.IN0
ib.data_out.instruction[6] => Equal4.IN0
ib.data_out.instruction[6] => Equal5.IN3
ib.data_out.instruction[6] => Equal6.IN4
ib.data_out.instruction[6] => Equal7.IN5
ib.data_out.instruction[6] => Equal8.IN2
ib.data_out.instruction[6] => Equal9.IN3
ib.data_out.instruction[6] => Equal10.IN5
ib.data_out.instruction[6] => Equal11.IN0
ib.data_out.instruction[6] => Equal12.IN0
ib.data_out.instruction[7] => Equal16.IN4
ib.data_out.instruction[7] => Equal20.IN4
ib.data_out.instruction[7] => Equal21.IN4
ib.data_out.instruction[7] => ls_offset[0].DATAB
ib.data_out.instruction[7] => rf_decode.future_rd_addr[0].DATAIN
ib.data_out.instruction[7] => iq.data_in.rd_addr[0].DATAIN
ib.data_out.instruction[7] => branch_inputs.br_imm[10].DATAIN
ib.data_out.instruction[7] => load_rd[0].DATAIN
ib.data_out.instruction[8] => Equal16.IN3
ib.data_out.instruction[8] => Equal20.IN3
ib.data_out.instruction[8] => Equal21.IN3
ib.data_out.instruction[8] => ls_offset[1].DATAB
ib.data_out.instruction[8] => rf_decode.future_rd_addr[1].DATAIN
ib.data_out.instruction[8] => iq.data_in.rd_addr[1].DATAIN
ib.data_out.instruction[8] => branch_inputs.br_imm[0].DATAIN
ib.data_out.instruction[8] => load_rd[1].DATAIN
ib.data_out.instruction[9] => Equal16.IN2
ib.data_out.instruction[9] => Equal20.IN2
ib.data_out.instruction[9] => Equal21.IN2
ib.data_out.instruction[9] => ls_offset[2].DATAB
ib.data_out.instruction[9] => rf_decode.future_rd_addr[2].DATAIN
ib.data_out.instruction[9] => iq.data_in.rd_addr[2].DATAIN
ib.data_out.instruction[9] => branch_inputs.br_imm[1].DATAIN
ib.data_out.instruction[9] => load_rd[2].DATAIN
ib.data_out.instruction[10] => Equal16.IN1
ib.data_out.instruction[10] => Equal20.IN1
ib.data_out.instruction[10] => Equal21.IN1
ib.data_out.instruction[10] => ls_offset[3].DATAB
ib.data_out.instruction[10] => rf_decode.future_rd_addr[3].DATAIN
ib.data_out.instruction[10] => iq.data_in.rd_addr[3].DATAIN
ib.data_out.instruction[10] => branch_inputs.br_imm[2].DATAIN
ib.data_out.instruction[10] => load_rd[3].DATAIN
ib.data_out.instruction[11] => Equal16.IN0
ib.data_out.instruction[11] => Equal20.IN0
ib.data_out.instruction[11] => Equal21.IN0
ib.data_out.instruction[11] => ls_offset[4].DATAB
ib.data_out.instruction[11] => rf_decode.future_rd_addr[4].DATAIN
ib.data_out.instruction[11] => iq.data_in.rd_addr[4].DATAIN
ib.data_out.instruction[11] => branch_inputs.br_imm[3].DATAIN
ib.data_out.instruction[11] => load_rd[4].DATAIN
ib.data_out.instruction[12] => alu_fn3[0].DATAA
ib.data_out.instruction[12] => fn3.DATAA
ib.data_out.instruction[12] => alu_rs2[12].DATAB
ib.data_out.instruction[12] => branch_inputs.fn3[0].DATAIN
ib.data_out.instruction[12] => branch_inputs.jal_imm[11].DATAIN
ib.data_out.instruction[12] => mul_inputs.op[0].DATAIN
ib.data_out.instruction[12] => div_inputs.op[0].DATAIN
ib.data_out.instruction[12] => fn3_dec[0].DATAIN
ib.data_out.instruction[12] => Equal13.IN1
ib.data_out.instruction[12] => Equal14.IN2
ib.data_out.instruction[12] => Equal17.IN2
ib.data_out.instruction[12] => Equal18.IN2
ib.data_out.instruction[12] => overflow.IN1
ib.data_out.instruction[12] => csr_inputs.csr_op[0]~reg0.DATAIN
ib.data_out.instruction[12] => bit_inputs.fn3[0]~reg0.DATAIN
ib.data_out.instruction[12] => alu_inputs.sltu~reg0.DATAIN
ib.data_out.instruction[12] => alu_inputs.fn3[0]~reg0.DATAIN
ib.data_out.instruction[13] => alu_fn3[1].DATAA
ib.data_out.instruction[13] => fn3.DATAA
ib.data_out.instruction[13] => alu_rs2[13].DATAB
ib.data_out.instruction[13] => branch_inputs.fn3[1].DATAIN
ib.data_out.instruction[13] => branch_inputs.jal_imm[12].DATAIN
ib.data_out.instruction[13] => mul_inputs.op[1].DATAIN
ib.data_out.instruction[13] => div_inputs.op[1].DATAIN
ib.data_out.instruction[13] => fn3_dec[1].DATAIN
ib.data_out.instruction[13] => Equal13.IN0
ib.data_out.instruction[13] => Equal14.IN0
ib.data_out.instruction[13] => Equal17.IN1
ib.data_out.instruction[13] => Equal18.IN1
ib.data_out.instruction[13] => csr_inputs.csr_op[1]~reg0.DATAIN
ib.data_out.instruction[13] => bit_inputs.fn3[1]~reg0.DATAIN
ib.data_out.instruction[13] => alu_inputs.fn3[1]~reg0.DATAIN
ib.data_out.instruction[14] => csr_imm_op.IN1
ib.data_out.instruction[14] => new_div_request.IN1
ib.data_out.instruction[14] => alu_fn3[2].DATAA
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => shifter_in.OUTPUTSELECT
ib.data_out.instruction[14] => fn3.DATAA
ib.data_out.instruction[14] => alu_rs2[14].DATAB
ib.data_out.instruction[14] => branch_inputs.fn3[2].DATAIN
ib.data_out.instruction[14] => branch_inputs.jal_imm[13].DATAIN
ib.data_out.instruction[14] => fn3_dec[2].DATAIN
ib.data_out.instruction[14] => new_mul_request.IN1
ib.data_out.instruction[14] => Equal13.IN2
ib.data_out.instruction[14] => Equal14.IN1
ib.data_out.instruction[14] => Equal17.IN0
ib.data_out.instruction[14] => Equal18.IN0
ib.data_out.instruction[14] => bit_inputs.fn3[2]~reg0.DATAIN
ib.data_out.instruction[14] => alu_inputs.left_shift~reg0.DATAIN
ib.data_out.instruction[14] => alu_inputs.fn3[2]~reg0.DATAIN
ib.data_out.instruction[15] => rs1.DATAB
ib.data_out.instruction[15] => Equal22.IN4
ib.data_out.instruction[15] => alu_rs2[15].DATAB
ib.data_out.instruction[15] => rf_decode.rs1_addr[0].DATAIN
ib.data_out.instruction[15] => branch_inputs.jal_imm[14].DATAIN
ib.data_out.instruction[15] => prev_div_rs1[0].DATAIN
ib.data_out.instruction[16] => rs1.DATAB
ib.data_out.instruction[16] => Equal22.IN3
ib.data_out.instruction[16] => alu_rs2[16].DATAB
ib.data_out.instruction[16] => rf_decode.rs1_addr[1].DATAIN
ib.data_out.instruction[16] => branch_inputs.jal_imm[15].DATAIN
ib.data_out.instruction[16] => prev_div_rs1[1].DATAIN
ib.data_out.instruction[17] => rs1.DATAB
ib.data_out.instruction[17] => Equal22.IN2
ib.data_out.instruction[17] => alu_rs2[17].DATAB
ib.data_out.instruction[17] => rf_decode.rs1_addr[2].DATAIN
ib.data_out.instruction[17] => branch_inputs.jal_imm[16].DATAIN
ib.data_out.instruction[17] => prev_div_rs1[2].DATAIN
ib.data_out.instruction[18] => rs1.DATAB
ib.data_out.instruction[18] => Equal22.IN1
ib.data_out.instruction[18] => alu_rs2[18].DATAB
ib.data_out.instruction[18] => rf_decode.rs1_addr[3].DATAIN
ib.data_out.instruction[18] => branch_inputs.jal_imm[17].DATAIN
ib.data_out.instruction[18] => prev_div_rs1[3].DATAIN
ib.data_out.instruction[19] => rs1.DATAB
ib.data_out.instruction[19] => Equal22.IN0
ib.data_out.instruction[19] => alu_rs2[19].DATAB
ib.data_out.instruction[19] => rf_decode.rs1_addr[4].DATAIN
ib.data_out.instruction[19] => branch_inputs.jal_imm[18].DATAIN
ib.data_out.instruction[19] => prev_div_rs1[4].DATAIN
ib.data_out.instruction[20] => alu_rs2.DATAB
ib.data_out.instruction[20] => alu_rs2[20].DATAB
ib.data_out.instruction[20] => ls_offset[0].DATAA
ib.data_out.instruction[20] => Equal0.IN4
ib.data_out.instruction[20] => Equal23.IN4
ib.data_out.instruction[20] => rf_decode.rs2_addr[0].DATAIN
ib.data_out.instruction[20] => branch_inputs.jal_imm[10].DATAIN
ib.data_out.instruction[20] => branch_inputs.jalr_imm[0].DATAIN
ib.data_out.instruction[20] => csr_inputs.csr_addr[0]~reg0.DATAIN
ib.data_out.instruction[20] => prev_div_rs2[0].DATAIN
ib.data_out.instruction[21] => alu_rs2.DATAB
ib.data_out.instruction[21] => alu_rs2[21].DATAB
ib.data_out.instruction[21] => ls_offset[1].DATAA
ib.data_out.instruction[21] => Equal0.IN3
ib.data_out.instruction[21] => Equal23.IN3
ib.data_out.instruction[21] => rf_decode.rs2_addr[1].DATAIN
ib.data_out.instruction[21] => branch_inputs.jal_imm[0].DATAIN
ib.data_out.instruction[21] => branch_inputs.jalr_imm[1].DATAIN
ib.data_out.instruction[21] => csr_inputs.csr_addr[1]~reg0.DATAIN
ib.data_out.instruction[21] => prev_div_rs2[1].DATAIN
ib.data_out.instruction[22] => alu_rs2.DATAB
ib.data_out.instruction[22] => alu_rs2[22].DATAB
ib.data_out.instruction[22] => ls_offset[2].DATAA
ib.data_out.instruction[22] => Equal0.IN2
ib.data_out.instruction[22] => Equal23.IN2
ib.data_out.instruction[22] => rf_decode.rs2_addr[2].DATAIN
ib.data_out.instruction[22] => branch_inputs.jal_imm[1].DATAIN
ib.data_out.instruction[22] => branch_inputs.jalr_imm[2].DATAIN
ib.data_out.instruction[22] => csr_inputs.csr_addr[2]~reg0.DATAIN
ib.data_out.instruction[22] => prev_div_rs2[2].DATAIN
ib.data_out.instruction[23] => alu_rs2.DATAB
ib.data_out.instruction[23] => alu_rs2[23].DATAB
ib.data_out.instruction[23] => ls_offset[3].DATAA
ib.data_out.instruction[23] => Equal0.IN1
ib.data_out.instruction[23] => Equal23.IN1
ib.data_out.instruction[23] => rf_decode.rs2_addr[3].DATAIN
ib.data_out.instruction[23] => branch_inputs.jal_imm[2].DATAIN
ib.data_out.instruction[23] => branch_inputs.jalr_imm[3].DATAIN
ib.data_out.instruction[23] => csr_inputs.csr_addr[3]~reg0.DATAIN
ib.data_out.instruction[23] => prev_div_rs2[3].DATAIN
ib.data_out.instruction[24] => alu_rs2.DATAB
ib.data_out.instruction[24] => alu_rs2[24].DATAB
ib.data_out.instruction[24] => ls_offset[4].DATAA
ib.data_out.instruction[24] => Equal0.IN0
ib.data_out.instruction[24] => Equal23.IN0
ib.data_out.instruction[24] => rf_decode.rs2_addr[4].DATAIN
ib.data_out.instruction[24] => branch_inputs.jal_imm[3].DATAIN
ib.data_out.instruction[24] => branch_inputs.jalr_imm[4].DATAIN
ib.data_out.instruction[24] => csr_inputs.csr_addr[4]~reg0.DATAIN
ib.data_out.instruction[24] => prev_div_rs2[4].DATAIN
ib.data_out.instruction[25] => mult_div_op.IN1
ib.data_out.instruction[25] => alu_rs2.DATAB
ib.data_out.instruction[25] => alu_rs2[25].DATAB
ib.data_out.instruction[25] => Add0.IN27
ib.data_out.instruction[25] => branch_inputs.jal_imm[4].DATAIN
ib.data_out.instruction[25] => branch_inputs.jalr_imm[5].DATAIN
ib.data_out.instruction[25] => branch_inputs.br_imm[4].DATAIN
ib.data_out.instruction[25] => new_alu_request.IN1
ib.data_out.instruction[25] => csr_inputs.csr_addr[5]~reg0.DATAIN
ib.data_out.instruction[26] => alu_rs2.DATAB
ib.data_out.instruction[26] => alu_rs2[26].DATAB
ib.data_out.instruction[26] => Add0.IN26
ib.data_out.instruction[26] => branch_inputs.jal_imm[5].DATAIN
ib.data_out.instruction[26] => branch_inputs.jalr_imm[6].DATAIN
ib.data_out.instruction[26] => branch_inputs.br_imm[5].DATAIN
ib.data_out.instruction[26] => csr_inputs.csr_addr[6]~reg0.DATAIN
ib.data_out.instruction[27] => alu_rs2.DATAB
ib.data_out.instruction[27] => alu_rs2[27].DATAB
ib.data_out.instruction[27] => Add0.IN25
ib.data_out.instruction[27] => ls_inputs.amo[0].DATAIN
ib.data_out.instruction[27] => branch_inputs.jal_imm[6].DATAIN
ib.data_out.instruction[27] => branch_inputs.jalr_imm[7].DATAIN
ib.data_out.instruction[27] => branch_inputs.br_imm[6].DATAIN
ib.data_out.instruction[27] => Equal15.IN1
ib.data_out.instruction[27] => csr_inputs.csr_addr[7]~reg0.DATAIN
ib.data_out.instruction[28] => alu_rs2.DATAB
ib.data_out.instruction[28] => alu_rs2[28].DATAB
ib.data_out.instruction[28] => Add0.IN24
ib.data_out.instruction[28] => ls_inputs.amo[1].DATAIN
ib.data_out.instruction[28] => branch_inputs.jal_imm[7].DATAIN
ib.data_out.instruction[28] => branch_inputs.jalr_imm[8].DATAIN
ib.data_out.instruction[28] => branch_inputs.br_imm[7].DATAIN
ib.data_out.instruction[28] => Equal15.IN0
ib.data_out.instruction[28] => csr_inputs.csr_addr[8]~reg0.DATAIN
ib.data_out.instruction[29] => alu_rs2.DATAB
ib.data_out.instruction[29] => alu_rs2[29].DATAB
ib.data_out.instruction[29] => Add0.IN23
ib.data_out.instruction[29] => ls_inputs.amo[2].DATAIN
ib.data_out.instruction[29] => branch_inputs.jal_imm[8].DATAIN
ib.data_out.instruction[29] => branch_inputs.jalr_imm[9].DATAIN
ib.data_out.instruction[29] => branch_inputs.br_imm[8].DATAIN
ib.data_out.instruction[29] => Equal15.IN4
ib.data_out.instruction[29] => csr_inputs.csr_addr[9]~reg0.DATAIN
ib.data_out.instruction[30] => alu_rs2.DATAB
ib.data_out.instruction[30] => alu_rs2[30].DATAB
ib.data_out.instruction[30] => add.IN1
ib.data_out.instruction[30] => arith.IN1
ib.data_out.instruction[30] => Add0.IN22
ib.data_out.instruction[30] => ls_inputs.amo[3].DATAIN
ib.data_out.instruction[30] => branch_inputs.jal_imm[9].DATAIN
ib.data_out.instruction[30] => branch_inputs.jalr_imm[10].DATAIN
ib.data_out.instruction[30] => branch_inputs.br_imm[9].DATAIN
ib.data_out.instruction[30] => Equal15.IN3
ib.data_out.instruction[30] => csr_inputs.csr_addr[10]~reg0.DATAIN
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2.DATAB
ib.data_out.instruction[31] => alu_rs2[31].DATAB
ib.data_out.instruction[31] => Add0.IN1
ib.data_out.instruction[31] => Add0.IN2
ib.data_out.instruction[31] => Add0.IN3
ib.data_out.instruction[31] => Add0.IN4
ib.data_out.instruction[31] => Add0.IN5
ib.data_out.instruction[31] => Add0.IN6
ib.data_out.instruction[31] => Add0.IN7
ib.data_out.instruction[31] => Add0.IN8
ib.data_out.instruction[31] => Add0.IN9
ib.data_out.instruction[31] => Add0.IN10
ib.data_out.instruction[31] => Add0.IN11
ib.data_out.instruction[31] => Add0.IN12
ib.data_out.instruction[31] => Add0.IN13
ib.data_out.instruction[31] => Add0.IN14
ib.data_out.instruction[31] => Add0.IN15
ib.data_out.instruction[31] => Add0.IN16
ib.data_out.instruction[31] => Add0.IN17
ib.data_out.instruction[31] => Add0.IN18
ib.data_out.instruction[31] => Add0.IN19
ib.data_out.instruction[31] => Add0.IN20
ib.data_out.instruction[31] => Add0.IN21
ib.data_out.instruction[31] => ls_inputs.amo[4].DATAIN
ib.data_out.instruction[31] => branch_inputs.jal_imm[19].DATAIN
ib.data_out.instruction[31] => branch_inputs.jalr_imm[11].DATAIN
ib.data_out.instruction[31] => branch_inputs.br_imm[11].DATAIN
ib.data_out.instruction[31] => Equal15.IN2
ib.data_out.instruction[31] => csr_inputs.csr_addr[11]~reg0.DATAIN
ib.valid => issue_valid.IN1
id_gen.advance <= advance.DB_MAX_OUTPUT_PORT_TYPE
id_gen.id_avaliable => issue_valid.IN1
id_gen.issue_id[0] => iq.data_in.id[0].DATAIN
id_gen.issue_id[0] => rf_decode.id[0].DATAIN
rf_decode.rs2[0] => alu_rs2.DATAA
rf_decode.rs2[0] => ls_inputs.rs2[0].DATAIN
rf_decode.rs2[0] => branch_inputs.rs2[0].DATAIN
rf_decode.rs2[0] => mul_inputs.rs2[0].DATAIN
rf_decode.rs2[0] => div_inputs.rs2[0].DATAIN
rf_decode.rs2[0] => Equal25.IN31
rf_decode.rs2[0] => Equal26.IN31
rf_decode.rs2[1] => alu_rs2.DATAA
rf_decode.rs2[1] => ls_inputs.rs2[1].DATAIN
rf_decode.rs2[1] => branch_inputs.rs2[1].DATAIN
rf_decode.rs2[1] => mul_inputs.rs2[1].DATAIN
rf_decode.rs2[1] => div_inputs.rs2[1].DATAIN
rf_decode.rs2[1] => Equal25.IN30
rf_decode.rs2[1] => Equal26.IN30
rf_decode.rs2[2] => alu_rs2.DATAA
rf_decode.rs2[2] => ls_inputs.rs2[2].DATAIN
rf_decode.rs2[2] => branch_inputs.rs2[2].DATAIN
rf_decode.rs2[2] => mul_inputs.rs2[2].DATAIN
rf_decode.rs2[2] => div_inputs.rs2[2].DATAIN
rf_decode.rs2[2] => Equal25.IN29
rf_decode.rs2[2] => Equal26.IN29
rf_decode.rs2[3] => alu_rs2.DATAA
rf_decode.rs2[3] => ls_inputs.rs2[3].DATAIN
rf_decode.rs2[3] => branch_inputs.rs2[3].DATAIN
rf_decode.rs2[3] => mul_inputs.rs2[3].DATAIN
rf_decode.rs2[3] => div_inputs.rs2[3].DATAIN
rf_decode.rs2[3] => Equal25.IN28
rf_decode.rs2[3] => Equal26.IN28
rf_decode.rs2[4] => alu_rs2.DATAA
rf_decode.rs2[4] => ls_inputs.rs2[4].DATAIN
rf_decode.rs2[4] => branch_inputs.rs2[4].DATAIN
rf_decode.rs2[4] => mul_inputs.rs2[4].DATAIN
rf_decode.rs2[4] => div_inputs.rs2[4].DATAIN
rf_decode.rs2[4] => Equal25.IN27
rf_decode.rs2[4] => Equal26.IN27
rf_decode.rs2[5] => alu_rs2.DATAA
rf_decode.rs2[5] => ls_inputs.rs2[5].DATAIN
rf_decode.rs2[5] => branch_inputs.rs2[5].DATAIN
rf_decode.rs2[5] => mul_inputs.rs2[5].DATAIN
rf_decode.rs2[5] => div_inputs.rs2[5].DATAIN
rf_decode.rs2[5] => Equal25.IN26
rf_decode.rs2[5] => Equal26.IN26
rf_decode.rs2[6] => alu_rs2.DATAA
rf_decode.rs2[6] => ls_inputs.rs2[6].DATAIN
rf_decode.rs2[6] => branch_inputs.rs2[6].DATAIN
rf_decode.rs2[6] => mul_inputs.rs2[6].DATAIN
rf_decode.rs2[6] => div_inputs.rs2[6].DATAIN
rf_decode.rs2[6] => Equal25.IN25
rf_decode.rs2[6] => Equal26.IN25
rf_decode.rs2[7] => alu_rs2.DATAA
rf_decode.rs2[7] => ls_inputs.rs2[7].DATAIN
rf_decode.rs2[7] => branch_inputs.rs2[7].DATAIN
rf_decode.rs2[7] => mul_inputs.rs2[7].DATAIN
rf_decode.rs2[7] => div_inputs.rs2[7].DATAIN
rf_decode.rs2[7] => Equal25.IN24
rf_decode.rs2[7] => Equal26.IN24
rf_decode.rs2[8] => alu_rs2.DATAA
rf_decode.rs2[8] => ls_inputs.rs2[8].DATAIN
rf_decode.rs2[8] => branch_inputs.rs2[8].DATAIN
rf_decode.rs2[8] => mul_inputs.rs2[8].DATAIN
rf_decode.rs2[8] => div_inputs.rs2[8].DATAIN
rf_decode.rs2[8] => Equal25.IN23
rf_decode.rs2[8] => Equal26.IN23
rf_decode.rs2[9] => alu_rs2.DATAA
rf_decode.rs2[9] => ls_inputs.rs2[9].DATAIN
rf_decode.rs2[9] => branch_inputs.rs2[9].DATAIN
rf_decode.rs2[9] => mul_inputs.rs2[9].DATAIN
rf_decode.rs2[9] => div_inputs.rs2[9].DATAIN
rf_decode.rs2[9] => Equal25.IN22
rf_decode.rs2[9] => Equal26.IN22
rf_decode.rs2[10] => alu_rs2.DATAA
rf_decode.rs2[10] => ls_inputs.rs2[10].DATAIN
rf_decode.rs2[10] => branch_inputs.rs2[10].DATAIN
rf_decode.rs2[10] => mul_inputs.rs2[10].DATAIN
rf_decode.rs2[10] => div_inputs.rs2[10].DATAIN
rf_decode.rs2[10] => Equal25.IN21
rf_decode.rs2[10] => Equal26.IN21
rf_decode.rs2[11] => alu_rs2.DATAA
rf_decode.rs2[11] => ls_inputs.rs2[11].DATAIN
rf_decode.rs2[11] => branch_inputs.rs2[11].DATAIN
rf_decode.rs2[11] => mul_inputs.rs2[11].DATAIN
rf_decode.rs2[11] => div_inputs.rs2[11].DATAIN
rf_decode.rs2[11] => Equal25.IN20
rf_decode.rs2[11] => Equal26.IN20
rf_decode.rs2[12] => alu_rs2.DATAA
rf_decode.rs2[12] => ls_inputs.rs2[12].DATAIN
rf_decode.rs2[12] => branch_inputs.rs2[12].DATAIN
rf_decode.rs2[12] => mul_inputs.rs2[12].DATAIN
rf_decode.rs2[12] => div_inputs.rs2[12].DATAIN
rf_decode.rs2[12] => Equal25.IN19
rf_decode.rs2[12] => Equal26.IN19
rf_decode.rs2[13] => alu_rs2.DATAA
rf_decode.rs2[13] => ls_inputs.rs2[13].DATAIN
rf_decode.rs2[13] => branch_inputs.rs2[13].DATAIN
rf_decode.rs2[13] => mul_inputs.rs2[13].DATAIN
rf_decode.rs2[13] => div_inputs.rs2[13].DATAIN
rf_decode.rs2[13] => Equal25.IN18
rf_decode.rs2[13] => Equal26.IN18
rf_decode.rs2[14] => alu_rs2.DATAA
rf_decode.rs2[14] => ls_inputs.rs2[14].DATAIN
rf_decode.rs2[14] => branch_inputs.rs2[14].DATAIN
rf_decode.rs2[14] => mul_inputs.rs2[14].DATAIN
rf_decode.rs2[14] => div_inputs.rs2[14].DATAIN
rf_decode.rs2[14] => Equal25.IN17
rf_decode.rs2[14] => Equal26.IN17
rf_decode.rs2[15] => alu_rs2.DATAA
rf_decode.rs2[15] => ls_inputs.rs2[15].DATAIN
rf_decode.rs2[15] => branch_inputs.rs2[15].DATAIN
rf_decode.rs2[15] => mul_inputs.rs2[15].DATAIN
rf_decode.rs2[15] => div_inputs.rs2[15].DATAIN
rf_decode.rs2[15] => Equal25.IN16
rf_decode.rs2[15] => Equal26.IN16
rf_decode.rs2[16] => alu_rs2.DATAA
rf_decode.rs2[16] => ls_inputs.rs2[16].DATAIN
rf_decode.rs2[16] => branch_inputs.rs2[16].DATAIN
rf_decode.rs2[16] => mul_inputs.rs2[16].DATAIN
rf_decode.rs2[16] => div_inputs.rs2[16].DATAIN
rf_decode.rs2[16] => Equal25.IN15
rf_decode.rs2[16] => Equal26.IN15
rf_decode.rs2[17] => alu_rs2.DATAA
rf_decode.rs2[17] => ls_inputs.rs2[17].DATAIN
rf_decode.rs2[17] => branch_inputs.rs2[17].DATAIN
rf_decode.rs2[17] => mul_inputs.rs2[17].DATAIN
rf_decode.rs2[17] => div_inputs.rs2[17].DATAIN
rf_decode.rs2[17] => Equal25.IN14
rf_decode.rs2[17] => Equal26.IN14
rf_decode.rs2[18] => alu_rs2.DATAA
rf_decode.rs2[18] => ls_inputs.rs2[18].DATAIN
rf_decode.rs2[18] => branch_inputs.rs2[18].DATAIN
rf_decode.rs2[18] => mul_inputs.rs2[18].DATAIN
rf_decode.rs2[18] => div_inputs.rs2[18].DATAIN
rf_decode.rs2[18] => Equal25.IN13
rf_decode.rs2[18] => Equal26.IN13
rf_decode.rs2[19] => alu_rs2.DATAA
rf_decode.rs2[19] => ls_inputs.rs2[19].DATAIN
rf_decode.rs2[19] => branch_inputs.rs2[19].DATAIN
rf_decode.rs2[19] => mul_inputs.rs2[19].DATAIN
rf_decode.rs2[19] => div_inputs.rs2[19].DATAIN
rf_decode.rs2[19] => Equal25.IN12
rf_decode.rs2[19] => Equal26.IN12
rf_decode.rs2[20] => alu_rs2.DATAA
rf_decode.rs2[20] => ls_inputs.rs2[20].DATAIN
rf_decode.rs2[20] => branch_inputs.rs2[20].DATAIN
rf_decode.rs2[20] => mul_inputs.rs2[20].DATAIN
rf_decode.rs2[20] => div_inputs.rs2[20].DATAIN
rf_decode.rs2[20] => Equal25.IN11
rf_decode.rs2[20] => Equal26.IN11
rf_decode.rs2[21] => alu_rs2.DATAA
rf_decode.rs2[21] => ls_inputs.rs2[21].DATAIN
rf_decode.rs2[21] => branch_inputs.rs2[21].DATAIN
rf_decode.rs2[21] => mul_inputs.rs2[21].DATAIN
rf_decode.rs2[21] => div_inputs.rs2[21].DATAIN
rf_decode.rs2[21] => Equal25.IN10
rf_decode.rs2[21] => Equal26.IN10
rf_decode.rs2[22] => alu_rs2.DATAA
rf_decode.rs2[22] => ls_inputs.rs2[22].DATAIN
rf_decode.rs2[22] => branch_inputs.rs2[22].DATAIN
rf_decode.rs2[22] => mul_inputs.rs2[22].DATAIN
rf_decode.rs2[22] => div_inputs.rs2[22].DATAIN
rf_decode.rs2[22] => Equal25.IN9
rf_decode.rs2[22] => Equal26.IN9
rf_decode.rs2[23] => alu_rs2.DATAA
rf_decode.rs2[23] => ls_inputs.rs2[23].DATAIN
rf_decode.rs2[23] => branch_inputs.rs2[23].DATAIN
rf_decode.rs2[23] => mul_inputs.rs2[23].DATAIN
rf_decode.rs2[23] => div_inputs.rs2[23].DATAIN
rf_decode.rs2[23] => Equal25.IN8
rf_decode.rs2[23] => Equal26.IN8
rf_decode.rs2[24] => alu_rs2.DATAA
rf_decode.rs2[24] => ls_inputs.rs2[24].DATAIN
rf_decode.rs2[24] => branch_inputs.rs2[24].DATAIN
rf_decode.rs2[24] => mul_inputs.rs2[24].DATAIN
rf_decode.rs2[24] => div_inputs.rs2[24].DATAIN
rf_decode.rs2[24] => Equal25.IN7
rf_decode.rs2[24] => Equal26.IN7
rf_decode.rs2[25] => alu_rs2.DATAA
rf_decode.rs2[25] => ls_inputs.rs2[25].DATAIN
rf_decode.rs2[25] => branch_inputs.rs2[25].DATAIN
rf_decode.rs2[25] => mul_inputs.rs2[25].DATAIN
rf_decode.rs2[25] => div_inputs.rs2[25].DATAIN
rf_decode.rs2[25] => Equal25.IN6
rf_decode.rs2[25] => Equal26.IN6
rf_decode.rs2[26] => alu_rs2.DATAA
rf_decode.rs2[26] => ls_inputs.rs2[26].DATAIN
rf_decode.rs2[26] => branch_inputs.rs2[26].DATAIN
rf_decode.rs2[26] => mul_inputs.rs2[26].DATAIN
rf_decode.rs2[26] => div_inputs.rs2[26].DATAIN
rf_decode.rs2[26] => Equal25.IN5
rf_decode.rs2[26] => Equal26.IN5
rf_decode.rs2[27] => alu_rs2.DATAA
rf_decode.rs2[27] => ls_inputs.rs2[27].DATAIN
rf_decode.rs2[27] => branch_inputs.rs2[27].DATAIN
rf_decode.rs2[27] => mul_inputs.rs2[27].DATAIN
rf_decode.rs2[27] => div_inputs.rs2[27].DATAIN
rf_decode.rs2[27] => Equal25.IN4
rf_decode.rs2[27] => Equal26.IN4
rf_decode.rs2[28] => alu_rs2.DATAA
rf_decode.rs2[28] => ls_inputs.rs2[28].DATAIN
rf_decode.rs2[28] => branch_inputs.rs2[28].DATAIN
rf_decode.rs2[28] => mul_inputs.rs2[28].DATAIN
rf_decode.rs2[28] => div_inputs.rs2[28].DATAIN
rf_decode.rs2[28] => Equal25.IN3
rf_decode.rs2[28] => Equal26.IN3
rf_decode.rs2[29] => alu_rs2.DATAA
rf_decode.rs2[29] => ls_inputs.rs2[29].DATAIN
rf_decode.rs2[29] => branch_inputs.rs2[29].DATAIN
rf_decode.rs2[29] => mul_inputs.rs2[29].DATAIN
rf_decode.rs2[29] => div_inputs.rs2[29].DATAIN
rf_decode.rs2[29] => Equal25.IN2
rf_decode.rs2[29] => Equal26.IN2
rf_decode.rs2[30] => alu_rs2.DATAA
rf_decode.rs2[30] => ls_inputs.rs2[30].DATAIN
rf_decode.rs2[30] => branch_inputs.rs2[30].DATAIN
rf_decode.rs2[30] => mul_inputs.rs2[30].DATAIN
rf_decode.rs2[30] => div_inputs.rs2[30].DATAIN
rf_decode.rs2[30] => Equal25.IN1
rf_decode.rs2[30] => Equal26.IN1
rf_decode.rs2[31] => alu_rs2.DATAA
rf_decode.rs2[31] => ls_inputs.rs2[31].DATAIN
rf_decode.rs2[31] => branch_inputs.rs2[31].DATAIN
rf_decode.rs2[31] => mul_inputs.rs2[31].DATAIN
rf_decode.rs2[31] => div_inputs.rs2[31].DATAIN
rf_decode.rs2[31] => Equal25.IN0
rf_decode.rs2[31] => Equal26.IN0
rf_decode.rs1[0] => alu_rs1.DATAA
rf_decode.rs1[0] => shifter_in.DATAB
rf_decode.rs1[0] => Add0.IN59
rf_decode.rs1[0] => rs1.DATAA
rf_decode.rs1[0] => shifter_in.DATAA
rf_decode.rs1[0] => branch_inputs.rs1[0].DATAIN
rf_decode.rs1[0] => mul_inputs.rs1[0].DATAIN
rf_decode.rs1[0] => div_inputs.rs1[0].DATAIN
rf_decode.rs1[0] => Equal24.IN31
rf_decode.rs1[0] => bit_inputs.rs1[0]~reg0.DATAIN
rf_decode.rs1[1] => alu_rs1.DATAA
rf_decode.rs1[1] => shifter_in.DATAB
rf_decode.rs1[1] => Add0.IN58
rf_decode.rs1[1] => rs1.DATAA
rf_decode.rs1[1] => shifter_in.DATAA
rf_decode.rs1[1] => branch_inputs.rs1[1].DATAIN
rf_decode.rs1[1] => mul_inputs.rs1[1].DATAIN
rf_decode.rs1[1] => div_inputs.rs1[1].DATAIN
rf_decode.rs1[1] => Equal24.IN30
rf_decode.rs1[1] => bit_inputs.rs1[1]~reg0.DATAIN
rf_decode.rs1[2] => alu_rs1.DATAA
rf_decode.rs1[2] => shifter_in.DATAB
rf_decode.rs1[2] => Add0.IN57
rf_decode.rs1[2] => rs1.DATAA
rf_decode.rs1[2] => shifter_in.DATAA
rf_decode.rs1[2] => branch_inputs.rs1[2].DATAIN
rf_decode.rs1[2] => mul_inputs.rs1[2].DATAIN
rf_decode.rs1[2] => div_inputs.rs1[2].DATAIN
rf_decode.rs1[2] => Equal24.IN29
rf_decode.rs1[2] => bit_inputs.rs1[2]~reg0.DATAIN
rf_decode.rs1[3] => alu_rs1.DATAA
rf_decode.rs1[3] => shifter_in.DATAB
rf_decode.rs1[3] => Add0.IN56
rf_decode.rs1[3] => rs1.DATAA
rf_decode.rs1[3] => shifter_in.DATAA
rf_decode.rs1[3] => branch_inputs.rs1[3].DATAIN
rf_decode.rs1[3] => mul_inputs.rs1[3].DATAIN
rf_decode.rs1[3] => div_inputs.rs1[3].DATAIN
rf_decode.rs1[3] => Equal24.IN28
rf_decode.rs1[3] => bit_inputs.rs1[3]~reg0.DATAIN
rf_decode.rs1[4] => alu_rs1.DATAA
rf_decode.rs1[4] => shifter_in.DATAB
rf_decode.rs1[4] => Add0.IN55
rf_decode.rs1[4] => rs1.DATAA
rf_decode.rs1[4] => shifter_in.DATAA
rf_decode.rs1[4] => branch_inputs.rs1[4].DATAIN
rf_decode.rs1[4] => mul_inputs.rs1[4].DATAIN
rf_decode.rs1[4] => div_inputs.rs1[4].DATAIN
rf_decode.rs1[4] => Equal24.IN27
rf_decode.rs1[4] => bit_inputs.rs1[4]~reg0.DATAIN
rf_decode.rs1[5] => alu_rs1.DATAA
rf_decode.rs1[5] => shifter_in.DATAB
rf_decode.rs1[5] => Add0.IN54
rf_decode.rs1[5] => rs1.DATAA
rf_decode.rs1[5] => shifter_in.DATAA
rf_decode.rs1[5] => branch_inputs.rs1[5].DATAIN
rf_decode.rs1[5] => mul_inputs.rs1[5].DATAIN
rf_decode.rs1[5] => div_inputs.rs1[5].DATAIN
rf_decode.rs1[5] => Equal24.IN26
rf_decode.rs1[5] => bit_inputs.rs1[5]~reg0.DATAIN
rf_decode.rs1[6] => alu_rs1.DATAA
rf_decode.rs1[6] => shifter_in.DATAB
rf_decode.rs1[6] => Add0.IN53
rf_decode.rs1[6] => rs1.DATAA
rf_decode.rs1[6] => shifter_in.DATAA
rf_decode.rs1[6] => branch_inputs.rs1[6].DATAIN
rf_decode.rs1[6] => mul_inputs.rs1[6].DATAIN
rf_decode.rs1[6] => div_inputs.rs1[6].DATAIN
rf_decode.rs1[6] => Equal24.IN25
rf_decode.rs1[6] => bit_inputs.rs1[6]~reg0.DATAIN
rf_decode.rs1[7] => alu_rs1.DATAA
rf_decode.rs1[7] => shifter_in.DATAB
rf_decode.rs1[7] => Add0.IN52
rf_decode.rs1[7] => rs1.DATAA
rf_decode.rs1[7] => shifter_in.DATAA
rf_decode.rs1[7] => branch_inputs.rs1[7].DATAIN
rf_decode.rs1[7] => mul_inputs.rs1[7].DATAIN
rf_decode.rs1[7] => div_inputs.rs1[7].DATAIN
rf_decode.rs1[7] => Equal24.IN24
rf_decode.rs1[7] => bit_inputs.rs1[7]~reg0.DATAIN
rf_decode.rs1[8] => alu_rs1.DATAA
rf_decode.rs1[8] => shifter_in.DATAB
rf_decode.rs1[8] => Add0.IN51
rf_decode.rs1[8] => rs1.DATAA
rf_decode.rs1[8] => shifter_in.DATAA
rf_decode.rs1[8] => branch_inputs.rs1[8].DATAIN
rf_decode.rs1[8] => mul_inputs.rs1[8].DATAIN
rf_decode.rs1[8] => div_inputs.rs1[8].DATAIN
rf_decode.rs1[8] => Equal24.IN23
rf_decode.rs1[8] => bit_inputs.rs1[8]~reg0.DATAIN
rf_decode.rs1[9] => alu_rs1.DATAA
rf_decode.rs1[9] => shifter_in.DATAB
rf_decode.rs1[9] => Add0.IN50
rf_decode.rs1[9] => rs1.DATAA
rf_decode.rs1[9] => shifter_in.DATAA
rf_decode.rs1[9] => branch_inputs.rs1[9].DATAIN
rf_decode.rs1[9] => mul_inputs.rs1[9].DATAIN
rf_decode.rs1[9] => div_inputs.rs1[9].DATAIN
rf_decode.rs1[9] => Equal24.IN22
rf_decode.rs1[9] => bit_inputs.rs1[9]~reg0.DATAIN
rf_decode.rs1[10] => alu_rs1.DATAA
rf_decode.rs1[10] => shifter_in.DATAB
rf_decode.rs1[10] => Add0.IN49
rf_decode.rs1[10] => rs1.DATAA
rf_decode.rs1[10] => shifter_in.DATAA
rf_decode.rs1[10] => branch_inputs.rs1[10].DATAIN
rf_decode.rs1[10] => mul_inputs.rs1[10].DATAIN
rf_decode.rs1[10] => div_inputs.rs1[10].DATAIN
rf_decode.rs1[10] => Equal24.IN21
rf_decode.rs1[10] => bit_inputs.rs1[10]~reg0.DATAIN
rf_decode.rs1[11] => alu_rs1.DATAA
rf_decode.rs1[11] => shifter_in.DATAB
rf_decode.rs1[11] => Add0.IN48
rf_decode.rs1[11] => rs1.DATAA
rf_decode.rs1[11] => shifter_in.DATAA
rf_decode.rs1[11] => branch_inputs.rs1[11].DATAIN
rf_decode.rs1[11] => mul_inputs.rs1[11].DATAIN
rf_decode.rs1[11] => div_inputs.rs1[11].DATAIN
rf_decode.rs1[11] => Equal24.IN20
rf_decode.rs1[11] => bit_inputs.rs1[11]~reg0.DATAIN
rf_decode.rs1[12] => alu_rs1.DATAA
rf_decode.rs1[12] => shifter_in.DATAB
rf_decode.rs1[12] => Add0.IN47
rf_decode.rs1[12] => rs1.DATAA
rf_decode.rs1[12] => shifter_in.DATAA
rf_decode.rs1[12] => branch_inputs.rs1[12].DATAIN
rf_decode.rs1[12] => mul_inputs.rs1[12].DATAIN
rf_decode.rs1[12] => div_inputs.rs1[12].DATAIN
rf_decode.rs1[12] => Equal24.IN19
rf_decode.rs1[12] => bit_inputs.rs1[12]~reg0.DATAIN
rf_decode.rs1[13] => alu_rs1.DATAA
rf_decode.rs1[13] => shifter_in.DATAB
rf_decode.rs1[13] => Add0.IN46
rf_decode.rs1[13] => rs1.DATAA
rf_decode.rs1[13] => shifter_in.DATAA
rf_decode.rs1[13] => branch_inputs.rs1[13].DATAIN
rf_decode.rs1[13] => mul_inputs.rs1[13].DATAIN
rf_decode.rs1[13] => div_inputs.rs1[13].DATAIN
rf_decode.rs1[13] => Equal24.IN18
rf_decode.rs1[13] => bit_inputs.rs1[13]~reg0.DATAIN
rf_decode.rs1[14] => alu_rs1.DATAA
rf_decode.rs1[14] => shifter_in.DATAB
rf_decode.rs1[14] => Add0.IN45
rf_decode.rs1[14] => rs1.DATAA
rf_decode.rs1[14] => shifter_in.DATAA
rf_decode.rs1[14] => branch_inputs.rs1[14].DATAIN
rf_decode.rs1[14] => mul_inputs.rs1[14].DATAIN
rf_decode.rs1[14] => div_inputs.rs1[14].DATAIN
rf_decode.rs1[14] => Equal24.IN17
rf_decode.rs1[14] => bit_inputs.rs1[14]~reg0.DATAIN
rf_decode.rs1[15] => alu_rs1.DATAA
rf_decode.rs1[15] => shifter_in.DATAB
rf_decode.rs1[15] => Add0.IN44
rf_decode.rs1[15] => rs1.DATAA
rf_decode.rs1[15] => shifter_in.DATAA
rf_decode.rs1[15] => branch_inputs.rs1[15].DATAIN
rf_decode.rs1[15] => mul_inputs.rs1[15].DATAIN
rf_decode.rs1[15] => div_inputs.rs1[15].DATAIN
rf_decode.rs1[15] => Equal24.IN16
rf_decode.rs1[15] => bit_inputs.rs1[15]~reg0.DATAIN
rf_decode.rs1[16] => alu_rs1.DATAA
rf_decode.rs1[16] => shifter_in.DATAB
rf_decode.rs1[16] => Add0.IN43
rf_decode.rs1[16] => rs1.DATAA
rf_decode.rs1[16] => shifter_in.DATAA
rf_decode.rs1[16] => branch_inputs.rs1[16].DATAIN
rf_decode.rs1[16] => mul_inputs.rs1[16].DATAIN
rf_decode.rs1[16] => div_inputs.rs1[16].DATAIN
rf_decode.rs1[16] => Equal24.IN15
rf_decode.rs1[16] => bit_inputs.rs1[16]~reg0.DATAIN
rf_decode.rs1[17] => alu_rs1.DATAA
rf_decode.rs1[17] => shifter_in.DATAB
rf_decode.rs1[17] => Add0.IN42
rf_decode.rs1[17] => rs1.DATAA
rf_decode.rs1[17] => shifter_in.DATAA
rf_decode.rs1[17] => branch_inputs.rs1[17].DATAIN
rf_decode.rs1[17] => mul_inputs.rs1[17].DATAIN
rf_decode.rs1[17] => div_inputs.rs1[17].DATAIN
rf_decode.rs1[17] => Equal24.IN14
rf_decode.rs1[17] => bit_inputs.rs1[17]~reg0.DATAIN
rf_decode.rs1[18] => alu_rs1.DATAA
rf_decode.rs1[18] => shifter_in.DATAB
rf_decode.rs1[18] => Add0.IN41
rf_decode.rs1[18] => rs1.DATAA
rf_decode.rs1[18] => shifter_in.DATAA
rf_decode.rs1[18] => branch_inputs.rs1[18].DATAIN
rf_decode.rs1[18] => mul_inputs.rs1[18].DATAIN
rf_decode.rs1[18] => div_inputs.rs1[18].DATAIN
rf_decode.rs1[18] => Equal24.IN13
rf_decode.rs1[18] => bit_inputs.rs1[18]~reg0.DATAIN
rf_decode.rs1[19] => alu_rs1.DATAA
rf_decode.rs1[19] => shifter_in.DATAB
rf_decode.rs1[19] => Add0.IN40
rf_decode.rs1[19] => rs1.DATAA
rf_decode.rs1[19] => shifter_in.DATAA
rf_decode.rs1[19] => branch_inputs.rs1[19].DATAIN
rf_decode.rs1[19] => mul_inputs.rs1[19].DATAIN
rf_decode.rs1[19] => div_inputs.rs1[19].DATAIN
rf_decode.rs1[19] => Equal24.IN12
rf_decode.rs1[19] => bit_inputs.rs1[19]~reg0.DATAIN
rf_decode.rs1[20] => alu_rs1.DATAA
rf_decode.rs1[20] => shifter_in.DATAB
rf_decode.rs1[20] => Add0.IN39
rf_decode.rs1[20] => rs1.DATAA
rf_decode.rs1[20] => shifter_in.DATAA
rf_decode.rs1[20] => branch_inputs.rs1[20].DATAIN
rf_decode.rs1[20] => mul_inputs.rs1[20].DATAIN
rf_decode.rs1[20] => div_inputs.rs1[20].DATAIN
rf_decode.rs1[20] => Equal24.IN11
rf_decode.rs1[20] => bit_inputs.rs1[20]~reg0.DATAIN
rf_decode.rs1[21] => alu_rs1.DATAA
rf_decode.rs1[21] => shifter_in.DATAB
rf_decode.rs1[21] => Add0.IN38
rf_decode.rs1[21] => rs1.DATAA
rf_decode.rs1[21] => shifter_in.DATAA
rf_decode.rs1[21] => branch_inputs.rs1[21].DATAIN
rf_decode.rs1[21] => mul_inputs.rs1[21].DATAIN
rf_decode.rs1[21] => div_inputs.rs1[21].DATAIN
rf_decode.rs1[21] => Equal24.IN10
rf_decode.rs1[21] => bit_inputs.rs1[21]~reg0.DATAIN
rf_decode.rs1[22] => alu_rs1.DATAA
rf_decode.rs1[22] => shifter_in.DATAB
rf_decode.rs1[22] => Add0.IN37
rf_decode.rs1[22] => rs1.DATAA
rf_decode.rs1[22] => shifter_in.DATAA
rf_decode.rs1[22] => branch_inputs.rs1[22].DATAIN
rf_decode.rs1[22] => mul_inputs.rs1[22].DATAIN
rf_decode.rs1[22] => div_inputs.rs1[22].DATAIN
rf_decode.rs1[22] => Equal24.IN9
rf_decode.rs1[22] => bit_inputs.rs1[22]~reg0.DATAIN
rf_decode.rs1[23] => alu_rs1.DATAA
rf_decode.rs1[23] => shifter_in.DATAB
rf_decode.rs1[23] => Add0.IN36
rf_decode.rs1[23] => rs1.DATAA
rf_decode.rs1[23] => shifter_in.DATAA
rf_decode.rs1[23] => branch_inputs.rs1[23].DATAIN
rf_decode.rs1[23] => mul_inputs.rs1[23].DATAIN
rf_decode.rs1[23] => div_inputs.rs1[23].DATAIN
rf_decode.rs1[23] => Equal24.IN8
rf_decode.rs1[23] => bit_inputs.rs1[23]~reg0.DATAIN
rf_decode.rs1[24] => alu_rs1.DATAA
rf_decode.rs1[24] => shifter_in.DATAB
rf_decode.rs1[24] => Add0.IN35
rf_decode.rs1[24] => rs1.DATAA
rf_decode.rs1[24] => shifter_in.DATAA
rf_decode.rs1[24] => branch_inputs.rs1[24].DATAIN
rf_decode.rs1[24] => mul_inputs.rs1[24].DATAIN
rf_decode.rs1[24] => div_inputs.rs1[24].DATAIN
rf_decode.rs1[24] => Equal24.IN7
rf_decode.rs1[24] => bit_inputs.rs1[24]~reg0.DATAIN
rf_decode.rs1[25] => alu_rs1.DATAA
rf_decode.rs1[25] => shifter_in.DATAB
rf_decode.rs1[25] => Add0.IN34
rf_decode.rs1[25] => rs1.DATAA
rf_decode.rs1[25] => shifter_in.DATAA
rf_decode.rs1[25] => branch_inputs.rs1[25].DATAIN
rf_decode.rs1[25] => mul_inputs.rs1[25].DATAIN
rf_decode.rs1[25] => div_inputs.rs1[25].DATAIN
rf_decode.rs1[25] => Equal24.IN6
rf_decode.rs1[25] => bit_inputs.rs1[25]~reg0.DATAIN
rf_decode.rs1[26] => alu_rs1.DATAA
rf_decode.rs1[26] => shifter_in.DATAB
rf_decode.rs1[26] => Add0.IN33
rf_decode.rs1[26] => rs1.DATAA
rf_decode.rs1[26] => shifter_in.DATAA
rf_decode.rs1[26] => branch_inputs.rs1[26].DATAIN
rf_decode.rs1[26] => mul_inputs.rs1[26].DATAIN
rf_decode.rs1[26] => div_inputs.rs1[26].DATAIN
rf_decode.rs1[26] => Equal24.IN5
rf_decode.rs1[26] => bit_inputs.rs1[26]~reg0.DATAIN
rf_decode.rs1[27] => alu_rs1.DATAA
rf_decode.rs1[27] => shifter_in.DATAB
rf_decode.rs1[27] => Add0.IN32
rf_decode.rs1[27] => rs1.DATAA
rf_decode.rs1[27] => shifter_in.DATAA
rf_decode.rs1[27] => branch_inputs.rs1[27].DATAIN
rf_decode.rs1[27] => mul_inputs.rs1[27].DATAIN
rf_decode.rs1[27] => div_inputs.rs1[27].DATAIN
rf_decode.rs1[27] => Equal24.IN4
rf_decode.rs1[27] => bit_inputs.rs1[27]~reg0.DATAIN
rf_decode.rs1[28] => alu_rs1.DATAA
rf_decode.rs1[28] => shifter_in.DATAB
rf_decode.rs1[28] => Add0.IN31
rf_decode.rs1[28] => rs1.DATAA
rf_decode.rs1[28] => shifter_in.DATAA
rf_decode.rs1[28] => branch_inputs.rs1[28].DATAIN
rf_decode.rs1[28] => mul_inputs.rs1[28].DATAIN
rf_decode.rs1[28] => div_inputs.rs1[28].DATAIN
rf_decode.rs1[28] => Equal24.IN3
rf_decode.rs1[28] => bit_inputs.rs1[28]~reg0.DATAIN
rf_decode.rs1[29] => alu_rs1.DATAA
rf_decode.rs1[29] => shifter_in.DATAB
rf_decode.rs1[29] => Add0.IN30
rf_decode.rs1[29] => rs1.DATAA
rf_decode.rs1[29] => shifter_in.DATAA
rf_decode.rs1[29] => branch_inputs.rs1[29].DATAIN
rf_decode.rs1[29] => mul_inputs.rs1[29].DATAIN
rf_decode.rs1[29] => div_inputs.rs1[29].DATAIN
rf_decode.rs1[29] => Equal24.IN2
rf_decode.rs1[29] => bit_inputs.rs1[29]~reg0.DATAIN
rf_decode.rs1[30] => alu_rs1.DATAA
rf_decode.rs1[30] => shifter_in.DATAB
rf_decode.rs1[30] => Add0.IN29
rf_decode.rs1[30] => rs1.DATAA
rf_decode.rs1[30] => shifter_in.DATAA
rf_decode.rs1[30] => branch_inputs.rs1[30].DATAIN
rf_decode.rs1[30] => mul_inputs.rs1[30].DATAIN
rf_decode.rs1[30] => div_inputs.rs1[30].DATAIN
rf_decode.rs1[30] => Equal24.IN1
rf_decode.rs1[30] => bit_inputs.rs1[30]~reg0.DATAIN
rf_decode.rs1[31] => alu_rs1.DATAA
rf_decode.rs1[31] => shifter_in.DATAB
rf_decode.rs1[31] => Add0.IN28
rf_decode.rs1[31] => rs1.DATAA
rf_decode.rs1[31] => overflow.IN1
rf_decode.rs1[31] => shifter_in.DATAA
rf_decode.rs1[31] => branch_inputs.rs1[31].DATAIN
rf_decode.rs1[31] => mul_inputs.rs1[31].DATAIN
rf_decode.rs1[31] => div_inputs.rs1[31].DATAIN
rf_decode.rs1[31] => bit_inputs.rs1[31]~reg0.DATAIN
rf_decode.rd_conflict => ~NO_FANOUT~
rf_decode.rs2_conflict => operands_ready.IN1
rf_decode.rs2_conflict => load_store_forward.IN1
rf_decode.rs1_conflict => operands_ready.IN1
rf_decode.id[0] <= id_gen.issue_id[0].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.instruction_issued <= instruction_issued.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2_addr[0] <= ib.data_out.instruction[20].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2_addr[1] <= ib.data_out.instruction[21].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2_addr[2] <= ib.data_out.instruction[22].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2_addr[3] <= ib.data_out.instruction[23].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2_addr[4] <= ib.data_out.instruction[24].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1_addr[0] <= ib.data_out.instruction[15].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1_addr[1] <= ib.data_out.instruction[16].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1_addr[2] <= ib.data_out.instruction[17].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1_addr[3] <= ib.data_out.instruction[18].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1_addr[4] <= ib.data_out.instruction[19].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.future_rd_addr[0] <= ib.data_out.instruction[7].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.future_rd_addr[1] <= ib.data_out.instruction[8].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.future_rd_addr[2] <= ib.data_out.instruction[9].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.future_rd_addr[3] <= ib.data_out.instruction[10].DB_MAX_OUTPUT_PORT_TYPE
rf_decode.future_rd_addr[4] <= ib.data_out.instruction[11].DB_MAX_OUTPUT_PORT_TYPE
iq.new_issue <= new_issue.DB_MAX_OUTPUT_PORT_TYPE
iq.data_in.id[0] <= id_gen.issue_id[0].DB_MAX_OUTPUT_PORT_TYPE
iq.data_in.rd_addr[0] <= ib.data_out.instruction[7].DB_MAX_OUTPUT_PORT_TYPE
iq.data_in.rd_addr[1] <= ib.data_out.instruction[8].DB_MAX_OUTPUT_PORT_TYPE
iq.data_in.rd_addr[2] <= ib.data_out.instruction[9].DB_MAX_OUTPUT_PORT_TYPE
iq.data_in.rd_addr[3] <= ib.data_out.instruction[10].DB_MAX_OUTPUT_PORT_TYPE
iq.data_in.rd_addr[4] <= ib.data_out.instruction[11].DB_MAX_OUTPUT_PORT_TYPE
iq.data_in.unit_id[0] <= iq.iq.data_in.unit_id[0].DB_MAX_OUTPUT_PORT_TYPE
iq.data_in.unit_id[1] <= iq.iq.data_in.unit_id[1].DB_MAX_OUTPUT_PORT_TYPE
iq.data_in.unit_id[2] <= iq.iq.data_in.unit_id[2].DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.op[0] <= alu_inputs.op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.op[1] <= alu_inputs.op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.using_pc <= <GND>
alu_inputs.sltu <= alu_inputs.sltu~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[0] <= alu_inputs.shifter_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[1] <= alu_inputs.shifter_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[2] <= alu_inputs.shifter_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[3] <= alu_inputs.shifter_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[4] <= alu_inputs.shifter_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[5] <= alu_inputs.shifter_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[6] <= alu_inputs.shifter_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[7] <= alu_inputs.shifter_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[8] <= alu_inputs.shifter_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[9] <= alu_inputs.shifter_in[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[10] <= alu_inputs.shifter_in[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[11] <= alu_inputs.shifter_in[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[12] <= alu_inputs.shifter_in[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[13] <= alu_inputs.shifter_in[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[14] <= alu_inputs.shifter_in[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[15] <= alu_inputs.shifter_in[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[16] <= alu_inputs.shifter_in[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[17] <= alu_inputs.shifter_in[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[18] <= alu_inputs.shifter_in[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[19] <= alu_inputs.shifter_in[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[20] <= alu_inputs.shifter_in[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[21] <= alu_inputs.shifter_in[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[22] <= alu_inputs.shifter_in[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[23] <= alu_inputs.shifter_in[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[24] <= alu_inputs.shifter_in[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[25] <= alu_inputs.shifter_in[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[26] <= alu_inputs.shifter_in[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[27] <= alu_inputs.shifter_in[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[28] <= alu_inputs.shifter_in[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[29] <= alu_inputs.shifter_in[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[30] <= alu_inputs.shifter_in[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.shifter_in[31] <= alu_inputs.shifter_in[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.left_shift <= alu_inputs.left_shift~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.arith <= alu_inputs.arith~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.add <= alu_inputs.add~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.fn3[0] <= alu_inputs.fn3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.fn3[1] <= alu_inputs.fn3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.fn3[2] <= alu_inputs.fn3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[0] <= alu_inputs.in2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[1] <= alu_inputs.in2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[2] <= alu_inputs.in2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[3] <= alu_inputs.in2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[4] <= alu_inputs.in2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[5] <= alu_inputs.in2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[6] <= alu_inputs.in2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[7] <= alu_inputs.in2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[8] <= alu_inputs.in2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[9] <= alu_inputs.in2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[10] <= alu_inputs.in2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[11] <= alu_inputs.in2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[12] <= alu_inputs.in2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[13] <= alu_inputs.in2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[14] <= alu_inputs.in2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[15] <= alu_inputs.in2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[16] <= alu_inputs.in2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[17] <= alu_inputs.in2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[18] <= alu_inputs.in2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[19] <= alu_inputs.in2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[20] <= alu_inputs.in2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[21] <= alu_inputs.in2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[22] <= alu_inputs.in2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[23] <= alu_inputs.in2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[24] <= alu_inputs.in2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[25] <= alu_inputs.in2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[26] <= alu_inputs.in2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[27] <= alu_inputs.in2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[28] <= alu_inputs.in2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[29] <= alu_inputs.in2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[30] <= alu_inputs.in2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in2[31] <= alu_inputs.in2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[0] <= alu_inputs.in1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[1] <= alu_inputs.in1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[2] <= alu_inputs.in1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[3] <= alu_inputs.in1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[4] <= alu_inputs.in1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[5] <= alu_inputs.in1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[6] <= alu_inputs.in1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[7] <= alu_inputs.in1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[8] <= alu_inputs.in1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[9] <= alu_inputs.in1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[10] <= alu_inputs.in1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[11] <= alu_inputs.in1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[12] <= alu_inputs.in1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[13] <= alu_inputs.in1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[14] <= alu_inputs.in1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[15] <= alu_inputs.in1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[16] <= alu_inputs.in1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[17] <= alu_inputs.in1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[18] <= alu_inputs.in1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[19] <= alu_inputs.in1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[20] <= alu_inputs.in1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[21] <= alu_inputs.in1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[22] <= alu_inputs.in1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[23] <= alu_inputs.in1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[24] <= alu_inputs.in1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[25] <= alu_inputs.in1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[26] <= alu_inputs.in1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[27] <= alu_inputs.in1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[28] <= alu_inputs.in1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[29] <= alu_inputs.in1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[30] <= alu_inputs.in1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.in1[31] <= alu_inputs.in1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.load_store_forward <= load_store_forward.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.store <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.load <= load.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.is_amo <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.amo[0] <= ib.data_out.instruction[27].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.amo[1] <= ib.data_out.instruction[28].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.amo[2] <= ib.data_out.instruction[29].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.amo[3] <= ib.data_out.instruction[30].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.amo[4] <= ib.data_out.instruction[31].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.fn3[0] <= fn3.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.fn3[1] <= fn3.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.fn3[2] <= fn3.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[0] <= ib.data_out.pc[0].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[1] <= ib.data_out.pc[1].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[2] <= ib.data_out.pc[2].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[3] <= ib.data_out.pc[3].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[4] <= ib.data_out.pc[4].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[5] <= ib.data_out.pc[5].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[6] <= ib.data_out.pc[6].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[7] <= ib.data_out.pc[7].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[8] <= ib.data_out.pc[8].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[9] <= ib.data_out.pc[9].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[10] <= ib.data_out.pc[10].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[11] <= ib.data_out.pc[11].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[12] <= ib.data_out.pc[12].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[13] <= ib.data_out.pc[13].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[14] <= ib.data_out.pc[14].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[15] <= ib.data_out.pc[15].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[16] <= ib.data_out.pc[16].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[17] <= ib.data_out.pc[17].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[18] <= ib.data_out.pc[18].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[19] <= ib.data_out.pc[19].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[20] <= ib.data_out.pc[20].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[21] <= ib.data_out.pc[21].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[22] <= ib.data_out.pc[22].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[23] <= ib.data_out.pc[23].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[24] <= ib.data_out.pc[24].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[25] <= ib.data_out.pc[25].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[26] <= ib.data_out.pc[26].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[27] <= ib.data_out.pc[27].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[28] <= ib.data_out.pc[28].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[29] <= ib.data_out.pc[29].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[30] <= ib.data_out.pc[30].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.pc[31] <= ib.data_out.pc[31].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[0] <= rf_decode.rs2[0].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[1] <= rf_decode.rs2[1].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[2] <= rf_decode.rs2[2].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[3] <= rf_decode.rs2[3].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[4] <= rf_decode.rs2[4].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[5] <= rf_decode.rs2[5].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[6] <= rf_decode.rs2[6].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[7] <= rf_decode.rs2[7].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[8] <= rf_decode.rs2[8].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[9] <= rf_decode.rs2[9].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[10] <= rf_decode.rs2[10].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[11] <= rf_decode.rs2[11].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[12] <= rf_decode.rs2[12].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[13] <= rf_decode.rs2[13].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[14] <= rf_decode.rs2[14].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[15] <= rf_decode.rs2[15].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[16] <= rf_decode.rs2[16].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[17] <= rf_decode.rs2[17].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[18] <= rf_decode.rs2[18].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[19] <= rf_decode.rs2[19].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[20] <= rf_decode.rs2[20].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[21] <= rf_decode.rs2[21].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[22] <= rf_decode.rs2[22].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[23] <= rf_decode.rs2[23].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[24] <= rf_decode.rs2[24].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[25] <= rf_decode.rs2[25].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[26] <= rf_decode.rs2[26].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[27] <= rf_decode.rs2[27].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[28] <= rf_decode.rs2[28].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[29] <= rf_decode.rs2[29].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[30] <= rf_decode.rs2[30].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.rs2[31] <= rf_decode.rs2[31].DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ls_inputs.virtual_address[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.prediction <= ib.data_out.prediction.DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.br_imm[0] <= ib.data_out.instruction[8].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.br_imm[1] <= ib.data_out.instruction[9].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.br_imm[2] <= ib.data_out.instruction[10].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.br_imm[3] <= ib.data_out.instruction[11].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.br_imm[4] <= ib.data_out.instruction[25].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.br_imm[5] <= ib.data_out.instruction[26].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.br_imm[6] <= ib.data_out.instruction[27].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.br_imm[7] <= ib.data_out.instruction[28].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.br_imm[8] <= ib.data_out.instruction[29].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.br_imm[9] <= ib.data_out.instruction[30].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.br_imm[10] <= ib.data_out.instruction[7].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.br_imm[11] <= ib.data_out.instruction[31].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jalr_imm[0] <= ib.data_out.instruction[20].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jalr_imm[1] <= ib.data_out.instruction[21].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jalr_imm[2] <= ib.data_out.instruction[22].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jalr_imm[3] <= ib.data_out.instruction[23].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jalr_imm[4] <= ib.data_out.instruction[24].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jalr_imm[5] <= ib.data_out.instruction[25].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jalr_imm[6] <= ib.data_out.instruction[26].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jalr_imm[7] <= ib.data_out.instruction[27].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jalr_imm[8] <= ib.data_out.instruction[28].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jalr_imm[9] <= ib.data_out.instruction[29].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jalr_imm[10] <= ib.data_out.instruction[30].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jalr_imm[11] <= ib.data_out.instruction[31].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[0] <= ib.data_out.instruction[21].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[1] <= ib.data_out.instruction[22].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[2] <= ib.data_out.instruction[23].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[3] <= ib.data_out.instruction[24].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[4] <= ib.data_out.instruction[25].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[5] <= ib.data_out.instruction[26].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[6] <= ib.data_out.instruction[27].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[7] <= ib.data_out.instruction[28].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[8] <= ib.data_out.instruction[29].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[9] <= ib.data_out.instruction[30].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[10] <= ib.data_out.instruction[20].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[11] <= ib.data_out.instruction[12].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[12] <= ib.data_out.instruction[13].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[13] <= ib.data_out.instruction[14].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[14] <= ib.data_out.instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[15] <= ib.data_out.instruction[16].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[16] <= ib.data_out.instruction[17].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[17] <= ib.data_out.instruction[18].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[18] <= ib.data_out.instruction[19].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal_imm[19] <= ib.data_out.instruction[31].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.branch_compare <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jalr <= jalr.DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.jal <= ib.data_out.instruction[3].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.use_signed <= use_signed.DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[0] <= ib.data_out.pc[0].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[1] <= ib.data_out.pc[1].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[2] <= ib.data_out.pc[2].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[3] <= ib.data_out.pc[3].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[4] <= ib.data_out.pc[4].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[5] <= ib.data_out.pc[5].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[6] <= ib.data_out.pc[6].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[7] <= ib.data_out.pc[7].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[8] <= ib.data_out.pc[8].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[9] <= ib.data_out.pc[9].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[10] <= ib.data_out.pc[10].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[11] <= ib.data_out.pc[11].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[12] <= ib.data_out.pc[12].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[13] <= ib.data_out.pc[13].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[14] <= ib.data_out.pc[14].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[15] <= ib.data_out.pc[15].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[16] <= ib.data_out.pc[16].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[17] <= ib.data_out.pc[17].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[18] <= ib.data_out.pc[18].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[19] <= ib.data_out.pc[19].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[20] <= ib.data_out.pc[20].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[21] <= ib.data_out.pc[21].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[22] <= ib.data_out.pc[22].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[23] <= ib.data_out.pc[23].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[24] <= ib.data_out.pc[24].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[25] <= ib.data_out.pc[25].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[26] <= ib.data_out.pc[26].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[27] <= ib.data_out.pc[27].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[28] <= ib.data_out.pc[28].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[29] <= ib.data_out.pc[29].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[30] <= ib.data_out.pc[30].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.dec_pc[31] <= ib.data_out.pc[31].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.fn3[0] <= ib.data_out.instruction[12].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.fn3[1] <= ib.data_out.instruction[13].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.fn3[2] <= ib.data_out.instruction[14].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[0] <= rf_decode.rs2[0].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[1] <= rf_decode.rs2[1].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[2] <= rf_decode.rs2[2].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[3] <= rf_decode.rs2[3].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[4] <= rf_decode.rs2[4].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[5] <= rf_decode.rs2[5].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[6] <= rf_decode.rs2[6].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[7] <= rf_decode.rs2[7].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[8] <= rf_decode.rs2[8].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[9] <= rf_decode.rs2[9].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[10] <= rf_decode.rs2[10].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[11] <= rf_decode.rs2[11].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[12] <= rf_decode.rs2[12].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[13] <= rf_decode.rs2[13].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[14] <= rf_decode.rs2[14].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[15] <= rf_decode.rs2[15].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[16] <= rf_decode.rs2[16].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[17] <= rf_decode.rs2[17].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[18] <= rf_decode.rs2[18].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[19] <= rf_decode.rs2[19].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[20] <= rf_decode.rs2[20].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[21] <= rf_decode.rs2[21].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[22] <= rf_decode.rs2[22].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[23] <= rf_decode.rs2[23].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[24] <= rf_decode.rs2[24].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[25] <= rf_decode.rs2[25].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[26] <= rf_decode.rs2[26].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[27] <= rf_decode.rs2[27].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[28] <= rf_decode.rs2[28].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[29] <= rf_decode.rs2[29].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[30] <= rf_decode.rs2[30].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs2[31] <= rf_decode.rs2[31].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[0] <= rf_decode.rs1[0].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[1] <= rf_decode.rs1[1].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[2] <= rf_decode.rs1[2].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[3] <= rf_decode.rs1[3].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[4] <= rf_decode.rs1[4].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[5] <= rf_decode.rs1[5].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[6] <= rf_decode.rs1[6].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[7] <= rf_decode.rs1[7].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[8] <= rf_decode.rs1[8].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[9] <= rf_decode.rs1[9].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[10] <= rf_decode.rs1[10].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[11] <= rf_decode.rs1[11].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[12] <= rf_decode.rs1[12].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[13] <= rf_decode.rs1[13].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[14] <= rf_decode.rs1[14].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[15] <= rf_decode.rs1[15].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[16] <= rf_decode.rs1[16].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[17] <= rf_decode.rs1[17].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[18] <= rf_decode.rs1[18].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[19] <= rf_decode.rs1[19].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[20] <= rf_decode.rs1[20].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[21] <= rf_decode.rs1[21].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[22] <= rf_decode.rs1[22].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[23] <= rf_decode.rs1[23].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[24] <= rf_decode.rs1[24].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[25] <= rf_decode.rs1[25].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[26] <= rf_decode.rs1[26].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[27] <= rf_decode.rs1[27].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[28] <= rf_decode.rs1[28].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[29] <= rf_decode.rs1[29].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[30] <= rf_decode.rs1[30].DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.rs1[31] <= rf_decode.rs1[31].DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.zero_operand <= <GND>
csr_inputs.csr_op[0] <= csr_inputs.csr_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.csr_op[1] <= csr_inputs.csr_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.system_op <= <GND>
csr_inputs.csr_addr[0] <= csr_inputs.csr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.csr_addr[1] <= csr_inputs.csr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.csr_addr[2] <= csr_inputs.csr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.csr_addr[3] <= csr_inputs.csr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.csr_addr[4] <= csr_inputs.csr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.csr_addr[5] <= csr_inputs.csr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.csr_addr[6] <= csr_inputs.csr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.csr_addr[7] <= csr_inputs.csr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.csr_addr[8] <= csr_inputs.csr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.csr_addr[9] <= csr_inputs.csr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.csr_addr[10] <= csr_inputs.csr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.csr_addr[11] <= csr_inputs.csr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[0] <= csr_inputs.rs1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[1] <= csr_inputs.rs1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[2] <= csr_inputs.rs1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[3] <= csr_inputs.rs1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[4] <= csr_inputs.rs1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[5] <= csr_inputs.rs1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[6] <= csr_inputs.rs1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[7] <= csr_inputs.rs1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[8] <= csr_inputs.rs1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[9] <= csr_inputs.rs1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[10] <= csr_inputs.rs1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[11] <= csr_inputs.rs1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[12] <= csr_inputs.rs1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[13] <= csr_inputs.rs1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[14] <= csr_inputs.rs1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[15] <= csr_inputs.rs1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[16] <= csr_inputs.rs1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[17] <= csr_inputs.rs1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[18] <= csr_inputs.rs1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[19] <= csr_inputs.rs1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[20] <= csr_inputs.rs1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[21] <= csr_inputs.rs1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[22] <= csr_inputs.rs1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[23] <= csr_inputs.rs1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[24] <= csr_inputs.rs1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[25] <= csr_inputs.rs1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[26] <= csr_inputs.rs1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[27] <= csr_inputs.rs1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[28] <= csr_inputs.rs1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[29] <= csr_inputs.rs1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[30] <= csr_inputs.rs1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.rs1[31] <= csr_inputs.rs1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.op[0] <= ib.data_out.instruction[12].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.op[1] <= ib.data_out.instruction[13].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[0] <= rf_decode.rs2[0].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[1] <= rf_decode.rs2[1].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[2] <= rf_decode.rs2[2].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[3] <= rf_decode.rs2[3].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[4] <= rf_decode.rs2[4].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[5] <= rf_decode.rs2[5].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[6] <= rf_decode.rs2[6].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[7] <= rf_decode.rs2[7].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[8] <= rf_decode.rs2[8].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[9] <= rf_decode.rs2[9].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[10] <= rf_decode.rs2[10].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[11] <= rf_decode.rs2[11].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[12] <= rf_decode.rs2[12].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[13] <= rf_decode.rs2[13].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[14] <= rf_decode.rs2[14].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[15] <= rf_decode.rs2[15].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[16] <= rf_decode.rs2[16].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[17] <= rf_decode.rs2[17].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[18] <= rf_decode.rs2[18].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[19] <= rf_decode.rs2[19].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[20] <= rf_decode.rs2[20].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[21] <= rf_decode.rs2[21].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[22] <= rf_decode.rs2[22].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[23] <= rf_decode.rs2[23].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[24] <= rf_decode.rs2[24].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[25] <= rf_decode.rs2[25].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[26] <= rf_decode.rs2[26].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[27] <= rf_decode.rs2[27].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[28] <= rf_decode.rs2[28].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[29] <= rf_decode.rs2[29].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[30] <= rf_decode.rs2[30].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs2[31] <= rf_decode.rs2[31].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[0] <= rf_decode.rs1[0].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[1] <= rf_decode.rs1[1].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[2] <= rf_decode.rs1[2].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[3] <= rf_decode.rs1[3].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[4] <= rf_decode.rs1[4].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[5] <= rf_decode.rs1[5].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[6] <= rf_decode.rs1[6].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[7] <= rf_decode.rs1[7].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[8] <= rf_decode.rs1[8].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[9] <= rf_decode.rs1[9].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[10] <= rf_decode.rs1[10].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[11] <= rf_decode.rs1[11].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[12] <= rf_decode.rs1[12].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[13] <= rf_decode.rs1[13].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[14] <= rf_decode.rs1[14].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[15] <= rf_decode.rs1[15].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[16] <= rf_decode.rs1[16].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[17] <= rf_decode.rs1[17].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[18] <= rf_decode.rs1[18].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[19] <= rf_decode.rs1[19].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[20] <= rf_decode.rs1[20].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[21] <= rf_decode.rs1[21].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[22] <= rf_decode.rs1[22].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[23] <= rf_decode.rs1[23].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[24] <= rf_decode.rs1[24].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[25] <= rf_decode.rs1[25].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[26] <= rf_decode.rs1[26].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[27] <= rf_decode.rs1[27].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[28] <= rf_decode.rs1[28].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[29] <= rf_decode.rs1[29].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[30] <= rf_decode.rs1[30].DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.rs1[31] <= rf_decode.rs1[31].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.div_zero <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
div_inputs.overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
div_inputs.reuse_result <= reuse_result.DB_MAX_OUTPUT_PORT_TYPE
div_inputs.op[0] <= ib.data_out.instruction[12].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.op[1] <= ib.data_out.instruction[13].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[0] <= rf_decode.rs2[0].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[1] <= rf_decode.rs2[1].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[2] <= rf_decode.rs2[2].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[3] <= rf_decode.rs2[3].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[4] <= rf_decode.rs2[4].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[5] <= rf_decode.rs2[5].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[6] <= rf_decode.rs2[6].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[7] <= rf_decode.rs2[7].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[8] <= rf_decode.rs2[8].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[9] <= rf_decode.rs2[9].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[10] <= rf_decode.rs2[10].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[11] <= rf_decode.rs2[11].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[12] <= rf_decode.rs2[12].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[13] <= rf_decode.rs2[13].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[14] <= rf_decode.rs2[14].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[15] <= rf_decode.rs2[15].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[16] <= rf_decode.rs2[16].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[17] <= rf_decode.rs2[17].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[18] <= rf_decode.rs2[18].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[19] <= rf_decode.rs2[19].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[20] <= rf_decode.rs2[20].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[21] <= rf_decode.rs2[21].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[22] <= rf_decode.rs2[22].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[23] <= rf_decode.rs2[23].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[24] <= rf_decode.rs2[24].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[25] <= rf_decode.rs2[25].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[26] <= rf_decode.rs2[26].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[27] <= rf_decode.rs2[27].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[28] <= rf_decode.rs2[28].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[29] <= rf_decode.rs2[29].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[30] <= rf_decode.rs2[30].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs2[31] <= rf_decode.rs2[31].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[0] <= rf_decode.rs1[0].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[1] <= rf_decode.rs1[1].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[2] <= rf_decode.rs1[2].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[3] <= rf_decode.rs1[3].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[4] <= rf_decode.rs1[4].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[5] <= rf_decode.rs1[5].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[6] <= rf_decode.rs1[6].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[7] <= rf_decode.rs1[7].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[8] <= rf_decode.rs1[8].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[9] <= rf_decode.rs1[9].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[10] <= rf_decode.rs1[10].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[11] <= rf_decode.rs1[11].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[12] <= rf_decode.rs1[12].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[13] <= rf_decode.rs1[13].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[14] <= rf_decode.rs1[14].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[15] <= rf_decode.rs1[15].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[16] <= rf_decode.rs1[16].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[17] <= rf_decode.rs1[17].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[18] <= rf_decode.rs1[18].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[19] <= rf_decode.rs1[19].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[20] <= rf_decode.rs1[20].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[21] <= rf_decode.rs1[21].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[22] <= rf_decode.rs1[22].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[23] <= rf_decode.rs1[23].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[24] <= rf_decode.rs1[24].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[25] <= rf_decode.rs1[25].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[26] <= rf_decode.rs1[26].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[27] <= rf_decode.rs1[27].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[28] <= rf_decode.rs1[28].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[29] <= rf_decode.rs1[29].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[30] <= rf_decode.rs1[30].DB_MAX_OUTPUT_PORT_TYPE
div_inputs.rs1[31] <= rf_decode.rs1[31].DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.fn3[0] <= bit_inputs.fn3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.fn3[1] <= bit_inputs.fn3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.fn3[2] <= bit_inputs.fn3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[0] <= bit_inputs.rs1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[1] <= bit_inputs.rs1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[2] <= bit_inputs.rs1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[3] <= bit_inputs.rs1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[4] <= bit_inputs.rs1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[5] <= bit_inputs.rs1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[6] <= bit_inputs.rs1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[7] <= bit_inputs.rs1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[8] <= bit_inputs.rs1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[9] <= bit_inputs.rs1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[10] <= bit_inputs.rs1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[11] <= bit_inputs.rs1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[12] <= bit_inputs.rs1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[13] <= bit_inputs.rs1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[14] <= bit_inputs.rs1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[15] <= bit_inputs.rs1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[16] <= bit_inputs.rs1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[17] <= bit_inputs.rs1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[18] <= bit_inputs.rs1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[19] <= bit_inputs.rs1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[20] <= bit_inputs.rs1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[21] <= bit_inputs.rs1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[22] <= bit_inputs.rs1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[23] <= bit_inputs.rs1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[24] <= bit_inputs.rs1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[25] <= bit_inputs.rs1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[26] <= bit_inputs.rs1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[27] <= bit_inputs.rs1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[28] <= bit_inputs.rs1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[29] <= bit_inputs.rs1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[30] <= bit_inputs.rs1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_inputs.rs1[31] <= bit_inputs.rs1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fn3_dec[0] <= ib.data_out.instruction[12].DB_MAX_OUTPUT_PORT_TYPE
fn3_dec[1] <= ib.data_out.instruction[13].DB_MAX_OUTPUT_PORT_TYPE
fn3_dec[2] <= ib.data_out.instruction[14].DB_MAX_OUTPUT_PORT_TYPE
alu_ex.new_request <= alu_ex.new_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_ex.new_request_dec <= issue_alu.DB_MAX_OUTPUT_PORT_TYPE
alu_ex.ready => issue_alu.IN1
alu_ex.ready => unit_available.IN1
ls_ex.new_request <= ls_ex.new_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
ls_ex.new_request_dec <= issue_ls.DB_MAX_OUTPUT_PORT_TYPE
ls_ex.ready => issue_ls.IN1
ls_ex.ready => unit_available.IN1
branch_ex.new_request <= branch_ex.new_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_ex.new_request_dec <= issue_branch.DB_MAX_OUTPUT_PORT_TYPE
branch_ex.ready => issue_branch.IN1
branch_ex.ready => unit_available.IN1
csr_ex.new_request <= csr_ex.new_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_ex.new_request_dec <= issue_csr.DB_MAX_OUTPUT_PORT_TYPE
csr_ex.ready => issue_csr.IN1
csr_ex.ready => unit_available.IN1
mul_ex.new_request <= mul_ex.new_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
mul_ex.new_request_dec <= issue_mul.DB_MAX_OUTPUT_PORT_TYPE
mul_ex.ready => issue_mul.IN1
mul_ex.ready => unit_available.IN1
div_ex.new_request <= div_ex.new_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_ex.new_request_dec <= issue_div.DB_MAX_OUTPUT_PORT_TYPE
div_ex.ready => issue_div.IN1
div_ex.ready => unit_available.IN1
bit_ex.new_request <= bit_ex.new_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_ex.new_request_dec <= issue_bit.DB_MAX_OUTPUT_PORT_TYPE
bit_ex.ready => issue_bit.IN1
bit_ex.ready => unit_available.IN1
instruction_issued_no_rd <= instruction_issued_no_rd.DB_MAX_OUTPUT_PORT_TYPE
instruction_complete => ~NO_FANOUT~
dec_advance <= advance.DB_MAX_OUTPUT_PORT_TYPE
dec_pc[0] <= ib.data_out.pc[0].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[1] <= ib.data_out.pc[1].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[2] <= ib.data_out.pc[2].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[3] <= ib.data_out.pc[3].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[4] <= ib.data_out.pc[4].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[5] <= ib.data_out.pc[5].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[6] <= ib.data_out.pc[6].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[7] <= ib.data_out.pc[7].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[8] <= ib.data_out.pc[8].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[9] <= ib.data_out.pc[9].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[10] <= ib.data_out.pc[10].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[11] <= ib.data_out.pc[11].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[12] <= ib.data_out.pc[12].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[13] <= ib.data_out.pc[13].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[14] <= ib.data_out.pc[14].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[15] <= ib.data_out.pc[15].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[16] <= ib.data_out.pc[16].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[17] <= ib.data_out.pc[17].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[18] <= ib.data_out.pc[18].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[19] <= ib.data_out.pc[19].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[20] <= ib.data_out.pc[20].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[21] <= ib.data_out.pc[21].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[22] <= ib.data_out.pc[22].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[23] <= ib.data_out.pc[23].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[24] <= ib.data_out.pc[24].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[25] <= ib.data_out.pc[25].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[26] <= ib.data_out.pc[26].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[27] <= ib.data_out.pc[27].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[28] <= ib.data_out.pc[28].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[29] <= ib.data_out.pc[29].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[30] <= ib.data_out.pc[30].DB_MAX_OUTPUT_PORT_TYPE
dec_pc[31] <= ib.data_out.pc[31].DB_MAX_OUTPUT_PORT_TYPE
illegal_instruction <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|register_file:register_file_block
clk => register.we_a.CLK
clk => register.waddr_a[4].CLK
clk => register.waddr_a[3].CLK
clk => register.waddr_a[2].CLK
clk => register.waddr_a[1].CLK
clk => register.waddr_a[0].CLK
clk => register.data_a[31].CLK
clk => register.data_a[30].CLK
clk => register.data_a[29].CLK
clk => register.data_a[28].CLK
clk => register.data_a[27].CLK
clk => register.data_a[26].CLK
clk => register.data_a[25].CLK
clk => register.data_a[24].CLK
clk => register.data_a[23].CLK
clk => register.data_a[22].CLK
clk => register.data_a[21].CLK
clk => register.data_a[20].CLK
clk => register.data_a[19].CLK
clk => register.data_a[18].CLK
clk => register.data_a[17].CLK
clk => register.data_a[16].CLK
clk => register.data_a[15].CLK
clk => register.data_a[14].CLK
clk => register.data_a[13].CLK
clk => register.data_a[12].CLK
clk => register.data_a[11].CLK
clk => register.data_a[10].CLK
clk => register.data_a[9].CLK
clk => register.data_a[8].CLK
clk => register.data_a[7].CLK
clk => register.data_a[6].CLK
clk => register.data_a[5].CLK
clk => register.data_a[4].CLK
clk => register.data_a[3].CLK
clk => register.data_a[2].CLK
clk => register.data_a[1].CLK
clk => register.data_a[0].CLK
clk => inuse[31].CLK
clk => inuse[30].CLK
clk => inuse[29].CLK
clk => inuse[28].CLK
clk => inuse[27].CLK
clk => inuse[26].CLK
clk => inuse[25].CLK
clk => inuse[24].CLK
clk => inuse[23].CLK
clk => inuse[22].CLK
clk => inuse[21].CLK
clk => inuse[20].CLK
clk => inuse[19].CLK
clk => inuse[18].CLK
clk => inuse[17].CLK
clk => inuse[16].CLK
clk => inuse[15].CLK
clk => inuse[14].CLK
clk => inuse[13].CLK
clk => inuse[12].CLK
clk => inuse[11].CLK
clk => inuse[10].CLK
clk => inuse[9].CLK
clk => inuse[8].CLK
clk => inuse[7].CLK
clk => inuse[6].CLK
clk => inuse[5].CLK
clk => inuse[4].CLK
clk => inuse[3].CLK
clk => inuse[2].CLK
clk => inuse[1].CLK
clk => in_use_by[31][0].CLK
clk => in_use_by[30][0].CLK
clk => in_use_by[29][0].CLK
clk => in_use_by[28][0].CLK
clk => in_use_by[27][0].CLK
clk => in_use_by[26][0].CLK
clk => in_use_by[25][0].CLK
clk => in_use_by[24][0].CLK
clk => in_use_by[23][0].CLK
clk => in_use_by[22][0].CLK
clk => in_use_by[21][0].CLK
clk => in_use_by[20][0].CLK
clk => in_use_by[19][0].CLK
clk => in_use_by[18][0].CLK
clk => in_use_by[17][0].CLK
clk => in_use_by[16][0].CLK
clk => in_use_by[15][0].CLK
clk => in_use_by[14][0].CLK
clk => in_use_by[13][0].CLK
clk => in_use_by[12][0].CLK
clk => in_use_by[11][0].CLK
clk => in_use_by[10][0].CLK
clk => in_use_by[9][0].CLK
clk => in_use_by[8][0].CLK
clk => in_use_by[7][0].CLK
clk => in_use_by[6][0].CLK
clk => in_use_by[5][0].CLK
clk => in_use_by[4][0].CLK
clk => in_use_by[3][0].CLK
clk => in_use_by[2][0].CLK
clk => in_use_by[1][0].CLK
clk => in_use_by[0][0].CLK
clk => register.CLK0
rst => ~NO_FANOUT~
inorder => always0.IN1
rf_wb.id_early[0] => ~NO_FANOUT~
rf_wb.id[0] => rs1_feedforward.IN1
rf_wb.rd_data[0] => rs1.DATAB
rf_wb.rd_data[0] => rs2.DATAB
rf_wb.rd_data[0] => register.data_a[0].DATAIN
rf_wb.rd_data[0] => register.DATAIN
rf_wb.rd_data[1] => rs1.DATAB
rf_wb.rd_data[1] => rs2.DATAB
rf_wb.rd_data[1] => register.data_a[1].DATAIN
rf_wb.rd_data[1] => register.DATAIN1
rf_wb.rd_data[2] => rs1.DATAB
rf_wb.rd_data[2] => rs2.DATAB
rf_wb.rd_data[2] => register.data_a[2].DATAIN
rf_wb.rd_data[2] => register.DATAIN2
rf_wb.rd_data[3] => rs1.DATAB
rf_wb.rd_data[3] => rs2.DATAB
rf_wb.rd_data[3] => register.data_a[3].DATAIN
rf_wb.rd_data[3] => register.DATAIN3
rf_wb.rd_data[4] => rs1.DATAB
rf_wb.rd_data[4] => rs2.DATAB
rf_wb.rd_data[4] => register.data_a[4].DATAIN
rf_wb.rd_data[4] => register.DATAIN4
rf_wb.rd_data[5] => rs1.DATAB
rf_wb.rd_data[5] => rs2.DATAB
rf_wb.rd_data[5] => register.data_a[5].DATAIN
rf_wb.rd_data[5] => register.DATAIN5
rf_wb.rd_data[6] => rs1.DATAB
rf_wb.rd_data[6] => rs2.DATAB
rf_wb.rd_data[6] => register.data_a[6].DATAIN
rf_wb.rd_data[6] => register.DATAIN6
rf_wb.rd_data[7] => rs1.DATAB
rf_wb.rd_data[7] => rs2.DATAB
rf_wb.rd_data[7] => register.data_a[7].DATAIN
rf_wb.rd_data[7] => register.DATAIN7
rf_wb.rd_data[8] => rs1.DATAB
rf_wb.rd_data[8] => rs2.DATAB
rf_wb.rd_data[8] => register.data_a[8].DATAIN
rf_wb.rd_data[8] => register.DATAIN8
rf_wb.rd_data[9] => rs1.DATAB
rf_wb.rd_data[9] => rs2.DATAB
rf_wb.rd_data[9] => register.data_a[9].DATAIN
rf_wb.rd_data[9] => register.DATAIN9
rf_wb.rd_data[10] => rs1.DATAB
rf_wb.rd_data[10] => rs2.DATAB
rf_wb.rd_data[10] => register.data_a[10].DATAIN
rf_wb.rd_data[10] => register.DATAIN10
rf_wb.rd_data[11] => rs1.DATAB
rf_wb.rd_data[11] => rs2.DATAB
rf_wb.rd_data[11] => register.data_a[11].DATAIN
rf_wb.rd_data[11] => register.DATAIN11
rf_wb.rd_data[12] => rs1.DATAB
rf_wb.rd_data[12] => rs2.DATAB
rf_wb.rd_data[12] => register.data_a[12].DATAIN
rf_wb.rd_data[12] => register.DATAIN12
rf_wb.rd_data[13] => rs1.DATAB
rf_wb.rd_data[13] => rs2.DATAB
rf_wb.rd_data[13] => register.data_a[13].DATAIN
rf_wb.rd_data[13] => register.DATAIN13
rf_wb.rd_data[14] => rs1.DATAB
rf_wb.rd_data[14] => rs2.DATAB
rf_wb.rd_data[14] => register.data_a[14].DATAIN
rf_wb.rd_data[14] => register.DATAIN14
rf_wb.rd_data[15] => rs1.DATAB
rf_wb.rd_data[15] => rs2.DATAB
rf_wb.rd_data[15] => register.data_a[15].DATAIN
rf_wb.rd_data[15] => register.DATAIN15
rf_wb.rd_data[16] => rs1.DATAB
rf_wb.rd_data[16] => rs2.DATAB
rf_wb.rd_data[16] => register.data_a[16].DATAIN
rf_wb.rd_data[16] => register.DATAIN16
rf_wb.rd_data[17] => rs1.DATAB
rf_wb.rd_data[17] => rs2.DATAB
rf_wb.rd_data[17] => register.data_a[17].DATAIN
rf_wb.rd_data[17] => register.DATAIN17
rf_wb.rd_data[18] => rs1.DATAB
rf_wb.rd_data[18] => rs2.DATAB
rf_wb.rd_data[18] => register.data_a[18].DATAIN
rf_wb.rd_data[18] => register.DATAIN18
rf_wb.rd_data[19] => rs1.DATAB
rf_wb.rd_data[19] => rs2.DATAB
rf_wb.rd_data[19] => register.data_a[19].DATAIN
rf_wb.rd_data[19] => register.DATAIN19
rf_wb.rd_data[20] => rs1.DATAB
rf_wb.rd_data[20] => rs2.DATAB
rf_wb.rd_data[20] => register.data_a[20].DATAIN
rf_wb.rd_data[20] => register.DATAIN20
rf_wb.rd_data[21] => rs1.DATAB
rf_wb.rd_data[21] => rs2.DATAB
rf_wb.rd_data[21] => register.data_a[21].DATAIN
rf_wb.rd_data[21] => register.DATAIN21
rf_wb.rd_data[22] => rs1.DATAB
rf_wb.rd_data[22] => rs2.DATAB
rf_wb.rd_data[22] => register.data_a[22].DATAIN
rf_wb.rd_data[22] => register.DATAIN22
rf_wb.rd_data[23] => rs1.DATAB
rf_wb.rd_data[23] => rs2.DATAB
rf_wb.rd_data[23] => register.data_a[23].DATAIN
rf_wb.rd_data[23] => register.DATAIN23
rf_wb.rd_data[24] => rs1.DATAB
rf_wb.rd_data[24] => rs2.DATAB
rf_wb.rd_data[24] => register.data_a[24].DATAIN
rf_wb.rd_data[24] => register.DATAIN24
rf_wb.rd_data[25] => rs1.DATAB
rf_wb.rd_data[25] => rs2.DATAB
rf_wb.rd_data[25] => register.data_a[25].DATAIN
rf_wb.rd_data[25] => register.DATAIN25
rf_wb.rd_data[26] => rs1.DATAB
rf_wb.rd_data[26] => rs2.DATAB
rf_wb.rd_data[26] => register.data_a[26].DATAIN
rf_wb.rd_data[26] => register.DATAIN26
rf_wb.rd_data[27] => rs1.DATAB
rf_wb.rd_data[27] => rs2.DATAB
rf_wb.rd_data[27] => register.data_a[27].DATAIN
rf_wb.rd_data[27] => register.DATAIN27
rf_wb.rd_data[28] => rs1.DATAB
rf_wb.rd_data[28] => rs2.DATAB
rf_wb.rd_data[28] => register.data_a[28].DATAIN
rf_wb.rd_data[28] => register.DATAIN28
rf_wb.rd_data[29] => rs1.DATAB
rf_wb.rd_data[29] => rs2.DATAB
rf_wb.rd_data[29] => register.data_a[29].DATAIN
rf_wb.rd_data[29] => register.DATAIN29
rf_wb.rd_data[30] => rs1.DATAB
rf_wb.rd_data[30] => rs2.DATAB
rf_wb.rd_data[30] => register.data_a[30].DATAIN
rf_wb.rd_data[30] => register.DATAIN30
rf_wb.rd_data[31] => rs1.DATAB
rf_wb.rd_data[31] => rs2.DATAB
rf_wb.rd_data[31] => register.data_a[31].DATAIN
rf_wb.rd_data[31] => register.DATAIN31
rf_wb.valid_write_early => ~NO_FANOUT~
rf_wb.valid_write => rs1_feedforward.IN1
rf_wb.valid_write => rs2_feedforward.IN1
rf_wb.valid_write => always0.IN1
rf_wb.valid_write => always2.IN1
rf_wb.valid_write => always3.IN1
rf_wb.valid_write => always4.IN1
rf_wb.valid_write => always5.IN1
rf_wb.valid_write => always6.IN1
rf_wb.valid_write => always7.IN1
rf_wb.valid_write => always8.IN1
rf_wb.valid_write => always9.IN1
rf_wb.valid_write => always10.IN1
rf_wb.valid_write => always11.IN1
rf_wb.valid_write => always12.IN1
rf_wb.valid_write => always13.IN1
rf_wb.valid_write => always14.IN1
rf_wb.valid_write => always15.IN1
rf_wb.valid_write => always16.IN1
rf_wb.valid_write => always17.IN1
rf_wb.valid_write => always18.IN1
rf_wb.valid_write => always19.IN1
rf_wb.valid_write => always20.IN1
rf_wb.valid_write => always21.IN1
rf_wb.valid_write => always22.IN1
rf_wb.valid_write => always23.IN1
rf_wb.valid_write => always24.IN1
rf_wb.valid_write => always25.IN1
rf_wb.valid_write => always26.IN1
rf_wb.valid_write => always27.IN1
rf_wb.valid_write => always28.IN1
rf_wb.valid_write => always29.IN1
rf_wb.valid_write => always30.IN1
rf_wb.valid_write => always31.IN1
rf_wb.valid_write => always32.IN1
rf_wb.rd_addr_early[0] => ~NO_FANOUT~
rf_wb.rd_addr_early[1] => ~NO_FANOUT~
rf_wb.rd_addr_early[2] => ~NO_FANOUT~
rf_wb.rd_addr_early[3] => ~NO_FANOUT~
rf_wb.rd_addr_early[4] => ~NO_FANOUT~
rf_wb.rd_addr[0] => Equal0.IN4
rf_wb.rd_addr[0] => Mux0.IN4
rf_wb.rd_addr[0] => Equal1.IN4
rf_wb.rd_addr[0] => register.waddr_a[0].DATAIN
rf_wb.rd_addr[0] => Equal2.IN31
rf_wb.rd_addr[0] => Equal5.IN0
rf_wb.rd_addr[0] => Equal7.IN31
rf_wb.rd_addr[0] => Equal9.IN1
rf_wb.rd_addr[0] => Equal11.IN31
rf_wb.rd_addr[0] => Equal13.IN1
rf_wb.rd_addr[0] => Equal15.IN31
rf_wb.rd_addr[0] => Equal17.IN2
rf_wb.rd_addr[0] => Equal19.IN31
rf_wb.rd_addr[0] => Equal21.IN1
rf_wb.rd_addr[0] => Equal23.IN31
rf_wb.rd_addr[0] => Equal25.IN2
rf_wb.rd_addr[0] => Equal27.IN31
rf_wb.rd_addr[0] => Equal29.IN2
rf_wb.rd_addr[0] => Equal31.IN31
rf_wb.rd_addr[0] => Equal33.IN3
rf_wb.rd_addr[0] => Equal35.IN31
rf_wb.rd_addr[0] => Equal37.IN1
rf_wb.rd_addr[0] => Equal39.IN31
rf_wb.rd_addr[0] => Equal41.IN2
rf_wb.rd_addr[0] => Equal43.IN31
rf_wb.rd_addr[0] => Equal45.IN2
rf_wb.rd_addr[0] => Equal47.IN31
rf_wb.rd_addr[0] => Equal49.IN3
rf_wb.rd_addr[0] => Equal51.IN31
rf_wb.rd_addr[0] => Equal53.IN2
rf_wb.rd_addr[0] => Equal55.IN31
rf_wb.rd_addr[0] => Equal57.IN3
rf_wb.rd_addr[0] => Equal59.IN31
rf_wb.rd_addr[0] => Equal61.IN3
rf_wb.rd_addr[0] => Equal63.IN31
rf_wb.rd_addr[0] => Equal65.IN4
rf_wb.rd_addr[0] => register.WADDR
rf_wb.rd_addr[1] => Equal0.IN3
rf_wb.rd_addr[1] => Mux0.IN3
rf_wb.rd_addr[1] => Equal1.IN3
rf_wb.rd_addr[1] => register.waddr_a[1].DATAIN
rf_wb.rd_addr[1] => Equal2.IN30
rf_wb.rd_addr[1] => Equal5.IN31
rf_wb.rd_addr[1] => Equal7.IN0
rf_wb.rd_addr[1] => Equal9.IN0
rf_wb.rd_addr[1] => Equal11.IN30
rf_wb.rd_addr[1] => Equal13.IN31
rf_wb.rd_addr[1] => Equal15.IN1
rf_wb.rd_addr[1] => Equal17.IN1
rf_wb.rd_addr[1] => Equal19.IN30
rf_wb.rd_addr[1] => Equal21.IN31
rf_wb.rd_addr[1] => Equal23.IN1
rf_wb.rd_addr[1] => Equal25.IN1
rf_wb.rd_addr[1] => Equal27.IN30
rf_wb.rd_addr[1] => Equal29.IN31
rf_wb.rd_addr[1] => Equal31.IN2
rf_wb.rd_addr[1] => Equal33.IN2
rf_wb.rd_addr[1] => Equal35.IN30
rf_wb.rd_addr[1] => Equal37.IN31
rf_wb.rd_addr[1] => Equal39.IN1
rf_wb.rd_addr[1] => Equal41.IN1
rf_wb.rd_addr[1] => Equal43.IN30
rf_wb.rd_addr[1] => Equal45.IN31
rf_wb.rd_addr[1] => Equal47.IN2
rf_wb.rd_addr[1] => Equal49.IN2
rf_wb.rd_addr[1] => Equal51.IN30
rf_wb.rd_addr[1] => Equal53.IN31
rf_wb.rd_addr[1] => Equal55.IN2
rf_wb.rd_addr[1] => Equal57.IN2
rf_wb.rd_addr[1] => Equal59.IN30
rf_wb.rd_addr[1] => Equal61.IN31
rf_wb.rd_addr[1] => Equal63.IN3
rf_wb.rd_addr[1] => Equal65.IN3
rf_wb.rd_addr[1] => register.WADDR1
rf_wb.rd_addr[2] => Equal0.IN2
rf_wb.rd_addr[2] => Mux0.IN2
rf_wb.rd_addr[2] => Equal1.IN2
rf_wb.rd_addr[2] => register.waddr_a[2].DATAIN
rf_wb.rd_addr[2] => Equal2.IN29
rf_wb.rd_addr[2] => Equal5.IN30
rf_wb.rd_addr[2] => Equal7.IN30
rf_wb.rd_addr[2] => Equal9.IN31
rf_wb.rd_addr[2] => Equal11.IN0
rf_wb.rd_addr[2] => Equal13.IN0
rf_wb.rd_addr[2] => Equal15.IN0
rf_wb.rd_addr[2] => Equal17.IN0
rf_wb.rd_addr[2] => Equal19.IN29
rf_wb.rd_addr[2] => Equal21.IN30
rf_wb.rd_addr[2] => Equal23.IN30
rf_wb.rd_addr[2] => Equal25.IN31
rf_wb.rd_addr[2] => Equal27.IN1
rf_wb.rd_addr[2] => Equal29.IN1
rf_wb.rd_addr[2] => Equal31.IN1
rf_wb.rd_addr[2] => Equal33.IN1
rf_wb.rd_addr[2] => Equal35.IN29
rf_wb.rd_addr[2] => Equal37.IN30
rf_wb.rd_addr[2] => Equal39.IN30
rf_wb.rd_addr[2] => Equal41.IN31
rf_wb.rd_addr[2] => Equal43.IN1
rf_wb.rd_addr[2] => Equal45.IN1
rf_wb.rd_addr[2] => Equal47.IN1
rf_wb.rd_addr[2] => Equal49.IN1
rf_wb.rd_addr[2] => Equal51.IN29
rf_wb.rd_addr[2] => Equal53.IN30
rf_wb.rd_addr[2] => Equal55.IN30
rf_wb.rd_addr[2] => Equal57.IN31
rf_wb.rd_addr[2] => Equal59.IN2
rf_wb.rd_addr[2] => Equal61.IN2
rf_wb.rd_addr[2] => Equal63.IN2
rf_wb.rd_addr[2] => Equal65.IN2
rf_wb.rd_addr[2] => register.WADDR2
rf_wb.rd_addr[3] => Equal0.IN1
rf_wb.rd_addr[3] => Mux0.IN1
rf_wb.rd_addr[3] => Equal1.IN1
rf_wb.rd_addr[3] => register.waddr_a[3].DATAIN
rf_wb.rd_addr[3] => Equal2.IN28
rf_wb.rd_addr[3] => Equal5.IN29
rf_wb.rd_addr[3] => Equal7.IN29
rf_wb.rd_addr[3] => Equal9.IN30
rf_wb.rd_addr[3] => Equal11.IN29
rf_wb.rd_addr[3] => Equal13.IN30
rf_wb.rd_addr[3] => Equal15.IN30
rf_wb.rd_addr[3] => Equal17.IN31
rf_wb.rd_addr[3] => Equal19.IN0
rf_wb.rd_addr[3] => Equal21.IN0
rf_wb.rd_addr[3] => Equal23.IN0
rf_wb.rd_addr[3] => Equal25.IN0
rf_wb.rd_addr[3] => Equal27.IN0
rf_wb.rd_addr[3] => Equal29.IN0
rf_wb.rd_addr[3] => Equal31.IN0
rf_wb.rd_addr[3] => Equal33.IN0
rf_wb.rd_addr[3] => Equal35.IN28
rf_wb.rd_addr[3] => Equal37.IN29
rf_wb.rd_addr[3] => Equal39.IN29
rf_wb.rd_addr[3] => Equal41.IN30
rf_wb.rd_addr[3] => Equal43.IN29
rf_wb.rd_addr[3] => Equal45.IN30
rf_wb.rd_addr[3] => Equal47.IN30
rf_wb.rd_addr[3] => Equal49.IN31
rf_wb.rd_addr[3] => Equal51.IN1
rf_wb.rd_addr[3] => Equal53.IN1
rf_wb.rd_addr[3] => Equal55.IN1
rf_wb.rd_addr[3] => Equal57.IN1
rf_wb.rd_addr[3] => Equal59.IN1
rf_wb.rd_addr[3] => Equal61.IN1
rf_wb.rd_addr[3] => Equal63.IN1
rf_wb.rd_addr[3] => Equal65.IN1
rf_wb.rd_addr[3] => register.WADDR3
rf_wb.rd_addr[4] => Equal0.IN0
rf_wb.rd_addr[4] => Mux0.IN0
rf_wb.rd_addr[4] => Equal1.IN0
rf_wb.rd_addr[4] => register.waddr_a[4].DATAIN
rf_wb.rd_addr[4] => Equal2.IN27
rf_wb.rd_addr[4] => Equal5.IN28
rf_wb.rd_addr[4] => Equal7.IN28
rf_wb.rd_addr[4] => Equal9.IN29
rf_wb.rd_addr[4] => Equal11.IN28
rf_wb.rd_addr[4] => Equal13.IN29
rf_wb.rd_addr[4] => Equal15.IN29
rf_wb.rd_addr[4] => Equal17.IN30
rf_wb.rd_addr[4] => Equal19.IN28
rf_wb.rd_addr[4] => Equal21.IN29
rf_wb.rd_addr[4] => Equal23.IN29
rf_wb.rd_addr[4] => Equal25.IN30
rf_wb.rd_addr[4] => Equal27.IN29
rf_wb.rd_addr[4] => Equal29.IN30
rf_wb.rd_addr[4] => Equal31.IN30
rf_wb.rd_addr[4] => Equal33.IN31
rf_wb.rd_addr[4] => Equal35.IN0
rf_wb.rd_addr[4] => Equal37.IN0
rf_wb.rd_addr[4] => Equal39.IN0
rf_wb.rd_addr[4] => Equal41.IN0
rf_wb.rd_addr[4] => Equal43.IN0
rf_wb.rd_addr[4] => Equal45.IN0
rf_wb.rd_addr[4] => Equal47.IN0
rf_wb.rd_addr[4] => Equal49.IN0
rf_wb.rd_addr[4] => Equal51.IN0
rf_wb.rd_addr[4] => Equal53.IN0
rf_wb.rd_addr[4] => Equal55.IN0
rf_wb.rd_addr[4] => Equal57.IN0
rf_wb.rd_addr[4] => Equal59.IN0
rf_wb.rd_addr[4] => Equal61.IN0
rf_wb.rd_addr[4] => Equal63.IN0
rf_wb.rd_addr[4] => Equal65.IN0
rf_wb.rd_addr[4] => register.WADDR4
rf_decode.rs2[0] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[1] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[2] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[3] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[4] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[5] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[6] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[7] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[8] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[9] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[10] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[11] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[12] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[13] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[14] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[15] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[16] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[17] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[18] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[19] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[20] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[21] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[22] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[23] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[24] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[25] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[26] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[27] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[28] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[29] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[30] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs2[31] <= rs2.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[0] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[1] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[2] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[3] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[4] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[5] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[6] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[7] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[8] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[9] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[10] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[11] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[12] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[13] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[14] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[15] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[16] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[17] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[18] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[19] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[20] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[21] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[22] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[23] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[24] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[25] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[26] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[27] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[28] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[29] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[30] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1[31] <= rs1.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rd_conflict <= <GND>
rf_decode.rs2_conflict <= rs2_conflict.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.rs1_conflict <= rs1_conflict.DB_MAX_OUTPUT_PORT_TYPE
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.id[0] => in_use_by.DATAB
rf_decode.instruction_issued => always1.IN1
rf_decode.instruction_issued => always2.IN1
rf_decode.instruction_issued => always3.IN1
rf_decode.instruction_issued => always4.IN1
rf_decode.instruction_issued => always5.IN1
rf_decode.instruction_issued => always6.IN1
rf_decode.instruction_issued => always7.IN1
rf_decode.instruction_issued => always8.IN1
rf_decode.instruction_issued => always9.IN1
rf_decode.instruction_issued => always10.IN1
rf_decode.instruction_issued => always11.IN1
rf_decode.instruction_issued => always12.IN1
rf_decode.instruction_issued => always13.IN1
rf_decode.instruction_issued => always14.IN1
rf_decode.instruction_issued => always15.IN1
rf_decode.instruction_issued => always16.IN1
rf_decode.instruction_issued => always17.IN1
rf_decode.instruction_issued => always18.IN1
rf_decode.instruction_issued => always19.IN1
rf_decode.instruction_issued => always20.IN1
rf_decode.instruction_issued => always21.IN1
rf_decode.instruction_issued => always22.IN1
rf_decode.instruction_issued => always23.IN1
rf_decode.instruction_issued => always24.IN1
rf_decode.instruction_issued => always25.IN1
rf_decode.instruction_issued => always26.IN1
rf_decode.instruction_issued => always27.IN1
rf_decode.instruction_issued => always28.IN1
rf_decode.instruction_issued => always29.IN1
rf_decode.instruction_issued => always30.IN1
rf_decode.instruction_issued => always31.IN1
rf_decode.instruction_issued => always32.IN1
rf_decode.rs2_addr[0] => Equal1.IN9
rf_decode.rs2_addr[0] => Mux2.IN5
rf_decode.rs2_addr[0] => register.PORTBRADDR
rf_decode.rs2_addr[1] => Equal1.IN8
rf_decode.rs2_addr[1] => Mux2.IN4
rf_decode.rs2_addr[1] => register.PORTBRADDR1
rf_decode.rs2_addr[2] => Equal1.IN7
rf_decode.rs2_addr[2] => Mux2.IN3
rf_decode.rs2_addr[2] => register.PORTBRADDR2
rf_decode.rs2_addr[3] => Equal1.IN6
rf_decode.rs2_addr[3] => Mux2.IN2
rf_decode.rs2_addr[3] => register.PORTBRADDR3
rf_decode.rs2_addr[4] => Equal1.IN5
rf_decode.rs2_addr[4] => Mux2.IN1
rf_decode.rs2_addr[4] => register.PORTBRADDR4
rf_decode.rs1_addr[0] => Equal0.IN9
rf_decode.rs1_addr[0] => Mux1.IN5
rf_decode.rs1_addr[0] => register.RADDR
rf_decode.rs1_addr[1] => Equal0.IN8
rf_decode.rs1_addr[1] => Mux1.IN4
rf_decode.rs1_addr[1] => register.RADDR1
rf_decode.rs1_addr[2] => Equal0.IN7
rf_decode.rs1_addr[2] => Mux1.IN3
rf_decode.rs1_addr[2] => register.RADDR2
rf_decode.rs1_addr[3] => Equal0.IN6
rf_decode.rs1_addr[3] => Mux1.IN2
rf_decode.rs1_addr[3] => register.RADDR3
rf_decode.rs1_addr[4] => Equal0.IN5
rf_decode.rs1_addr[4] => Mux1.IN1
rf_decode.rs1_addr[4] => register.RADDR4
rf_decode.future_rd_addr[0] => Decoder0.IN4
rf_decode.future_rd_addr[0] => Equal3.IN31
rf_decode.future_rd_addr[0] => Equal4.IN0
rf_decode.future_rd_addr[0] => Equal6.IN31
rf_decode.future_rd_addr[0] => Equal8.IN1
rf_decode.future_rd_addr[0] => Equal10.IN31
rf_decode.future_rd_addr[0] => Equal12.IN1
rf_decode.future_rd_addr[0] => Equal14.IN31
rf_decode.future_rd_addr[0] => Equal16.IN2
rf_decode.future_rd_addr[0] => Equal18.IN31
rf_decode.future_rd_addr[0] => Equal20.IN1
rf_decode.future_rd_addr[0] => Equal22.IN31
rf_decode.future_rd_addr[0] => Equal24.IN2
rf_decode.future_rd_addr[0] => Equal26.IN31
rf_decode.future_rd_addr[0] => Equal28.IN2
rf_decode.future_rd_addr[0] => Equal30.IN31
rf_decode.future_rd_addr[0] => Equal32.IN3
rf_decode.future_rd_addr[0] => Equal34.IN31
rf_decode.future_rd_addr[0] => Equal36.IN1
rf_decode.future_rd_addr[0] => Equal38.IN31
rf_decode.future_rd_addr[0] => Equal40.IN2
rf_decode.future_rd_addr[0] => Equal42.IN31
rf_decode.future_rd_addr[0] => Equal44.IN2
rf_decode.future_rd_addr[0] => Equal46.IN31
rf_decode.future_rd_addr[0] => Equal48.IN3
rf_decode.future_rd_addr[0] => Equal50.IN31
rf_decode.future_rd_addr[0] => Equal52.IN2
rf_decode.future_rd_addr[0] => Equal54.IN31
rf_decode.future_rd_addr[0] => Equal56.IN3
rf_decode.future_rd_addr[0] => Equal58.IN31
rf_decode.future_rd_addr[0] => Equal60.IN3
rf_decode.future_rd_addr[0] => Equal62.IN31
rf_decode.future_rd_addr[0] => Equal64.IN4
rf_decode.future_rd_addr[1] => Decoder0.IN3
rf_decode.future_rd_addr[1] => Equal3.IN30
rf_decode.future_rd_addr[1] => Equal4.IN31
rf_decode.future_rd_addr[1] => Equal6.IN0
rf_decode.future_rd_addr[1] => Equal8.IN0
rf_decode.future_rd_addr[1] => Equal10.IN30
rf_decode.future_rd_addr[1] => Equal12.IN31
rf_decode.future_rd_addr[1] => Equal14.IN1
rf_decode.future_rd_addr[1] => Equal16.IN1
rf_decode.future_rd_addr[1] => Equal18.IN30
rf_decode.future_rd_addr[1] => Equal20.IN31
rf_decode.future_rd_addr[1] => Equal22.IN1
rf_decode.future_rd_addr[1] => Equal24.IN1
rf_decode.future_rd_addr[1] => Equal26.IN30
rf_decode.future_rd_addr[1] => Equal28.IN31
rf_decode.future_rd_addr[1] => Equal30.IN2
rf_decode.future_rd_addr[1] => Equal32.IN2
rf_decode.future_rd_addr[1] => Equal34.IN30
rf_decode.future_rd_addr[1] => Equal36.IN31
rf_decode.future_rd_addr[1] => Equal38.IN1
rf_decode.future_rd_addr[1] => Equal40.IN1
rf_decode.future_rd_addr[1] => Equal42.IN30
rf_decode.future_rd_addr[1] => Equal44.IN31
rf_decode.future_rd_addr[1] => Equal46.IN2
rf_decode.future_rd_addr[1] => Equal48.IN2
rf_decode.future_rd_addr[1] => Equal50.IN30
rf_decode.future_rd_addr[1] => Equal52.IN31
rf_decode.future_rd_addr[1] => Equal54.IN2
rf_decode.future_rd_addr[1] => Equal56.IN2
rf_decode.future_rd_addr[1] => Equal58.IN30
rf_decode.future_rd_addr[1] => Equal60.IN31
rf_decode.future_rd_addr[1] => Equal62.IN3
rf_decode.future_rd_addr[1] => Equal64.IN3
rf_decode.future_rd_addr[2] => Decoder0.IN2
rf_decode.future_rd_addr[2] => Equal3.IN29
rf_decode.future_rd_addr[2] => Equal4.IN30
rf_decode.future_rd_addr[2] => Equal6.IN30
rf_decode.future_rd_addr[2] => Equal8.IN31
rf_decode.future_rd_addr[2] => Equal10.IN0
rf_decode.future_rd_addr[2] => Equal12.IN0
rf_decode.future_rd_addr[2] => Equal14.IN0
rf_decode.future_rd_addr[2] => Equal16.IN0
rf_decode.future_rd_addr[2] => Equal18.IN29
rf_decode.future_rd_addr[2] => Equal20.IN30
rf_decode.future_rd_addr[2] => Equal22.IN30
rf_decode.future_rd_addr[2] => Equal24.IN31
rf_decode.future_rd_addr[2] => Equal26.IN1
rf_decode.future_rd_addr[2] => Equal28.IN1
rf_decode.future_rd_addr[2] => Equal30.IN1
rf_decode.future_rd_addr[2] => Equal32.IN1
rf_decode.future_rd_addr[2] => Equal34.IN29
rf_decode.future_rd_addr[2] => Equal36.IN30
rf_decode.future_rd_addr[2] => Equal38.IN30
rf_decode.future_rd_addr[2] => Equal40.IN31
rf_decode.future_rd_addr[2] => Equal42.IN1
rf_decode.future_rd_addr[2] => Equal44.IN1
rf_decode.future_rd_addr[2] => Equal46.IN1
rf_decode.future_rd_addr[2] => Equal48.IN1
rf_decode.future_rd_addr[2] => Equal50.IN29
rf_decode.future_rd_addr[2] => Equal52.IN30
rf_decode.future_rd_addr[2] => Equal54.IN30
rf_decode.future_rd_addr[2] => Equal56.IN31
rf_decode.future_rd_addr[2] => Equal58.IN2
rf_decode.future_rd_addr[2] => Equal60.IN2
rf_decode.future_rd_addr[2] => Equal62.IN2
rf_decode.future_rd_addr[2] => Equal64.IN2
rf_decode.future_rd_addr[3] => Decoder0.IN1
rf_decode.future_rd_addr[3] => Equal3.IN28
rf_decode.future_rd_addr[3] => Equal4.IN29
rf_decode.future_rd_addr[3] => Equal6.IN29
rf_decode.future_rd_addr[3] => Equal8.IN30
rf_decode.future_rd_addr[3] => Equal10.IN29
rf_decode.future_rd_addr[3] => Equal12.IN30
rf_decode.future_rd_addr[3] => Equal14.IN30
rf_decode.future_rd_addr[3] => Equal16.IN31
rf_decode.future_rd_addr[3] => Equal18.IN0
rf_decode.future_rd_addr[3] => Equal20.IN0
rf_decode.future_rd_addr[3] => Equal22.IN0
rf_decode.future_rd_addr[3] => Equal24.IN0
rf_decode.future_rd_addr[3] => Equal26.IN0
rf_decode.future_rd_addr[3] => Equal28.IN0
rf_decode.future_rd_addr[3] => Equal30.IN0
rf_decode.future_rd_addr[3] => Equal32.IN0
rf_decode.future_rd_addr[3] => Equal34.IN28
rf_decode.future_rd_addr[3] => Equal36.IN29
rf_decode.future_rd_addr[3] => Equal38.IN29
rf_decode.future_rd_addr[3] => Equal40.IN30
rf_decode.future_rd_addr[3] => Equal42.IN29
rf_decode.future_rd_addr[3] => Equal44.IN30
rf_decode.future_rd_addr[3] => Equal46.IN30
rf_decode.future_rd_addr[3] => Equal48.IN31
rf_decode.future_rd_addr[3] => Equal50.IN1
rf_decode.future_rd_addr[3] => Equal52.IN1
rf_decode.future_rd_addr[3] => Equal54.IN1
rf_decode.future_rd_addr[3] => Equal56.IN1
rf_decode.future_rd_addr[3] => Equal58.IN1
rf_decode.future_rd_addr[3] => Equal60.IN1
rf_decode.future_rd_addr[3] => Equal62.IN1
rf_decode.future_rd_addr[3] => Equal64.IN1
rf_decode.future_rd_addr[4] => Decoder0.IN0
rf_decode.future_rd_addr[4] => Equal3.IN27
rf_decode.future_rd_addr[4] => Equal4.IN28
rf_decode.future_rd_addr[4] => Equal6.IN28
rf_decode.future_rd_addr[4] => Equal8.IN29
rf_decode.future_rd_addr[4] => Equal10.IN28
rf_decode.future_rd_addr[4] => Equal12.IN29
rf_decode.future_rd_addr[4] => Equal14.IN29
rf_decode.future_rd_addr[4] => Equal16.IN30
rf_decode.future_rd_addr[4] => Equal18.IN28
rf_decode.future_rd_addr[4] => Equal20.IN29
rf_decode.future_rd_addr[4] => Equal22.IN29
rf_decode.future_rd_addr[4] => Equal24.IN30
rf_decode.future_rd_addr[4] => Equal26.IN29
rf_decode.future_rd_addr[4] => Equal28.IN30
rf_decode.future_rd_addr[4] => Equal30.IN30
rf_decode.future_rd_addr[4] => Equal32.IN31
rf_decode.future_rd_addr[4] => Equal34.IN0
rf_decode.future_rd_addr[4] => Equal36.IN0
rf_decode.future_rd_addr[4] => Equal38.IN0
rf_decode.future_rd_addr[4] => Equal40.IN0
rf_decode.future_rd_addr[4] => Equal42.IN0
rf_decode.future_rd_addr[4] => Equal44.IN0
rf_decode.future_rd_addr[4] => Equal46.IN0
rf_decode.future_rd_addr[4] => Equal48.IN0
rf_decode.future_rd_addr[4] => Equal50.IN0
rf_decode.future_rd_addr[4] => Equal52.IN0
rf_decode.future_rd_addr[4] => Equal54.IN0
rf_decode.future_rd_addr[4] => Equal56.IN0
rf_decode.future_rd_addr[4] => Equal58.IN0
rf_decode.future_rd_addr[4] => Equal60.IN0
rf_decode.future_rd_addr[4] => Equal62.IN0
rf_decode.future_rd_addr[4] => Equal64.IN0


|lab6|riscv:processor|id_generator:id_gen_block
clk => inuse[1].CLK
clk => inuse[0].CLK
rst => inuse.OUTPUTSELECT
rst => inuse.OUTPUTSELECT
id_gen.id_avaliable <= id_avaliable.DB_MAX_OUTPUT_PORT_TYPE
id_gen.issue_id[0] <= issue_id.DB_MAX_OUTPUT_PORT_TYPE
id_gen.advance => always0.IN1
id_gen.advance => always0.IN1
id_gen.complete_id[0] => always0.IN0
id_gen.complete_id[0] => issue_id.DATAB
id_gen.complete_id[0] => always0.IN0
id_gen.complete => always0.IN1
id_gen.complete => always0.IN1
id_gen.complete => id_avaliable.DATAB


|lab6|riscv:processor|instruction_queue:inst_queue
clk => shift_reg[1][0].CLK
clk => shift_reg[1][1].CLK
clk => shift_reg[1][2].CLK
clk => shift_reg[1][3].CLK
clk => shift_reg[1][4].CLK
clk => shift_reg[1][5].CLK
clk => shift_reg[1][6].CLK
clk => shift_reg[1][7].CLK
clk => shift_reg[1][8].CLK
clk => iq.valid[1]~reg0.CLK
clk => shift_reg[0][0].CLK
clk => shift_reg[0][1].CLK
clk => shift_reg[0][2].CLK
clk => shift_reg[0][3].CLK
clk => shift_reg[0][4].CLK
clk => shift_reg[0][5].CLK
clk => shift_reg[0][6].CLK
clk => shift_reg[0][7].CLK
clk => shift_reg[0][8].CLK
clk => iq.valid[0]~reg0.CLK
rst => valid.OUTPUTSELECT
rst => valid.OUTPUTSELECT
instruction_complete => ~NO_FANOUT~
iq.valid[0] <= iq.valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iq.valid[1] <= iq.valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iq.shift_pop[0] <= shift_pop.DB_MAX_OUTPUT_PORT_TYPE
iq.shift_pop[1] <= shift_pop.DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[0].id[0] <= shift_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[0].rd_addr[0] <= shift_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[0].rd_addr[1] <= shift_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[0].rd_addr[2] <= shift_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[0].rd_addr[3] <= shift_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[0].rd_addr[4] <= shift_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[0].unit_id[0] <= shift_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[0].unit_id[1] <= shift_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[0].unit_id[2] <= shift_reg[0][8].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[1].id[0] <= shift_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[1].rd_addr[0] <= shift_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[1].rd_addr[1] <= shift_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[1].rd_addr[2] <= shift_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[1].rd_addr[3] <= shift_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[1].rd_addr[4] <= shift_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[1].unit_id[0] <= shift_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[1].unit_id[1] <= shift_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[1].unit_id[2] <= shift_reg[1][8].DB_MAX_OUTPUT_PORT_TYPE
iq.new_issue => valid.DATAB
iq.data_in.id[0] => shift_reg[0][0].DATAIN
iq.data_in.rd_addr[0] => shift_reg[0][1].DATAIN
iq.data_in.rd_addr[1] => shift_reg[0][2].DATAIN
iq.data_in.rd_addr[2] => shift_reg[0][3].DATAIN
iq.data_in.rd_addr[3] => shift_reg[0][4].DATAIN
iq.data_in.rd_addr[4] => shift_reg[0][5].DATAIN
iq.data_in.unit_id[0] => shift_reg[0][6].DATAIN
iq.data_in.unit_id[1] => shift_reg[0][7].DATAIN
iq.data_in.unit_id[2] => shift_reg[0][8].DATAIN
iq.pop[0] => shift_pop.IN1
iq.pop[0] => valid.IN1
iq.pop[1] => shift_pop.IN1


|lab6|riscv:processor|branch_unit:branch_unit_block
clk => done.CLK
clk => rd_ex[0].CLK
clk => rd_ex[1].CLK
clk => rd_ex[2].CLK
clk => rd_ex[3].CLK
clk => rd_ex[4].CLK
clk => rd_ex[5].CLK
clk => rd_ex[6].CLK
clk => rd_ex[7].CLK
clk => rd_ex[8].CLK
clk => rd_ex[9].CLK
clk => rd_ex[10].CLK
clk => rd_ex[11].CLK
clk => rd_ex[12].CLK
clk => rd_ex[13].CLK
clk => rd_ex[14].CLK
clk => rd_ex[15].CLK
clk => rd_ex[16].CLK
clk => rd_ex[17].CLK
clk => rd_ex[18].CLK
clk => rd_ex[19].CLK
clk => rd_ex[20].CLK
clk => rd_ex[21].CLK
clk => rd_ex[22].CLK
clk => rd_ex[23].CLK
clk => rd_ex[24].CLK
clk => rd_ex[25].CLK
clk => rd_ex[26].CLK
clk => rd_ex[27].CLK
clk => rd_ex[28].CLK
clk => rd_ex[29].CLK
clk => rd_ex[30].CLK
clk => rd_ex[31].CLK
clk => bt.njump_pc[0]~reg0.CLK
clk => bt.njump_pc[1]~reg0.CLK
clk => bt.njump_pc[2]~reg0.CLK
clk => bt.njump_pc[3]~reg0.CLK
clk => bt.njump_pc[4]~reg0.CLK
clk => bt.njump_pc[5]~reg0.CLK
clk => bt.njump_pc[6]~reg0.CLK
clk => bt.njump_pc[7]~reg0.CLK
clk => bt.njump_pc[8]~reg0.CLK
clk => bt.njump_pc[9]~reg0.CLK
clk => bt.njump_pc[10]~reg0.CLK
clk => bt.njump_pc[11]~reg0.CLK
clk => bt.njump_pc[12]~reg0.CLK
clk => bt.njump_pc[13]~reg0.CLK
clk => bt.njump_pc[14]~reg0.CLK
clk => bt.njump_pc[15]~reg0.CLK
clk => bt.njump_pc[16]~reg0.CLK
clk => bt.njump_pc[17]~reg0.CLK
clk => bt.njump_pc[18]~reg0.CLK
clk => bt.njump_pc[19]~reg0.CLK
clk => bt.njump_pc[20]~reg0.CLK
clk => bt.njump_pc[21]~reg0.CLK
clk => bt.njump_pc[22]~reg0.CLK
clk => bt.njump_pc[23]~reg0.CLK
clk => bt.njump_pc[24]~reg0.CLK
clk => bt.njump_pc[25]~reg0.CLK
clk => bt.njump_pc[26]~reg0.CLK
clk => bt.njump_pc[27]~reg0.CLK
clk => bt.njump_pc[28]~reg0.CLK
clk => bt.njump_pc[29]~reg0.CLK
clk => bt.njump_pc[30]~reg0.CLK
clk => bt.njump_pc[31]~reg0.CLK
clk => bt.jump_pc[0]~reg0.CLK
clk => bt.jump_pc[1]~reg0.CLK
clk => bt.jump_pc[2]~reg0.CLK
clk => bt.jump_pc[3]~reg0.CLK
clk => bt.jump_pc[4]~reg0.CLK
clk => bt.jump_pc[5]~reg0.CLK
clk => bt.jump_pc[6]~reg0.CLK
clk => bt.jump_pc[7]~reg0.CLK
clk => bt.jump_pc[8]~reg0.CLK
clk => bt.jump_pc[9]~reg0.CLK
clk => bt.jump_pc[10]~reg0.CLK
clk => bt.jump_pc[11]~reg0.CLK
clk => bt.jump_pc[12]~reg0.CLK
clk => bt.jump_pc[13]~reg0.CLK
clk => bt.jump_pc[14]~reg0.CLK
clk => bt.jump_pc[15]~reg0.CLK
clk => bt.jump_pc[16]~reg0.CLK
clk => bt.jump_pc[17]~reg0.CLK
clk => bt.jump_pc[18]~reg0.CLK
clk => bt.jump_pc[19]~reg0.CLK
clk => bt.jump_pc[20]~reg0.CLK
clk => bt.jump_pc[21]~reg0.CLK
clk => bt.jump_pc[22]~reg0.CLK
clk => bt.jump_pc[23]~reg0.CLK
clk => bt.jump_pc[24]~reg0.CLK
clk => bt.jump_pc[25]~reg0.CLK
clk => bt.jump_pc[26]~reg0.CLK
clk => bt.jump_pc[27]~reg0.CLK
clk => bt.jump_pc[28]~reg0.CLK
clk => bt.jump_pc[29]~reg0.CLK
clk => bt.jump_pc[30]~reg0.CLK
clk => bt.jump_pc[31]~reg0.CLK
clk => jump_ex.CLK
clk => bcomp_ex.CLK
clk => bt.ex_pc[0]~reg0.CLK
clk => bt.ex_pc[1]~reg0.CLK
clk => bt.ex_pc[2]~reg0.CLK
clk => bt.ex_pc[3]~reg0.CLK
clk => bt.ex_pc[4]~reg0.CLK
clk => bt.ex_pc[5]~reg0.CLK
clk => bt.ex_pc[6]~reg0.CLK
clk => bt.ex_pc[7]~reg0.CLK
clk => bt.ex_pc[8]~reg0.CLK
clk => bt.ex_pc[9]~reg0.CLK
clk => bt.ex_pc[10]~reg0.CLK
clk => bt.ex_pc[11]~reg0.CLK
clk => bt.ex_pc[12]~reg0.CLK
clk => bt.ex_pc[13]~reg0.CLK
clk => bt.ex_pc[14]~reg0.CLK
clk => bt.ex_pc[15]~reg0.CLK
clk => bt.ex_pc[16]~reg0.CLK
clk => bt.ex_pc[17]~reg0.CLK
clk => bt.ex_pc[18]~reg0.CLK
clk => bt.ex_pc[19]~reg0.CLK
clk => bt.ex_pc[20]~reg0.CLK
clk => bt.ex_pc[21]~reg0.CLK
clk => bt.ex_pc[22]~reg0.CLK
clk => bt.ex_pc[23]~reg0.CLK
clk => bt.ex_pc[24]~reg0.CLK
clk => bt.ex_pc[25]~reg0.CLK
clk => bt.ex_pc[26]~reg0.CLK
clk => bt.ex_pc[27]~reg0.CLK
clk => bt.ex_pc[28]~reg0.CLK
clk => bt.ex_pc[29]~reg0.CLK
clk => bt.ex_pc[30]~reg0.CLK
clk => bt.ex_pc[31]~reg0.CLK
clk => lessthan_ex.CLK
clk => equal_ex.CLK
clk => fn3_ex[0].CLK
clk => fn3_ex[1].CLK
clk => fn3_ex[2].CLK
rst => done.OUTPUTSELECT
branch_ex.new_request => bt.branch_ex.DATAIN
branch_ex.new_request_dec => always4.IN1
branch_ex.new_request_dec => bt.njump_pc[0]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[1]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[2]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[3]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[4]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[5]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[6]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[7]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[8]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[9]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[10]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[11]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[12]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[13]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[14]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[15]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[16]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[17]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[18]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[19]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[20]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[21]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[22]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[23]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[24]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[25]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[26]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[27]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[28]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[29]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[30]~reg0.ENA
branch_ex.new_request_dec => bt.njump_pc[31]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[0]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[1]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[2]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[3]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[4]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[5]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[6]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[7]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[8]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[9]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[10]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[11]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[12]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[13]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[14]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[15]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[16]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[17]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[18]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[19]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[20]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[21]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[22]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[23]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[24]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[25]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[26]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[27]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[28]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[29]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[30]~reg0.ENA
branch_ex.new_request_dec => bt.jump_pc[31]~reg0.ENA
branch_ex.new_request_dec => jump_ex.ENA
branch_ex.new_request_dec => bcomp_ex.ENA
branch_ex.new_request_dec => bt.ex_pc[0]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[1]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[2]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[3]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[4]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[5]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[6]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[7]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[8]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[9]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[10]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[11]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[12]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[13]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[14]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[15]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[16]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[17]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[18]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[19]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[20]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[21]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[22]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[23]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[24]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[25]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[26]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[27]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[28]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[29]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[30]~reg0.ENA
branch_ex.new_request_dec => bt.ex_pc[31]~reg0.ENA
branch_ex.new_request_dec => lessthan_ex.ENA
branch_ex.new_request_dec => equal_ex.ENA
branch_ex.new_request_dec => fn3_ex[0].ENA
branch_ex.new_request_dec => fn3_ex[1].ENA
branch_ex.new_request_dec => fn3_ex[2].ENA
branch_ex.ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
branch_inputs.prediction => bt.prediction_dec.DATAIN
branch_inputs.br_imm[0] => pc_offset.DATAA
branch_inputs.br_imm[1] => pc_offset.DATAA
branch_inputs.br_imm[2] => pc_offset.DATAA
branch_inputs.br_imm[3] => pc_offset.DATAA
branch_inputs.br_imm[4] => pc_offset.DATAA
branch_inputs.br_imm[5] => pc_offset.DATAA
branch_inputs.br_imm[6] => pc_offset.DATAA
branch_inputs.br_imm[7] => pc_offset.DATAA
branch_inputs.br_imm[8] => pc_offset.DATAA
branch_inputs.br_imm[9] => pc_offset.DATAA
branch_inputs.br_imm[10] => pc_offset.DATAA
branch_inputs.br_imm[11] => pc_offset.DATAA
branch_inputs.jalr_imm[0] => pc_offset.DATAB
branch_inputs.jalr_imm[1] => pc_offset.DATAB
branch_inputs.jalr_imm[2] => pc_offset.DATAB
branch_inputs.jalr_imm[3] => pc_offset.DATAB
branch_inputs.jalr_imm[4] => pc_offset.DATAB
branch_inputs.jalr_imm[5] => pc_offset.DATAB
branch_inputs.jalr_imm[6] => pc_offset.DATAB
branch_inputs.jalr_imm[7] => pc_offset.DATAB
branch_inputs.jalr_imm[8] => pc_offset.DATAB
branch_inputs.jalr_imm[9] => pc_offset.DATAB
branch_inputs.jalr_imm[10] => pc_offset.DATAB
branch_inputs.jalr_imm[11] => pc_offset.DATAB
branch_inputs.jalr_imm[11] => pc_offset.DATAB
branch_inputs.jal_imm[0] => pc_offset[1].DATAB
branch_inputs.jal_imm[1] => pc_offset[2].DATAB
branch_inputs.jal_imm[2] => pc_offset[3].DATAB
branch_inputs.jal_imm[3] => pc_offset[4].DATAB
branch_inputs.jal_imm[4] => pc_offset[5].DATAB
branch_inputs.jal_imm[5] => pc_offset[6].DATAB
branch_inputs.jal_imm[6] => pc_offset[7].DATAB
branch_inputs.jal_imm[7] => pc_offset[8].DATAB
branch_inputs.jal_imm[8] => pc_offset[9].DATAB
branch_inputs.jal_imm[9] => pc_offset[10].DATAB
branch_inputs.jal_imm[10] => pc_offset[11].DATAB
branch_inputs.jal_imm[11] => pc_offset[12].DATAB
branch_inputs.jal_imm[12] => pc_offset[13].DATAB
branch_inputs.jal_imm[13] => pc_offset[14].DATAB
branch_inputs.jal_imm[14] => pc_offset[15].DATAB
branch_inputs.jal_imm[15] => pc_offset[16].DATAB
branch_inputs.jal_imm[16] => pc_offset[17].DATAB
branch_inputs.jal_imm[17] => pc_offset[18].DATAB
branch_inputs.jal_imm[18] => pc_offset[19].DATAB
branch_inputs.jal_imm[19] => pc_offset[31].DATAB
branch_inputs.jal_imm[19] => pc_offset[30].DATAB
branch_inputs.jal_imm[19] => pc_offset[29].DATAB
branch_inputs.jal_imm[19] => pc_offset[28].DATAB
branch_inputs.jal_imm[19] => pc_offset[27].DATAB
branch_inputs.jal_imm[19] => pc_offset[26].DATAB
branch_inputs.jal_imm[19] => pc_offset[25].DATAB
branch_inputs.jal_imm[19] => pc_offset[24].DATAB
branch_inputs.jal_imm[19] => pc_offset[23].DATAB
branch_inputs.jal_imm[19] => pc_offset[22].DATAB
branch_inputs.jal_imm[19] => pc_offset[21].DATAB
branch_inputs.jal_imm[19] => pc_offset[20].DATAB
branch_inputs.branch_compare => bcomp_ex.DATAIN
branch_inputs.jalr => pc_offset.OUTPUTSELECT
branch_inputs.jalr => pc_offset.OUTPUTSELECT
branch_inputs.jalr => pc_offset.OUTPUTSELECT
branch_inputs.jalr => pc_offset.OUTPUTSELECT
branch_inputs.jalr => pc_offset.OUTPUTSELECT
branch_inputs.jalr => pc_offset.OUTPUTSELECT
branch_inputs.jalr => pc_offset.OUTPUTSELECT
branch_inputs.jalr => pc_offset.OUTPUTSELECT
branch_inputs.jalr => pc_offset.OUTPUTSELECT
branch_inputs.jalr => pc_offset.OUTPUTSELECT
branch_inputs.jalr => pc_offset.OUTPUTSELECT
branch_inputs.jalr => pc_offset.OUTPUTSELECT
branch_inputs.jalr => pc_offset.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => jump_pc.OUTPUTSELECT
branch_inputs.jalr => always4.IN0
branch_inputs.jal => pc_offset[31].OUTPUTSELECT
branch_inputs.jal => pc_offset[30].OUTPUTSELECT
branch_inputs.jal => pc_offset[29].OUTPUTSELECT
branch_inputs.jal => pc_offset[28].OUTPUTSELECT
branch_inputs.jal => pc_offset[27].OUTPUTSELECT
branch_inputs.jal => pc_offset[26].OUTPUTSELECT
branch_inputs.jal => pc_offset[25].OUTPUTSELECT
branch_inputs.jal => pc_offset[24].OUTPUTSELECT
branch_inputs.jal => pc_offset[23].OUTPUTSELECT
branch_inputs.jal => pc_offset[22].OUTPUTSELECT
branch_inputs.jal => pc_offset[21].OUTPUTSELECT
branch_inputs.jal => pc_offset[20].OUTPUTSELECT
branch_inputs.jal => pc_offset[19].OUTPUTSELECT
branch_inputs.jal => pc_offset[18].OUTPUTSELECT
branch_inputs.jal => pc_offset[17].OUTPUTSELECT
branch_inputs.jal => pc_offset[16].OUTPUTSELECT
branch_inputs.jal => pc_offset[15].OUTPUTSELECT
branch_inputs.jal => pc_offset[14].OUTPUTSELECT
branch_inputs.jal => pc_offset[13].OUTPUTSELECT
branch_inputs.jal => pc_offset[12].OUTPUTSELECT
branch_inputs.jal => pc_offset[11].OUTPUTSELECT
branch_inputs.jal => pc_offset[10].OUTPUTSELECT
branch_inputs.jal => pc_offset[9].OUTPUTSELECT
branch_inputs.jal => pc_offset[8].OUTPUTSELECT
branch_inputs.jal => pc_offset[7].OUTPUTSELECT
branch_inputs.jal => pc_offset[6].OUTPUTSELECT
branch_inputs.jal => pc_offset[5].OUTPUTSELECT
branch_inputs.jal => pc_offset[4].OUTPUTSELECT
branch_inputs.jal => pc_offset[3].OUTPUTSELECT
branch_inputs.jal => pc_offset[2].OUTPUTSELECT
branch_inputs.jal => pc_offset[1].OUTPUTSELECT
branch_inputs.jal => pc_offset[0].OUTPUTSELECT
branch_inputs.jal => always4.IN1
branch_inputs.use_signed => sub_result.IN0
branch_inputs.use_signed => sub_result.IN0
branch_inputs.dec_pc[0] => jump_pc.DATAA
branch_inputs.dec_pc[0] => bt.njump_pc[0]~reg0.DATAIN
branch_inputs.dec_pc[0] => rd_ex[0].DATAIN
branch_inputs.dec_pc[0] => bt.ex_pc[0]~reg0.DATAIN
branch_inputs.dec_pc[1] => jump_pc.DATAA
branch_inputs.dec_pc[1] => rd_ex[1].DATAIN
branch_inputs.dec_pc[1] => bt.njump_pc[1]~reg0.DATAIN
branch_inputs.dec_pc[1] => bt.ex_pc[1]~reg0.DATAIN
branch_inputs.dec_pc[2] => jump_pc.DATAA
branch_inputs.dec_pc[2] => Add2.IN60
branch_inputs.dec_pc[2] => bt.ex_pc[2]~reg0.DATAIN
branch_inputs.dec_pc[3] => jump_pc.DATAA
branch_inputs.dec_pc[3] => Add2.IN59
branch_inputs.dec_pc[3] => bt.ex_pc[3]~reg0.DATAIN
branch_inputs.dec_pc[4] => jump_pc.DATAA
branch_inputs.dec_pc[4] => Add2.IN58
branch_inputs.dec_pc[4] => bt.ex_pc[4]~reg0.DATAIN
branch_inputs.dec_pc[5] => jump_pc.DATAA
branch_inputs.dec_pc[5] => Add2.IN57
branch_inputs.dec_pc[5] => bt.ex_pc[5]~reg0.DATAIN
branch_inputs.dec_pc[6] => jump_pc.DATAA
branch_inputs.dec_pc[6] => Add2.IN56
branch_inputs.dec_pc[6] => bt.ex_pc[6]~reg0.DATAIN
branch_inputs.dec_pc[7] => jump_pc.DATAA
branch_inputs.dec_pc[7] => Add2.IN55
branch_inputs.dec_pc[7] => bt.ex_pc[7]~reg0.DATAIN
branch_inputs.dec_pc[8] => jump_pc.DATAA
branch_inputs.dec_pc[8] => Add2.IN54
branch_inputs.dec_pc[8] => bt.ex_pc[8]~reg0.DATAIN
branch_inputs.dec_pc[9] => jump_pc.DATAA
branch_inputs.dec_pc[9] => Add2.IN53
branch_inputs.dec_pc[9] => bt.ex_pc[9]~reg0.DATAIN
branch_inputs.dec_pc[10] => jump_pc.DATAA
branch_inputs.dec_pc[10] => Add2.IN52
branch_inputs.dec_pc[10] => bt.ex_pc[10]~reg0.DATAIN
branch_inputs.dec_pc[11] => jump_pc.DATAA
branch_inputs.dec_pc[11] => Add2.IN51
branch_inputs.dec_pc[11] => bt.ex_pc[11]~reg0.DATAIN
branch_inputs.dec_pc[12] => jump_pc.DATAA
branch_inputs.dec_pc[12] => Add2.IN50
branch_inputs.dec_pc[12] => bt.ex_pc[12]~reg0.DATAIN
branch_inputs.dec_pc[13] => jump_pc.DATAA
branch_inputs.dec_pc[13] => Add2.IN49
branch_inputs.dec_pc[13] => bt.ex_pc[13]~reg0.DATAIN
branch_inputs.dec_pc[14] => jump_pc.DATAA
branch_inputs.dec_pc[14] => Add2.IN48
branch_inputs.dec_pc[14] => bt.ex_pc[14]~reg0.DATAIN
branch_inputs.dec_pc[15] => jump_pc.DATAA
branch_inputs.dec_pc[15] => Add2.IN47
branch_inputs.dec_pc[15] => bt.ex_pc[15]~reg0.DATAIN
branch_inputs.dec_pc[16] => jump_pc.DATAA
branch_inputs.dec_pc[16] => Add2.IN46
branch_inputs.dec_pc[16] => bt.ex_pc[16]~reg0.DATAIN
branch_inputs.dec_pc[17] => jump_pc.DATAA
branch_inputs.dec_pc[17] => Add2.IN45
branch_inputs.dec_pc[17] => bt.ex_pc[17]~reg0.DATAIN
branch_inputs.dec_pc[18] => jump_pc.DATAA
branch_inputs.dec_pc[18] => Add2.IN44
branch_inputs.dec_pc[18] => bt.ex_pc[18]~reg0.DATAIN
branch_inputs.dec_pc[19] => jump_pc.DATAA
branch_inputs.dec_pc[19] => Add2.IN43
branch_inputs.dec_pc[19] => bt.ex_pc[19]~reg0.DATAIN
branch_inputs.dec_pc[20] => jump_pc.DATAA
branch_inputs.dec_pc[20] => Add2.IN42
branch_inputs.dec_pc[20] => bt.ex_pc[20]~reg0.DATAIN
branch_inputs.dec_pc[21] => jump_pc.DATAA
branch_inputs.dec_pc[21] => Add2.IN41
branch_inputs.dec_pc[21] => bt.ex_pc[21]~reg0.DATAIN
branch_inputs.dec_pc[22] => jump_pc.DATAA
branch_inputs.dec_pc[22] => Add2.IN40
branch_inputs.dec_pc[22] => bt.ex_pc[22]~reg0.DATAIN
branch_inputs.dec_pc[23] => jump_pc.DATAA
branch_inputs.dec_pc[23] => Add2.IN39
branch_inputs.dec_pc[23] => bt.ex_pc[23]~reg0.DATAIN
branch_inputs.dec_pc[24] => jump_pc.DATAA
branch_inputs.dec_pc[24] => Add2.IN38
branch_inputs.dec_pc[24] => bt.ex_pc[24]~reg0.DATAIN
branch_inputs.dec_pc[25] => jump_pc.DATAA
branch_inputs.dec_pc[25] => Add2.IN37
branch_inputs.dec_pc[25] => bt.ex_pc[25]~reg0.DATAIN
branch_inputs.dec_pc[26] => jump_pc.DATAA
branch_inputs.dec_pc[26] => Add2.IN36
branch_inputs.dec_pc[26] => bt.ex_pc[26]~reg0.DATAIN
branch_inputs.dec_pc[27] => jump_pc.DATAA
branch_inputs.dec_pc[27] => Add2.IN35
branch_inputs.dec_pc[27] => bt.ex_pc[27]~reg0.DATAIN
branch_inputs.dec_pc[28] => jump_pc.DATAA
branch_inputs.dec_pc[28] => Add2.IN34
branch_inputs.dec_pc[28] => bt.ex_pc[28]~reg0.DATAIN
branch_inputs.dec_pc[29] => jump_pc.DATAA
branch_inputs.dec_pc[29] => Add2.IN33
branch_inputs.dec_pc[29] => bt.ex_pc[29]~reg0.DATAIN
branch_inputs.dec_pc[30] => jump_pc.DATAA
branch_inputs.dec_pc[30] => Add2.IN32
branch_inputs.dec_pc[30] => bt.ex_pc[30]~reg0.DATAIN
branch_inputs.dec_pc[31] => jump_pc.DATAA
branch_inputs.dec_pc[31] => Add2.IN31
branch_inputs.dec_pc[31] => bt.ex_pc[31]~reg0.DATAIN
branch_inputs.fn3[0] => fn3_ex[0].DATAIN
branch_inputs.fn3[1] => fn3_ex[1].DATAIN
branch_inputs.fn3[2] => fn3_ex[2].DATAIN
branch_inputs.rs2[0] => Equal0.IN63
branch_inputs.rs2[0] => Add0.IN34
branch_inputs.rs2[1] => Equal0.IN62
branch_inputs.rs2[1] => Add0.IN33
branch_inputs.rs2[2] => Equal0.IN61
branch_inputs.rs2[2] => Add0.IN32
branch_inputs.rs2[3] => Equal0.IN60
branch_inputs.rs2[3] => Add0.IN31
branch_inputs.rs2[4] => Equal0.IN59
branch_inputs.rs2[4] => Add0.IN30
branch_inputs.rs2[5] => Equal0.IN58
branch_inputs.rs2[5] => Add0.IN29
branch_inputs.rs2[6] => Equal0.IN57
branch_inputs.rs2[6] => Add0.IN28
branch_inputs.rs2[7] => Equal0.IN56
branch_inputs.rs2[7] => Add0.IN27
branch_inputs.rs2[8] => Equal0.IN55
branch_inputs.rs2[8] => Add0.IN26
branch_inputs.rs2[9] => Equal0.IN54
branch_inputs.rs2[9] => Add0.IN25
branch_inputs.rs2[10] => Equal0.IN53
branch_inputs.rs2[10] => Add0.IN24
branch_inputs.rs2[11] => Equal0.IN52
branch_inputs.rs2[11] => Add0.IN23
branch_inputs.rs2[12] => Equal0.IN51
branch_inputs.rs2[12] => Add0.IN22
branch_inputs.rs2[13] => Equal0.IN50
branch_inputs.rs2[13] => Add0.IN21
branch_inputs.rs2[14] => Equal0.IN49
branch_inputs.rs2[14] => Add0.IN20
branch_inputs.rs2[15] => Equal0.IN48
branch_inputs.rs2[15] => Add0.IN19
branch_inputs.rs2[16] => Equal0.IN47
branch_inputs.rs2[16] => Add0.IN18
branch_inputs.rs2[17] => Equal0.IN46
branch_inputs.rs2[17] => Add0.IN17
branch_inputs.rs2[18] => Equal0.IN45
branch_inputs.rs2[18] => Add0.IN16
branch_inputs.rs2[19] => Equal0.IN44
branch_inputs.rs2[19] => Add0.IN15
branch_inputs.rs2[20] => Equal0.IN43
branch_inputs.rs2[20] => Add0.IN14
branch_inputs.rs2[21] => Equal0.IN42
branch_inputs.rs2[21] => Add0.IN13
branch_inputs.rs2[22] => Equal0.IN41
branch_inputs.rs2[22] => Add0.IN12
branch_inputs.rs2[23] => Equal0.IN40
branch_inputs.rs2[23] => Add0.IN11
branch_inputs.rs2[24] => Equal0.IN39
branch_inputs.rs2[24] => Add0.IN10
branch_inputs.rs2[25] => Equal0.IN38
branch_inputs.rs2[25] => Add0.IN9
branch_inputs.rs2[26] => Equal0.IN37
branch_inputs.rs2[26] => Add0.IN8
branch_inputs.rs2[27] => Equal0.IN36
branch_inputs.rs2[27] => Add0.IN7
branch_inputs.rs2[28] => Equal0.IN35
branch_inputs.rs2[28] => Add0.IN6
branch_inputs.rs2[29] => Equal0.IN34
branch_inputs.rs2[29] => Add0.IN5
branch_inputs.rs2[30] => Equal0.IN33
branch_inputs.rs2[30] => Add0.IN4
branch_inputs.rs2[31] => Equal0.IN32
branch_inputs.rs2[31] => sub_result.IN1
branch_inputs.rs2[31] => Add0.IN3
branch_inputs.rs1[0] => Equal0.IN31
branch_inputs.rs1[0] => Add0.IN66
branch_inputs.rs1[0] => jump_pc.DATAB
branch_inputs.rs1[1] => Equal0.IN30
branch_inputs.rs1[1] => Add0.IN65
branch_inputs.rs1[1] => jump_pc.DATAB
branch_inputs.rs1[2] => Equal0.IN29
branch_inputs.rs1[2] => Add0.IN64
branch_inputs.rs1[2] => jump_pc.DATAB
branch_inputs.rs1[3] => Equal0.IN28
branch_inputs.rs1[3] => Add0.IN63
branch_inputs.rs1[3] => jump_pc.DATAB
branch_inputs.rs1[4] => Equal0.IN27
branch_inputs.rs1[4] => Add0.IN62
branch_inputs.rs1[4] => jump_pc.DATAB
branch_inputs.rs1[5] => Equal0.IN26
branch_inputs.rs1[5] => Add0.IN61
branch_inputs.rs1[5] => jump_pc.DATAB
branch_inputs.rs1[6] => Equal0.IN25
branch_inputs.rs1[6] => Add0.IN60
branch_inputs.rs1[6] => jump_pc.DATAB
branch_inputs.rs1[7] => Equal0.IN24
branch_inputs.rs1[7] => Add0.IN59
branch_inputs.rs1[7] => jump_pc.DATAB
branch_inputs.rs1[8] => Equal0.IN23
branch_inputs.rs1[8] => Add0.IN58
branch_inputs.rs1[8] => jump_pc.DATAB
branch_inputs.rs1[9] => Equal0.IN22
branch_inputs.rs1[9] => Add0.IN57
branch_inputs.rs1[9] => jump_pc.DATAB
branch_inputs.rs1[10] => Equal0.IN21
branch_inputs.rs1[10] => Add0.IN56
branch_inputs.rs1[10] => jump_pc.DATAB
branch_inputs.rs1[11] => Equal0.IN20
branch_inputs.rs1[11] => Add0.IN55
branch_inputs.rs1[11] => jump_pc.DATAB
branch_inputs.rs1[12] => Equal0.IN19
branch_inputs.rs1[12] => Add0.IN54
branch_inputs.rs1[12] => jump_pc.DATAB
branch_inputs.rs1[13] => Equal0.IN18
branch_inputs.rs1[13] => Add0.IN53
branch_inputs.rs1[13] => jump_pc.DATAB
branch_inputs.rs1[14] => Equal0.IN17
branch_inputs.rs1[14] => Add0.IN52
branch_inputs.rs1[14] => jump_pc.DATAB
branch_inputs.rs1[15] => Equal0.IN16
branch_inputs.rs1[15] => Add0.IN51
branch_inputs.rs1[15] => jump_pc.DATAB
branch_inputs.rs1[16] => Equal0.IN15
branch_inputs.rs1[16] => Add0.IN50
branch_inputs.rs1[16] => jump_pc.DATAB
branch_inputs.rs1[17] => Equal0.IN14
branch_inputs.rs1[17] => Add0.IN49
branch_inputs.rs1[17] => jump_pc.DATAB
branch_inputs.rs1[18] => Equal0.IN13
branch_inputs.rs1[18] => Add0.IN48
branch_inputs.rs1[18] => jump_pc.DATAB
branch_inputs.rs1[19] => Equal0.IN12
branch_inputs.rs1[19] => Add0.IN47
branch_inputs.rs1[19] => jump_pc.DATAB
branch_inputs.rs1[20] => Equal0.IN11
branch_inputs.rs1[20] => Add0.IN46
branch_inputs.rs1[20] => jump_pc.DATAB
branch_inputs.rs1[21] => Equal0.IN10
branch_inputs.rs1[21] => Add0.IN45
branch_inputs.rs1[21] => jump_pc.DATAB
branch_inputs.rs1[22] => Equal0.IN9
branch_inputs.rs1[22] => Add0.IN44
branch_inputs.rs1[22] => jump_pc.DATAB
branch_inputs.rs1[23] => Equal0.IN8
branch_inputs.rs1[23] => Add0.IN43
branch_inputs.rs1[23] => jump_pc.DATAB
branch_inputs.rs1[24] => Equal0.IN7
branch_inputs.rs1[24] => Add0.IN42
branch_inputs.rs1[24] => jump_pc.DATAB
branch_inputs.rs1[25] => Equal0.IN6
branch_inputs.rs1[25] => Add0.IN41
branch_inputs.rs1[25] => jump_pc.DATAB
branch_inputs.rs1[26] => Equal0.IN5
branch_inputs.rs1[26] => Add0.IN40
branch_inputs.rs1[26] => jump_pc.DATAB
branch_inputs.rs1[27] => Equal0.IN4
branch_inputs.rs1[27] => Add0.IN39
branch_inputs.rs1[27] => jump_pc.DATAB
branch_inputs.rs1[28] => Equal0.IN3
branch_inputs.rs1[28] => Add0.IN38
branch_inputs.rs1[28] => jump_pc.DATAB
branch_inputs.rs1[29] => Equal0.IN2
branch_inputs.rs1[29] => Add0.IN37
branch_inputs.rs1[29] => jump_pc.DATAB
branch_inputs.rs1[30] => Equal0.IN1
branch_inputs.rs1[30] => Add0.IN36
branch_inputs.rs1[30] => jump_pc.DATAB
branch_inputs.rs1[31] => Equal0.IN0
branch_inputs.rs1[31] => sub_result.IN1
branch_inputs.rs1[31] => Add0.IN35
branch_inputs.rs1[31] => jump_pc.DATAB
bt.jump_pc[0] <= bt.jump_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[1] <= bt.jump_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[2] <= bt.jump_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[3] <= bt.jump_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[4] <= bt.jump_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[5] <= bt.jump_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[6] <= bt.jump_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[7] <= bt.jump_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[8] <= bt.jump_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[9] <= bt.jump_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[10] <= bt.jump_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[11] <= bt.jump_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[12] <= bt.jump_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[13] <= bt.jump_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[14] <= bt.jump_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[15] <= bt.jump_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[16] <= bt.jump_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[17] <= bt.jump_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[18] <= bt.jump_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[19] <= bt.jump_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[20] <= bt.jump_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[21] <= bt.jump_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[22] <= bt.jump_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[23] <= bt.jump_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[24] <= bt.jump_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[25] <= bt.jump_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[26] <= bt.jump_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[27] <= bt.jump_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[28] <= bt.jump_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[29] <= bt.jump_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[30] <= bt.jump_pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.jump_pc[31] <= bt.jump_pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[0] <= bt.njump_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[1] <= bt.njump_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[2] <= bt.njump_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[3] <= bt.njump_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[4] <= bt.njump_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[5] <= bt.njump_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[6] <= bt.njump_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[7] <= bt.njump_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[8] <= bt.njump_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[9] <= bt.njump_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[10] <= bt.njump_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[11] <= bt.njump_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[12] <= bt.njump_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[13] <= bt.njump_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[14] <= bt.njump_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[15] <= bt.njump_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[16] <= bt.njump_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[17] <= bt.njump_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[18] <= bt.njump_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[19] <= bt.njump_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[20] <= bt.njump_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[21] <= bt.njump_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[22] <= bt.njump_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[23] <= bt.njump_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[24] <= bt.njump_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[25] <= bt.njump_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[26] <= bt.njump_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[27] <= bt.njump_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[28] <= bt.njump_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[29] <= bt.njump_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[30] <= bt.njump_pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.njump_pc[31] <= bt.njump_pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[0] <= bt.ex_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[1] <= bt.ex_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[2] <= bt.ex_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[3] <= bt.ex_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[4] <= bt.ex_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[5] <= bt.ex_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[6] <= bt.ex_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[7] <= bt.ex_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[8] <= bt.ex_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[9] <= bt.ex_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[10] <= bt.ex_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[11] <= bt.ex_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[12] <= bt.ex_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[13] <= bt.ex_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[14] <= bt.ex_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[15] <= bt.ex_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[16] <= bt.ex_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[17] <= bt.ex_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[18] <= bt.ex_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[19] <= bt.ex_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[20] <= bt.ex_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[21] <= bt.ex_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[22] <= bt.ex_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[23] <= bt.ex_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[24] <= bt.ex_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[25] <= bt.ex_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[26] <= bt.ex_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[27] <= bt.ex_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[28] <= bt.ex_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[29] <= bt.ex_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[30] <= bt.ex_pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.ex_pc[31] <= bt.ex_pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt.branch_ex <= branch_ex.new_request.DB_MAX_OUTPUT_PORT_TYPE
bt.prediction_dec <= branch_inputs.prediction.DB_MAX_OUTPUT_PORT_TYPE
bt.branch_taken <= branch_taken.DB_MAX_OUTPUT_PORT_TYPE
branch_wb.accepted => ready.IN1
branch_wb.accepted => done.OUTPUTSELECT
branch_wb.accepted => early_done.IN1
branch_wb.rd[0] <= rd_ex[0].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[1] <= rd_ex[1].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[2] <= rd_ex[2].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[3] <= rd_ex[3].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[4] <= rd_ex[4].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[5] <= rd_ex[5].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[6] <= rd_ex[6].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[7] <= rd_ex[7].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[8] <= rd_ex[8].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[9] <= rd_ex[9].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[10] <= rd_ex[10].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[11] <= rd_ex[11].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[12] <= rd_ex[12].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[13] <= rd_ex[13].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[14] <= rd_ex[14].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[15] <= rd_ex[15].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[16] <= rd_ex[16].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[17] <= rd_ex[17].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[18] <= rd_ex[18].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[19] <= rd_ex[19].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[20] <= rd_ex[20].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[21] <= rd_ex[21].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[22] <= rd_ex[22].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[23] <= rd_ex[23].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[24] <= rd_ex[24].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[25] <= rd_ex[25].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[26] <= rd_ex[26].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[27] <= rd_ex[27].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[28] <= rd_ex[28].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[29] <= rd_ex[29].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[30] <= rd_ex[30].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.rd[31] <= rd_ex[31].DB_MAX_OUTPUT_PORT_TYPE
branch_wb.early_done <= early_done.DB_MAX_OUTPUT_PORT_TYPE
branch_wb.done <= done.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|alu_unit:alu_unit_block
clk => done.CLK
rst => done.OUTPUTSELECT
alu_ex.new_request => ~NO_FANOUT~
alu_ex.new_request_dec => done.OUTPUTSELECT
alu_ex.new_request_dec => early_done.IN1
alu_ex.ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.accepted => ready.IN1
alu_wb.accepted => done.OUTPUTSELECT
alu_wb.accepted => early_done.IN1
alu_wb.rd[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.rd[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.early_done <= early_done.DB_MAX_OUTPUT_PORT_TYPE
alu_wb.done <= done.DB_MAX_OUTPUT_PORT_TYPE
alu_inputs.op[0] => Mux32.IN2
alu_inputs.op[0] => Mux33.IN2
alu_inputs.op[0] => Mux34.IN2
alu_inputs.op[0] => Mux35.IN2
alu_inputs.op[0] => Mux36.IN2
alu_inputs.op[0] => Mux37.IN2
alu_inputs.op[0] => Mux38.IN2
alu_inputs.op[0] => Mux39.IN2
alu_inputs.op[0] => Mux40.IN2
alu_inputs.op[0] => Mux41.IN2
alu_inputs.op[0] => Mux42.IN2
alu_inputs.op[0] => Mux43.IN2
alu_inputs.op[0] => Mux44.IN2
alu_inputs.op[0] => Mux45.IN2
alu_inputs.op[0] => Mux46.IN2
alu_inputs.op[0] => Mux47.IN2
alu_inputs.op[0] => Mux48.IN2
alu_inputs.op[0] => Mux49.IN2
alu_inputs.op[0] => Mux50.IN2
alu_inputs.op[0] => Mux51.IN2
alu_inputs.op[0] => Mux52.IN2
alu_inputs.op[0] => Mux53.IN2
alu_inputs.op[0] => Mux54.IN2
alu_inputs.op[0] => Mux55.IN2
alu_inputs.op[0] => Mux56.IN2
alu_inputs.op[0] => Mux57.IN2
alu_inputs.op[0] => Mux58.IN2
alu_inputs.op[0] => Mux59.IN2
alu_inputs.op[0] => Mux60.IN2
alu_inputs.op[0] => Mux61.IN2
alu_inputs.op[0] => Mux62.IN2
alu_inputs.op[0] => Mux63.IN1
alu_inputs.op[1] => Mux32.IN1
alu_inputs.op[1] => Mux33.IN1
alu_inputs.op[1] => Mux34.IN1
alu_inputs.op[1] => Mux35.IN1
alu_inputs.op[1] => Mux36.IN1
alu_inputs.op[1] => Mux37.IN1
alu_inputs.op[1] => Mux38.IN1
alu_inputs.op[1] => Mux39.IN1
alu_inputs.op[1] => Mux40.IN1
alu_inputs.op[1] => Mux41.IN1
alu_inputs.op[1] => Mux42.IN1
alu_inputs.op[1] => Mux43.IN1
alu_inputs.op[1] => Mux44.IN1
alu_inputs.op[1] => Mux45.IN1
alu_inputs.op[1] => Mux46.IN1
alu_inputs.op[1] => Mux47.IN1
alu_inputs.op[1] => Mux48.IN1
alu_inputs.op[1] => Mux49.IN1
alu_inputs.op[1] => Mux50.IN1
alu_inputs.op[1] => Mux51.IN1
alu_inputs.op[1] => Mux52.IN1
alu_inputs.op[1] => Mux53.IN1
alu_inputs.op[1] => Mux54.IN1
alu_inputs.op[1] => Mux55.IN1
alu_inputs.op[1] => Mux56.IN1
alu_inputs.op[1] => Mux57.IN1
alu_inputs.op[1] => Mux58.IN1
alu_inputs.op[1] => Mux59.IN1
alu_inputs.op[1] => Mux60.IN1
alu_inputs.op[1] => Mux61.IN1
alu_inputs.op[1] => Mux62.IN1
alu_inputs.op[1] => Mux63.IN0
alu_inputs.using_pc => ~NO_FANOUT~
alu_inputs.sltu => add_sub_1[32].IN0
alu_inputs.sltu => add_sub_2[32].IN0
alu_inputs.shifter_in[0] => alu_inputs.shifter_in[0].IN1
alu_inputs.shifter_in[1] => alu_inputs.shifter_in[1].IN1
alu_inputs.shifter_in[2] => alu_inputs.shifter_in[2].IN1
alu_inputs.shifter_in[3] => alu_inputs.shifter_in[3].IN1
alu_inputs.shifter_in[4] => alu_inputs.shifter_in[4].IN1
alu_inputs.shifter_in[5] => alu_inputs.shifter_in[5].IN1
alu_inputs.shifter_in[6] => alu_inputs.shifter_in[6].IN1
alu_inputs.shifter_in[7] => alu_inputs.shifter_in[7].IN1
alu_inputs.shifter_in[8] => alu_inputs.shifter_in[8].IN1
alu_inputs.shifter_in[9] => alu_inputs.shifter_in[9].IN1
alu_inputs.shifter_in[10] => alu_inputs.shifter_in[10].IN1
alu_inputs.shifter_in[11] => alu_inputs.shifter_in[11].IN1
alu_inputs.shifter_in[12] => alu_inputs.shifter_in[12].IN1
alu_inputs.shifter_in[13] => alu_inputs.shifter_in[13].IN1
alu_inputs.shifter_in[14] => alu_inputs.shifter_in[14].IN1
alu_inputs.shifter_in[15] => alu_inputs.shifter_in[15].IN1
alu_inputs.shifter_in[16] => alu_inputs.shifter_in[16].IN1
alu_inputs.shifter_in[17] => alu_inputs.shifter_in[17].IN1
alu_inputs.shifter_in[18] => alu_inputs.shifter_in[18].IN1
alu_inputs.shifter_in[19] => alu_inputs.shifter_in[19].IN1
alu_inputs.shifter_in[20] => alu_inputs.shifter_in[20].IN1
alu_inputs.shifter_in[21] => alu_inputs.shifter_in[21].IN1
alu_inputs.shifter_in[22] => alu_inputs.shifter_in[22].IN1
alu_inputs.shifter_in[23] => alu_inputs.shifter_in[23].IN1
alu_inputs.shifter_in[24] => alu_inputs.shifter_in[24].IN1
alu_inputs.shifter_in[25] => alu_inputs.shifter_in[25].IN1
alu_inputs.shifter_in[26] => alu_inputs.shifter_in[26].IN1
alu_inputs.shifter_in[27] => alu_inputs.shifter_in[27].IN1
alu_inputs.shifter_in[28] => alu_inputs.shifter_in[28].IN1
alu_inputs.shifter_in[29] => alu_inputs.shifter_in[29].IN1
alu_inputs.shifter_in[30] => alu_inputs.shifter_in[30].IN1
alu_inputs.shifter_in[31] => alu_inputs.shifter_in[31].IN1
alu_inputs.left_shift => alu_inputs.left_shift.IN1
alu_inputs.arith => alu_inputs.arith.IN1
alu_inputs.add => add_sub_result[32].OUTPUTSELECT
alu_inputs.add => add_sub_result[31].OUTPUTSELECT
alu_inputs.add => add_sub_result[30].OUTPUTSELECT
alu_inputs.add => add_sub_result[29].OUTPUTSELECT
alu_inputs.add => add_sub_result[28].OUTPUTSELECT
alu_inputs.add => add_sub_result[27].OUTPUTSELECT
alu_inputs.add => add_sub_result[26].OUTPUTSELECT
alu_inputs.add => add_sub_result[25].OUTPUTSELECT
alu_inputs.add => add_sub_result[24].OUTPUTSELECT
alu_inputs.add => add_sub_result[23].OUTPUTSELECT
alu_inputs.add => add_sub_result[22].OUTPUTSELECT
alu_inputs.add => add_sub_result[21].OUTPUTSELECT
alu_inputs.add => add_sub_result[20].OUTPUTSELECT
alu_inputs.add => add_sub_result[19].OUTPUTSELECT
alu_inputs.add => add_sub_result[18].OUTPUTSELECT
alu_inputs.add => add_sub_result[17].OUTPUTSELECT
alu_inputs.add => add_sub_result[16].OUTPUTSELECT
alu_inputs.add => add_sub_result[15].OUTPUTSELECT
alu_inputs.add => add_sub_result[14].OUTPUTSELECT
alu_inputs.add => add_sub_result[13].OUTPUTSELECT
alu_inputs.add => add_sub_result[12].OUTPUTSELECT
alu_inputs.add => add_sub_result[11].OUTPUTSELECT
alu_inputs.add => add_sub_result[10].OUTPUTSELECT
alu_inputs.add => add_sub_result[9].OUTPUTSELECT
alu_inputs.add => add_sub_result[8].OUTPUTSELECT
alu_inputs.add => add_sub_result[7].OUTPUTSELECT
alu_inputs.add => add_sub_result[6].OUTPUTSELECT
alu_inputs.add => add_sub_result[5].OUTPUTSELECT
alu_inputs.add => add_sub_result[4].OUTPUTSELECT
alu_inputs.add => add_sub_result[3].OUTPUTSELECT
alu_inputs.add => add_sub_result[2].OUTPUTSELECT
alu_inputs.add => add_sub_result[1].OUTPUTSELECT
alu_inputs.add => add_sub_result[0].OUTPUTSELECT
alu_inputs.fn3[0] => Mux0.IN5
alu_inputs.fn3[0] => Mux1.IN5
alu_inputs.fn3[0] => Mux2.IN5
alu_inputs.fn3[0] => Mux3.IN5
alu_inputs.fn3[0] => Mux4.IN5
alu_inputs.fn3[0] => Mux5.IN5
alu_inputs.fn3[0] => Mux6.IN5
alu_inputs.fn3[0] => Mux7.IN5
alu_inputs.fn3[0] => Mux8.IN5
alu_inputs.fn3[0] => Mux9.IN5
alu_inputs.fn3[0] => Mux10.IN5
alu_inputs.fn3[0] => Mux11.IN5
alu_inputs.fn3[0] => Mux12.IN5
alu_inputs.fn3[0] => Mux13.IN5
alu_inputs.fn3[0] => Mux14.IN5
alu_inputs.fn3[0] => Mux15.IN5
alu_inputs.fn3[0] => Mux16.IN5
alu_inputs.fn3[0] => Mux17.IN5
alu_inputs.fn3[0] => Mux18.IN5
alu_inputs.fn3[0] => Mux19.IN5
alu_inputs.fn3[0] => Mux20.IN5
alu_inputs.fn3[0] => Mux21.IN5
alu_inputs.fn3[0] => Mux22.IN5
alu_inputs.fn3[0] => Mux23.IN5
alu_inputs.fn3[0] => Mux24.IN5
alu_inputs.fn3[0] => Mux25.IN5
alu_inputs.fn3[0] => Mux26.IN5
alu_inputs.fn3[0] => Mux27.IN5
alu_inputs.fn3[0] => Mux28.IN5
alu_inputs.fn3[0] => Mux29.IN5
alu_inputs.fn3[0] => Mux30.IN5
alu_inputs.fn3[0] => Mux31.IN5
alu_inputs.fn3[1] => Mux0.IN4
alu_inputs.fn3[1] => Mux1.IN4
alu_inputs.fn3[1] => Mux2.IN4
alu_inputs.fn3[1] => Mux3.IN4
alu_inputs.fn3[1] => Mux4.IN4
alu_inputs.fn3[1] => Mux5.IN4
alu_inputs.fn3[1] => Mux6.IN4
alu_inputs.fn3[1] => Mux7.IN4
alu_inputs.fn3[1] => Mux8.IN4
alu_inputs.fn3[1] => Mux9.IN4
alu_inputs.fn3[1] => Mux10.IN4
alu_inputs.fn3[1] => Mux11.IN4
alu_inputs.fn3[1] => Mux12.IN4
alu_inputs.fn3[1] => Mux13.IN4
alu_inputs.fn3[1] => Mux14.IN4
alu_inputs.fn3[1] => Mux15.IN4
alu_inputs.fn3[1] => Mux16.IN4
alu_inputs.fn3[1] => Mux17.IN4
alu_inputs.fn3[1] => Mux18.IN4
alu_inputs.fn3[1] => Mux19.IN4
alu_inputs.fn3[1] => Mux20.IN4
alu_inputs.fn3[1] => Mux21.IN4
alu_inputs.fn3[1] => Mux22.IN4
alu_inputs.fn3[1] => Mux23.IN4
alu_inputs.fn3[1] => Mux24.IN4
alu_inputs.fn3[1] => Mux25.IN4
alu_inputs.fn3[1] => Mux26.IN4
alu_inputs.fn3[1] => Mux27.IN4
alu_inputs.fn3[1] => Mux28.IN4
alu_inputs.fn3[1] => Mux29.IN4
alu_inputs.fn3[1] => Mux30.IN4
alu_inputs.fn3[1] => Mux31.IN4
alu_inputs.fn3[2] => ~NO_FANOUT~
alu_inputs.in2[0] => alu_inputs.in2[0].IN1
alu_inputs.in2[1] => alu_inputs.in2[1].IN1
alu_inputs.in2[2] => alu_inputs.in2[2].IN1
alu_inputs.in2[3] => alu_inputs.in2[3].IN1
alu_inputs.in2[4] => alu_inputs.in2[4].IN1
alu_inputs.in2[5] => logic_result.IN0
alu_inputs.in2[5] => logic_result.IN0
alu_inputs.in2[5] => logic_result.IN0
alu_inputs.in2[5] => Add0.IN59
alu_inputs.in2[5] => Add1.IN28
alu_inputs.in2[6] => logic_result.IN0
alu_inputs.in2[6] => logic_result.IN0
alu_inputs.in2[6] => logic_result.IN0
alu_inputs.in2[6] => Add0.IN58
alu_inputs.in2[6] => Add1.IN27
alu_inputs.in2[7] => logic_result.IN0
alu_inputs.in2[7] => logic_result.IN0
alu_inputs.in2[7] => logic_result.IN0
alu_inputs.in2[7] => Add0.IN57
alu_inputs.in2[7] => Add1.IN26
alu_inputs.in2[8] => logic_result.IN0
alu_inputs.in2[8] => logic_result.IN0
alu_inputs.in2[8] => logic_result.IN0
alu_inputs.in2[8] => Add0.IN56
alu_inputs.in2[8] => Add1.IN25
alu_inputs.in2[9] => logic_result.IN0
alu_inputs.in2[9] => logic_result.IN0
alu_inputs.in2[9] => logic_result.IN0
alu_inputs.in2[9] => Add0.IN55
alu_inputs.in2[9] => Add1.IN24
alu_inputs.in2[10] => logic_result.IN0
alu_inputs.in2[10] => logic_result.IN0
alu_inputs.in2[10] => logic_result.IN0
alu_inputs.in2[10] => Add0.IN54
alu_inputs.in2[10] => Add1.IN23
alu_inputs.in2[11] => logic_result.IN0
alu_inputs.in2[11] => logic_result.IN0
alu_inputs.in2[11] => logic_result.IN0
alu_inputs.in2[11] => Add0.IN53
alu_inputs.in2[11] => Add1.IN22
alu_inputs.in2[12] => logic_result.IN0
alu_inputs.in2[12] => logic_result.IN0
alu_inputs.in2[12] => logic_result.IN0
alu_inputs.in2[12] => Add0.IN52
alu_inputs.in2[12] => Add1.IN21
alu_inputs.in2[13] => logic_result.IN0
alu_inputs.in2[13] => logic_result.IN0
alu_inputs.in2[13] => logic_result.IN0
alu_inputs.in2[13] => Add0.IN51
alu_inputs.in2[13] => Add1.IN20
alu_inputs.in2[14] => logic_result.IN0
alu_inputs.in2[14] => logic_result.IN0
alu_inputs.in2[14] => logic_result.IN0
alu_inputs.in2[14] => Add0.IN50
alu_inputs.in2[14] => Add1.IN19
alu_inputs.in2[15] => logic_result.IN0
alu_inputs.in2[15] => logic_result.IN0
alu_inputs.in2[15] => logic_result.IN0
alu_inputs.in2[15] => Add0.IN49
alu_inputs.in2[15] => Add1.IN18
alu_inputs.in2[16] => logic_result.IN0
alu_inputs.in2[16] => logic_result.IN0
alu_inputs.in2[16] => logic_result.IN0
alu_inputs.in2[16] => Add0.IN48
alu_inputs.in2[16] => Add1.IN17
alu_inputs.in2[17] => logic_result.IN0
alu_inputs.in2[17] => logic_result.IN0
alu_inputs.in2[17] => logic_result.IN0
alu_inputs.in2[17] => Add0.IN47
alu_inputs.in2[17] => Add1.IN16
alu_inputs.in2[18] => logic_result.IN0
alu_inputs.in2[18] => logic_result.IN0
alu_inputs.in2[18] => logic_result.IN0
alu_inputs.in2[18] => Add0.IN46
alu_inputs.in2[18] => Add1.IN15
alu_inputs.in2[19] => logic_result.IN0
alu_inputs.in2[19] => logic_result.IN0
alu_inputs.in2[19] => logic_result.IN0
alu_inputs.in2[19] => Add0.IN45
alu_inputs.in2[19] => Add1.IN14
alu_inputs.in2[20] => logic_result.IN0
alu_inputs.in2[20] => logic_result.IN0
alu_inputs.in2[20] => logic_result.IN0
alu_inputs.in2[20] => Add0.IN44
alu_inputs.in2[20] => Add1.IN13
alu_inputs.in2[21] => logic_result.IN0
alu_inputs.in2[21] => logic_result.IN0
alu_inputs.in2[21] => logic_result.IN0
alu_inputs.in2[21] => Add0.IN43
alu_inputs.in2[21] => Add1.IN12
alu_inputs.in2[22] => logic_result.IN0
alu_inputs.in2[22] => logic_result.IN0
alu_inputs.in2[22] => logic_result.IN0
alu_inputs.in2[22] => Add0.IN42
alu_inputs.in2[22] => Add1.IN11
alu_inputs.in2[23] => logic_result.IN0
alu_inputs.in2[23] => logic_result.IN0
alu_inputs.in2[23] => logic_result.IN0
alu_inputs.in2[23] => Add0.IN41
alu_inputs.in2[23] => Add1.IN10
alu_inputs.in2[24] => logic_result.IN0
alu_inputs.in2[24] => logic_result.IN0
alu_inputs.in2[24] => logic_result.IN0
alu_inputs.in2[24] => Add0.IN40
alu_inputs.in2[24] => Add1.IN9
alu_inputs.in2[25] => logic_result.IN0
alu_inputs.in2[25] => logic_result.IN0
alu_inputs.in2[25] => logic_result.IN0
alu_inputs.in2[25] => Add0.IN39
alu_inputs.in2[25] => Add1.IN8
alu_inputs.in2[26] => logic_result.IN0
alu_inputs.in2[26] => logic_result.IN0
alu_inputs.in2[26] => logic_result.IN0
alu_inputs.in2[26] => Add0.IN38
alu_inputs.in2[26] => Add1.IN7
alu_inputs.in2[27] => logic_result.IN0
alu_inputs.in2[27] => logic_result.IN0
alu_inputs.in2[27] => logic_result.IN0
alu_inputs.in2[27] => Add0.IN37
alu_inputs.in2[27] => Add1.IN6
alu_inputs.in2[28] => logic_result.IN0
alu_inputs.in2[28] => logic_result.IN0
alu_inputs.in2[28] => logic_result.IN0
alu_inputs.in2[28] => Add0.IN36
alu_inputs.in2[28] => Add1.IN5
alu_inputs.in2[29] => logic_result.IN0
alu_inputs.in2[29] => logic_result.IN0
alu_inputs.in2[29] => logic_result.IN0
alu_inputs.in2[29] => Add0.IN35
alu_inputs.in2[29] => Add1.IN4
alu_inputs.in2[30] => logic_result.IN0
alu_inputs.in2[30] => logic_result.IN0
alu_inputs.in2[30] => logic_result.IN0
alu_inputs.in2[30] => Add0.IN34
alu_inputs.in2[30] => Add1.IN3
alu_inputs.in2[31] => add_sub_2[32].IN1
alu_inputs.in2[31] => logic_result.IN0
alu_inputs.in2[31] => logic_result.IN0
alu_inputs.in2[31] => logic_result.IN0
alu_inputs.in2[31] => Add0.IN33
alu_inputs.in2[31] => Add1.IN2
alu_inputs.in1[0] => logic_result.IN0
alu_inputs.in1[0] => logic_result.IN0
alu_inputs.in1[0] => logic_result.IN0
alu_inputs.in1[0] => Add0.IN32
alu_inputs.in1[0] => Add1.IN65
alu_inputs.in1[1] => logic_result.IN0
alu_inputs.in1[1] => logic_result.IN0
alu_inputs.in1[1] => logic_result.IN0
alu_inputs.in1[1] => Add0.IN31
alu_inputs.in1[1] => Add1.IN64
alu_inputs.in1[2] => logic_result.IN0
alu_inputs.in1[2] => logic_result.IN0
alu_inputs.in1[2] => logic_result.IN0
alu_inputs.in1[2] => Add0.IN30
alu_inputs.in1[2] => Add1.IN63
alu_inputs.in1[3] => logic_result.IN0
alu_inputs.in1[3] => logic_result.IN0
alu_inputs.in1[3] => logic_result.IN0
alu_inputs.in1[3] => Add0.IN29
alu_inputs.in1[3] => Add1.IN62
alu_inputs.in1[4] => logic_result.IN0
alu_inputs.in1[4] => logic_result.IN0
alu_inputs.in1[4] => logic_result.IN0
alu_inputs.in1[4] => Add0.IN28
alu_inputs.in1[4] => Add1.IN61
alu_inputs.in1[5] => logic_result.IN1
alu_inputs.in1[5] => logic_result.IN1
alu_inputs.in1[5] => logic_result.IN1
alu_inputs.in1[5] => Add0.IN27
alu_inputs.in1[5] => Add1.IN60
alu_inputs.in1[6] => logic_result.IN1
alu_inputs.in1[6] => logic_result.IN1
alu_inputs.in1[6] => logic_result.IN1
alu_inputs.in1[6] => Add0.IN26
alu_inputs.in1[6] => Add1.IN59
alu_inputs.in1[7] => logic_result.IN1
alu_inputs.in1[7] => logic_result.IN1
alu_inputs.in1[7] => logic_result.IN1
alu_inputs.in1[7] => Add0.IN25
alu_inputs.in1[7] => Add1.IN58
alu_inputs.in1[8] => logic_result.IN1
alu_inputs.in1[8] => logic_result.IN1
alu_inputs.in1[8] => logic_result.IN1
alu_inputs.in1[8] => Add0.IN24
alu_inputs.in1[8] => Add1.IN57
alu_inputs.in1[9] => logic_result.IN1
alu_inputs.in1[9] => logic_result.IN1
alu_inputs.in1[9] => logic_result.IN1
alu_inputs.in1[9] => Add0.IN23
alu_inputs.in1[9] => Add1.IN56
alu_inputs.in1[10] => logic_result.IN1
alu_inputs.in1[10] => logic_result.IN1
alu_inputs.in1[10] => logic_result.IN1
alu_inputs.in1[10] => Add0.IN22
alu_inputs.in1[10] => Add1.IN55
alu_inputs.in1[11] => logic_result.IN1
alu_inputs.in1[11] => logic_result.IN1
alu_inputs.in1[11] => logic_result.IN1
alu_inputs.in1[11] => Add0.IN21
alu_inputs.in1[11] => Add1.IN54
alu_inputs.in1[12] => logic_result.IN1
alu_inputs.in1[12] => logic_result.IN1
alu_inputs.in1[12] => logic_result.IN1
alu_inputs.in1[12] => Add0.IN20
alu_inputs.in1[12] => Add1.IN53
alu_inputs.in1[13] => logic_result.IN1
alu_inputs.in1[13] => logic_result.IN1
alu_inputs.in1[13] => logic_result.IN1
alu_inputs.in1[13] => Add0.IN19
alu_inputs.in1[13] => Add1.IN52
alu_inputs.in1[14] => logic_result.IN1
alu_inputs.in1[14] => logic_result.IN1
alu_inputs.in1[14] => logic_result.IN1
alu_inputs.in1[14] => Add0.IN18
alu_inputs.in1[14] => Add1.IN51
alu_inputs.in1[15] => logic_result.IN1
alu_inputs.in1[15] => logic_result.IN1
alu_inputs.in1[15] => logic_result.IN1
alu_inputs.in1[15] => Add0.IN17
alu_inputs.in1[15] => Add1.IN50
alu_inputs.in1[16] => logic_result.IN1
alu_inputs.in1[16] => logic_result.IN1
alu_inputs.in1[16] => logic_result.IN1
alu_inputs.in1[16] => Add0.IN16
alu_inputs.in1[16] => Add1.IN49
alu_inputs.in1[17] => logic_result.IN1
alu_inputs.in1[17] => logic_result.IN1
alu_inputs.in1[17] => logic_result.IN1
alu_inputs.in1[17] => Add0.IN15
alu_inputs.in1[17] => Add1.IN48
alu_inputs.in1[18] => logic_result.IN1
alu_inputs.in1[18] => logic_result.IN1
alu_inputs.in1[18] => logic_result.IN1
alu_inputs.in1[18] => Add0.IN14
alu_inputs.in1[18] => Add1.IN47
alu_inputs.in1[19] => logic_result.IN1
alu_inputs.in1[19] => logic_result.IN1
alu_inputs.in1[19] => logic_result.IN1
alu_inputs.in1[19] => Add0.IN13
alu_inputs.in1[19] => Add1.IN46
alu_inputs.in1[20] => logic_result.IN1
alu_inputs.in1[20] => logic_result.IN1
alu_inputs.in1[20] => logic_result.IN1
alu_inputs.in1[20] => Add0.IN12
alu_inputs.in1[20] => Add1.IN45
alu_inputs.in1[21] => logic_result.IN1
alu_inputs.in1[21] => logic_result.IN1
alu_inputs.in1[21] => logic_result.IN1
alu_inputs.in1[21] => Add0.IN11
alu_inputs.in1[21] => Add1.IN44
alu_inputs.in1[22] => logic_result.IN1
alu_inputs.in1[22] => logic_result.IN1
alu_inputs.in1[22] => logic_result.IN1
alu_inputs.in1[22] => Add0.IN10
alu_inputs.in1[22] => Add1.IN43
alu_inputs.in1[23] => logic_result.IN1
alu_inputs.in1[23] => logic_result.IN1
alu_inputs.in1[23] => logic_result.IN1
alu_inputs.in1[23] => Add0.IN9
alu_inputs.in1[23] => Add1.IN42
alu_inputs.in1[24] => logic_result.IN1
alu_inputs.in1[24] => logic_result.IN1
alu_inputs.in1[24] => logic_result.IN1
alu_inputs.in1[24] => Add0.IN8
alu_inputs.in1[24] => Add1.IN41
alu_inputs.in1[25] => logic_result.IN1
alu_inputs.in1[25] => logic_result.IN1
alu_inputs.in1[25] => logic_result.IN1
alu_inputs.in1[25] => Add0.IN7
alu_inputs.in1[25] => Add1.IN40
alu_inputs.in1[26] => logic_result.IN1
alu_inputs.in1[26] => logic_result.IN1
alu_inputs.in1[26] => logic_result.IN1
alu_inputs.in1[26] => Add0.IN6
alu_inputs.in1[26] => Add1.IN39
alu_inputs.in1[27] => logic_result.IN1
alu_inputs.in1[27] => logic_result.IN1
alu_inputs.in1[27] => logic_result.IN1
alu_inputs.in1[27] => Add0.IN5
alu_inputs.in1[27] => Add1.IN38
alu_inputs.in1[28] => logic_result.IN1
alu_inputs.in1[28] => logic_result.IN1
alu_inputs.in1[28] => logic_result.IN1
alu_inputs.in1[28] => Add0.IN4
alu_inputs.in1[28] => Add1.IN37
alu_inputs.in1[29] => logic_result.IN1
alu_inputs.in1[29] => logic_result.IN1
alu_inputs.in1[29] => logic_result.IN1
alu_inputs.in1[29] => Add0.IN3
alu_inputs.in1[29] => Add1.IN36
alu_inputs.in1[30] => logic_result.IN1
alu_inputs.in1[30] => logic_result.IN1
alu_inputs.in1[30] => logic_result.IN1
alu_inputs.in1[30] => Add0.IN2
alu_inputs.in1[30] => Add1.IN35
alu_inputs.in1[31] => add_sub_1[32].IN1
alu_inputs.in1[31] => logic_result.IN1
alu_inputs.in1[31] => logic_result.IN1
alu_inputs.in1[31] => logic_result.IN1
alu_inputs.in1[31] => Add0.IN1
alu_inputs.in1[31] => Add1.IN34


|lab6|riscv:processor|alu_unit:alu_unit_block|barrel_shifter:shifter
shifter_input[0] => ShiftRight0.IN31
shifter_input[1] => ShiftRight0.IN30
shifter_input[2] => ShiftRight0.IN29
shifter_input[3] => ShiftRight0.IN28
shifter_input[4] => ShiftRight0.IN27
shifter_input[5] => ShiftRight0.IN26
shifter_input[6] => ShiftRight0.IN25
shifter_input[7] => ShiftRight0.IN24
shifter_input[8] => ShiftRight0.IN23
shifter_input[9] => ShiftRight0.IN22
shifter_input[10] => ShiftRight0.IN21
shifter_input[11] => ShiftRight0.IN20
shifter_input[12] => ShiftRight0.IN19
shifter_input[13] => ShiftRight0.IN18
shifter_input[14] => ShiftRight0.IN17
shifter_input[15] => ShiftRight0.IN16
shifter_input[16] => ShiftRight0.IN15
shifter_input[17] => ShiftRight0.IN14
shifter_input[18] => ShiftRight0.IN13
shifter_input[19] => ShiftRight0.IN12
shifter_input[20] => ShiftRight0.IN11
shifter_input[21] => ShiftRight0.IN10
shifter_input[22] => ShiftRight0.IN9
shifter_input[23] => ShiftRight0.IN8
shifter_input[24] => ShiftRight0.IN7
shifter_input[25] => ShiftRight0.IN6
shifter_input[26] => ShiftRight0.IN5
shifter_input[27] => ShiftRight0.IN4
shifter_input[28] => ShiftRight0.IN3
shifter_input[29] => ShiftRight0.IN2
shifter_input[30] => ShiftRight0.IN1
shifter_input[31] => ShiftRight0.IN0
shift_amount[0] => ShiftRight0.IN36
shift_amount[1] => ShiftRight0.IN35
shift_amount[2] => ShiftRight0.IN34
shift_amount[3] => ShiftRight0.IN33
shift_amount[4] => ShiftRight0.IN32
arith => ShiftRight0.IN37
arith => ShiftRight0.IN38
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
left_shift => shifted_result.OUTPUTSELECT
shifted_result[0] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[1] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[2] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[3] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[4] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[5] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[6] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[7] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[8] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[9] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[10] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[11] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[12] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[13] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[14] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[15] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[16] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[17] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[18] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[19] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[20] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[21] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[22] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[23] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[24] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[25] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[26] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[27] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[28] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[29] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[30] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE
shifted_result[31] <= shifted_result.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|load_store_unit:load_store_unit_block
clk => clk.IN1
rst => rst.IN1
ls_inputs.load_store_forward => input_fifo.data_in[0].DATAIN
ls_inputs.store => input_fifo.data_in[1].DATAIN
ls_inputs.load => input_fifo.data_in[2].DATAIN
ls_inputs.is_amo => input_fifo.data_in[3].DATAIN
ls_inputs.amo[0] => input_fifo.data_in[4].DATAIN
ls_inputs.amo[1] => input_fifo.data_in[5].DATAIN
ls_inputs.amo[2] => input_fifo.data_in[6].DATAIN
ls_inputs.amo[3] => input_fifo.data_in[7].DATAIN
ls_inputs.amo[4] => input_fifo.data_in[8].DATAIN
ls_inputs.fn3[0] => input_fifo.data_in[9].DATAIN
ls_inputs.fn3[1] => input_fifo.data_in[10].DATAIN
ls_inputs.fn3[2] => input_fifo.data_in[11].DATAIN
ls_inputs.pc[0] => input_fifo.data_in[12].DATAIN
ls_inputs.pc[1] => input_fifo.data_in[13].DATAIN
ls_inputs.pc[2] => input_fifo.data_in[14].DATAIN
ls_inputs.pc[3] => input_fifo.data_in[15].DATAIN
ls_inputs.pc[4] => input_fifo.data_in[16].DATAIN
ls_inputs.pc[5] => input_fifo.data_in[17].DATAIN
ls_inputs.pc[6] => input_fifo.data_in[18].DATAIN
ls_inputs.pc[7] => input_fifo.data_in[19].DATAIN
ls_inputs.pc[8] => input_fifo.data_in[20].DATAIN
ls_inputs.pc[9] => input_fifo.data_in[21].DATAIN
ls_inputs.pc[10] => input_fifo.data_in[22].DATAIN
ls_inputs.pc[11] => input_fifo.data_in[23].DATAIN
ls_inputs.pc[12] => input_fifo.data_in[24].DATAIN
ls_inputs.pc[13] => input_fifo.data_in[25].DATAIN
ls_inputs.pc[14] => input_fifo.data_in[26].DATAIN
ls_inputs.pc[15] => input_fifo.data_in[27].DATAIN
ls_inputs.pc[16] => input_fifo.data_in[28].DATAIN
ls_inputs.pc[17] => input_fifo.data_in[29].DATAIN
ls_inputs.pc[18] => input_fifo.data_in[30].DATAIN
ls_inputs.pc[19] => input_fifo.data_in[31].DATAIN
ls_inputs.pc[20] => input_fifo.data_in[32].DATAIN
ls_inputs.pc[21] => input_fifo.data_in[33].DATAIN
ls_inputs.pc[22] => input_fifo.data_in[34].DATAIN
ls_inputs.pc[23] => input_fifo.data_in[35].DATAIN
ls_inputs.pc[24] => input_fifo.data_in[36].DATAIN
ls_inputs.pc[25] => input_fifo.data_in[37].DATAIN
ls_inputs.pc[26] => input_fifo.data_in[38].DATAIN
ls_inputs.pc[27] => input_fifo.data_in[39].DATAIN
ls_inputs.pc[28] => input_fifo.data_in[40].DATAIN
ls_inputs.pc[29] => input_fifo.data_in[41].DATAIN
ls_inputs.pc[30] => input_fifo.data_in[42].DATAIN
ls_inputs.pc[31] => input_fifo.data_in[43].DATAIN
ls_inputs.rs2[0] => input_fifo.data_in[44].DATAIN
ls_inputs.rs2[1] => input_fifo.data_in[45].DATAIN
ls_inputs.rs2[2] => input_fifo.data_in[46].DATAIN
ls_inputs.rs2[3] => input_fifo.data_in[47].DATAIN
ls_inputs.rs2[4] => input_fifo.data_in[48].DATAIN
ls_inputs.rs2[5] => input_fifo.data_in[49].DATAIN
ls_inputs.rs2[6] => input_fifo.data_in[50].DATAIN
ls_inputs.rs2[7] => input_fifo.data_in[51].DATAIN
ls_inputs.rs2[8] => input_fifo.data_in[52].DATAIN
ls_inputs.rs2[9] => input_fifo.data_in[53].DATAIN
ls_inputs.rs2[10] => input_fifo.data_in[54].DATAIN
ls_inputs.rs2[11] => input_fifo.data_in[55].DATAIN
ls_inputs.rs2[12] => input_fifo.data_in[56].DATAIN
ls_inputs.rs2[13] => input_fifo.data_in[57].DATAIN
ls_inputs.rs2[14] => input_fifo.data_in[58].DATAIN
ls_inputs.rs2[15] => input_fifo.data_in[59].DATAIN
ls_inputs.rs2[16] => input_fifo.data_in[60].DATAIN
ls_inputs.rs2[17] => input_fifo.data_in[61].DATAIN
ls_inputs.rs2[18] => input_fifo.data_in[62].DATAIN
ls_inputs.rs2[19] => input_fifo.data_in[63].DATAIN
ls_inputs.rs2[20] => input_fifo.data_in[64].DATAIN
ls_inputs.rs2[21] => input_fifo.data_in[65].DATAIN
ls_inputs.rs2[22] => input_fifo.data_in[66].DATAIN
ls_inputs.rs2[23] => input_fifo.data_in[67].DATAIN
ls_inputs.rs2[24] => input_fifo.data_in[68].DATAIN
ls_inputs.rs2[25] => input_fifo.data_in[69].DATAIN
ls_inputs.rs2[26] => input_fifo.data_in[70].DATAIN
ls_inputs.rs2[27] => input_fifo.data_in[71].DATAIN
ls_inputs.rs2[28] => input_fifo.data_in[72].DATAIN
ls_inputs.rs2[29] => input_fifo.data_in[73].DATAIN
ls_inputs.rs2[30] => input_fifo.data_in[74].DATAIN
ls_inputs.rs2[31] => input_fifo.data_in[75].DATAIN
ls_inputs.virtual_address[0] => input_fifo.data_in[76].DATAIN
ls_inputs.virtual_address[1] => input_fifo.data_in[77].DATAIN
ls_inputs.virtual_address[2] => input_fifo.data_in[78].DATAIN
ls_inputs.virtual_address[3] => input_fifo.data_in[79].DATAIN
ls_inputs.virtual_address[4] => input_fifo.data_in[80].DATAIN
ls_inputs.virtual_address[5] => input_fifo.data_in[81].DATAIN
ls_inputs.virtual_address[6] => input_fifo.data_in[82].DATAIN
ls_inputs.virtual_address[7] => input_fifo.data_in[83].DATAIN
ls_inputs.virtual_address[8] => input_fifo.data_in[84].DATAIN
ls_inputs.virtual_address[9] => input_fifo.data_in[85].DATAIN
ls_inputs.virtual_address[10] => input_fifo.data_in[86].DATAIN
ls_inputs.virtual_address[11] => input_fifo.data_in[87].DATAIN
ls_inputs.virtual_address[12] => input_fifo.data_in[88].DATAIN
ls_inputs.virtual_address[13] => input_fifo.data_in[89].DATAIN
ls_inputs.virtual_address[14] => input_fifo.data_in[90].DATAIN
ls_inputs.virtual_address[15] => input_fifo.data_in[91].DATAIN
ls_inputs.virtual_address[16] => input_fifo.data_in[92].DATAIN
ls_inputs.virtual_address[17] => input_fifo.data_in[93].DATAIN
ls_inputs.virtual_address[18] => input_fifo.data_in[94].DATAIN
ls_inputs.virtual_address[19] => input_fifo.data_in[95].DATAIN
ls_inputs.virtual_address[20] => input_fifo.data_in[96].DATAIN
ls_inputs.virtual_address[21] => input_fifo.data_in[97].DATAIN
ls_inputs.virtual_address[22] => input_fifo.data_in[98].DATAIN
ls_inputs.virtual_address[23] => input_fifo.data_in[99].DATAIN
ls_inputs.virtual_address[24] => input_fifo.data_in[100].DATAIN
ls_inputs.virtual_address[25] => input_fifo.data_in[101].DATAIN
ls_inputs.virtual_address[26] => input_fifo.data_in[102].DATAIN
ls_inputs.virtual_address[27] => input_fifo.data_in[103].DATAIN
ls_inputs.virtual_address[28] => input_fifo.data_in[104].DATAIN
ls_inputs.virtual_address[29] => input_fifo.data_in[105].DATAIN
ls_inputs.virtual_address[30] => input_fifo.data_in[106].DATAIN
ls_inputs.virtual_address[31] => input_fifo.data_in[107].DATAIN
ls_ex.new_request => ~NO_FANOUT~
ls_ex.new_request_dec => input_fifo.push.DATAIN
ls_ex.ready <= input_fifo.full~direct.DB_MAX_OUTPUT_PORT_TYPE
dcache_on => ~NO_FANOUT~
clear_reservation => ~NO_FANOUT~
tlb.physical_address[0] => d_inputs.addr[0].IN1
tlb.physical_address[1] => d_inputs.addr[1].IN1
tlb.physical_address[2] => d_inputs.addr[2].IN1
tlb.physical_address[3] => d_inputs.addr[3].IN1
tlb.physical_address[4] => d_inputs.addr[4].IN1
tlb.physical_address[5] => d_inputs.addr[5].IN1
tlb.physical_address[6] => d_inputs.addr[6].IN1
tlb.physical_address[7] => d_inputs.addr[7].IN1
tlb.physical_address[8] => d_inputs.addr[8].IN1
tlb.physical_address[9] => d_inputs.addr[9].IN1
tlb.physical_address[10] => d_inputs.addr[10].IN1
tlb.physical_address[11] => d_inputs.addr[11].IN1
tlb.physical_address[12] => d_inputs.addr[12].IN1
tlb.physical_address[13] => d_inputs.addr[13].IN1
tlb.physical_address[14] => d_inputs.addr[14].IN1
tlb.physical_address[15] => d_inputs.addr[15].IN1
tlb.physical_address[16] => d_inputs.addr[16].IN1
tlb.physical_address[17] => d_inputs.addr[17].IN1
tlb.physical_address[18] => d_inputs.addr[18].IN1
tlb.physical_address[19] => d_inputs.addr[19].IN1
tlb.physical_address[20] => d_inputs.addr[20].IN1
tlb.physical_address[21] => d_inputs.addr[21].IN1
tlb.physical_address[22] => d_inputs.addr[22].IN1
tlb.physical_address[23] => d_inputs.addr[23].IN1
tlb.physical_address[24] => d_inputs.addr[24].IN1
tlb.physical_address[25] => d_inputs.addr[25].IN1
tlb.physical_address[26] => d_inputs.addr[26].IN1
tlb.physical_address[27] => d_inputs.addr[27].IN1
tlb.physical_address[28] => d_inputs.addr[28].IN1
tlb.physical_address[29] => d_inputs.addr[29].IN1
tlb.physical_address[30] => d_inputs.addr[30].IN1
tlb.physical_address[31] => d_inputs.addr[31].IN1
tlb.complete => ~NO_FANOUT~
tlb.execute <= <GND>
tlb.rnw <= rnw.DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[0] <= load_attributes_in.byte_addr[0].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[1] <= load_attributes_in.byte_addr[1].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[2] <= stage1.virtual_address[2].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[3] <= stage1.virtual_address[3].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[4] <= stage1.virtual_address[4].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[5] <= stage1.virtual_address[5].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[6] <= stage1.virtual_address[6].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[7] <= stage1.virtual_address[7].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[8] <= stage1.virtual_address[8].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[9] <= stage1.virtual_address[9].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[10] <= stage1.virtual_address[10].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[11] <= stage1.virtual_address[11].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[12] <= stage1.virtual_address[12].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[13] <= stage1.virtual_address[13].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[14] <= stage1.virtual_address[14].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[15] <= stage1.virtual_address[15].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[16] <= stage1.virtual_address[16].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[17] <= stage1.virtual_address[17].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[18] <= stage1.virtual_address[18].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[19] <= stage1.virtual_address[19].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[20] <= stage1.virtual_address[20].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[21] <= stage1.virtual_address[21].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[22] <= stage1.virtual_address[22].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[23] <= stage1.virtual_address[23].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[24] <= stage1.virtual_address[24].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[25] <= stage1.virtual_address[25].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[26] <= stage1.virtual_address[26].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[27] <= stage1.virtual_address[27].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[28] <= stage1.virtual_address[28].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[29] <= stage1.virtual_address[29].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[30] <= stage1.virtual_address[30].DB_MAX_OUTPUT_PORT_TYPE
tlb.virtual_address[31] <= stage1.virtual_address[31].DB_MAX_OUTPUT_PORT_TYPE
tlb.new_request <= tlb.new_request.DB_MAX_OUTPUT_PORT_TYPE
l1_request.ack => ~NO_FANOUT~
l1_request.request <= <GND>
l1_request.amo[0] <= <GND>
l1_request.amo[1] <= <GND>
l1_request.amo[2] <= <GND>
l1_request.amo[3] <= <GND>
l1_request.amo[4] <= <GND>
l1_request.is_amo <= <GND>
l1_request.size[0] <= <GND>
l1_request.size[1] <= <GND>
l1_request.size[2] <= <GND>
l1_request.be[3] <= <GND>
l1_request.be[2] <= <GND>
l1_request.be[1] <= <GND>
l1_request.be[0] <= <GND>
l1_request.rnw <= <GND>
l1_request.data[0] <= <GND>
l1_request.data[1] <= <GND>
l1_request.data[2] <= <GND>
l1_request.data[3] <= <GND>
l1_request.data[4] <= <GND>
l1_request.data[5] <= <GND>
l1_request.data[6] <= <GND>
l1_request.data[7] <= <GND>
l1_request.data[8] <= <GND>
l1_request.data[9] <= <GND>
l1_request.data[10] <= <GND>
l1_request.data[11] <= <GND>
l1_request.data[12] <= <GND>
l1_request.data[13] <= <GND>
l1_request.data[14] <= <GND>
l1_request.data[15] <= <GND>
l1_request.data[16] <= <GND>
l1_request.data[17] <= <GND>
l1_request.data[18] <= <GND>
l1_request.data[19] <= <GND>
l1_request.data[20] <= <GND>
l1_request.data[21] <= <GND>
l1_request.data[22] <= <GND>
l1_request.data[23] <= <GND>
l1_request.data[24] <= <GND>
l1_request.data[25] <= <GND>
l1_request.data[26] <= <GND>
l1_request.data[27] <= <GND>
l1_request.data[28] <= <GND>
l1_request.data[29] <= <GND>
l1_request.data[30] <= <GND>
l1_request.data[31] <= <GND>
l1_request.addr[0] <= <GND>
l1_request.addr[1] <= <GND>
l1_request.addr[2] <= <GND>
l1_request.addr[3] <= <GND>
l1_request.addr[4] <= <GND>
l1_request.addr[5] <= <GND>
l1_request.addr[6] <= <GND>
l1_request.addr[7] <= <GND>
l1_request.addr[8] <= <GND>
l1_request.addr[9] <= <GND>
l1_request.addr[10] <= <GND>
l1_request.addr[11] <= <GND>
l1_request.addr[12] <= <GND>
l1_request.addr[13] <= <GND>
l1_request.addr[14] <= <GND>
l1_request.addr[15] <= <GND>
l1_request.addr[16] <= <GND>
l1_request.addr[17] <= <GND>
l1_request.addr[18] <= <GND>
l1_request.addr[19] <= <GND>
l1_request.addr[20] <= <GND>
l1_request.addr[21] <= <GND>
l1_request.addr[22] <= <GND>
l1_request.addr[23] <= <GND>
l1_request.addr[24] <= <GND>
l1_request.addr[25] <= <GND>
l1_request.addr[26] <= <GND>
l1_request.addr[27] <= <GND>
l1_request.addr[28] <= <GND>
l1_request.addr[29] <= <GND>
l1_request.addr[30] <= <GND>
l1_request.addr[31] <= <GND>
l1_response.inv_ack <= <GND>
l1_response.data_valid => ~NO_FANOUT~
l1_response.data[0] => ~NO_FANOUT~
l1_response.data[1] => ~NO_FANOUT~
l1_response.data[2] => ~NO_FANOUT~
l1_response.data[3] => ~NO_FANOUT~
l1_response.data[4] => ~NO_FANOUT~
l1_response.data[5] => ~NO_FANOUT~
l1_response.data[6] => ~NO_FANOUT~
l1_response.data[7] => ~NO_FANOUT~
l1_response.data[8] => ~NO_FANOUT~
l1_response.data[9] => ~NO_FANOUT~
l1_response.data[10] => ~NO_FANOUT~
l1_response.data[11] => ~NO_FANOUT~
l1_response.data[12] => ~NO_FANOUT~
l1_response.data[13] => ~NO_FANOUT~
l1_response.data[14] => ~NO_FANOUT~
l1_response.data[15] => ~NO_FANOUT~
l1_response.data[16] => ~NO_FANOUT~
l1_response.data[17] => ~NO_FANOUT~
l1_response.data[18] => ~NO_FANOUT~
l1_response.data[19] => ~NO_FANOUT~
l1_response.data[20] => ~NO_FANOUT~
l1_response.data[21] => ~NO_FANOUT~
l1_response.data[22] => ~NO_FANOUT~
l1_response.data[23] => ~NO_FANOUT~
l1_response.data[24] => ~NO_FANOUT~
l1_response.data[25] => ~NO_FANOUT~
l1_response.data[26] => ~NO_FANOUT~
l1_response.data[27] => ~NO_FANOUT~
l1_response.data[28] => ~NO_FANOUT~
l1_response.data[29] => ~NO_FANOUT~
l1_response.data[30] => ~NO_FANOUT~
l1_response.data[31] => ~NO_FANOUT~
l1_response.inv_valid => ~NO_FANOUT~
l1_response.inv_addr[2] => ~NO_FANOUT~
l1_response.inv_addr[3] => ~NO_FANOUT~
l1_response.inv_addr[4] => ~NO_FANOUT~
l1_response.inv_addr[5] => ~NO_FANOUT~
l1_response.inv_addr[6] => ~NO_FANOUT~
l1_response.inv_addr[7] => ~NO_FANOUT~
l1_response.inv_addr[8] => ~NO_FANOUT~
l1_response.inv_addr[9] => ~NO_FANOUT~
l1_response.inv_addr[10] => ~NO_FANOUT~
l1_response.inv_addr[11] => ~NO_FANOUT~
l1_response.inv_addr[12] => ~NO_FANOUT~
l1_response.inv_addr[13] => ~NO_FANOUT~
l1_response.inv_addr[14] => ~NO_FANOUT~
l1_response.inv_addr[15] => ~NO_FANOUT~
l1_response.inv_addr[16] => ~NO_FANOUT~
l1_response.inv_addr[17] => ~NO_FANOUT~
l1_response.inv_addr[18] => ~NO_FANOUT~
l1_response.inv_addr[19] => ~NO_FANOUT~
l1_response.inv_addr[20] => ~NO_FANOUT~
l1_response.inv_addr[21] => ~NO_FANOUT~
l1_response.inv_addr[22] => ~NO_FANOUT~
l1_response.inv_addr[23] => ~NO_FANOUT~
l1_response.inv_addr[24] => ~NO_FANOUT~
l1_response.inv_addr[25] => ~NO_FANOUT~
l1_response.inv_addr[26] => ~NO_FANOUT~
l1_response.inv_addr[27] => ~NO_FANOUT~
l1_response.inv_addr[28] => ~NO_FANOUT~
l1_response.inv_addr[29] => ~NO_FANOUT~
l1_response.inv_addr[30] => ~NO_FANOUT~
l1_response.inv_addr[31] => ~NO_FANOUT~
sc_complete => ~NO_FANOUT~
sc_success => ~NO_FANOUT~
m_axi.bready <= <GND>
m_axi.wlast <= <GND>
m_axi.wstrb[0] <= <GND>
m_axi.wstrb[1] <= <GND>
m_axi.wstrb[2] <= <GND>
m_axi.wstrb[3] <= <GND>
m_axi.wdata[0] <= <GND>
m_axi.wdata[1] <= <GND>
m_axi.wdata[2] <= <GND>
m_axi.wdata[3] <= <GND>
m_axi.wdata[4] <= <GND>
m_axi.wdata[5] <= <GND>
m_axi.wdata[6] <= <GND>
m_axi.wdata[7] <= <GND>
m_axi.wdata[8] <= <GND>
m_axi.wdata[9] <= <GND>
m_axi.wdata[10] <= <GND>
m_axi.wdata[11] <= <GND>
m_axi.wdata[12] <= <GND>
m_axi.wdata[13] <= <GND>
m_axi.wdata[14] <= <GND>
m_axi.wdata[15] <= <GND>
m_axi.wdata[16] <= <GND>
m_axi.wdata[17] <= <GND>
m_axi.wdata[18] <= <GND>
m_axi.wdata[19] <= <GND>
m_axi.wdata[20] <= <GND>
m_axi.wdata[21] <= <GND>
m_axi.wdata[22] <= <GND>
m_axi.wdata[23] <= <GND>
m_axi.wdata[24] <= <GND>
m_axi.wdata[25] <= <GND>
m_axi.wdata[26] <= <GND>
m_axi.wdata[27] <= <GND>
m_axi.wdata[28] <= <GND>
m_axi.wdata[29] <= <GND>
m_axi.wdata[30] <= <GND>
m_axi.wdata[31] <= <GND>
m_axi.wvalid <= <GND>
m_axi.awid[0] <= <GND>
m_axi.awid[1] <= <GND>
m_axi.awid[2] <= <GND>
m_axi.awid[3] <= <GND>
m_axi.awid[4] <= <GND>
m_axi.awid[5] <= <GND>
m_axi.awcache[0] <= <GND>
m_axi.awcache[1] <= <GND>
m_axi.awcache[2] <= <GND>
m_axi.awcache[3] <= <GND>
m_axi.awburst[0] <= <GND>
m_axi.awburst[1] <= <GND>
m_axi.awsize[0] <= <GND>
m_axi.awsize[1] <= <GND>
m_axi.awsize[2] <= <GND>
m_axi.awlen[0] <= <GND>
m_axi.awlen[1] <= <GND>
m_axi.awlen[2] <= <GND>
m_axi.awlen[3] <= <GND>
m_axi.awlen[4] <= <GND>
m_axi.awlen[5] <= <GND>
m_axi.awlen[6] <= <GND>
m_axi.awlen[7] <= <GND>
m_axi.awaddr[0] <= <GND>
m_axi.awaddr[1] <= <GND>
m_axi.awaddr[2] <= <GND>
m_axi.awaddr[3] <= <GND>
m_axi.awaddr[4] <= <GND>
m_axi.awaddr[5] <= <GND>
m_axi.awaddr[6] <= <GND>
m_axi.awaddr[7] <= <GND>
m_axi.awaddr[8] <= <GND>
m_axi.awaddr[9] <= <GND>
m_axi.awaddr[10] <= <GND>
m_axi.awaddr[11] <= <GND>
m_axi.awaddr[12] <= <GND>
m_axi.awaddr[13] <= <GND>
m_axi.awaddr[14] <= <GND>
m_axi.awaddr[15] <= <GND>
m_axi.awaddr[16] <= <GND>
m_axi.awaddr[17] <= <GND>
m_axi.awaddr[18] <= <GND>
m_axi.awaddr[19] <= <GND>
m_axi.awaddr[20] <= <GND>
m_axi.awaddr[21] <= <GND>
m_axi.awaddr[22] <= <GND>
m_axi.awaddr[23] <= <GND>
m_axi.awaddr[24] <= <GND>
m_axi.awaddr[25] <= <GND>
m_axi.awaddr[26] <= <GND>
m_axi.awaddr[27] <= <GND>
m_axi.awaddr[28] <= <GND>
m_axi.awaddr[29] <= <GND>
m_axi.awaddr[30] <= <GND>
m_axi.awaddr[31] <= <GND>
m_axi.awvalid <= <GND>
m_axi.rready <= <GND>
m_axi.arid[0] <= <GND>
m_axi.arid[1] <= <GND>
m_axi.arid[2] <= <GND>
m_axi.arid[3] <= <GND>
m_axi.arid[4] <= <GND>
m_axi.arid[5] <= <GND>
m_axi.arcache[0] <= <GND>
m_axi.arcache[1] <= <GND>
m_axi.arcache[2] <= <GND>
m_axi.arcache[3] <= <GND>
m_axi.arburst[0] <= <GND>
m_axi.arburst[1] <= <GND>
m_axi.arsize[0] <= <GND>
m_axi.arsize[1] <= <GND>
m_axi.arsize[2] <= <GND>
m_axi.arlen[0] <= <GND>
m_axi.arlen[1] <= <GND>
m_axi.arlen[2] <= <GND>
m_axi.arlen[3] <= <GND>
m_axi.arlen[4] <= <GND>
m_axi.arlen[5] <= <GND>
m_axi.arlen[6] <= <GND>
m_axi.arlen[7] <= <GND>
m_axi.araddr[0] <= <GND>
m_axi.araddr[1] <= <GND>
m_axi.araddr[2] <= <GND>
m_axi.araddr[3] <= <GND>
m_axi.araddr[4] <= <GND>
m_axi.araddr[5] <= <GND>
m_axi.araddr[6] <= <GND>
m_axi.araddr[7] <= <GND>
m_axi.araddr[8] <= <GND>
m_axi.araddr[9] <= <GND>
m_axi.araddr[10] <= <GND>
m_axi.araddr[11] <= <GND>
m_axi.araddr[12] <= <GND>
m_axi.araddr[13] <= <GND>
m_axi.araddr[14] <= <GND>
m_axi.araddr[15] <= <GND>
m_axi.araddr[16] <= <GND>
m_axi.araddr[17] <= <GND>
m_axi.araddr[18] <= <GND>
m_axi.araddr[19] <= <GND>
m_axi.araddr[20] <= <GND>
m_axi.araddr[21] <= <GND>
m_axi.araddr[22] <= <GND>
m_axi.araddr[23] <= <GND>
m_axi.araddr[24] <= <GND>
m_axi.araddr[25] <= <GND>
m_axi.araddr[26] <= <GND>
m_axi.araddr[27] <= <GND>
m_axi.araddr[28] <= <GND>
m_axi.araddr[29] <= <GND>
m_axi.araddr[30] <= <GND>
m_axi.araddr[31] <= <GND>
m_axi.arvalid <= <GND>
m_axi.bid[0] => ~NO_FANOUT~
m_axi.bid[1] => ~NO_FANOUT~
m_axi.bid[2] => ~NO_FANOUT~
m_axi.bid[3] => ~NO_FANOUT~
m_axi.bid[4] => ~NO_FANOUT~
m_axi.bid[5] => ~NO_FANOUT~
m_axi.bresp[0] => ~NO_FANOUT~
m_axi.bresp[1] => ~NO_FANOUT~
m_axi.bvalid => ~NO_FANOUT~
m_axi.wready => ~NO_FANOUT~
m_axi.awready => ~NO_FANOUT~
m_axi.rid[0] => ~NO_FANOUT~
m_axi.rid[1] => ~NO_FANOUT~
m_axi.rid[2] => ~NO_FANOUT~
m_axi.rid[3] => ~NO_FANOUT~
m_axi.rid[4] => ~NO_FANOUT~
m_axi.rid[5] => ~NO_FANOUT~
m_axi.rlast => ~NO_FANOUT~
m_axi.rresp[0] => ~NO_FANOUT~
m_axi.rresp[1] => ~NO_FANOUT~
m_axi.rdata[0] => ~NO_FANOUT~
m_axi.rdata[1] => ~NO_FANOUT~
m_axi.rdata[2] => ~NO_FANOUT~
m_axi.rdata[3] => ~NO_FANOUT~
m_axi.rdata[4] => ~NO_FANOUT~
m_axi.rdata[5] => ~NO_FANOUT~
m_axi.rdata[6] => ~NO_FANOUT~
m_axi.rdata[7] => ~NO_FANOUT~
m_axi.rdata[8] => ~NO_FANOUT~
m_axi.rdata[9] => ~NO_FANOUT~
m_axi.rdata[10] => ~NO_FANOUT~
m_axi.rdata[11] => ~NO_FANOUT~
m_axi.rdata[12] => ~NO_FANOUT~
m_axi.rdata[13] => ~NO_FANOUT~
m_axi.rdata[14] => ~NO_FANOUT~
m_axi.rdata[15] => ~NO_FANOUT~
m_axi.rdata[16] => ~NO_FANOUT~
m_axi.rdata[17] => ~NO_FANOUT~
m_axi.rdata[18] => ~NO_FANOUT~
m_axi.rdata[19] => ~NO_FANOUT~
m_axi.rdata[20] => ~NO_FANOUT~
m_axi.rdata[21] => ~NO_FANOUT~
m_axi.rdata[22] => ~NO_FANOUT~
m_axi.rdata[23] => ~NO_FANOUT~
m_axi.rdata[24] => ~NO_FANOUT~
m_axi.rdata[25] => ~NO_FANOUT~
m_axi.rdata[26] => ~NO_FANOUT~
m_axi.rdata[27] => ~NO_FANOUT~
m_axi.rdata[28] => ~NO_FANOUT~
m_axi.rdata[29] => ~NO_FANOUT~
m_axi.rdata[30] => ~NO_FANOUT~
m_axi.rdata[31] => ~NO_FANOUT~
m_axi.rvalid => ~NO_FANOUT~
m_axi.arready => ~NO_FANOUT~
m_avalon.writedata[0] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[1] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[2] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[3] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[4] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[5] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[6] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[7] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[8] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[9] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[10] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[11] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[12] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[13] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[14] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[15] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[16] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[17] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[18] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[19] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[20] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[21] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[22] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[23] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[24] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[25] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[26] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[27] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[28] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[29] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[30] <= avalon_master:avalon_bus.writedata
m_avalon.writedata[31] <= avalon_master:avalon_bus.writedata
m_avalon.byteenable[0] <= avalon_master:avalon_bus.byteenable
m_avalon.byteenable[1] <= avalon_master:avalon_bus.byteenable
m_avalon.byteenable[2] <= avalon_master:avalon_bus.byteenable
m_avalon.byteenable[3] <= avalon_master:avalon_bus.byteenable
m_avalon.write <= avalon_master:avalon_bus.avwrite
m_avalon.read <= avalon_master:avalon_bus.avread
m_avalon.addr[0] <= avalon_master:avalon_bus.addr
m_avalon.addr[1] <= avalon_master:avalon_bus.addr
m_avalon.addr[2] <= avalon_master:avalon_bus.addr
m_avalon.addr[3] <= avalon_master:avalon_bus.addr
m_avalon.addr[4] <= avalon_master:avalon_bus.addr
m_avalon.addr[5] <= avalon_master:avalon_bus.addr
m_avalon.addr[6] <= avalon_master:avalon_bus.addr
m_avalon.addr[7] <= avalon_master:avalon_bus.addr
m_avalon.addr[8] <= avalon_master:avalon_bus.addr
m_avalon.addr[9] <= avalon_master:avalon_bus.addr
m_avalon.addr[10] <= avalon_master:avalon_bus.addr
m_avalon.addr[11] <= avalon_master:avalon_bus.addr
m_avalon.addr[12] <= avalon_master:avalon_bus.addr
m_avalon.addr[13] <= avalon_master:avalon_bus.addr
m_avalon.addr[14] <= avalon_master:avalon_bus.addr
m_avalon.addr[15] <= avalon_master:avalon_bus.addr
m_avalon.addr[16] <= avalon_master:avalon_bus.addr
m_avalon.addr[17] <= avalon_master:avalon_bus.addr
m_avalon.addr[18] <= avalon_master:avalon_bus.addr
m_avalon.addr[19] <= avalon_master:avalon_bus.addr
m_avalon.addr[20] <= avalon_master:avalon_bus.addr
m_avalon.addr[21] <= avalon_master:avalon_bus.addr
m_avalon.addr[22] <= avalon_master:avalon_bus.addr
m_avalon.addr[23] <= avalon_master:avalon_bus.addr
m_avalon.addr[24] <= avalon_master:avalon_bus.addr
m_avalon.addr[25] <= avalon_master:avalon_bus.addr
m_avalon.addr[26] <= avalon_master:avalon_bus.addr
m_avalon.addr[27] <= avalon_master:avalon_bus.addr
m_avalon.addr[28] <= avalon_master:avalon_bus.addr
m_avalon.addr[29] <= avalon_master:avalon_bus.addr
m_avalon.addr[30] <= avalon_master:avalon_bus.addr
m_avalon.addr[31] <= avalon_master:avalon_bus.addr
m_avalon.writeresponsevalid => m_avalon.writeresponsevalid.IN1
m_avalon.readdatavalid => m_avalon.readdatavalid.IN1
m_avalon.waitrequest => m_avalon.waitrequest.IN1
m_avalon.readdata[0] => m_avalon.readdata[0].IN1
m_avalon.readdata[1] => m_avalon.readdata[1].IN1
m_avalon.readdata[2] => m_avalon.readdata[2].IN1
m_avalon.readdata[3] => m_avalon.readdata[3].IN1
m_avalon.readdata[4] => m_avalon.readdata[4].IN1
m_avalon.readdata[5] => m_avalon.readdata[5].IN1
m_avalon.readdata[6] => m_avalon.readdata[6].IN1
m_avalon.readdata[7] => m_avalon.readdata[7].IN1
m_avalon.readdata[8] => m_avalon.readdata[8].IN1
m_avalon.readdata[9] => m_avalon.readdata[9].IN1
m_avalon.readdata[10] => m_avalon.readdata[10].IN1
m_avalon.readdata[11] => m_avalon.readdata[11].IN1
m_avalon.readdata[12] => m_avalon.readdata[12].IN1
m_avalon.readdata[13] => m_avalon.readdata[13].IN1
m_avalon.readdata[14] => m_avalon.readdata[14].IN1
m_avalon.readdata[15] => m_avalon.readdata[15].IN1
m_avalon.readdata[16] => m_avalon.readdata[16].IN1
m_avalon.readdata[17] => m_avalon.readdata[17].IN1
m_avalon.readdata[18] => m_avalon.readdata[18].IN1
m_avalon.readdata[19] => m_avalon.readdata[19].IN1
m_avalon.readdata[20] => m_avalon.readdata[20].IN1
m_avalon.readdata[21] => m_avalon.readdata[21].IN1
m_avalon.readdata[22] => m_avalon.readdata[22].IN1
m_avalon.readdata[23] => m_avalon.readdata[23].IN1
m_avalon.readdata[24] => m_avalon.readdata[24].IN1
m_avalon.readdata[25] => m_avalon.readdata[25].IN1
m_avalon.readdata[26] => m_avalon.readdata[26].IN1
m_avalon.readdata[27] => m_avalon.readdata[27].IN1
m_avalon.readdata[28] => m_avalon.readdata[28].IN1
m_avalon.readdata[29] => m_avalon.readdata[29].IN1
m_avalon.readdata[30] => m_avalon.readdata[30].IN1
m_avalon.readdata[31] => m_avalon.readdata[31].IN1
data_bram.data_out[0] => dbram:d_bram.data_bram.data_out[0]
data_bram.data_out[1] => dbram:d_bram.data_bram.data_out[1]
data_bram.data_out[2] => dbram:d_bram.data_bram.data_out[2]
data_bram.data_out[3] => dbram:d_bram.data_bram.data_out[3]
data_bram.data_out[4] => dbram:d_bram.data_bram.data_out[4]
data_bram.data_out[5] => dbram:d_bram.data_bram.data_out[5]
data_bram.data_out[6] => dbram:d_bram.data_bram.data_out[6]
data_bram.data_out[7] => dbram:d_bram.data_bram.data_out[7]
data_bram.data_out[8] => dbram:d_bram.data_bram.data_out[8]
data_bram.data_out[9] => dbram:d_bram.data_bram.data_out[9]
data_bram.data_out[10] => dbram:d_bram.data_bram.data_out[10]
data_bram.data_out[11] => dbram:d_bram.data_bram.data_out[11]
data_bram.data_out[12] => dbram:d_bram.data_bram.data_out[12]
data_bram.data_out[13] => dbram:d_bram.data_bram.data_out[13]
data_bram.data_out[14] => dbram:d_bram.data_bram.data_out[14]
data_bram.data_out[15] => dbram:d_bram.data_bram.data_out[15]
data_bram.data_out[16] => dbram:d_bram.data_bram.data_out[16]
data_bram.data_out[17] => dbram:d_bram.data_bram.data_out[17]
data_bram.data_out[18] => dbram:d_bram.data_bram.data_out[18]
data_bram.data_out[19] => dbram:d_bram.data_bram.data_out[19]
data_bram.data_out[20] => dbram:d_bram.data_bram.data_out[20]
data_bram.data_out[21] => dbram:d_bram.data_bram.data_out[21]
data_bram.data_out[22] => dbram:d_bram.data_bram.data_out[22]
data_bram.data_out[23] => dbram:d_bram.data_bram.data_out[23]
data_bram.data_out[24] => dbram:d_bram.data_bram.data_out[24]
data_bram.data_out[25] => dbram:d_bram.data_bram.data_out[25]
data_bram.data_out[26] => dbram:d_bram.data_bram.data_out[26]
data_bram.data_out[27] => dbram:d_bram.data_bram.data_out[27]
data_bram.data_out[28] => dbram:d_bram.data_bram.data_out[28]
data_bram.data_out[29] => dbram:d_bram.data_bram.data_out[29]
data_bram.data_out[30] => dbram:d_bram.data_bram.data_out[30]
data_bram.data_out[31] => dbram:d_bram.data_bram.data_out[31]
data_bram.data_in[0] <= dbram:d_bram.data_bram.data_in[0]
data_bram.data_in[1] <= dbram:d_bram.data_bram.data_in[1]
data_bram.data_in[2] <= dbram:d_bram.data_bram.data_in[2]
data_bram.data_in[3] <= dbram:d_bram.data_bram.data_in[3]
data_bram.data_in[4] <= dbram:d_bram.data_bram.data_in[4]
data_bram.data_in[5] <= dbram:d_bram.data_bram.data_in[5]
data_bram.data_in[6] <= dbram:d_bram.data_bram.data_in[6]
data_bram.data_in[7] <= dbram:d_bram.data_bram.data_in[7]
data_bram.data_in[8] <= dbram:d_bram.data_bram.data_in[8]
data_bram.data_in[9] <= dbram:d_bram.data_bram.data_in[9]
data_bram.data_in[10] <= dbram:d_bram.data_bram.data_in[10]
data_bram.data_in[11] <= dbram:d_bram.data_bram.data_in[11]
data_bram.data_in[12] <= dbram:d_bram.data_bram.data_in[12]
data_bram.data_in[13] <= dbram:d_bram.data_bram.data_in[13]
data_bram.data_in[14] <= dbram:d_bram.data_bram.data_in[14]
data_bram.data_in[15] <= dbram:d_bram.data_bram.data_in[15]
data_bram.data_in[16] <= dbram:d_bram.data_bram.data_in[16]
data_bram.data_in[17] <= dbram:d_bram.data_bram.data_in[17]
data_bram.data_in[18] <= dbram:d_bram.data_bram.data_in[18]
data_bram.data_in[19] <= dbram:d_bram.data_bram.data_in[19]
data_bram.data_in[20] <= dbram:d_bram.data_bram.data_in[20]
data_bram.data_in[21] <= dbram:d_bram.data_bram.data_in[21]
data_bram.data_in[22] <= dbram:d_bram.data_bram.data_in[22]
data_bram.data_in[23] <= dbram:d_bram.data_bram.data_in[23]
data_bram.data_in[24] <= dbram:d_bram.data_bram.data_in[24]
data_bram.data_in[25] <= dbram:d_bram.data_bram.data_in[25]
data_bram.data_in[26] <= dbram:d_bram.data_bram.data_in[26]
data_bram.data_in[27] <= dbram:d_bram.data_bram.data_in[27]
data_bram.data_in[28] <= dbram:d_bram.data_bram.data_in[28]
data_bram.data_in[29] <= dbram:d_bram.data_bram.data_in[29]
data_bram.data_in[30] <= dbram:d_bram.data_bram.data_in[30]
data_bram.data_in[31] <= dbram:d_bram.data_bram.data_in[31]
data_bram.be[0] <= dbram:d_bram.data_bram.be[0]
data_bram.be[1] <= dbram:d_bram.data_bram.be[1]
data_bram.be[2] <= dbram:d_bram.data_bram.be[2]
data_bram.be[3] <= dbram:d_bram.data_bram.be[3]
data_bram.en <= dbram:d_bram.data_bram.en
data_bram.addr[0] <= dbram:d_bram.data_bram.addr[0]
data_bram.addr[1] <= dbram:d_bram.data_bram.addr[1]
data_bram.addr[2] <= dbram:d_bram.data_bram.addr[2]
data_bram.addr[3] <= dbram:d_bram.data_bram.addr[3]
data_bram.addr[4] <= dbram:d_bram.data_bram.addr[4]
data_bram.addr[5] <= dbram:d_bram.data_bram.addr[5]
data_bram.addr[6] <= dbram:d_bram.data_bram.addr[6]
data_bram.addr[7] <= dbram:d_bram.data_bram.addr[7]
data_bram.addr[8] <= dbram:d_bram.data_bram.addr[8]
data_bram.addr[9] <= dbram:d_bram.data_bram.addr[9]
data_bram.addr[10] <= dbram:d_bram.data_bram.addr[10]
data_bram.addr[11] <= dbram:d_bram.data_bram.addr[11]
data_bram.addr[12] <= dbram:d_bram.data_bram.addr[12]
data_bram.addr[13] <= dbram:d_bram.data_bram.addr[13]
data_bram.addr[14] <= dbram:d_bram.data_bram.addr[14]
data_bram.addr[15] <= dbram:d_bram.data_bram.addr[15]
data_bram.addr[16] <= dbram:d_bram.data_bram.addr[16]
data_bram.addr[17] <= dbram:d_bram.data_bram.addr[17]
data_bram.addr[18] <= dbram:d_bram.data_bram.addr[18]
data_bram.addr[19] <= dbram:d_bram.data_bram.addr[19]
data_bram.addr[20] <= dbram:d_bram.data_bram.addr[20]
data_bram.addr[21] <= dbram:d_bram.data_bram.addr[21]
data_bram.addr[22] <= dbram:d_bram.data_bram.addr[22]
data_bram.addr[23] <= dbram:d_bram.data_bram.addr[23]
data_bram.addr[24] <= dbram:d_bram.data_bram.addr[24]
data_bram.addr[25] <= dbram:d_bram.data_bram.addr[25]
data_bram.addr[26] <= dbram:d_bram.data_bram.addr[26]
data_bram.addr[27] <= dbram:d_bram.data_bram.addr[27]
data_bram.addr[28] <= dbram:d_bram.data_bram.addr[28]
data_bram.addr[29] <= dbram:d_bram.data_bram.addr[29]
inorder <= inorder.DB_MAX_OUTPUT_PORT_TYPE
ls_wb.accepted => wb_fifo.pop.DATAIN
ls_wb.rd[0] <= ls_wb.rd[0].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[1] <= ls_wb.rd[1].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[2] <= ls_wb.rd[2].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[3] <= ls_wb.rd[3].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[4] <= ls_wb.rd[4].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[5] <= ls_wb.rd[5].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[6] <= ls_wb.rd[6].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[7] <= ls_wb.rd[7].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[8] <= ls_wb.rd[8].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[9] <= ls_wb.rd[9].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[10] <= ls_wb.rd[10].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[11] <= ls_wb.rd[11].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[12] <= ls_wb.rd[12].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[13] <= ls_wb.rd[13].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[14] <= ls_wb.rd[14].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[15] <= ls_wb.rd[15].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[16] <= ls_wb.rd[16].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[17] <= ls_wb.rd[17].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[18] <= ls_wb.rd[18].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[19] <= ls_wb.rd[19].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[20] <= ls_wb.rd[20].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[21] <= ls_wb.rd[21].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[22] <= ls_wb.rd[22].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[23] <= ls_wb.rd[23].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[24] <= ls_wb.rd[24].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[25] <= ls_wb.rd[25].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[26] <= ls_wb.rd[26].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[27] <= ls_wb.rd[27].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[28] <= ls_wb.rd[28].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[29] <= ls_wb.rd[29].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[30] <= ls_wb.rd[30].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.rd[31] <= ls_wb.rd[31].DB_MAX_OUTPUT_PORT_TYPE
ls_wb.early_done <= ls_wb.early_done.DB_MAX_OUTPUT_PORT_TYPE
ls_wb.done <= ls_wb.done.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|load_store_unit:load_store_unit_block|ls_sub_unit_interface:ls_sub[0]
ls_sub_unit_interface.ack <> <UNC>
ls_sub_unit_interface.new_request <> <UNC>
ls_sub_unit_interface.ready <> <UNC>
ls_sub_unit_interface.data_valid <> <UNC>


|lab6|riscv:processor|load_store_unit:load_store_unit_block|ls_sub_unit_interface:ls_sub[1]
ls_sub_unit_interface.ack <> <UNC>
ls_sub_unit_interface.new_request <> <UNC>
ls_sub_unit_interface.ready <> <UNC>
ls_sub_unit_interface.data_valid <> <UNC>


|lab6|riscv:processor|load_store_unit:load_store_unit_block|ls_sub_unit_interface:ls_sub[2]
ls_sub_unit_interface.ack <> <UNC>
ls_sub_unit_interface.new_request <> <UNC>
ls_sub_unit_interface.ready <> <UNC>
ls_sub_unit_interface.data_valid <> <UNC>


|lab6|riscv:processor|load_store_unit:load_store_unit_block|fifo_interface:input_fifo
fifo_interface.early_valid <> <UNC>
fifo_interface.early_full <> <UNC>
fifo_interface.empty <> <UNC>
fifo_interface.full <> <UNC>
fifo_interface.valid <> <UNC>
fifo_interface.data_out[0] <> <UNC>
fifo_interface.data_out[1] <> <UNC>
fifo_interface.data_out[2] <> <UNC>
fifo_interface.data_out[3] <> <UNC>
fifo_interface.data_out[4] <> <UNC>
fifo_interface.data_out[5] <> <UNC>
fifo_interface.data_out[6] <> <UNC>
fifo_interface.data_out[7] <> <UNC>
fifo_interface.data_out[8] <> <UNC>
fifo_interface.data_out[9] <> <UNC>
fifo_interface.data_out[10] <> <UNC>
fifo_interface.data_out[11] <> <UNC>
fifo_interface.data_out[12] <> <UNC>
fifo_interface.data_out[13] <> <UNC>
fifo_interface.data_out[14] <> <UNC>
fifo_interface.data_out[15] <> <UNC>
fifo_interface.data_out[16] <> <UNC>
fifo_interface.data_out[17] <> <UNC>
fifo_interface.data_out[18] <> <UNC>
fifo_interface.data_out[19] <> <UNC>
fifo_interface.data_out[20] <> <UNC>
fifo_interface.data_out[21] <> <UNC>
fifo_interface.data_out[22] <> <UNC>
fifo_interface.data_out[23] <> <UNC>
fifo_interface.data_out[24] <> <UNC>
fifo_interface.data_out[25] <> <UNC>
fifo_interface.data_out[26] <> <UNC>
fifo_interface.data_out[27] <> <UNC>
fifo_interface.data_out[28] <> <UNC>
fifo_interface.data_out[29] <> <UNC>
fifo_interface.data_out[30] <> <UNC>
fifo_interface.data_out[31] <> <UNC>
fifo_interface.data_out[32] <> <UNC>
fifo_interface.data_out[33] <> <UNC>
fifo_interface.data_out[34] <> <UNC>
fifo_interface.data_out[35] <> <UNC>
fifo_interface.data_out[36] <> <UNC>
fifo_interface.data_out[37] <> <UNC>
fifo_interface.data_out[38] <> <UNC>
fifo_interface.data_out[39] <> <UNC>
fifo_interface.data_out[40] <> <UNC>
fifo_interface.data_out[41] <> <UNC>
fifo_interface.data_out[42] <> <UNC>
fifo_interface.data_out[43] <> <UNC>
fifo_interface.data_out[44] <> <UNC>
fifo_interface.data_out[45] <> <UNC>
fifo_interface.data_out[46] <> <UNC>
fifo_interface.data_out[47] <> <UNC>
fifo_interface.data_out[48] <> <UNC>
fifo_interface.data_out[49] <> <UNC>
fifo_interface.data_out[50] <> <UNC>
fifo_interface.data_out[51] <> <UNC>
fifo_interface.data_out[52] <> <UNC>
fifo_interface.data_out[53] <> <UNC>
fifo_interface.data_out[54] <> <UNC>
fifo_interface.data_out[55] <> <UNC>
fifo_interface.data_out[56] <> <UNC>
fifo_interface.data_out[57] <> <UNC>
fifo_interface.data_out[58] <> <UNC>
fifo_interface.data_out[59] <> <UNC>
fifo_interface.data_out[60] <> <UNC>
fifo_interface.data_out[61] <> <UNC>
fifo_interface.data_out[62] <> <UNC>
fifo_interface.data_out[63] <> <UNC>
fifo_interface.data_out[64] <> <UNC>
fifo_interface.data_out[65] <> <UNC>
fifo_interface.data_out[66] <> <UNC>
fifo_interface.data_out[67] <> <UNC>
fifo_interface.data_out[68] <> <UNC>
fifo_interface.data_out[69] <> <UNC>
fifo_interface.data_out[70] <> <UNC>
fifo_interface.data_out[71] <> <UNC>
fifo_interface.data_out[72] <> <UNC>
fifo_interface.data_out[73] <> <UNC>
fifo_interface.data_out[74] <> <UNC>
fifo_interface.data_out[75] <> <UNC>
fifo_interface.data_out[76] <> <UNC>
fifo_interface.data_out[77] <> <UNC>
fifo_interface.data_out[78] <> <UNC>
fifo_interface.data_out[79] <> <UNC>
fifo_interface.data_out[80] <> <UNC>
fifo_interface.data_out[81] <> <UNC>
fifo_interface.data_out[82] <> <UNC>
fifo_interface.data_out[83] <> <UNC>
fifo_interface.data_out[84] <> <UNC>
fifo_interface.data_out[85] <> <UNC>
fifo_interface.data_out[86] <> <UNC>
fifo_interface.data_out[87] <> <UNC>
fifo_interface.data_out[88] <> <UNC>
fifo_interface.data_out[89] <> <UNC>
fifo_interface.data_out[90] <> <UNC>
fifo_interface.data_out[91] <> <UNC>
fifo_interface.data_out[92] <> <UNC>
fifo_interface.data_out[93] <> <UNC>
fifo_interface.data_out[94] <> <UNC>
fifo_interface.data_out[95] <> <UNC>
fifo_interface.data_out[96] <> <UNC>
fifo_interface.data_out[97] <> <UNC>
fifo_interface.data_out[98] <> <UNC>
fifo_interface.data_out[99] <> <UNC>
fifo_interface.data_out[100] <> <UNC>
fifo_interface.data_out[101] <> <UNC>
fifo_interface.data_out[102] <> <UNC>
fifo_interface.data_out[103] <> <UNC>
fifo_interface.data_out[104] <> <UNC>
fifo_interface.data_out[105] <> <UNC>
fifo_interface.data_out[106] <> <UNC>
fifo_interface.data_out[107] <> <UNC>
fifo_interface.data_in[0] <> <UNC>
fifo_interface.data_in[1] <> <UNC>
fifo_interface.data_in[2] <> <UNC>
fifo_interface.data_in[3] <> <UNC>
fifo_interface.data_in[4] <> <UNC>
fifo_interface.data_in[5] <> <UNC>
fifo_interface.data_in[6] <> <UNC>
fifo_interface.data_in[7] <> <UNC>
fifo_interface.data_in[8] <> <UNC>
fifo_interface.data_in[9] <> <UNC>
fifo_interface.data_in[10] <> <UNC>
fifo_interface.data_in[11] <> <UNC>
fifo_interface.data_in[12] <> <UNC>
fifo_interface.data_in[13] <> <UNC>
fifo_interface.data_in[14] <> <UNC>
fifo_interface.data_in[15] <> <UNC>
fifo_interface.data_in[16] <> <UNC>
fifo_interface.data_in[17] <> <UNC>
fifo_interface.data_in[18] <> <UNC>
fifo_interface.data_in[19] <> <UNC>
fifo_interface.data_in[20] <> <UNC>
fifo_interface.data_in[21] <> <UNC>
fifo_interface.data_in[22] <> <UNC>
fifo_interface.data_in[23] <> <UNC>
fifo_interface.data_in[24] <> <UNC>
fifo_interface.data_in[25] <> <UNC>
fifo_interface.data_in[26] <> <UNC>
fifo_interface.data_in[27] <> <UNC>
fifo_interface.data_in[28] <> <UNC>
fifo_interface.data_in[29] <> <UNC>
fifo_interface.data_in[30] <> <UNC>
fifo_interface.data_in[31] <> <UNC>
fifo_interface.data_in[32] <> <UNC>
fifo_interface.data_in[33] <> <UNC>
fifo_interface.data_in[34] <> <UNC>
fifo_interface.data_in[35] <> <UNC>
fifo_interface.data_in[36] <> <UNC>
fifo_interface.data_in[37] <> <UNC>
fifo_interface.data_in[38] <> <UNC>
fifo_interface.data_in[39] <> <UNC>
fifo_interface.data_in[40] <> <UNC>
fifo_interface.data_in[41] <> <UNC>
fifo_interface.data_in[42] <> <UNC>
fifo_interface.data_in[43] <> <UNC>
fifo_interface.data_in[44] <> <UNC>
fifo_interface.data_in[45] <> <UNC>
fifo_interface.data_in[46] <> <UNC>
fifo_interface.data_in[47] <> <UNC>
fifo_interface.data_in[48] <> <UNC>
fifo_interface.data_in[49] <> <UNC>
fifo_interface.data_in[50] <> <UNC>
fifo_interface.data_in[51] <> <UNC>
fifo_interface.data_in[52] <> <UNC>
fifo_interface.data_in[53] <> <UNC>
fifo_interface.data_in[54] <> <UNC>
fifo_interface.data_in[55] <> <UNC>
fifo_interface.data_in[56] <> <UNC>
fifo_interface.data_in[57] <> <UNC>
fifo_interface.data_in[58] <> <UNC>
fifo_interface.data_in[59] <> <UNC>
fifo_interface.data_in[60] <> <UNC>
fifo_interface.data_in[61] <> <UNC>
fifo_interface.data_in[62] <> <UNC>
fifo_interface.data_in[63] <> <UNC>
fifo_interface.data_in[64] <> <UNC>
fifo_interface.data_in[65] <> <UNC>
fifo_interface.data_in[66] <> <UNC>
fifo_interface.data_in[67] <> <UNC>
fifo_interface.data_in[68] <> <UNC>
fifo_interface.data_in[69] <> <UNC>
fifo_interface.data_in[70] <> <UNC>
fifo_interface.data_in[71] <> <UNC>
fifo_interface.data_in[72] <> <UNC>
fifo_interface.data_in[73] <> <UNC>
fifo_interface.data_in[74] <> <UNC>
fifo_interface.data_in[75] <> <UNC>
fifo_interface.data_in[76] <> <UNC>
fifo_interface.data_in[77] <> <UNC>
fifo_interface.data_in[78] <> <UNC>
fifo_interface.data_in[79] <> <UNC>
fifo_interface.data_in[80] <> <UNC>
fifo_interface.data_in[81] <> <UNC>
fifo_interface.data_in[82] <> <UNC>
fifo_interface.data_in[83] <> <UNC>
fifo_interface.data_in[84] <> <UNC>
fifo_interface.data_in[85] <> <UNC>
fifo_interface.data_in[86] <> <UNC>
fifo_interface.data_in[87] <> <UNC>
fifo_interface.data_in[88] <> <UNC>
fifo_interface.data_in[89] <> <UNC>
fifo_interface.data_in[90] <> <UNC>
fifo_interface.data_in[91] <> <UNC>
fifo_interface.data_in[92] <> <UNC>
fifo_interface.data_in[93] <> <UNC>
fifo_interface.data_in[94] <> <UNC>
fifo_interface.data_in[95] <> <UNC>
fifo_interface.data_in[96] <> <UNC>
fifo_interface.data_in[97] <> <UNC>
fifo_interface.data_in[98] <> <UNC>
fifo_interface.data_in[99] <> <UNC>
fifo_interface.data_in[100] <> <UNC>
fifo_interface.data_in[101] <> <UNC>
fifo_interface.data_in[102] <> <UNC>
fifo_interface.data_in[103] <> <UNC>
fifo_interface.data_in[104] <> <UNC>
fifo_interface.data_in[105] <> <UNC>
fifo_interface.data_in[106] <> <UNC>
fifo_interface.data_in[107] <> <UNC>
fifo_interface.pop <> <UNC>
fifo_interface.push <> <UNC>


|lab6|riscv:processor|load_store_unit:load_store_unit_block|fifo_interface:load_attributes
fifo_interface.early_valid <> <UNC>
fifo_interface.early_full <> <UNC>
fifo_interface.empty <> <UNC>
fifo_interface.full <> <UNC>
fifo_interface.valid <> <UNC>
fifo_interface.data_out[0] <> <UNC>
fifo_interface.data_out[1] <> <UNC>
fifo_interface.data_out[2] <> <UNC>
fifo_interface.data_out[3] <> <UNC>
fifo_interface.data_out[4] <> <UNC>
fifo_interface.data_out[5] <> <UNC>
fifo_interface.data_out[6] <> <UNC>
fifo_interface.data_in[0] <> <UNC>
fifo_interface.data_in[1] <> <UNC>
fifo_interface.data_in[2] <> <UNC>
fifo_interface.data_in[3] <> <UNC>
fifo_interface.data_in[4] <> <UNC>
fifo_interface.data_in[5] <> <UNC>
fifo_interface.data_in[6] <> <UNC>
fifo_interface.pop <> <UNC>
fifo_interface.push <> <UNC>


|lab6|riscv:processor|load_store_unit:load_store_unit_block|fifo_interface:wb_fifo
fifo_interface.early_valid <> <UNC>
fifo_interface.early_full <> <UNC>
fifo_interface.empty <> <UNC>
fifo_interface.full <> <UNC>
fifo_interface.valid <> <UNC>
fifo_interface.data_out[0] <> <UNC>
fifo_interface.data_out[1] <> <UNC>
fifo_interface.data_out[2] <> <UNC>
fifo_interface.data_out[3] <> <UNC>
fifo_interface.data_out[4] <> <UNC>
fifo_interface.data_out[5] <> <UNC>
fifo_interface.data_out[6] <> <UNC>
fifo_interface.data_out[7] <> <UNC>
fifo_interface.data_out[8] <> <UNC>
fifo_interface.data_out[9] <> <UNC>
fifo_interface.data_out[10] <> <UNC>
fifo_interface.data_out[11] <> <UNC>
fifo_interface.data_out[12] <> <UNC>
fifo_interface.data_out[13] <> <UNC>
fifo_interface.data_out[14] <> <UNC>
fifo_interface.data_out[15] <> <UNC>
fifo_interface.data_out[16] <> <UNC>
fifo_interface.data_out[17] <> <UNC>
fifo_interface.data_out[18] <> <UNC>
fifo_interface.data_out[19] <> <UNC>
fifo_interface.data_out[20] <> <UNC>
fifo_interface.data_out[21] <> <UNC>
fifo_interface.data_out[22] <> <UNC>
fifo_interface.data_out[23] <> <UNC>
fifo_interface.data_out[24] <> <UNC>
fifo_interface.data_out[25] <> <UNC>
fifo_interface.data_out[26] <> <UNC>
fifo_interface.data_out[27] <> <UNC>
fifo_interface.data_out[28] <> <UNC>
fifo_interface.data_out[29] <> <UNC>
fifo_interface.data_out[30] <> <UNC>
fifo_interface.data_out[31] <> <UNC>
fifo_interface.data_in[0] <> <UNC>
fifo_interface.data_in[1] <> <UNC>
fifo_interface.data_in[2] <> <UNC>
fifo_interface.data_in[3] <> <UNC>
fifo_interface.data_in[4] <> <UNC>
fifo_interface.data_in[5] <> <UNC>
fifo_interface.data_in[6] <> <UNC>
fifo_interface.data_in[7] <> <UNC>
fifo_interface.data_in[8] <> <UNC>
fifo_interface.data_in[9] <> <UNC>
fifo_interface.data_in[10] <> <UNC>
fifo_interface.data_in[11] <> <UNC>
fifo_interface.data_in[12] <> <UNC>
fifo_interface.data_in[13] <> <UNC>
fifo_interface.data_in[14] <> <UNC>
fifo_interface.data_in[15] <> <UNC>
fifo_interface.data_in[16] <> <UNC>
fifo_interface.data_in[17] <> <UNC>
fifo_interface.data_in[18] <> <UNC>
fifo_interface.data_in[19] <> <UNC>
fifo_interface.data_in[20] <> <UNC>
fifo_interface.data_in[21] <> <UNC>
fifo_interface.data_in[22] <> <UNC>
fifo_interface.data_in[23] <> <UNC>
fifo_interface.data_in[24] <> <UNC>
fifo_interface.data_in[25] <> <UNC>
fifo_interface.data_in[26] <> <UNC>
fifo_interface.data_in[27] <> <UNC>
fifo_interface.data_in[28] <> <UNC>
fifo_interface.data_in[29] <> <UNC>
fifo_interface.data_in[30] <> <UNC>
fifo_interface.data_in[31] <> <UNC>
fifo_interface.pop <> <UNC>
fifo_interface.push <> <UNC>


|lab6|riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo
clk => shift_reg[0][0].CLK
clk => shift_reg[0][1].CLK
clk => shift_reg[0][2].CLK
clk => shift_reg[0][3].CLK
clk => shift_reg[0][4].CLK
clk => shift_reg[0][5].CLK
clk => shift_reg[0][6].CLK
clk => shift_reg[0][7].CLK
clk => shift_reg[0][8].CLK
clk => shift_reg[0][9].CLK
clk => shift_reg[0][10].CLK
clk => shift_reg[0][11].CLK
clk => shift_reg[0][12].CLK
clk => shift_reg[0][13].CLK
clk => shift_reg[0][14].CLK
clk => shift_reg[0][15].CLK
clk => shift_reg[0][16].CLK
clk => shift_reg[0][17].CLK
clk => shift_reg[0][18].CLK
clk => shift_reg[0][19].CLK
clk => shift_reg[0][20].CLK
clk => shift_reg[0][21].CLK
clk => shift_reg[0][22].CLK
clk => shift_reg[0][23].CLK
clk => shift_reg[0][24].CLK
clk => shift_reg[0][25].CLK
clk => shift_reg[0][26].CLK
clk => shift_reg[0][27].CLK
clk => shift_reg[0][28].CLK
clk => shift_reg[0][29].CLK
clk => shift_reg[0][30].CLK
clk => shift_reg[0][31].CLK
clk => shift_reg[0][32].CLK
clk => shift_reg[0][33].CLK
clk => shift_reg[0][34].CLK
clk => shift_reg[0][35].CLK
clk => shift_reg[0][36].CLK
clk => shift_reg[0][37].CLK
clk => shift_reg[0][38].CLK
clk => shift_reg[0][39].CLK
clk => shift_reg[0][40].CLK
clk => shift_reg[0][41].CLK
clk => shift_reg[0][42].CLK
clk => shift_reg[0][43].CLK
clk => shift_reg[0][44].CLK
clk => shift_reg[0][45].CLK
clk => shift_reg[0][46].CLK
clk => shift_reg[0][47].CLK
clk => shift_reg[0][48].CLK
clk => shift_reg[0][49].CLK
clk => shift_reg[0][50].CLK
clk => shift_reg[0][51].CLK
clk => shift_reg[0][52].CLK
clk => shift_reg[0][53].CLK
clk => shift_reg[0][54].CLK
clk => shift_reg[0][55].CLK
clk => shift_reg[0][56].CLK
clk => shift_reg[0][57].CLK
clk => shift_reg[0][58].CLK
clk => shift_reg[0][59].CLK
clk => shift_reg[0][60].CLK
clk => shift_reg[0][61].CLK
clk => shift_reg[0][62].CLK
clk => shift_reg[0][63].CLK
clk => shift_reg[0][64].CLK
clk => shift_reg[0][65].CLK
clk => shift_reg[0][66].CLK
clk => shift_reg[0][67].CLK
clk => shift_reg[0][68].CLK
clk => shift_reg[0][69].CLK
clk => shift_reg[0][70].CLK
clk => shift_reg[0][71].CLK
clk => shift_reg[0][72].CLK
clk => shift_reg[0][73].CLK
clk => shift_reg[0][74].CLK
clk => shift_reg[0][75].CLK
clk => shift_reg[0][76].CLK
clk => shift_reg[0][77].CLK
clk => shift_reg[0][78].CLK
clk => shift_reg[0][79].CLK
clk => shift_reg[0][80].CLK
clk => shift_reg[0][81].CLK
clk => shift_reg[0][82].CLK
clk => shift_reg[0][83].CLK
clk => shift_reg[0][84].CLK
clk => shift_reg[0][85].CLK
clk => shift_reg[0][86].CLK
clk => shift_reg[0][87].CLK
clk => shift_reg[0][88].CLK
clk => shift_reg[0][89].CLK
clk => shift_reg[0][90].CLK
clk => shift_reg[0][91].CLK
clk => shift_reg[0][92].CLK
clk => shift_reg[0][93].CLK
clk => shift_reg[0][94].CLK
clk => shift_reg[0][95].CLK
clk => shift_reg[0][96].CLK
clk => shift_reg[0][97].CLK
clk => shift_reg[0][98].CLK
clk => shift_reg[0][99].CLK
clk => shift_reg[0][100].CLK
clk => shift_reg[0][101].CLK
clk => shift_reg[0][102].CLK
clk => shift_reg[0][103].CLK
clk => shift_reg[0][104].CLK
clk => shift_reg[0][105].CLK
clk => shift_reg[0][106].CLK
clk => shift_reg[0][107].CLK
clk => shift_reg[1][0].CLK
clk => shift_reg[1][1].CLK
clk => shift_reg[1][2].CLK
clk => shift_reg[1][3].CLK
clk => shift_reg[1][4].CLK
clk => shift_reg[1][5].CLK
clk => shift_reg[1][6].CLK
clk => shift_reg[1][7].CLK
clk => shift_reg[1][8].CLK
clk => shift_reg[1][9].CLK
clk => shift_reg[1][10].CLK
clk => shift_reg[1][11].CLK
clk => shift_reg[1][12].CLK
clk => shift_reg[1][13].CLK
clk => shift_reg[1][14].CLK
clk => shift_reg[1][15].CLK
clk => shift_reg[1][16].CLK
clk => shift_reg[1][17].CLK
clk => shift_reg[1][18].CLK
clk => shift_reg[1][19].CLK
clk => shift_reg[1][20].CLK
clk => shift_reg[1][21].CLK
clk => shift_reg[1][22].CLK
clk => shift_reg[1][23].CLK
clk => shift_reg[1][24].CLK
clk => shift_reg[1][25].CLK
clk => shift_reg[1][26].CLK
clk => shift_reg[1][27].CLK
clk => shift_reg[1][28].CLK
clk => shift_reg[1][29].CLK
clk => shift_reg[1][30].CLK
clk => shift_reg[1][31].CLK
clk => shift_reg[1][32].CLK
clk => shift_reg[1][33].CLK
clk => shift_reg[1][34].CLK
clk => shift_reg[1][35].CLK
clk => shift_reg[1][36].CLK
clk => shift_reg[1][37].CLK
clk => shift_reg[1][38].CLK
clk => shift_reg[1][39].CLK
clk => shift_reg[1][40].CLK
clk => shift_reg[1][41].CLK
clk => shift_reg[1][42].CLK
clk => shift_reg[1][43].CLK
clk => shift_reg[1][44].CLK
clk => shift_reg[1][45].CLK
clk => shift_reg[1][46].CLK
clk => shift_reg[1][47].CLK
clk => shift_reg[1][48].CLK
clk => shift_reg[1][49].CLK
clk => shift_reg[1][50].CLK
clk => shift_reg[1][51].CLK
clk => shift_reg[1][52].CLK
clk => shift_reg[1][53].CLK
clk => shift_reg[1][54].CLK
clk => shift_reg[1][55].CLK
clk => shift_reg[1][56].CLK
clk => shift_reg[1][57].CLK
clk => shift_reg[1][58].CLK
clk => shift_reg[1][59].CLK
clk => shift_reg[1][60].CLK
clk => shift_reg[1][61].CLK
clk => shift_reg[1][62].CLK
clk => shift_reg[1][63].CLK
clk => shift_reg[1][64].CLK
clk => shift_reg[1][65].CLK
clk => shift_reg[1][66].CLK
clk => shift_reg[1][67].CLK
clk => shift_reg[1][68].CLK
clk => shift_reg[1][69].CLK
clk => shift_reg[1][70].CLK
clk => shift_reg[1][71].CLK
clk => shift_reg[1][72].CLK
clk => shift_reg[1][73].CLK
clk => shift_reg[1][74].CLK
clk => shift_reg[1][75].CLK
clk => shift_reg[1][76].CLK
clk => shift_reg[1][77].CLK
clk => shift_reg[1][78].CLK
clk => shift_reg[1][79].CLK
clk => shift_reg[1][80].CLK
clk => shift_reg[1][81].CLK
clk => shift_reg[1][82].CLK
clk => shift_reg[1][83].CLK
clk => shift_reg[1][84].CLK
clk => shift_reg[1][85].CLK
clk => shift_reg[1][86].CLK
clk => shift_reg[1][87].CLK
clk => shift_reg[1][88].CLK
clk => shift_reg[1][89].CLK
clk => shift_reg[1][90].CLK
clk => shift_reg[1][91].CLK
clk => shift_reg[1][92].CLK
clk => shift_reg[1][93].CLK
clk => shift_reg[1][94].CLK
clk => shift_reg[1][95].CLK
clk => shift_reg[1][96].CLK
clk => shift_reg[1][97].CLK
clk => shift_reg[1][98].CLK
clk => shift_reg[1][99].CLK
clk => shift_reg[1][100].CLK
clk => shift_reg[1][101].CLK
clk => shift_reg[1][102].CLK
clk => shift_reg[1][103].CLK
clk => shift_reg[1][104].CLK
clk => shift_reg[1][105].CLK
clk => shift_reg[1][106].CLK
clk => shift_reg[1][107].CLK
clk => shift_reg[2][0].CLK
clk => shift_reg[2][1].CLK
clk => shift_reg[2][2].CLK
clk => shift_reg[2][3].CLK
clk => shift_reg[2][4].CLK
clk => shift_reg[2][5].CLK
clk => shift_reg[2][6].CLK
clk => shift_reg[2][7].CLK
clk => shift_reg[2][8].CLK
clk => shift_reg[2][9].CLK
clk => shift_reg[2][10].CLK
clk => shift_reg[2][11].CLK
clk => shift_reg[2][12].CLK
clk => shift_reg[2][13].CLK
clk => shift_reg[2][14].CLK
clk => shift_reg[2][15].CLK
clk => shift_reg[2][16].CLK
clk => shift_reg[2][17].CLK
clk => shift_reg[2][18].CLK
clk => shift_reg[2][19].CLK
clk => shift_reg[2][20].CLK
clk => shift_reg[2][21].CLK
clk => shift_reg[2][22].CLK
clk => shift_reg[2][23].CLK
clk => shift_reg[2][24].CLK
clk => shift_reg[2][25].CLK
clk => shift_reg[2][26].CLK
clk => shift_reg[2][27].CLK
clk => shift_reg[2][28].CLK
clk => shift_reg[2][29].CLK
clk => shift_reg[2][30].CLK
clk => shift_reg[2][31].CLK
clk => shift_reg[2][32].CLK
clk => shift_reg[2][33].CLK
clk => shift_reg[2][34].CLK
clk => shift_reg[2][35].CLK
clk => shift_reg[2][36].CLK
clk => shift_reg[2][37].CLK
clk => shift_reg[2][38].CLK
clk => shift_reg[2][39].CLK
clk => shift_reg[2][40].CLK
clk => shift_reg[2][41].CLK
clk => shift_reg[2][42].CLK
clk => shift_reg[2][43].CLK
clk => shift_reg[2][44].CLK
clk => shift_reg[2][45].CLK
clk => shift_reg[2][46].CLK
clk => shift_reg[2][47].CLK
clk => shift_reg[2][48].CLK
clk => shift_reg[2][49].CLK
clk => shift_reg[2][50].CLK
clk => shift_reg[2][51].CLK
clk => shift_reg[2][52].CLK
clk => shift_reg[2][53].CLK
clk => shift_reg[2][54].CLK
clk => shift_reg[2][55].CLK
clk => shift_reg[2][56].CLK
clk => shift_reg[2][57].CLK
clk => shift_reg[2][58].CLK
clk => shift_reg[2][59].CLK
clk => shift_reg[2][60].CLK
clk => shift_reg[2][61].CLK
clk => shift_reg[2][62].CLK
clk => shift_reg[2][63].CLK
clk => shift_reg[2][64].CLK
clk => shift_reg[2][65].CLK
clk => shift_reg[2][66].CLK
clk => shift_reg[2][67].CLK
clk => shift_reg[2][68].CLK
clk => shift_reg[2][69].CLK
clk => shift_reg[2][70].CLK
clk => shift_reg[2][71].CLK
clk => shift_reg[2][72].CLK
clk => shift_reg[2][73].CLK
clk => shift_reg[2][74].CLK
clk => shift_reg[2][75].CLK
clk => shift_reg[2][76].CLK
clk => shift_reg[2][77].CLK
clk => shift_reg[2][78].CLK
clk => shift_reg[2][79].CLK
clk => shift_reg[2][80].CLK
clk => shift_reg[2][81].CLK
clk => shift_reg[2][82].CLK
clk => shift_reg[2][83].CLK
clk => shift_reg[2][84].CLK
clk => shift_reg[2][85].CLK
clk => shift_reg[2][86].CLK
clk => shift_reg[2][87].CLK
clk => shift_reg[2][88].CLK
clk => shift_reg[2][89].CLK
clk => shift_reg[2][90].CLK
clk => shift_reg[2][91].CLK
clk => shift_reg[2][92].CLK
clk => shift_reg[2][93].CLK
clk => shift_reg[2][94].CLK
clk => shift_reg[2][95].CLK
clk => shift_reg[2][96].CLK
clk => shift_reg[2][97].CLK
clk => shift_reg[2][98].CLK
clk => shift_reg[2][99].CLK
clk => shift_reg[2][100].CLK
clk => shift_reg[2][101].CLK
clk => shift_reg[2][102].CLK
clk => shift_reg[2][103].CLK
clk => shift_reg[2][104].CLK
clk => shift_reg[2][105].CLK
clk => shift_reg[2][106].CLK
clk => shift_reg[2][107].CLK
clk => shift_reg[3][0].CLK
clk => shift_reg[3][1].CLK
clk => shift_reg[3][2].CLK
clk => shift_reg[3][3].CLK
clk => shift_reg[3][4].CLK
clk => shift_reg[3][5].CLK
clk => shift_reg[3][6].CLK
clk => shift_reg[3][7].CLK
clk => shift_reg[3][8].CLK
clk => shift_reg[3][9].CLK
clk => shift_reg[3][10].CLK
clk => shift_reg[3][11].CLK
clk => shift_reg[3][12].CLK
clk => shift_reg[3][13].CLK
clk => shift_reg[3][14].CLK
clk => shift_reg[3][15].CLK
clk => shift_reg[3][16].CLK
clk => shift_reg[3][17].CLK
clk => shift_reg[3][18].CLK
clk => shift_reg[3][19].CLK
clk => shift_reg[3][20].CLK
clk => shift_reg[3][21].CLK
clk => shift_reg[3][22].CLK
clk => shift_reg[3][23].CLK
clk => shift_reg[3][24].CLK
clk => shift_reg[3][25].CLK
clk => shift_reg[3][26].CLK
clk => shift_reg[3][27].CLK
clk => shift_reg[3][28].CLK
clk => shift_reg[3][29].CLK
clk => shift_reg[3][30].CLK
clk => shift_reg[3][31].CLK
clk => shift_reg[3][32].CLK
clk => shift_reg[3][33].CLK
clk => shift_reg[3][34].CLK
clk => shift_reg[3][35].CLK
clk => shift_reg[3][36].CLK
clk => shift_reg[3][37].CLK
clk => shift_reg[3][38].CLK
clk => shift_reg[3][39].CLK
clk => shift_reg[3][40].CLK
clk => shift_reg[3][41].CLK
clk => shift_reg[3][42].CLK
clk => shift_reg[3][43].CLK
clk => shift_reg[3][44].CLK
clk => shift_reg[3][45].CLK
clk => shift_reg[3][46].CLK
clk => shift_reg[3][47].CLK
clk => shift_reg[3][48].CLK
clk => shift_reg[3][49].CLK
clk => shift_reg[3][50].CLK
clk => shift_reg[3][51].CLK
clk => shift_reg[3][52].CLK
clk => shift_reg[3][53].CLK
clk => shift_reg[3][54].CLK
clk => shift_reg[3][55].CLK
clk => shift_reg[3][56].CLK
clk => shift_reg[3][57].CLK
clk => shift_reg[3][58].CLK
clk => shift_reg[3][59].CLK
clk => shift_reg[3][60].CLK
clk => shift_reg[3][61].CLK
clk => shift_reg[3][62].CLK
clk => shift_reg[3][63].CLK
clk => shift_reg[3][64].CLK
clk => shift_reg[3][65].CLK
clk => shift_reg[3][66].CLK
clk => shift_reg[3][67].CLK
clk => shift_reg[3][68].CLK
clk => shift_reg[3][69].CLK
clk => shift_reg[3][70].CLK
clk => shift_reg[3][71].CLK
clk => shift_reg[3][72].CLK
clk => shift_reg[3][73].CLK
clk => shift_reg[3][74].CLK
clk => shift_reg[3][75].CLK
clk => shift_reg[3][76].CLK
clk => shift_reg[3][77].CLK
clk => shift_reg[3][78].CLK
clk => shift_reg[3][79].CLK
clk => shift_reg[3][80].CLK
clk => shift_reg[3][81].CLK
clk => shift_reg[3][82].CLK
clk => shift_reg[3][83].CLK
clk => shift_reg[3][84].CLK
clk => shift_reg[3][85].CLK
clk => shift_reg[3][86].CLK
clk => shift_reg[3][87].CLK
clk => shift_reg[3][88].CLK
clk => shift_reg[3][89].CLK
clk => shift_reg[3][90].CLK
clk => shift_reg[3][91].CLK
clk => shift_reg[3][92].CLK
clk => shift_reg[3][93].CLK
clk => shift_reg[3][94].CLK
clk => shift_reg[3][95].CLK
clk => shift_reg[3][96].CLK
clk => shift_reg[3][97].CLK
clk => shift_reg[3][98].CLK
clk => shift_reg[3][99].CLK
clk => shift_reg[3][100].CLK
clk => shift_reg[3][101].CLK
clk => shift_reg[3][102].CLK
clk => shift_reg[3][103].CLK
clk => shift_reg[3][104].CLK
clk => shift_reg[3][105].CLK
clk => shift_reg[3][106].CLK
clk => shift_reg[3][107].CLK
clk => fifo.valid~reg0.CLK
clk => fifo.early_full~reg0.CLK
clk => fifo.full~reg0.CLK
clk => more_than_one.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => read_index[0].CLK
clk => read_index[1].CLK
rst => read_index.OUTPUTSELECT
rst => read_index.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => more_than_one.OUTPUTSELECT
rst => full.OUTPUTSELECT
rst => early_full.OUTPUTSELECT
rst => valid.OUTPUTSELECT
fifo.empty <= fifo.valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.full <= fifo.full~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.early_full <= fifo.early_full~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.valid <= fifo.valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.early_valid <= early_valid.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[0] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[1] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[2] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[3] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[4] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[5] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[6] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[7] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[8] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[9] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[10] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[11] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[12] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[13] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[14] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[15] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[16] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[17] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[18] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[19] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[20] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[21] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[22] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[23] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[24] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[25] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[26] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[27] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[28] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[29] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[30] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[31] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[32] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[33] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[34] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[35] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[36] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[37] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[38] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[39] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[40] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[41] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[42] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[43] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[44] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[45] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[46] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[47] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[48] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[49] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[50] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[51] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[52] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[53] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[54] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[55] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[56] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[57] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[58] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[59] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[60] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[61] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[62] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[63] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[64] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[65] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[66] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[67] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[68] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[69] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[70] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[71] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[72] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[73] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[74] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[75] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[76] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[77] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[78] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[79] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[80] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[81] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[82] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[83] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[84] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[85] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[86] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[87] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[88] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[89] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[90] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[91] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[92] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[93] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[94] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[95] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[96] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[97] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[98] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[99] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[100] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[101] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[102] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[103] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[104] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[105] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[106] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[107] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_in[0] => shift_reg[0][0].DATAIN
fifo.data_in[1] => shift_reg[0][1].DATAIN
fifo.data_in[2] => shift_reg[0][2].DATAIN
fifo.data_in[3] => shift_reg[0][3].DATAIN
fifo.data_in[4] => shift_reg[0][4].DATAIN
fifo.data_in[5] => shift_reg[0][5].DATAIN
fifo.data_in[6] => shift_reg[0][6].DATAIN
fifo.data_in[7] => shift_reg[0][7].DATAIN
fifo.data_in[8] => shift_reg[0][8].DATAIN
fifo.data_in[9] => shift_reg[0][9].DATAIN
fifo.data_in[10] => shift_reg[0][10].DATAIN
fifo.data_in[11] => shift_reg[0][11].DATAIN
fifo.data_in[12] => shift_reg[0][12].DATAIN
fifo.data_in[13] => shift_reg[0][13].DATAIN
fifo.data_in[14] => shift_reg[0][14].DATAIN
fifo.data_in[15] => shift_reg[0][15].DATAIN
fifo.data_in[16] => shift_reg[0][16].DATAIN
fifo.data_in[17] => shift_reg[0][17].DATAIN
fifo.data_in[18] => shift_reg[0][18].DATAIN
fifo.data_in[19] => shift_reg[0][19].DATAIN
fifo.data_in[20] => shift_reg[0][20].DATAIN
fifo.data_in[21] => shift_reg[0][21].DATAIN
fifo.data_in[22] => shift_reg[0][22].DATAIN
fifo.data_in[23] => shift_reg[0][23].DATAIN
fifo.data_in[24] => shift_reg[0][24].DATAIN
fifo.data_in[25] => shift_reg[0][25].DATAIN
fifo.data_in[26] => shift_reg[0][26].DATAIN
fifo.data_in[27] => shift_reg[0][27].DATAIN
fifo.data_in[28] => shift_reg[0][28].DATAIN
fifo.data_in[29] => shift_reg[0][29].DATAIN
fifo.data_in[30] => shift_reg[0][30].DATAIN
fifo.data_in[31] => shift_reg[0][31].DATAIN
fifo.data_in[32] => shift_reg[0][32].DATAIN
fifo.data_in[33] => shift_reg[0][33].DATAIN
fifo.data_in[34] => shift_reg[0][34].DATAIN
fifo.data_in[35] => shift_reg[0][35].DATAIN
fifo.data_in[36] => shift_reg[0][36].DATAIN
fifo.data_in[37] => shift_reg[0][37].DATAIN
fifo.data_in[38] => shift_reg[0][38].DATAIN
fifo.data_in[39] => shift_reg[0][39].DATAIN
fifo.data_in[40] => shift_reg[0][40].DATAIN
fifo.data_in[41] => shift_reg[0][41].DATAIN
fifo.data_in[42] => shift_reg[0][42].DATAIN
fifo.data_in[43] => shift_reg[0][43].DATAIN
fifo.data_in[44] => shift_reg[0][44].DATAIN
fifo.data_in[45] => shift_reg[0][45].DATAIN
fifo.data_in[46] => shift_reg[0][46].DATAIN
fifo.data_in[47] => shift_reg[0][47].DATAIN
fifo.data_in[48] => shift_reg[0][48].DATAIN
fifo.data_in[49] => shift_reg[0][49].DATAIN
fifo.data_in[50] => shift_reg[0][50].DATAIN
fifo.data_in[51] => shift_reg[0][51].DATAIN
fifo.data_in[52] => shift_reg[0][52].DATAIN
fifo.data_in[53] => shift_reg[0][53].DATAIN
fifo.data_in[54] => shift_reg[0][54].DATAIN
fifo.data_in[55] => shift_reg[0][55].DATAIN
fifo.data_in[56] => shift_reg[0][56].DATAIN
fifo.data_in[57] => shift_reg[0][57].DATAIN
fifo.data_in[58] => shift_reg[0][58].DATAIN
fifo.data_in[59] => shift_reg[0][59].DATAIN
fifo.data_in[60] => shift_reg[0][60].DATAIN
fifo.data_in[61] => shift_reg[0][61].DATAIN
fifo.data_in[62] => shift_reg[0][62].DATAIN
fifo.data_in[63] => shift_reg[0][63].DATAIN
fifo.data_in[64] => shift_reg[0][64].DATAIN
fifo.data_in[65] => shift_reg[0][65].DATAIN
fifo.data_in[66] => shift_reg[0][66].DATAIN
fifo.data_in[67] => shift_reg[0][67].DATAIN
fifo.data_in[68] => shift_reg[0][68].DATAIN
fifo.data_in[69] => shift_reg[0][69].DATAIN
fifo.data_in[70] => shift_reg[0][70].DATAIN
fifo.data_in[71] => shift_reg[0][71].DATAIN
fifo.data_in[72] => shift_reg[0][72].DATAIN
fifo.data_in[73] => shift_reg[0][73].DATAIN
fifo.data_in[74] => shift_reg[0][74].DATAIN
fifo.data_in[75] => shift_reg[0][75].DATAIN
fifo.data_in[76] => shift_reg[0][76].DATAIN
fifo.data_in[77] => shift_reg[0][77].DATAIN
fifo.data_in[78] => shift_reg[0][78].DATAIN
fifo.data_in[79] => shift_reg[0][79].DATAIN
fifo.data_in[80] => shift_reg[0][80].DATAIN
fifo.data_in[81] => shift_reg[0][81].DATAIN
fifo.data_in[82] => shift_reg[0][82].DATAIN
fifo.data_in[83] => shift_reg[0][83].DATAIN
fifo.data_in[84] => shift_reg[0][84].DATAIN
fifo.data_in[85] => shift_reg[0][85].DATAIN
fifo.data_in[86] => shift_reg[0][86].DATAIN
fifo.data_in[87] => shift_reg[0][87].DATAIN
fifo.data_in[88] => shift_reg[0][88].DATAIN
fifo.data_in[89] => shift_reg[0][89].DATAIN
fifo.data_in[90] => shift_reg[0][90].DATAIN
fifo.data_in[91] => shift_reg[0][91].DATAIN
fifo.data_in[92] => shift_reg[0][92].DATAIN
fifo.data_in[93] => shift_reg[0][93].DATAIN
fifo.data_in[94] => shift_reg[0][94].DATAIN
fifo.data_in[95] => shift_reg[0][95].DATAIN
fifo.data_in[96] => shift_reg[0][96].DATAIN
fifo.data_in[97] => shift_reg[0][97].DATAIN
fifo.data_in[98] => shift_reg[0][98].DATAIN
fifo.data_in[99] => shift_reg[0][99].DATAIN
fifo.data_in[100] => shift_reg[0][100].DATAIN
fifo.data_in[101] => shift_reg[0][101].DATAIN
fifo.data_in[102] => shift_reg[0][102].DATAIN
fifo.data_in[103] => shift_reg[0][103].DATAIN
fifo.data_in[104] => shift_reg[0][104].DATAIN
fifo.data_in[105] => shift_reg[0][105].DATAIN
fifo.data_in[106] => shift_reg[0][106].DATAIN
fifo.data_in[107] => shift_reg[0][107].DATAIN
fifo.pop => always0.IN0
fifo.pop => early_valid.IN1
fifo.pop => full.OUTPUTSELECT
fifo.pop => early_full.OUTPUTSELECT
fifo.pop => always5.IN1
fifo.pop => early_valid.IN1
fifo.pop => always4.IN0
fifo.pop => always0.IN1
fifo.push => always0.IN1
fifo.push => early_valid.IN1
fifo.push => always4.IN1
fifo.push => valid.OUTPUTSELECT
fifo.push => always0.IN1
fifo.push => shift_reg[0][48].ENA
fifo.push => shift_reg[0][47].ENA
fifo.push => shift_reg[0][46].ENA
fifo.push => shift_reg[0][45].ENA
fifo.push => shift_reg[0][44].ENA
fifo.push => shift_reg[0][43].ENA
fifo.push => shift_reg[0][42].ENA
fifo.push => shift_reg[0][41].ENA
fifo.push => shift_reg[0][40].ENA
fifo.push => shift_reg[0][39].ENA
fifo.push => shift_reg[0][38].ENA
fifo.push => shift_reg[0][37].ENA
fifo.push => shift_reg[0][36].ENA
fifo.push => shift_reg[0][35].ENA
fifo.push => shift_reg[0][34].ENA
fifo.push => shift_reg[0][33].ENA
fifo.push => shift_reg[0][32].ENA
fifo.push => shift_reg[0][31].ENA
fifo.push => shift_reg[0][30].ENA
fifo.push => shift_reg[0][29].ENA
fifo.push => shift_reg[0][28].ENA
fifo.push => shift_reg[0][27].ENA
fifo.push => shift_reg[0][26].ENA
fifo.push => shift_reg[0][25].ENA
fifo.push => shift_reg[0][24].ENA
fifo.push => shift_reg[0][23].ENA
fifo.push => shift_reg[0][22].ENA
fifo.push => shift_reg[0][21].ENA
fifo.push => shift_reg[0][20].ENA
fifo.push => shift_reg[0][19].ENA
fifo.push => shift_reg[0][18].ENA
fifo.push => shift_reg[0][17].ENA
fifo.push => shift_reg[0][16].ENA
fifo.push => shift_reg[0][15].ENA
fifo.push => shift_reg[0][14].ENA
fifo.push => shift_reg[0][13].ENA
fifo.push => shift_reg[0][12].ENA
fifo.push => shift_reg[0][11].ENA
fifo.push => shift_reg[0][10].ENA
fifo.push => shift_reg[0][9].ENA
fifo.push => shift_reg[0][8].ENA
fifo.push => shift_reg[0][7].ENA
fifo.push => shift_reg[0][6].ENA
fifo.push => shift_reg[0][5].ENA
fifo.push => shift_reg[0][4].ENA
fifo.push => shift_reg[0][3].ENA
fifo.push => shift_reg[0][2].ENA
fifo.push => shift_reg[0][1].ENA
fifo.push => shift_reg[0][0].ENA
fifo.push => shift_reg[0][49].ENA
fifo.push => shift_reg[0][50].ENA
fifo.push => shift_reg[0][51].ENA
fifo.push => shift_reg[0][52].ENA
fifo.push => shift_reg[0][53].ENA
fifo.push => shift_reg[0][54].ENA
fifo.push => shift_reg[0][55].ENA
fifo.push => shift_reg[0][56].ENA
fifo.push => shift_reg[0][57].ENA
fifo.push => shift_reg[0][58].ENA
fifo.push => shift_reg[0][59].ENA
fifo.push => shift_reg[0][60].ENA
fifo.push => shift_reg[0][61].ENA
fifo.push => shift_reg[0][62].ENA
fifo.push => shift_reg[0][63].ENA
fifo.push => shift_reg[0][64].ENA
fifo.push => shift_reg[0][65].ENA
fifo.push => shift_reg[0][66].ENA
fifo.push => shift_reg[0][67].ENA
fifo.push => shift_reg[0][68].ENA
fifo.push => shift_reg[0][69].ENA
fifo.push => shift_reg[0][70].ENA
fifo.push => shift_reg[0][71].ENA
fifo.push => shift_reg[0][72].ENA
fifo.push => shift_reg[0][73].ENA
fifo.push => shift_reg[0][74].ENA
fifo.push => shift_reg[0][75].ENA
fifo.push => shift_reg[0][76].ENA
fifo.push => shift_reg[0][77].ENA
fifo.push => shift_reg[0][78].ENA
fifo.push => shift_reg[0][79].ENA
fifo.push => shift_reg[0][80].ENA
fifo.push => shift_reg[0][81].ENA
fifo.push => shift_reg[0][82].ENA
fifo.push => shift_reg[0][83].ENA
fifo.push => shift_reg[0][84].ENA
fifo.push => shift_reg[0][85].ENA
fifo.push => shift_reg[0][86].ENA
fifo.push => shift_reg[0][87].ENA
fifo.push => shift_reg[0][88].ENA
fifo.push => shift_reg[0][89].ENA
fifo.push => shift_reg[0][90].ENA
fifo.push => shift_reg[0][91].ENA
fifo.push => shift_reg[0][92].ENA
fifo.push => shift_reg[0][93].ENA
fifo.push => shift_reg[0][94].ENA
fifo.push => shift_reg[0][95].ENA
fifo.push => shift_reg[0][96].ENA
fifo.push => shift_reg[0][97].ENA
fifo.push => shift_reg[0][98].ENA
fifo.push => shift_reg[0][99].ENA
fifo.push => shift_reg[0][100].ENA
fifo.push => shift_reg[0][101].ENA
fifo.push => shift_reg[0][102].ENA
fifo.push => shift_reg[0][103].ENA
fifo.push => shift_reg[0][104].ENA
fifo.push => shift_reg[0][105].ENA
fifo.push => shift_reg[0][106].ENA
fifo.push => shift_reg[0][107].ENA
fifo.push => shift_reg[1][0].ENA
fifo.push => shift_reg[1][1].ENA
fifo.push => shift_reg[1][2].ENA
fifo.push => shift_reg[1][3].ENA
fifo.push => shift_reg[1][4].ENA
fifo.push => shift_reg[1][5].ENA
fifo.push => shift_reg[1][6].ENA
fifo.push => shift_reg[1][7].ENA
fifo.push => shift_reg[1][8].ENA
fifo.push => shift_reg[1][9].ENA
fifo.push => shift_reg[1][10].ENA
fifo.push => shift_reg[1][11].ENA
fifo.push => shift_reg[1][12].ENA
fifo.push => shift_reg[1][13].ENA
fifo.push => shift_reg[1][14].ENA
fifo.push => shift_reg[1][15].ENA
fifo.push => shift_reg[1][16].ENA
fifo.push => shift_reg[1][17].ENA
fifo.push => shift_reg[1][18].ENA
fifo.push => shift_reg[1][19].ENA
fifo.push => shift_reg[1][20].ENA
fifo.push => shift_reg[1][21].ENA
fifo.push => shift_reg[1][22].ENA
fifo.push => shift_reg[1][23].ENA
fifo.push => shift_reg[1][24].ENA
fifo.push => shift_reg[1][25].ENA
fifo.push => shift_reg[1][26].ENA
fifo.push => shift_reg[1][27].ENA
fifo.push => shift_reg[1][28].ENA
fifo.push => shift_reg[1][29].ENA
fifo.push => shift_reg[1][30].ENA
fifo.push => shift_reg[1][31].ENA
fifo.push => shift_reg[1][32].ENA
fifo.push => shift_reg[1][33].ENA
fifo.push => shift_reg[1][34].ENA
fifo.push => shift_reg[1][35].ENA
fifo.push => shift_reg[1][36].ENA
fifo.push => shift_reg[1][37].ENA
fifo.push => shift_reg[1][38].ENA
fifo.push => shift_reg[1][39].ENA
fifo.push => shift_reg[1][40].ENA
fifo.push => shift_reg[1][41].ENA
fifo.push => shift_reg[1][42].ENA
fifo.push => shift_reg[1][43].ENA
fifo.push => shift_reg[1][44].ENA
fifo.push => shift_reg[1][45].ENA
fifo.push => shift_reg[1][46].ENA
fifo.push => shift_reg[1][47].ENA
fifo.push => shift_reg[1][48].ENA
fifo.push => shift_reg[1][49].ENA
fifo.push => shift_reg[1][50].ENA
fifo.push => shift_reg[1][51].ENA
fifo.push => shift_reg[1][52].ENA
fifo.push => shift_reg[1][53].ENA
fifo.push => shift_reg[1][54].ENA
fifo.push => shift_reg[1][55].ENA
fifo.push => shift_reg[1][56].ENA
fifo.push => shift_reg[1][57].ENA
fifo.push => shift_reg[1][58].ENA
fifo.push => shift_reg[1][59].ENA
fifo.push => shift_reg[1][60].ENA
fifo.push => shift_reg[1][61].ENA
fifo.push => shift_reg[1][62].ENA
fifo.push => shift_reg[1][63].ENA
fifo.push => shift_reg[1][64].ENA
fifo.push => shift_reg[1][65].ENA
fifo.push => shift_reg[1][66].ENA
fifo.push => shift_reg[1][67].ENA
fifo.push => shift_reg[1][68].ENA
fifo.push => shift_reg[1][69].ENA
fifo.push => shift_reg[1][70].ENA
fifo.push => shift_reg[1][71].ENA
fifo.push => shift_reg[1][72].ENA
fifo.push => shift_reg[1][73].ENA
fifo.push => shift_reg[1][74].ENA
fifo.push => shift_reg[1][75].ENA
fifo.push => shift_reg[1][76].ENA
fifo.push => shift_reg[1][77].ENA
fifo.push => shift_reg[1][78].ENA
fifo.push => shift_reg[1][79].ENA
fifo.push => shift_reg[1][80].ENA
fifo.push => shift_reg[1][81].ENA
fifo.push => shift_reg[1][82].ENA
fifo.push => shift_reg[1][83].ENA
fifo.push => shift_reg[1][84].ENA
fifo.push => shift_reg[1][85].ENA
fifo.push => shift_reg[1][86].ENA
fifo.push => shift_reg[1][87].ENA
fifo.push => shift_reg[1][88].ENA
fifo.push => shift_reg[1][89].ENA
fifo.push => shift_reg[1][90].ENA
fifo.push => shift_reg[1][91].ENA
fifo.push => shift_reg[1][92].ENA
fifo.push => shift_reg[1][93].ENA
fifo.push => shift_reg[1][94].ENA
fifo.push => shift_reg[1][95].ENA
fifo.push => shift_reg[1][96].ENA
fifo.push => shift_reg[1][97].ENA
fifo.push => shift_reg[1][98].ENA
fifo.push => shift_reg[1][99].ENA
fifo.push => shift_reg[1][100].ENA
fifo.push => shift_reg[1][101].ENA
fifo.push => shift_reg[1][102].ENA
fifo.push => shift_reg[1][103].ENA
fifo.push => shift_reg[1][104].ENA
fifo.push => shift_reg[1][105].ENA
fifo.push => shift_reg[1][106].ENA
fifo.push => shift_reg[1][107].ENA
fifo.push => shift_reg[2][0].ENA
fifo.push => shift_reg[2][1].ENA
fifo.push => shift_reg[2][2].ENA
fifo.push => shift_reg[2][3].ENA
fifo.push => shift_reg[2][4].ENA
fifo.push => shift_reg[2][5].ENA
fifo.push => shift_reg[2][6].ENA
fifo.push => shift_reg[2][7].ENA
fifo.push => shift_reg[2][8].ENA
fifo.push => shift_reg[2][9].ENA
fifo.push => shift_reg[2][10].ENA
fifo.push => shift_reg[2][11].ENA
fifo.push => shift_reg[2][12].ENA
fifo.push => shift_reg[2][13].ENA
fifo.push => shift_reg[2][14].ENA
fifo.push => shift_reg[2][15].ENA
fifo.push => shift_reg[2][16].ENA
fifo.push => shift_reg[2][17].ENA
fifo.push => shift_reg[2][18].ENA
fifo.push => shift_reg[2][19].ENA
fifo.push => shift_reg[2][20].ENA
fifo.push => shift_reg[2][21].ENA
fifo.push => shift_reg[2][22].ENA
fifo.push => shift_reg[2][23].ENA
fifo.push => shift_reg[2][24].ENA
fifo.push => shift_reg[2][25].ENA
fifo.push => shift_reg[2][26].ENA
fifo.push => shift_reg[2][27].ENA
fifo.push => shift_reg[2][28].ENA
fifo.push => shift_reg[2][29].ENA
fifo.push => shift_reg[2][30].ENA
fifo.push => shift_reg[2][31].ENA
fifo.push => shift_reg[2][32].ENA
fifo.push => shift_reg[2][33].ENA
fifo.push => shift_reg[2][34].ENA
fifo.push => shift_reg[2][35].ENA
fifo.push => shift_reg[2][36].ENA
fifo.push => shift_reg[2][37].ENA
fifo.push => shift_reg[2][38].ENA
fifo.push => shift_reg[2][39].ENA
fifo.push => shift_reg[2][40].ENA
fifo.push => shift_reg[2][41].ENA
fifo.push => shift_reg[2][42].ENA
fifo.push => shift_reg[2][43].ENA
fifo.push => shift_reg[2][44].ENA
fifo.push => shift_reg[2][45].ENA
fifo.push => shift_reg[2][46].ENA
fifo.push => shift_reg[2][47].ENA
fifo.push => shift_reg[2][48].ENA
fifo.push => shift_reg[2][49].ENA
fifo.push => shift_reg[2][50].ENA
fifo.push => shift_reg[2][51].ENA
fifo.push => shift_reg[2][52].ENA
fifo.push => shift_reg[2][53].ENA
fifo.push => shift_reg[2][54].ENA
fifo.push => shift_reg[2][55].ENA
fifo.push => shift_reg[2][56].ENA
fifo.push => shift_reg[2][57].ENA
fifo.push => shift_reg[2][58].ENA
fifo.push => shift_reg[2][59].ENA
fifo.push => shift_reg[2][60].ENA
fifo.push => shift_reg[2][61].ENA
fifo.push => shift_reg[2][62].ENA
fifo.push => shift_reg[2][63].ENA
fifo.push => shift_reg[2][64].ENA
fifo.push => shift_reg[2][65].ENA
fifo.push => shift_reg[2][66].ENA
fifo.push => shift_reg[2][67].ENA
fifo.push => shift_reg[2][68].ENA
fifo.push => shift_reg[2][69].ENA
fifo.push => shift_reg[2][70].ENA
fifo.push => shift_reg[2][71].ENA
fifo.push => shift_reg[2][72].ENA
fifo.push => shift_reg[2][73].ENA
fifo.push => shift_reg[2][74].ENA
fifo.push => shift_reg[2][75].ENA
fifo.push => shift_reg[2][76].ENA
fifo.push => shift_reg[2][77].ENA
fifo.push => shift_reg[2][78].ENA
fifo.push => shift_reg[2][79].ENA
fifo.push => shift_reg[2][80].ENA
fifo.push => shift_reg[2][81].ENA
fifo.push => shift_reg[2][82].ENA
fifo.push => shift_reg[2][83].ENA
fifo.push => shift_reg[2][84].ENA
fifo.push => shift_reg[2][85].ENA
fifo.push => shift_reg[2][86].ENA
fifo.push => shift_reg[2][87].ENA
fifo.push => shift_reg[2][88].ENA
fifo.push => shift_reg[2][89].ENA
fifo.push => shift_reg[2][90].ENA
fifo.push => shift_reg[2][91].ENA
fifo.push => shift_reg[2][92].ENA
fifo.push => shift_reg[2][93].ENA
fifo.push => shift_reg[2][94].ENA
fifo.push => shift_reg[2][95].ENA
fifo.push => shift_reg[2][96].ENA
fifo.push => shift_reg[2][97].ENA
fifo.push => shift_reg[2][98].ENA
fifo.push => shift_reg[2][99].ENA
fifo.push => shift_reg[2][100].ENA
fifo.push => shift_reg[2][101].ENA
fifo.push => shift_reg[2][102].ENA
fifo.push => shift_reg[2][103].ENA
fifo.push => shift_reg[2][104].ENA
fifo.push => shift_reg[2][105].ENA
fifo.push => shift_reg[2][106].ENA
fifo.push => shift_reg[2][107].ENA
fifo.push => shift_reg[3][0].ENA
fifo.push => shift_reg[3][1].ENA
fifo.push => shift_reg[3][2].ENA
fifo.push => shift_reg[3][3].ENA
fifo.push => shift_reg[3][4].ENA
fifo.push => shift_reg[3][5].ENA
fifo.push => shift_reg[3][6].ENA
fifo.push => shift_reg[3][7].ENA
fifo.push => shift_reg[3][8].ENA
fifo.push => shift_reg[3][9].ENA
fifo.push => shift_reg[3][10].ENA
fifo.push => shift_reg[3][11].ENA
fifo.push => shift_reg[3][12].ENA
fifo.push => shift_reg[3][13].ENA
fifo.push => shift_reg[3][14].ENA
fifo.push => shift_reg[3][15].ENA
fifo.push => shift_reg[3][16].ENA
fifo.push => shift_reg[3][17].ENA
fifo.push => shift_reg[3][18].ENA
fifo.push => shift_reg[3][19].ENA
fifo.push => shift_reg[3][20].ENA
fifo.push => shift_reg[3][21].ENA
fifo.push => shift_reg[3][22].ENA
fifo.push => shift_reg[3][23].ENA
fifo.push => shift_reg[3][24].ENA
fifo.push => shift_reg[3][25].ENA
fifo.push => shift_reg[3][26].ENA
fifo.push => shift_reg[3][27].ENA
fifo.push => shift_reg[3][28].ENA
fifo.push => shift_reg[3][29].ENA
fifo.push => shift_reg[3][30].ENA
fifo.push => shift_reg[3][31].ENA
fifo.push => shift_reg[3][32].ENA
fifo.push => shift_reg[3][33].ENA
fifo.push => shift_reg[3][34].ENA
fifo.push => shift_reg[3][35].ENA
fifo.push => shift_reg[3][36].ENA
fifo.push => shift_reg[3][37].ENA
fifo.push => shift_reg[3][38].ENA
fifo.push => shift_reg[3][39].ENA
fifo.push => shift_reg[3][40].ENA
fifo.push => shift_reg[3][41].ENA
fifo.push => shift_reg[3][42].ENA
fifo.push => shift_reg[3][43].ENA
fifo.push => shift_reg[3][44].ENA
fifo.push => shift_reg[3][45].ENA
fifo.push => shift_reg[3][46].ENA
fifo.push => shift_reg[3][47].ENA
fifo.push => shift_reg[3][48].ENA
fifo.push => shift_reg[3][49].ENA
fifo.push => shift_reg[3][50].ENA
fifo.push => shift_reg[3][51].ENA
fifo.push => shift_reg[3][52].ENA
fifo.push => shift_reg[3][53].ENA
fifo.push => shift_reg[3][54].ENA
fifo.push => shift_reg[3][55].ENA
fifo.push => shift_reg[3][56].ENA
fifo.push => shift_reg[3][57].ENA
fifo.push => shift_reg[3][58].ENA
fifo.push => shift_reg[3][59].ENA
fifo.push => shift_reg[3][60].ENA
fifo.push => shift_reg[3][61].ENA
fifo.push => shift_reg[3][62].ENA
fifo.push => shift_reg[3][63].ENA
fifo.push => shift_reg[3][64].ENA
fifo.push => shift_reg[3][65].ENA
fifo.push => shift_reg[3][66].ENA
fifo.push => shift_reg[3][67].ENA
fifo.push => shift_reg[3][68].ENA
fifo.push => shift_reg[3][69].ENA
fifo.push => shift_reg[3][70].ENA
fifo.push => shift_reg[3][71].ENA
fifo.push => shift_reg[3][72].ENA
fifo.push => shift_reg[3][73].ENA
fifo.push => shift_reg[3][74].ENA
fifo.push => shift_reg[3][75].ENA
fifo.push => shift_reg[3][76].ENA
fifo.push => shift_reg[3][77].ENA
fifo.push => shift_reg[3][78].ENA
fifo.push => shift_reg[3][79].ENA
fifo.push => shift_reg[3][80].ENA
fifo.push => shift_reg[3][81].ENA
fifo.push => shift_reg[3][82].ENA
fifo.push => shift_reg[3][83].ENA
fifo.push => shift_reg[3][84].ENA
fifo.push => shift_reg[3][85].ENA
fifo.push => shift_reg[3][86].ENA
fifo.push => shift_reg[3][87].ENA
fifo.push => shift_reg[3][88].ENA
fifo.push => shift_reg[3][89].ENA
fifo.push => shift_reg[3][90].ENA
fifo.push => shift_reg[3][91].ENA
fifo.push => shift_reg[3][92].ENA
fifo.push => shift_reg[3][93].ENA
fifo.push => shift_reg[3][94].ENA
fifo.push => shift_reg[3][95].ENA
fifo.push => shift_reg[3][96].ENA
fifo.push => shift_reg[3][97].ENA
fifo.push => shift_reg[3][98].ENA
fifo.push => shift_reg[3][99].ENA
fifo.push => shift_reg[3][100].ENA
fifo.push => shift_reg[3][101].ENA
fifo.push => shift_reg[3][102].ENA
fifo.push => shift_reg[3][103].ENA
fifo.push => shift_reg[3][104].ENA
fifo.push => shift_reg[3][105].ENA
fifo.push => shift_reg[3][106].ENA
fifo.push => shift_reg[3][107].ENA


|lab6|riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:attributes_fifo
clk => shift_reg.we_a.CLK
clk => shift_reg.waddr_a[0].CLK
clk => shift_reg.data_a[6].CLK
clk => shift_reg.data_a[5].CLK
clk => shift_reg.data_a[4].CLK
clk => shift_reg.data_a[3].CLK
clk => shift_reg.data_a[2].CLK
clk => shift_reg.data_a[1].CLK
clk => shift_reg.data_a[0].CLK
clk => more_than_one.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => fifo.valid~reg0.CLK
clk => fifo.full~reg0.CLK
clk => fifo.early_full~reg0.CLK
clk => read_index[0].CLK
clk => write_index[0].CLK
clk => shift_reg.CLK0
rst => write_index.OUTPUTSELECT
rst => read_index.OUTPUTSELECT
rst => early_full.OUTPUTSELECT
rst => full.OUTPUTSELECT
rst => valid.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => more_than_one.OUTPUTSELECT
fifo.empty <= <GND>
fifo.full <= fifo.full~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.early_full <= fifo.early_full~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.valid <= fifo.valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.early_valid <= early_valid.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[0] <= shift_reg.DATAOUT
fifo.data_out[1] <= shift_reg.DATAOUT1
fifo.data_out[2] <= shift_reg.DATAOUT2
fifo.data_out[3] <= shift_reg.DATAOUT3
fifo.data_out[4] <= shift_reg.DATAOUT4
fifo.data_out[5] <= shift_reg.DATAOUT5
fifo.data_out[6] <= shift_reg.DATAOUT6
fifo.data_in[0] => shift_reg.data_a[0].DATAIN
fifo.data_in[0] => shift_reg.DATAIN
fifo.data_in[1] => shift_reg.data_a[1].DATAIN
fifo.data_in[1] => shift_reg.DATAIN1
fifo.data_in[2] => shift_reg.data_a[2].DATAIN
fifo.data_in[2] => shift_reg.DATAIN2
fifo.data_in[3] => shift_reg.data_a[3].DATAIN
fifo.data_in[3] => shift_reg.DATAIN3
fifo.data_in[4] => shift_reg.data_a[4].DATAIN
fifo.data_in[4] => shift_reg.DATAIN4
fifo.data_in[5] => shift_reg.data_a[5].DATAIN
fifo.data_in[5] => shift_reg.DATAIN5
fifo.data_in[6] => shift_reg.data_a[6].DATAIN
fifo.data_in[6] => shift_reg.DATAIN6
fifo.pop => read_index.OUTPUTSELECT
fifo.pop => early_full.OUTPUTSELECT
fifo.pop => full.OUTPUTSELECT
fifo.pop => always4.IN1
fifo.pop => always6.IN0
fifo.pop => early_valid.IN1
fifo.pop => always2.IN0
fifo.push => write_index.OUTPUTSELECT
fifo.push => always2.IN1
fifo.push => valid.OUTPUTSELECT
fifo.push => early_valid.IN1
fifo.push => shift_reg.we_a.DATAIN
fifo.push => always6.IN1
fifo.push => shift_reg.WE


|lab6|riscv:processor|load_store_unit:load_store_unit_block|dbram:d_bram
clk => ls.data_valid~reg0.CLK
rst => data_valid.OUTPUTSELECT
ls_inputs.data_in[0] => data_bram.data_in[0].DATAIN
ls_inputs.data_in[1] => data_bram.data_in[1].DATAIN
ls_inputs.data_in[2] => data_bram.data_in[2].DATAIN
ls_inputs.data_in[3] => data_bram.data_in[3].DATAIN
ls_inputs.data_in[4] => data_bram.data_in[4].DATAIN
ls_inputs.data_in[5] => data_bram.data_in[5].DATAIN
ls_inputs.data_in[6] => data_bram.data_in[6].DATAIN
ls_inputs.data_in[7] => data_bram.data_in[7].DATAIN
ls_inputs.data_in[8] => data_bram.data_in[8].DATAIN
ls_inputs.data_in[9] => data_bram.data_in[9].DATAIN
ls_inputs.data_in[10] => data_bram.data_in[10].DATAIN
ls_inputs.data_in[11] => data_bram.data_in[11].DATAIN
ls_inputs.data_in[12] => data_bram.data_in[12].DATAIN
ls_inputs.data_in[13] => data_bram.data_in[13].DATAIN
ls_inputs.data_in[14] => data_bram.data_in[14].DATAIN
ls_inputs.data_in[15] => data_bram.data_in[15].DATAIN
ls_inputs.data_in[16] => data_bram.data_in[16].DATAIN
ls_inputs.data_in[17] => data_bram.data_in[17].DATAIN
ls_inputs.data_in[18] => data_bram.data_in[18].DATAIN
ls_inputs.data_in[19] => data_bram.data_in[19].DATAIN
ls_inputs.data_in[20] => data_bram.data_in[20].DATAIN
ls_inputs.data_in[21] => data_bram.data_in[21].DATAIN
ls_inputs.data_in[22] => data_bram.data_in[22].DATAIN
ls_inputs.data_in[23] => data_bram.data_in[23].DATAIN
ls_inputs.data_in[24] => data_bram.data_in[24].DATAIN
ls_inputs.data_in[25] => data_bram.data_in[25].DATAIN
ls_inputs.data_in[26] => data_bram.data_in[26].DATAIN
ls_inputs.data_in[27] => data_bram.data_in[27].DATAIN
ls_inputs.data_in[28] => data_bram.data_in[28].DATAIN
ls_inputs.data_in[29] => data_bram.data_in[29].DATAIN
ls_inputs.data_in[30] => data_bram.data_in[30].DATAIN
ls_inputs.data_in[31] => data_bram.data_in[31].DATAIN
ls_inputs.be[0] => data_bram.be[0].DATAIN
ls_inputs.be[1] => data_bram.be[1].DATAIN
ls_inputs.be[2] => data_bram.be[2].DATAIN
ls_inputs.be[3] => data_bram.be[3].DATAIN
ls_inputs.store => ~NO_FANOUT~
ls_inputs.load => always0.IN0
ls_inputs.addr[0] => ~NO_FANOUT~
ls_inputs.addr[1] => ~NO_FANOUT~
ls_inputs.addr[2] => data_bram.addr[0].DATAIN
ls_inputs.addr[3] => data_bram.addr[1].DATAIN
ls_inputs.addr[4] => data_bram.addr[2].DATAIN
ls_inputs.addr[5] => data_bram.addr[3].DATAIN
ls_inputs.addr[6] => data_bram.addr[4].DATAIN
ls_inputs.addr[7] => data_bram.addr[5].DATAIN
ls_inputs.addr[8] => data_bram.addr[6].DATAIN
ls_inputs.addr[9] => data_bram.addr[7].DATAIN
ls_inputs.addr[10] => data_bram.addr[8].DATAIN
ls_inputs.addr[11] => data_bram.addr[9].DATAIN
ls_inputs.addr[12] => data_bram.addr[10].DATAIN
ls_inputs.addr[13] => data_bram.addr[11].DATAIN
ls_inputs.addr[14] => data_bram.addr[12].DATAIN
ls_inputs.addr[15] => data_bram.addr[13].DATAIN
ls_inputs.addr[16] => data_bram.addr[14].DATAIN
ls_inputs.addr[17] => data_bram.addr[15].DATAIN
ls_inputs.addr[18] => data_bram.addr[16].DATAIN
ls_inputs.addr[19] => data_bram.addr[17].DATAIN
ls_inputs.addr[20] => data_bram.addr[18].DATAIN
ls_inputs.addr[21] => data_bram.addr[19].DATAIN
ls_inputs.addr[22] => data_bram.addr[20].DATAIN
ls_inputs.addr[23] => data_bram.addr[21].DATAIN
ls_inputs.addr[24] => data_bram.addr[22].DATAIN
ls_inputs.addr[25] => data_bram.addr[23].DATAIN
ls_inputs.addr[26] => data_bram.addr[24].DATAIN
ls_inputs.addr[27] => data_bram.addr[25].DATAIN
ls_inputs.addr[28] => data_bram.addr[26].DATAIN
ls_inputs.addr[29] => data_bram.addr[27].DATAIN
ls_inputs.addr[30] => data_bram.addr[28].DATAIN
ls_inputs.addr[31] => data_bram.addr[29].DATAIN
ls.ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
ls.data_valid <= ls.data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
ls.new_request => always0.IN1
ls.new_request => data_bram.en.DATAIN
ls.ack => ready.IN1
ls.ack => data_valid.OUTPUTSELECT
data_out[0] <= data_bram.data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_bram.data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_bram.data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_bram.data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_bram.data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_bram.data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_bram.data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_bram.data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_bram.data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_bram.data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_bram.data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_bram.data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_bram.data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_bram.data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_bram.data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_bram.data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_bram.data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_bram.data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_bram.data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_bram.data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_bram.data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_bram.data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_bram.data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_bram.data_out[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_bram.data_out[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_bram.data_out[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_bram.data_out[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_bram.data_out[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_bram.data_out[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_bram.data_out[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_bram.data_out[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_bram.data_out[31].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_out[0] => data_out[0].DATAIN
data_bram.data_out[1] => data_out[1].DATAIN
data_bram.data_out[2] => data_out[2].DATAIN
data_bram.data_out[3] => data_out[3].DATAIN
data_bram.data_out[4] => data_out[4].DATAIN
data_bram.data_out[5] => data_out[5].DATAIN
data_bram.data_out[6] => data_out[6].DATAIN
data_bram.data_out[7] => data_out[7].DATAIN
data_bram.data_out[8] => data_out[8].DATAIN
data_bram.data_out[9] => data_out[9].DATAIN
data_bram.data_out[10] => data_out[10].DATAIN
data_bram.data_out[11] => data_out[11].DATAIN
data_bram.data_out[12] => data_out[12].DATAIN
data_bram.data_out[13] => data_out[13].DATAIN
data_bram.data_out[14] => data_out[14].DATAIN
data_bram.data_out[15] => data_out[15].DATAIN
data_bram.data_out[16] => data_out[16].DATAIN
data_bram.data_out[17] => data_out[17].DATAIN
data_bram.data_out[18] => data_out[18].DATAIN
data_bram.data_out[19] => data_out[19].DATAIN
data_bram.data_out[20] => data_out[20].DATAIN
data_bram.data_out[21] => data_out[21].DATAIN
data_bram.data_out[22] => data_out[22].DATAIN
data_bram.data_out[23] => data_out[23].DATAIN
data_bram.data_out[24] => data_out[24].DATAIN
data_bram.data_out[25] => data_out[25].DATAIN
data_bram.data_out[26] => data_out[26].DATAIN
data_bram.data_out[27] => data_out[27].DATAIN
data_bram.data_out[28] => data_out[28].DATAIN
data_bram.data_out[29] => data_out[29].DATAIN
data_bram.data_out[30] => data_out[30].DATAIN
data_bram.data_out[31] => data_out[31].DATAIN
data_bram.data_in[0] <= ls_inputs.data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[1] <= ls_inputs.data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[2] <= ls_inputs.data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[3] <= ls_inputs.data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[4] <= ls_inputs.data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[5] <= ls_inputs.data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[6] <= ls_inputs.data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[7] <= ls_inputs.data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[8] <= ls_inputs.data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[9] <= ls_inputs.data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[10] <= ls_inputs.data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[11] <= ls_inputs.data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[12] <= ls_inputs.data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[13] <= ls_inputs.data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[14] <= ls_inputs.data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[15] <= ls_inputs.data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[16] <= ls_inputs.data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[17] <= ls_inputs.data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[18] <= ls_inputs.data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[19] <= ls_inputs.data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[20] <= ls_inputs.data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[21] <= ls_inputs.data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[22] <= ls_inputs.data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[23] <= ls_inputs.data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[24] <= ls_inputs.data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[25] <= ls_inputs.data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[26] <= ls_inputs.data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[27] <= ls_inputs.data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[28] <= ls_inputs.data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[29] <= ls_inputs.data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[30] <= ls_inputs.data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_bram.data_in[31] <= ls_inputs.data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_bram.be[0] <= ls_inputs.be[0].DB_MAX_OUTPUT_PORT_TYPE
data_bram.be[1] <= ls_inputs.be[1].DB_MAX_OUTPUT_PORT_TYPE
data_bram.be[2] <= ls_inputs.be[2].DB_MAX_OUTPUT_PORT_TYPE
data_bram.be[3] <= ls_inputs.be[3].DB_MAX_OUTPUT_PORT_TYPE
data_bram.en <= ls.new_request.DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[0] <= ls_inputs.addr[2].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[1] <= ls_inputs.addr[3].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[2] <= ls_inputs.addr[4].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[3] <= ls_inputs.addr[5].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[4] <= ls_inputs.addr[6].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[5] <= ls_inputs.addr[7].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[6] <= ls_inputs.addr[8].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[7] <= ls_inputs.addr[9].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[8] <= ls_inputs.addr[10].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[9] <= ls_inputs.addr[11].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[10] <= ls_inputs.addr[12].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[11] <= ls_inputs.addr[13].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[12] <= ls_inputs.addr[14].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[13] <= ls_inputs.addr[15].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[14] <= ls_inputs.addr[16].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[15] <= ls_inputs.addr[17].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[16] <= ls_inputs.addr[18].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[17] <= ls_inputs.addr[19].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[18] <= ls_inputs.addr[20].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[19] <= ls_inputs.addr[21].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[20] <= ls_inputs.addr[22].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[21] <= ls_inputs.addr[23].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[22] <= ls_inputs.addr[24].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[23] <= ls_inputs.addr[25].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[24] <= ls_inputs.addr[26].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[25] <= ls_inputs.addr[27].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[26] <= ls_inputs.addr[28].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[27] <= ls_inputs.addr[29].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[28] <= ls_inputs.addr[30].DB_MAX_OUTPUT_PORT_TYPE
data_bram.addr[29] <= ls_inputs.addr[31].DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus
clk => flipflop:address_in0.clock
clk => flipflop:data_in0.clock
clk => flipflop:rnw0.clock
clk => flipflop:be0.clock
clk => flipflop:data_out0.clock
clk => PS~1.DATAIN
rst => PS.OUTPUTSELECT
rst => PS.OUTPUTSELECT
rst => PS.OUTPUTSELECT
rst => PS.OUTPUTSELECT
rst => flipflop:address_in0.rst
rst => flipflop:data_in0.rst
rst => flipflop:rnw0.rst
rst => flipflop:be0.rst
rst => flipflop:data_out0.rst
addr[0] <= flipflop:address_in0.Q[0]
addr[1] <= flipflop:address_in0.Q[1]
addr[2] <= flipflop:address_in0.Q[2]
addr[3] <= flipflop:address_in0.Q[3]
addr[4] <= flipflop:address_in0.Q[4]
addr[5] <= flipflop:address_in0.Q[5]
addr[6] <= flipflop:address_in0.Q[6]
addr[7] <= flipflop:address_in0.Q[7]
addr[8] <= flipflop:address_in0.Q[8]
addr[9] <= flipflop:address_in0.Q[9]
addr[10] <= flipflop:address_in0.Q[10]
addr[11] <= flipflop:address_in0.Q[11]
addr[12] <= flipflop:address_in0.Q[12]
addr[13] <= flipflop:address_in0.Q[13]
addr[14] <= flipflop:address_in0.Q[14]
addr[15] <= flipflop:address_in0.Q[15]
addr[16] <= flipflop:address_in0.Q[16]
addr[17] <= flipflop:address_in0.Q[17]
addr[18] <= flipflop:address_in0.Q[18]
addr[19] <= flipflop:address_in0.Q[19]
addr[20] <= flipflop:address_in0.Q[20]
addr[21] <= flipflop:address_in0.Q[21]
addr[22] <= flipflop:address_in0.Q[22]
addr[23] <= flipflop:address_in0.Q[23]
addr[24] <= flipflop:address_in0.Q[24]
addr[25] <= flipflop:address_in0.Q[25]
addr[26] <= flipflop:address_in0.Q[26]
addr[27] <= flipflop:address_in0.Q[27]
addr[28] <= flipflop:address_in0.Q[28]
addr[29] <= flipflop:address_in0.Q[29]
addr[30] <= flipflop:address_in0.Q[30]
addr[31] <= flipflop:address_in0.Q[31]
avread <= avread$latch.DB_MAX_OUTPUT_PORT_TYPE
avwrite <= avwrite$latch.DB_MAX_OUTPUT_PORT_TYPE
byteenable[0] <= flipflop:be0.Q[0]
byteenable[1] <= flipflop:be0.Q[1]
byteenable[2] <= flipflop:be0.Q[2]
byteenable[3] <= flipflop:be0.Q[3]
readdata[0] => flipflop:data_out0.D[0]
readdata[1] => flipflop:data_out0.D[1]
readdata[2] => flipflop:data_out0.D[2]
readdata[3] => flipflop:data_out0.D[3]
readdata[4] => flipflop:data_out0.D[4]
readdata[5] => flipflop:data_out0.D[5]
readdata[6] => flipflop:data_out0.D[6]
readdata[7] => flipflop:data_out0.D[7]
readdata[8] => flipflop:data_out0.D[8]
readdata[9] => flipflop:data_out0.D[9]
readdata[10] => flipflop:data_out0.D[10]
readdata[11] => flipflop:data_out0.D[11]
readdata[12] => flipflop:data_out0.D[12]
readdata[13] => flipflop:data_out0.D[13]
readdata[14] => flipflop:data_out0.D[14]
readdata[15] => flipflop:data_out0.D[15]
readdata[16] => flipflop:data_out0.D[16]
readdata[17] => flipflop:data_out0.D[17]
readdata[18] => flipflop:data_out0.D[18]
readdata[19] => flipflop:data_out0.D[19]
readdata[20] => flipflop:data_out0.D[20]
readdata[21] => flipflop:data_out0.D[21]
readdata[22] => flipflop:data_out0.D[22]
readdata[23] => flipflop:data_out0.D[23]
readdata[24] => flipflop:data_out0.D[24]
readdata[25] => flipflop:data_out0.D[25]
readdata[26] => flipflop:data_out0.D[26]
readdata[27] => flipflop:data_out0.D[27]
readdata[28] => flipflop:data_out0.D[28]
readdata[29] => flipflop:data_out0.D[29]
readdata[30] => flipflop:data_out0.D[30]
readdata[31] => flipflop:data_out0.D[31]
writedata[0] <= flipflop:data_in0.Q[0]
writedata[1] <= flipflop:data_in0.Q[1]
writedata[2] <= flipflop:data_in0.Q[2]
writedata[3] <= flipflop:data_in0.Q[3]
writedata[4] <= flipflop:data_in0.Q[4]
writedata[5] <= flipflop:data_in0.Q[5]
writedata[6] <= flipflop:data_in0.Q[6]
writedata[7] <= flipflop:data_in0.Q[7]
writedata[8] <= flipflop:data_in0.Q[8]
writedata[9] <= flipflop:data_in0.Q[9]
writedata[10] <= flipflop:data_in0.Q[10]
writedata[11] <= flipflop:data_in0.Q[11]
writedata[12] <= flipflop:data_in0.Q[12]
writedata[13] <= flipflop:data_in0.Q[13]
writedata[14] <= flipflop:data_in0.Q[14]
writedata[15] <= flipflop:data_in0.Q[15]
writedata[16] <= flipflop:data_in0.Q[16]
writedata[17] <= flipflop:data_in0.Q[17]
writedata[18] <= flipflop:data_in0.Q[18]
writedata[19] <= flipflop:data_in0.Q[19]
writedata[20] <= flipflop:data_in0.Q[20]
writedata[21] <= flipflop:data_in0.Q[21]
writedata[22] <= flipflop:data_in0.Q[22]
writedata[23] <= flipflop:data_in0.Q[23]
writedata[24] <= flipflop:data_in0.Q[24]
writedata[25] <= flipflop:data_in0.Q[25]
writedata[26] <= flipflop:data_in0.Q[26]
writedata[27] <= flipflop:data_in0.Q[27]
writedata[28] <= flipflop:data_in0.Q[28]
writedata[29] <= flipflop:data_in0.Q[29]
writedata[30] <= flipflop:data_in0.Q[30]
writedata[31] <= flipflop:data_in0.Q[31]
waitrequest => Selector4.IN2
waitrequest => Selector6.IN3
waitrequest => NS.OUTPUTSELECT
waitrequest => NS.OUTPUTSELECT
waitrequest => Selector5.IN1
waitrequest => flipflop:data_out0.enable
readdatavalid => ~NO_FANOUT~
writeresponsevalid => ~NO_FANOUT~
addr_in[0] => flipflop:address_in0.D[0]
addr_in[1] => flipflop:address_in0.D[1]
addr_in[2] => flipflop:address_in0.D[2]
addr_in[3] => flipflop:address_in0.D[3]
addr_in[4] => flipflop:address_in0.D[4]
addr_in[5] => flipflop:address_in0.D[5]
addr_in[6] => flipflop:address_in0.D[6]
addr_in[7] => flipflop:address_in0.D[7]
addr_in[8] => flipflop:address_in0.D[8]
addr_in[9] => flipflop:address_in0.D[9]
addr_in[10] => flipflop:address_in0.D[10]
addr_in[11] => flipflop:address_in0.D[11]
addr_in[12] => flipflop:address_in0.D[12]
addr_in[13] => flipflop:address_in0.D[13]
addr_in[14] => flipflop:address_in0.D[14]
addr_in[15] => flipflop:address_in0.D[15]
addr_in[16] => flipflop:address_in0.D[16]
addr_in[17] => flipflop:address_in0.D[17]
addr_in[18] => flipflop:address_in0.D[18]
addr_in[19] => flipflop:address_in0.D[19]
addr_in[20] => flipflop:address_in0.D[20]
addr_in[21] => flipflop:address_in0.D[21]
addr_in[22] => flipflop:address_in0.D[22]
addr_in[23] => flipflop:address_in0.D[23]
addr_in[24] => flipflop:address_in0.D[24]
addr_in[25] => flipflop:address_in0.D[25]
addr_in[26] => flipflop:address_in0.D[26]
addr_in[27] => flipflop:address_in0.D[27]
addr_in[28] => flipflop:address_in0.D[28]
addr_in[29] => flipflop:address_in0.D[29]
addr_in[30] => flipflop:address_in0.D[30]
addr_in[31] => flipflop:address_in0.D[31]
data_in[0] => flipflop:data_in0.D[0]
data_in[1] => flipflop:data_in0.D[1]
data_in[2] => flipflop:data_in0.D[2]
data_in[3] => flipflop:data_in0.D[3]
data_in[4] => flipflop:data_in0.D[4]
data_in[5] => flipflop:data_in0.D[5]
data_in[6] => flipflop:data_in0.D[6]
data_in[7] => flipflop:data_in0.D[7]
data_in[8] => flipflop:data_in0.D[8]
data_in[9] => flipflop:data_in0.D[9]
data_in[10] => flipflop:data_in0.D[10]
data_in[11] => flipflop:data_in0.D[11]
data_in[12] => flipflop:data_in0.D[12]
data_in[13] => flipflop:data_in0.D[13]
data_in[14] => flipflop:data_in0.D[14]
data_in[15] => flipflop:data_in0.D[15]
data_in[16] => flipflop:data_in0.D[16]
data_in[17] => flipflop:data_in0.D[17]
data_in[18] => flipflop:data_in0.D[18]
data_in[19] => flipflop:data_in0.D[19]
data_in[20] => flipflop:data_in0.D[20]
data_in[21] => flipflop:data_in0.D[21]
data_in[22] => flipflop:data_in0.D[22]
data_in[23] => flipflop:data_in0.D[23]
data_in[24] => flipflop:data_in0.D[24]
data_in[25] => flipflop:data_in0.D[25]
data_in[26] => flipflop:data_in0.D[26]
data_in[27] => flipflop:data_in0.D[27]
data_in[28] => flipflop:data_in0.D[28]
data_in[29] => flipflop:data_in0.D[29]
data_in[30] => flipflop:data_in0.D[30]
data_in[31] => flipflop:data_in0.D[31]
data_out[0] <= flipflop:data_out0.Q[0]
data_out[1] <= flipflop:data_out0.Q[1]
data_out[2] <= flipflop:data_out0.Q[2]
data_out[3] <= flipflop:data_out0.Q[3]
data_out[4] <= flipflop:data_out0.Q[4]
data_out[5] <= flipflop:data_out0.Q[5]
data_out[6] <= flipflop:data_out0.Q[6]
data_out[7] <= flipflop:data_out0.Q[7]
data_out[8] <= flipflop:data_out0.Q[8]
data_out[9] <= flipflop:data_out0.Q[9]
data_out[10] <= flipflop:data_out0.Q[10]
data_out[11] <= flipflop:data_out0.Q[11]
data_out[12] <= flipflop:data_out0.Q[12]
data_out[13] <= flipflop:data_out0.Q[13]
data_out[14] <= flipflop:data_out0.Q[14]
data_out[15] <= flipflop:data_out0.Q[15]
data_out[16] <= flipflop:data_out0.Q[16]
data_out[17] <= flipflop:data_out0.Q[17]
data_out[18] <= flipflop:data_out0.Q[18]
data_out[19] <= flipflop:data_out0.Q[19]
data_out[20] <= flipflop:data_out0.Q[20]
data_out[21] <= flipflop:data_out0.Q[21]
data_out[22] <= flipflop:data_out0.Q[22]
data_out[23] <= flipflop:data_out0.Q[23]
data_out[24] <= flipflop:data_out0.Q[24]
data_out[25] <= flipflop:data_out0.Q[25]
data_out[26] <= flipflop:data_out0.Q[26]
data_out[27] <= flipflop:data_out0.Q[27]
data_out[28] <= flipflop:data_out0.Q[28]
data_out[29] <= flipflop:data_out0.Q[29]
data_out[30] <= flipflop:data_out0.Q[30]
data_out[31] <= flipflop:data_out0.Q[31]
data_valid <= data_valid$latch.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready$latch.DB_MAX_OUTPUT_PORT_TYPE
new_request => Selector4.IN3
new_request => flipflop:address_in0.enable
new_request => flipflop:data_in0.enable
new_request => flipflop:rnw0.enable
new_request => flipflop:be0.enable
new_request => Selector3.IN1
rnw => flipflop:rnw0.D[0]
be[0] => flipflop:be0.D[0]
be[1] => flipflop:be0.D[1]
be[2] => flipflop:be0.D[2]
be[3] => flipflop:be0.D[3]
data_ack => Selector3.IN3
data_ack => Selector6.IN1


|lab6|riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
enable => Q[31]~reg0.ENA
enable => Q[30]~reg0.ENA
enable => Q[29]~reg0.ENA
enable => Q[28]~reg0.ENA
enable => Q[27]~reg0.ENA
enable => Q[26]~reg0.ENA
enable => Q[25]~reg0.ENA
enable => Q[24]~reg0.ENA
enable => Q[23]~reg0.ENA
enable => Q[22]~reg0.ENA
enable => Q[21]~reg0.ENA
enable => Q[20]~reg0.ENA
enable => Q[19]~reg0.ENA
enable => Q[18]~reg0.ENA
enable => Q[17]~reg0.ENA
enable => Q[16]~reg0.ENA
enable => Q[15]~reg0.ENA
enable => Q[14]~reg0.ENA
enable => Q[13]~reg0.ENA
enable => Q[12]~reg0.ENA
enable => Q[11]~reg0.ENA
enable => Q[10]~reg0.ENA
enable => Q[9]~reg0.ENA
enable => Q[8]~reg0.ENA
enable => Q[7]~reg0.ENA
enable => Q[6]~reg0.ENA
enable => Q[5]~reg0.ENA
enable => Q[4]~reg0.ENA
enable => Q[3]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[0]~reg0.ENA
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
enable => Q[31]~reg0.ENA
enable => Q[30]~reg0.ENA
enable => Q[29]~reg0.ENA
enable => Q[28]~reg0.ENA
enable => Q[27]~reg0.ENA
enable => Q[26]~reg0.ENA
enable => Q[25]~reg0.ENA
enable => Q[24]~reg0.ENA
enable => Q[23]~reg0.ENA
enable => Q[22]~reg0.ENA
enable => Q[21]~reg0.ENA
enable => Q[20]~reg0.ENA
enable => Q[19]~reg0.ENA
enable => Q[18]~reg0.ENA
enable => Q[17]~reg0.ENA
enable => Q[16]~reg0.ENA
enable => Q[15]~reg0.ENA
enable => Q[14]~reg0.ENA
enable => Q[13]~reg0.ENA
enable => Q[12]~reg0.ENA
enable => Q[11]~reg0.ENA
enable => Q[10]~reg0.ENA
enable => Q[9]~reg0.ENA
enable => Q[8]~reg0.ENA
enable => Q[7]~reg0.ENA
enable => Q[6]~reg0.ENA
enable => Q[5]~reg0.ENA
enable => Q[4]~reg0.ENA
enable => Q[3]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[0]~reg0.ENA
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:rnw0
clock => Q[0]~reg0.CLK
enable => Q[0]~reg0.ENA
rst => Q[0]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:be0
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
enable => Q[3]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[0]~reg0.ENA
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
enable => Q[31]~reg0.ENA
enable => Q[30]~reg0.ENA
enable => Q[29]~reg0.ENA
enable => Q[28]~reg0.ENA
enable => Q[27]~reg0.ENA
enable => Q[26]~reg0.ENA
enable => Q[25]~reg0.ENA
enable => Q[24]~reg0.ENA
enable => Q[23]~reg0.ENA
enable => Q[22]~reg0.ENA
enable => Q[21]~reg0.ENA
enable => Q[20]~reg0.ENA
enable => Q[19]~reg0.ENA
enable => Q[18]~reg0.ENA
enable => Q[17]~reg0.ENA
enable => Q[16]~reg0.ENA
enable => Q[15]~reg0.ENA
enable => Q[14]~reg0.ENA
enable => Q[13]~reg0.ENA
enable => Q[12]~reg0.ENA
enable => Q[11]~reg0.ENA
enable => Q[10]~reg0.ENA
enable => Q[9]~reg0.ENA
enable => Q[8]~reg0.ENA
enable => Q[7]~reg0.ENA
enable => Q[6]~reg0.ENA
enable => Q[5]~reg0.ENA
enable => Q[4]~reg0.ENA
enable => Q[3]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[0]~reg0.ENA
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:output_fifo
clk => shift_reg.we_a.CLK
clk => shift_reg.waddr_a[0].CLK
clk => shift_reg.data_a[31].CLK
clk => shift_reg.data_a[30].CLK
clk => shift_reg.data_a[29].CLK
clk => shift_reg.data_a[28].CLK
clk => shift_reg.data_a[27].CLK
clk => shift_reg.data_a[26].CLK
clk => shift_reg.data_a[25].CLK
clk => shift_reg.data_a[24].CLK
clk => shift_reg.data_a[23].CLK
clk => shift_reg.data_a[22].CLK
clk => shift_reg.data_a[21].CLK
clk => shift_reg.data_a[20].CLK
clk => shift_reg.data_a[19].CLK
clk => shift_reg.data_a[18].CLK
clk => shift_reg.data_a[17].CLK
clk => shift_reg.data_a[16].CLK
clk => shift_reg.data_a[15].CLK
clk => shift_reg.data_a[14].CLK
clk => shift_reg.data_a[13].CLK
clk => shift_reg.data_a[12].CLK
clk => shift_reg.data_a[11].CLK
clk => shift_reg.data_a[10].CLK
clk => shift_reg.data_a[9].CLK
clk => shift_reg.data_a[8].CLK
clk => shift_reg.data_a[7].CLK
clk => shift_reg.data_a[6].CLK
clk => shift_reg.data_a[5].CLK
clk => shift_reg.data_a[4].CLK
clk => shift_reg.data_a[3].CLK
clk => shift_reg.data_a[2].CLK
clk => shift_reg.data_a[1].CLK
clk => shift_reg.data_a[0].CLK
clk => more_than_one.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => fifo.valid~reg0.CLK
clk => fifo.full~reg0.CLK
clk => fifo.early_full~reg0.CLK
clk => read_index[0].CLK
clk => write_index[0].CLK
clk => shift_reg.CLK0
rst => write_index.OUTPUTSELECT
rst => read_index.OUTPUTSELECT
rst => early_full.OUTPUTSELECT
rst => full.OUTPUTSELECT
rst => valid.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => more_than_one.OUTPUTSELECT
fifo.empty <= <GND>
fifo.full <= fifo.full~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.early_full <= fifo.early_full~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.valid <= fifo.valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.early_valid <= early_valid.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[0] <= shift_reg.DATAOUT
fifo.data_out[1] <= shift_reg.DATAOUT1
fifo.data_out[2] <= shift_reg.DATAOUT2
fifo.data_out[3] <= shift_reg.DATAOUT3
fifo.data_out[4] <= shift_reg.DATAOUT4
fifo.data_out[5] <= shift_reg.DATAOUT5
fifo.data_out[6] <= shift_reg.DATAOUT6
fifo.data_out[7] <= shift_reg.DATAOUT7
fifo.data_out[8] <= shift_reg.DATAOUT8
fifo.data_out[9] <= shift_reg.DATAOUT9
fifo.data_out[10] <= shift_reg.DATAOUT10
fifo.data_out[11] <= shift_reg.DATAOUT11
fifo.data_out[12] <= shift_reg.DATAOUT12
fifo.data_out[13] <= shift_reg.DATAOUT13
fifo.data_out[14] <= shift_reg.DATAOUT14
fifo.data_out[15] <= shift_reg.DATAOUT15
fifo.data_out[16] <= shift_reg.DATAOUT16
fifo.data_out[17] <= shift_reg.DATAOUT17
fifo.data_out[18] <= shift_reg.DATAOUT18
fifo.data_out[19] <= shift_reg.DATAOUT19
fifo.data_out[20] <= shift_reg.DATAOUT20
fifo.data_out[21] <= shift_reg.DATAOUT21
fifo.data_out[22] <= shift_reg.DATAOUT22
fifo.data_out[23] <= shift_reg.DATAOUT23
fifo.data_out[24] <= shift_reg.DATAOUT24
fifo.data_out[25] <= shift_reg.DATAOUT25
fifo.data_out[26] <= shift_reg.DATAOUT26
fifo.data_out[27] <= shift_reg.DATAOUT27
fifo.data_out[28] <= shift_reg.DATAOUT28
fifo.data_out[29] <= shift_reg.DATAOUT29
fifo.data_out[30] <= shift_reg.DATAOUT30
fifo.data_out[31] <= shift_reg.DATAOUT31
fifo.data_in[0] => shift_reg.data_a[0].DATAIN
fifo.data_in[0] => shift_reg.DATAIN
fifo.data_in[1] => shift_reg.data_a[1].DATAIN
fifo.data_in[1] => shift_reg.DATAIN1
fifo.data_in[2] => shift_reg.data_a[2].DATAIN
fifo.data_in[2] => shift_reg.DATAIN2
fifo.data_in[3] => shift_reg.data_a[3].DATAIN
fifo.data_in[3] => shift_reg.DATAIN3
fifo.data_in[4] => shift_reg.data_a[4].DATAIN
fifo.data_in[4] => shift_reg.DATAIN4
fifo.data_in[5] => shift_reg.data_a[5].DATAIN
fifo.data_in[5] => shift_reg.DATAIN5
fifo.data_in[6] => shift_reg.data_a[6].DATAIN
fifo.data_in[6] => shift_reg.DATAIN6
fifo.data_in[7] => shift_reg.data_a[7].DATAIN
fifo.data_in[7] => shift_reg.DATAIN7
fifo.data_in[8] => shift_reg.data_a[8].DATAIN
fifo.data_in[8] => shift_reg.DATAIN8
fifo.data_in[9] => shift_reg.data_a[9].DATAIN
fifo.data_in[9] => shift_reg.DATAIN9
fifo.data_in[10] => shift_reg.data_a[10].DATAIN
fifo.data_in[10] => shift_reg.DATAIN10
fifo.data_in[11] => shift_reg.data_a[11].DATAIN
fifo.data_in[11] => shift_reg.DATAIN11
fifo.data_in[12] => shift_reg.data_a[12].DATAIN
fifo.data_in[12] => shift_reg.DATAIN12
fifo.data_in[13] => shift_reg.data_a[13].DATAIN
fifo.data_in[13] => shift_reg.DATAIN13
fifo.data_in[14] => shift_reg.data_a[14].DATAIN
fifo.data_in[14] => shift_reg.DATAIN14
fifo.data_in[15] => shift_reg.data_a[15].DATAIN
fifo.data_in[15] => shift_reg.DATAIN15
fifo.data_in[16] => shift_reg.data_a[16].DATAIN
fifo.data_in[16] => shift_reg.DATAIN16
fifo.data_in[17] => shift_reg.data_a[17].DATAIN
fifo.data_in[17] => shift_reg.DATAIN17
fifo.data_in[18] => shift_reg.data_a[18].DATAIN
fifo.data_in[18] => shift_reg.DATAIN18
fifo.data_in[19] => shift_reg.data_a[19].DATAIN
fifo.data_in[19] => shift_reg.DATAIN19
fifo.data_in[20] => shift_reg.data_a[20].DATAIN
fifo.data_in[20] => shift_reg.DATAIN20
fifo.data_in[21] => shift_reg.data_a[21].DATAIN
fifo.data_in[21] => shift_reg.DATAIN21
fifo.data_in[22] => shift_reg.data_a[22].DATAIN
fifo.data_in[22] => shift_reg.DATAIN22
fifo.data_in[23] => shift_reg.data_a[23].DATAIN
fifo.data_in[23] => shift_reg.DATAIN23
fifo.data_in[24] => shift_reg.data_a[24].DATAIN
fifo.data_in[24] => shift_reg.DATAIN24
fifo.data_in[25] => shift_reg.data_a[25].DATAIN
fifo.data_in[25] => shift_reg.DATAIN25
fifo.data_in[26] => shift_reg.data_a[26].DATAIN
fifo.data_in[26] => shift_reg.DATAIN26
fifo.data_in[27] => shift_reg.data_a[27].DATAIN
fifo.data_in[27] => shift_reg.DATAIN27
fifo.data_in[28] => shift_reg.data_a[28].DATAIN
fifo.data_in[28] => shift_reg.DATAIN28
fifo.data_in[29] => shift_reg.data_a[29].DATAIN
fifo.data_in[29] => shift_reg.DATAIN29
fifo.data_in[30] => shift_reg.data_a[30].DATAIN
fifo.data_in[30] => shift_reg.DATAIN30
fifo.data_in[31] => shift_reg.data_a[31].DATAIN
fifo.data_in[31] => shift_reg.DATAIN31
fifo.pop => read_index.OUTPUTSELECT
fifo.pop => early_full.OUTPUTSELECT
fifo.pop => full.OUTPUTSELECT
fifo.pop => always4.IN1
fifo.pop => always6.IN0
fifo.pop => early_valid.IN1
fifo.pop => always2.IN0
fifo.push => write_index.OUTPUTSELECT
fifo.push => always2.IN1
fifo.push => valid.OUTPUTSELECT
fifo.push => early_valid.IN1
fifo.push => shift_reg.we_a.DATAIN
fifo.push => always6.IN1
fifo.push => shift_reg.WE


|lab6|riscv:processor|csr_unit:csr_unit_block
clk => minst_ret[0].CLK
clk => minst_ret[1].CLK
clk => minst_ret[2].CLK
clk => minst_ret[3].CLK
clk => minst_ret[4].CLK
clk => minst_ret[5].CLK
clk => minst_ret[6].CLK
clk => minst_ret[7].CLK
clk => minst_ret[8].CLK
clk => minst_ret[9].CLK
clk => minst_ret[10].CLK
clk => minst_ret[11].CLK
clk => minst_ret[12].CLK
clk => minst_ret[13].CLK
clk => minst_ret[14].CLK
clk => minst_ret[15].CLK
clk => minst_ret[16].CLK
clk => minst_ret[17].CLK
clk => minst_ret[18].CLK
clk => minst_ret[19].CLK
clk => minst_ret[20].CLK
clk => minst_ret[21].CLK
clk => minst_ret[22].CLK
clk => minst_ret[23].CLK
clk => minst_ret[24].CLK
clk => minst_ret[25].CLK
clk => minst_ret[26].CLK
clk => minst_ret[27].CLK
clk => minst_ret[28].CLK
clk => minst_ret[29].CLK
clk => minst_ret[30].CLK
clk => minst_ret[31].CLK
clk => minst_ret[32].CLK
clk => minst_ret[33].CLK
clk => minst_ret[34].CLK
clk => minst_ret[35].CLK
clk => minst_ret[36].CLK
clk => minst_ret[37].CLK
clk => minst_ret[38].CLK
clk => minst_ret[39].CLK
clk => minst_ret[40].CLK
clk => minst_ret[41].CLK
clk => minst_ret[42].CLK
clk => minst_ret[43].CLK
clk => minst_ret[44].CLK
clk => minst_ret[45].CLK
clk => minst_ret[46].CLK
clk => minst_ret[47].CLK
clk => mtime[0].CLK
clk => mtime[1].CLK
clk => mtime[2].CLK
clk => mtime[3].CLK
clk => mtime[4].CLK
clk => mtime[5].CLK
clk => mtime[6].CLK
clk => mtime[7].CLK
clk => mtime[8].CLK
clk => mtime[9].CLK
clk => mtime[10].CLK
clk => mtime[11].CLK
clk => mtime[12].CLK
clk => mtime[13].CLK
clk => mtime[14].CLK
clk => mtime[15].CLK
clk => mtime[16].CLK
clk => mtime[17].CLK
clk => mtime[18].CLK
clk => mtime[19].CLK
clk => mtime[20].CLK
clk => mtime[21].CLK
clk => mtime[22].CLK
clk => mtime[23].CLK
clk => mtime[24].CLK
clk => mtime[25].CLK
clk => mtime[26].CLK
clk => mtime[27].CLK
clk => mtime[28].CLK
clk => mtime[29].CLK
clk => mtime[30].CLK
clk => mtime[31].CLK
clk => mtime[32].CLK
clk => mtime[33].CLK
clk => mtime[34].CLK
clk => mtime[35].CLK
clk => mtime[36].CLK
clk => mtime[37].CLK
clk => mtime[38].CLK
clk => mtime[39].CLK
clk => mtime[40].CLK
clk => mtime[41].CLK
clk => mtime[42].CLK
clk => mtime[43].CLK
clk => mtime[44].CLK
clk => mtime[45].CLK
clk => mtime[46].CLK
clk => mtime[47].CLK
clk => mcycle[0].CLK
clk => mcycle[1].CLK
clk => mcycle[2].CLK
clk => mcycle[3].CLK
clk => mcycle[4].CLK
clk => mcycle[5].CLK
clk => mcycle[6].CLK
clk => mcycle[7].CLK
clk => mcycle[8].CLK
clk => mcycle[9].CLK
clk => mcycle[10].CLK
clk => mcycle[11].CLK
clk => mcycle[12].CLK
clk => mcycle[13].CLK
clk => mcycle[14].CLK
clk => mcycle[15].CLK
clk => mcycle[16].CLK
clk => mcycle[17].CLK
clk => mcycle[18].CLK
clk => mcycle[19].CLK
clk => mcycle[20].CLK
clk => mcycle[21].CLK
clk => mcycle[22].CLK
clk => mcycle[23].CLK
clk => mcycle[24].CLK
clk => mcycle[25].CLK
clk => mcycle[26].CLK
clk => mcycle[27].CLK
clk => mcycle[28].CLK
clk => mcycle[29].CLK
clk => mcycle[30].CLK
clk => mcycle[31].CLK
clk => mcycle[32].CLK
clk => mcycle[33].CLK
clk => mcycle[34].CLK
clk => mcycle[35].CLK
clk => mcycle[36].CLK
clk => mcycle[37].CLK
clk => mcycle[38].CLK
clk => mcycle[39].CLK
clk => mcycle[40].CLK
clk => mcycle[41].CLK
clk => mcycle[42].CLK
clk => mcycle[43].CLK
clk => mcycle[44].CLK
clk => mcycle[45].CLK
clk => mcycle[46].CLK
clk => mcycle[47].CLK
clk => inst_ret_inc[0].CLK
clk => inst_ret_inc[1].CLK
clk => sptbr.ppn[0].CLK
clk => sptbr.ppn[1].CLK
clk => sptbr.ppn[2].CLK
clk => sptbr.ppn[3].CLK
clk => sptbr.ppn[4].CLK
clk => sptbr.ppn[5].CLK
clk => sptbr.ppn[6].CLK
clk => sptbr.ppn[7].CLK
clk => sptbr.ppn[8].CLK
clk => sptbr.ppn[9].CLK
clk => sptbr.ppn[10].CLK
clk => sptbr.ppn[11].CLK
clk => sptbr.ppn[12].CLK
clk => sptbr.ppn[13].CLK
clk => sptbr.ppn[14].CLK
clk => sptbr.ppn[15].CLK
clk => sptbr.ppn[16].CLK
clk => sptbr.ppn[17].CLK
clk => sptbr.ppn[18].CLK
clk => sptbr.ppn[19].CLK
clk => sptbr.ppn[20].CLK
clk => sptbr.ppn[21].CLK
clk => sptbr.asid[0].CLK
clk => sptbr.asid[1].CLK
clk => sptbr.asid[2].CLK
clk => sptbr.asid[3].CLK
clk => sptbr.asid[4].CLK
clk => sptbr.asid[5].CLK
clk => sptbr.asid[6].CLK
clk => sptbr.asid[7].CLK
clk => sptbr.asid[8].CLK
clk => sptbr.asid[9].CLK
clk => sbadaddr[0].CLK
clk => sbadaddr[1].CLK
clk => sbadaddr[2].CLK
clk => sbadaddr[3].CLK
clk => sbadaddr[4].CLK
clk => sbadaddr[5].CLK
clk => sbadaddr[6].CLK
clk => sbadaddr[7].CLK
clk => sbadaddr[8].CLK
clk => sbadaddr[9].CLK
clk => sbadaddr[10].CLK
clk => sbadaddr[11].CLK
clk => sbadaddr[12].CLK
clk => sbadaddr[13].CLK
clk => sbadaddr[14].CLK
clk => sbadaddr[15].CLK
clk => sbadaddr[16].CLK
clk => sbadaddr[17].CLK
clk => sbadaddr[18].CLK
clk => sbadaddr[19].CLK
clk => sbadaddr[20].CLK
clk => sbadaddr[21].CLK
clk => sbadaddr[22].CLK
clk => sbadaddr[23].CLK
clk => sbadaddr[24].CLK
clk => sbadaddr[25].CLK
clk => sbadaddr[26].CLK
clk => sbadaddr[27].CLK
clk => sbadaddr[28].CLK
clk => sbadaddr[29].CLK
clk => sbadaddr[30].CLK
clk => sbadaddr[31].CLK
clk => scause[0].CLK
clk => scause[1].CLK
clk => scause[2].CLK
clk => scause[3].CLK
clk => sepc[0].CLK
clk => sepc[1].CLK
clk => sepc[2].CLK
clk => sepc[3].CLK
clk => sepc[4].CLK
clk => sepc[5].CLK
clk => sepc[6].CLK
clk => sepc[7].CLK
clk => sepc[8].CLK
clk => sepc[9].CLK
clk => sepc[10].CLK
clk => sepc[11].CLK
clk => sepc[12].CLK
clk => sepc[13].CLK
clk => sepc[14].CLK
clk => sepc[15].CLK
clk => sepc[16].CLK
clk => sepc[17].CLK
clk => sepc[18].CLK
clk => sepc[19].CLK
clk => sepc[20].CLK
clk => sepc[21].CLK
clk => sepc[22].CLK
clk => sepc[23].CLK
clk => sepc[24].CLK
clk => sepc[25].CLK
clk => sepc[26].CLK
clk => sepc[27].CLK
clk => sepc[28].CLK
clk => sepc[29].CLK
clk => sepc[30].CLK
clk => sepc[31].CLK
clk => sscratch[0].CLK
clk => sscratch[1].CLK
clk => sscratch[2].CLK
clk => sscratch[3].CLK
clk => sscratch[4].CLK
clk => sscratch[5].CLK
clk => sscratch[6].CLK
clk => sscratch[7].CLK
clk => sscratch[8].CLK
clk => sscratch[9].CLK
clk => sscratch[10].CLK
clk => sscratch[11].CLK
clk => sscratch[12].CLK
clk => sscratch[13].CLK
clk => sscratch[14].CLK
clk => sscratch[15].CLK
clk => sscratch[16].CLK
clk => sscratch[17].CLK
clk => sscratch[18].CLK
clk => sscratch[19].CLK
clk => sscratch[20].CLK
clk => sscratch[21].CLK
clk => sscratch[22].CLK
clk => sscratch[23].CLK
clk => sscratch[24].CLK
clk => sscratch[25].CLK
clk => sscratch[26].CLK
clk => sscratch[27].CLK
clk => sscratch[28].CLK
clk => sscratch[29].CLK
clk => sscratch[30].CLK
clk => sscratch[31].CLK
clk => mbadaddr[0].CLK
clk => mbadaddr[1].CLK
clk => mbadaddr[2].CLK
clk => mbadaddr[3].CLK
clk => mbadaddr[4].CLK
clk => mbadaddr[5].CLK
clk => mbadaddr[6].CLK
clk => mbadaddr[7].CLK
clk => mbadaddr[8].CLK
clk => mbadaddr[9].CLK
clk => mbadaddr[10].CLK
clk => mbadaddr[11].CLK
clk => mbadaddr[12].CLK
clk => mbadaddr[13].CLK
clk => mbadaddr[14].CLK
clk => mbadaddr[15].CLK
clk => mbadaddr[16].CLK
clk => mbadaddr[17].CLK
clk => mbadaddr[18].CLK
clk => mbadaddr[19].CLK
clk => mbadaddr[20].CLK
clk => mbadaddr[21].CLK
clk => mbadaddr[22].CLK
clk => mbadaddr[23].CLK
clk => mbadaddr[24].CLK
clk => mbadaddr[25].CLK
clk => mbadaddr[26].CLK
clk => mbadaddr[27].CLK
clk => mbadaddr[28].CLK
clk => mbadaddr[29].CLK
clk => mbadaddr[30].CLK
clk => mbadaddr[31].CLK
clk => mcause[0].CLK
clk => mcause[1].CLK
clk => mcause[2].CLK
clk => mcause[3].CLK
clk => mepc[0].CLK
clk => mepc[1].CLK
clk => mepc[2].CLK
clk => mepc[3].CLK
clk => mepc[4].CLK
clk => mepc[5].CLK
clk => mepc[6].CLK
clk => mepc[7].CLK
clk => mepc[8].CLK
clk => mepc[9].CLK
clk => mepc[10].CLK
clk => mepc[11].CLK
clk => mepc[12].CLK
clk => mepc[13].CLK
clk => mepc[14].CLK
clk => mepc[15].CLK
clk => mepc[16].CLK
clk => mepc[17].CLK
clk => mepc[18].CLK
clk => mepc[19].CLK
clk => mepc[20].CLK
clk => mepc[21].CLK
clk => mepc[22].CLK
clk => mepc[23].CLK
clk => mepc[24].CLK
clk => mepc[25].CLK
clk => mepc[26].CLK
clk => mepc[27].CLK
clk => mepc[28].CLK
clk => mepc[29].CLK
clk => mepc[30].CLK
clk => mepc[31].CLK
clk => mscratch[0].CLK
clk => mscratch[1].CLK
clk => mscratch[2].CLK
clk => mscratch[3].CLK
clk => mscratch[4].CLK
clk => mscratch[5].CLK
clk => mscratch[6].CLK
clk => mscratch[7].CLK
clk => mscratch[8].CLK
clk => mscratch[9].CLK
clk => mscratch[10].CLK
clk => mscratch[11].CLK
clk => mscratch[12].CLK
clk => mscratch[13].CLK
clk => mscratch[14].CLK
clk => mscratch[15].CLK
clk => mscratch[16].CLK
clk => mscratch[17].CLK
clk => mscratch[18].CLK
clk => mscratch[19].CLK
clk => mscratch[20].CLK
clk => mscratch[21].CLK
clk => mscratch[22].CLK
clk => mscratch[23].CLK
clk => mscratch[24].CLK
clk => mscratch[25].CLK
clk => mscratch[26].CLK
clk => mscratch[27].CLK
clk => mscratch[28].CLK
clk => mscratch[29].CLK
clk => mscratch[30].CLK
clk => mscratch[31].CLK
clk => mie_reg.usie.CLK
clk => mie_reg.ssie.CLK
clk => mie_reg.hsie.CLK
clk => mie_reg.msie.CLK
clk => mie_reg.utie.CLK
clk => mie_reg.stie.CLK
clk => mie_reg.htie.CLK
clk => mie_reg.mtie.CLK
clk => mie_reg.ueie.CLK
clk => mie_reg.seie.CLK
clk => mie_reg.heie.CLK
clk => mie_reg.meie.CLK
clk => mie_reg.zeros[12].CLK
clk => mie_reg.zeros[13].CLK
clk => mie_reg.zeros[14].CLK
clk => mie_reg.zeros[15].CLK
clk => mie_reg.zeros[16].CLK
clk => mie_reg.zeros[17].CLK
clk => mie_reg.zeros[18].CLK
clk => mie_reg.zeros[19].CLK
clk => mie_reg.zeros[20].CLK
clk => mie_reg.zeros[21].CLK
clk => mie_reg.zeros[22].CLK
clk => mie_reg.zeros[23].CLK
clk => mie_reg.zeros[24].CLK
clk => mie_reg.zeros[25].CLK
clk => mie_reg.zeros[26].CLK
clk => mie_reg.zeros[27].CLK
clk => mie_reg.zeros[28].CLK
clk => mie_reg.zeros[29].CLK
clk => mie_reg.zeros[30].CLK
clk => mie_reg.zeros[31].CLK
clk => mip.usip.CLK
clk => mip.ssip.CLK
clk => mip.hsip.CLK
clk => mip.msip.CLK
clk => mip.utip.CLK
clk => mip.stip.CLK
clk => mip.htip.CLK
clk => mip.mtip.CLK
clk => mip.ueip.CLK
clk => mip.seip.CLK
clk => mip.heip.CLK
clk => mip.meip.CLK
clk => mip.zeros[12].CLK
clk => mip.zeros[13].CLK
clk => mip.zeros[14].CLK
clk => mip.zeros[15].CLK
clk => mip.zeros[16].CLK
clk => mip.zeros[17].CLK
clk => mip.zeros[18].CLK
clk => mip.zeros[19].CLK
clk => mip.zeros[20].CLK
clk => mip.zeros[21].CLK
clk => mip.zeros[22].CLK
clk => mip.zeros[23].CLK
clk => mip.zeros[24].CLK
clk => mip.zeros[25].CLK
clk => mip.zeros[26].CLK
clk => mip.zeros[27].CLK
clk => mip.zeros[28].CLK
clk => mip.zeros[29].CLK
clk => mip.zeros[30].CLK
clk => mip.zeros[31].CLK
clk => mideleg[0].CLK
clk => mideleg[1].CLK
clk => mideleg[2].CLK
clk => mideleg[3].CLK
clk => mideleg[4].CLK
clk => mideleg[5].CLK
clk => mideleg[6].CLK
clk => mideleg[7].CLK
clk => mideleg[8].CLK
clk => mideleg[9].CLK
clk => mideleg[10].CLK
clk => mideleg[11].CLK
clk => mideleg[12].CLK
clk => mideleg[13].CLK
clk => mideleg[14].CLK
clk => mideleg[15].CLK
clk => mideleg[16].CLK
clk => mideleg[17].CLK
clk => mideleg[18].CLK
clk => mideleg[19].CLK
clk => mideleg[20].CLK
clk => mideleg[21].CLK
clk => mideleg[22].CLK
clk => mideleg[23].CLK
clk => mideleg[24].CLK
clk => mideleg[25].CLK
clk => mideleg[26].CLK
clk => mideleg[27].CLK
clk => mideleg[28].CLK
clk => mideleg[29].CLK
clk => mideleg[30].CLK
clk => mideleg[31].CLK
clk => medeleg[0].CLK
clk => medeleg[1].CLK
clk => medeleg[2].CLK
clk => medeleg[3].CLK
clk => medeleg[4].CLK
clk => medeleg[5].CLK
clk => medeleg[6].CLK
clk => medeleg[7].CLK
clk => medeleg[8].CLK
clk => medeleg[9].CLK
clk => medeleg[10].CLK
clk => medeleg[11].CLK
clk => medeleg[12].CLK
clk => medeleg[13].CLK
clk => medeleg[14].CLK
clk => medeleg[15].CLK
clk => medeleg[16].CLK
clk => medeleg[17].CLK
clk => medeleg[18].CLK
clk => medeleg[19].CLK
clk => medeleg[20].CLK
clk => medeleg[21].CLK
clk => medeleg[22].CLK
clk => medeleg[23].CLK
clk => medeleg[24].CLK
clk => medeleg[25].CLK
clk => medeleg[26].CLK
clk => medeleg[27].CLK
clk => medeleg[28].CLK
clk => medeleg[29].CLK
clk => medeleg[30].CLK
clk => medeleg[31].CLK
clk => mtvec[0].CLK
clk => mtvec[1].CLK
clk => mtvec[2].CLK
clk => mtvec[3].CLK
clk => mtvec[4].CLK
clk => mtvec[5].CLK
clk => mtvec[6].CLK
clk => mtvec[7].CLK
clk => mtvec[8].CLK
clk => mtvec[9].CLK
clk => mtvec[10].CLK
clk => mtvec[11].CLK
clk => mtvec[12].CLK
clk => mtvec[13].CLK
clk => mtvec[14].CLK
clk => mtvec[15].CLK
clk => mtvec[16].CLK
clk => mtvec[17].CLK
clk => mtvec[18].CLK
clk => mtvec[19].CLK
clk => mtvec[20].CLK
clk => mtvec[21].CLK
clk => mtvec[22].CLK
clk => mtvec[23].CLK
clk => mtvec[24].CLK
clk => mtvec[25].CLK
clk => mtvec[26].CLK
clk => mtvec[27].CLK
clk => mtvec[28].CLK
clk => mtvec[29].CLK
clk => mtvec[30].CLK
clk => mtvec[31].CLK
clk => mstatus.uie.CLK
clk => mstatus.sie.CLK
clk => mstatus.hie.CLK
clk => mstatus.mie.CLK
clk => mstatus.upie.CLK
clk => mstatus.spie.CLK
clk => mstatus.hpie.CLK
clk => mstatus.mpie.CLK
clk => mstatus.spp.CLK
clk => mstatus.hpp[0].CLK
clk => mstatus.hpp[1].CLK
clk => mstatus.mpp[0].CLK
clk => mstatus.mpp[1].CLK
clk => mstatus.fs[0].CLK
clk => mstatus.fs[1].CLK
clk => mstatus.xs[0].CLK
clk => mstatus.xs[1].CLK
clk => mstatus.mprv.CLK
clk => mstatus.pum.CLK
clk => mstatus.mxr.CLK
clk => mstatus.zero_bits2[20].CLK
clk => mstatus.zero_bits2[21].CLK
clk => mstatus.zero_bits2[22].CLK
clk => mstatus.zero_bits2[23].CLK
clk => mstatus.vm[0].CLK
clk => mstatus.vm[1].CLK
clk => mstatus.vm[2].CLK
clk => mstatus.vm[3].CLK
clk => mstatus.vm[4].CLK
clk => mstatus.zero_bits1[29].CLK
clk => mstatus.zero_bits1[30].CLK
clk => mstatus.sd.CLK
clk => privilege_level[0].CLK
clk => privilege_level[1].CLK
clk => csr_wb.done~reg0.CLK
clk => csr_wb.rd[0]~reg0.CLK
clk => csr_wb.rd[1]~reg0.CLK
clk => csr_wb.rd[2]~reg0.CLK
clk => csr_wb.rd[3]~reg0.CLK
clk => csr_wb.rd[4]~reg0.CLK
clk => csr_wb.rd[5]~reg0.CLK
clk => csr_wb.rd[6]~reg0.CLK
clk => csr_wb.rd[7]~reg0.CLK
clk => csr_wb.rd[8]~reg0.CLK
clk => csr_wb.rd[9]~reg0.CLK
clk => csr_wb.rd[10]~reg0.CLK
clk => csr_wb.rd[11]~reg0.CLK
clk => csr_wb.rd[12]~reg0.CLK
clk => csr_wb.rd[13]~reg0.CLK
clk => csr_wb.rd[14]~reg0.CLK
clk => csr_wb.rd[15]~reg0.CLK
clk => csr_wb.rd[16]~reg0.CLK
clk => csr_wb.rd[17]~reg0.CLK
clk => csr_wb.rd[18]~reg0.CLK
clk => csr_wb.rd[19]~reg0.CLK
clk => csr_wb.rd[20]~reg0.CLK
clk => csr_wb.rd[21]~reg0.CLK
clk => csr_wb.rd[22]~reg0.CLK
clk => csr_wb.rd[23]~reg0.CLK
clk => csr_wb.rd[24]~reg0.CLK
clk => csr_wb.rd[25]~reg0.CLK
clk => csr_wb.rd[26]~reg0.CLK
clk => csr_wb.rd[27]~reg0.CLK
clk => csr_wb.rd[28]~reg0.CLK
clk => csr_wb.rd[29]~reg0.CLK
clk => csr_wb.rd[30]~reg0.CLK
clk => csr_wb.rd[31]~reg0.CLK
clk => csr_ex.ready~reg0.CLK
rst => ready.OUTPUTSELECT
rst => done.OUTPUTSELECT
rst => privilege_level.OUTPUTSELECT
rst => privilege_level.OUTPUTSELECT
rst => mstatus.OUTPUTSELECT
rst => mstatus.OUTPUTSELECT
rst => mstatus.OUTPUTSELECT
rst => mstatus.OUTPUTSELECT
rst => mstatus.OUTPUTSELECT
rst => mstatus.OUTPUTSELECT
rst => mstatus.OUTPUTSELECT
rst => mstatus.OUTPUTSELECT
rst => mstatus.OUTPUTSELECT
rst => mstatus.OUTPUTSELECT
rst => mstatus.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => mtvec.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => medeleg.OUTPUTSELECT
rst => mip.OUTPUTSELECT
rst => mip.OUTPUTSELECT
rst => mie_reg.OUTPUTSELECT
rst => mie_reg.OUTPUTSELECT
rst => mie_reg.OUTPUTSELECT
rst => mie_reg.OUTPUTSELECT
rst => mie_reg.OUTPUTSELECT
rst => mie_reg.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => mscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sscratch.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => sptbr.OUTPUTSELECT
rst => inst_ret_inc.OUTPUTSELECT
rst => inst_ret_inc.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mcycle.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => mtime.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => minst_ret.OUTPUTSELECT
rst => mstatus.uie.ENA
rst => mideleg[0].ENA
rst => mip.usip.ENA
rst => mie_reg.usie.ENA
rst => mie_reg.hsie.ENA
rst => mie_reg.utie.ENA
rst => mie_reg.htie.ENA
rst => mie_reg.ueie.ENA
rst => mie_reg.heie.ENA
rst => mie_reg.zeros[12].ENA
rst => mie_reg.zeros[13].ENA
rst => mie_reg.zeros[14].ENA
rst => mie_reg.zeros[15].ENA
rst => mie_reg.zeros[16].ENA
rst => mie_reg.zeros[17].ENA
rst => mie_reg.zeros[18].ENA
rst => mie_reg.zeros[19].ENA
rst => mie_reg.zeros[20].ENA
rst => mie_reg.zeros[21].ENA
rst => mie_reg.zeros[22].ENA
rst => mie_reg.zeros[23].ENA
rst => mie_reg.zeros[24].ENA
rst => mie_reg.zeros[25].ENA
rst => mie_reg.zeros[26].ENA
rst => mie_reg.zeros[27].ENA
rst => mie_reg.zeros[28].ENA
rst => mie_reg.zeros[29].ENA
rst => mie_reg.zeros[30].ENA
rst => mie_reg.zeros[31].ENA
rst => mip.hsip.ENA
rst => mip.msip.ENA
rst => mip.utip.ENA
rst => mip.htip.ENA
rst => mip.mtip.ENA
rst => mip.ueip.ENA
rst => mip.seip.ENA
rst => mip.heip.ENA
rst => mip.meip.ENA
rst => mip.zeros[12].ENA
rst => mip.zeros[13].ENA
rst => mip.zeros[14].ENA
rst => mip.zeros[15].ENA
rst => mip.zeros[16].ENA
rst => mip.zeros[17].ENA
rst => mip.zeros[18].ENA
rst => mip.zeros[19].ENA
rst => mip.zeros[20].ENA
rst => mip.zeros[21].ENA
rst => mip.zeros[22].ENA
rst => mip.zeros[23].ENA
rst => mip.zeros[24].ENA
rst => mip.zeros[25].ENA
rst => mip.zeros[26].ENA
rst => mip.zeros[27].ENA
rst => mip.zeros[28].ENA
rst => mip.zeros[29].ENA
rst => mip.zeros[30].ENA
rst => mip.zeros[31].ENA
rst => mideleg[1].ENA
rst => mideleg[2].ENA
rst => mideleg[3].ENA
rst => mideleg[4].ENA
rst => mideleg[5].ENA
rst => mideleg[6].ENA
rst => mideleg[7].ENA
rst => mideleg[8].ENA
rst => mideleg[9].ENA
rst => mideleg[10].ENA
rst => mideleg[11].ENA
rst => mideleg[12].ENA
rst => mideleg[13].ENA
rst => mideleg[14].ENA
rst => mideleg[15].ENA
rst => mideleg[16].ENA
rst => mideleg[17].ENA
rst => mideleg[18].ENA
rst => mideleg[19].ENA
rst => mideleg[20].ENA
rst => mideleg[21].ENA
rst => mideleg[22].ENA
rst => mideleg[23].ENA
rst => mideleg[24].ENA
rst => mideleg[25].ENA
rst => mideleg[26].ENA
rst => mideleg[27].ENA
rst => mideleg[28].ENA
rst => mideleg[29].ENA
rst => mideleg[30].ENA
rst => mideleg[31].ENA
rst => mstatus.hie.ENA
rst => mstatus.upie.ENA
rst => mstatus.hpie.ENA
rst => mstatus.hpp[0].ENA
rst => mstatus.hpp[1].ENA
rst => mstatus.fs[0].ENA
rst => mstatus.fs[1].ENA
rst => mstatus.xs[0].ENA
rst => mstatus.xs[1].ENA
rst => mstatus.zero_bits2[20].ENA
rst => mstatus.zero_bits2[21].ENA
rst => mstatus.zero_bits2[22].ENA
rst => mstatus.zero_bits2[23].ENA
rst => mstatus.vm[0].ENA
rst => mstatus.vm[1].ENA
rst => mstatus.vm[2].ENA
rst => mstatus.vm[4].ENA
rst => mstatus.zero_bits1[29].ENA
rst => mstatus.zero_bits1[30].ENA
rst => mstatus.sd.ENA
csr_ex.new_request => privilege_exception.IN1
csr_ex.new_request => early_done.IN1
csr_ex.new_request => done.OUTPUTSELECT
csr_ex.new_request => csr_wb.rd[0]~reg0.ENA
csr_ex.new_request => csr_wb.rd[1]~reg0.ENA
csr_ex.new_request => csr_wb.rd[2]~reg0.ENA
csr_ex.new_request => csr_wb.rd[3]~reg0.ENA
csr_ex.new_request => csr_wb.rd[4]~reg0.ENA
csr_ex.new_request => csr_wb.rd[5]~reg0.ENA
csr_ex.new_request => csr_wb.rd[6]~reg0.ENA
csr_ex.new_request => csr_wb.rd[7]~reg0.ENA
csr_ex.new_request => csr_wb.rd[8]~reg0.ENA
csr_ex.new_request => csr_wb.rd[9]~reg0.ENA
csr_ex.new_request => csr_wb.rd[10]~reg0.ENA
csr_ex.new_request => csr_wb.rd[11]~reg0.ENA
csr_ex.new_request => csr_wb.rd[12]~reg0.ENA
csr_ex.new_request => csr_wb.rd[13]~reg0.ENA
csr_ex.new_request => csr_wb.rd[14]~reg0.ENA
csr_ex.new_request => csr_wb.rd[15]~reg0.ENA
csr_ex.new_request => csr_wb.rd[16]~reg0.ENA
csr_ex.new_request => csr_wb.rd[17]~reg0.ENA
csr_ex.new_request => csr_wb.rd[18]~reg0.ENA
csr_ex.new_request => csr_wb.rd[19]~reg0.ENA
csr_ex.new_request => csr_wb.rd[20]~reg0.ENA
csr_ex.new_request => csr_wb.rd[21]~reg0.ENA
csr_ex.new_request => csr_wb.rd[22]~reg0.ENA
csr_ex.new_request => csr_wb.rd[23]~reg0.ENA
csr_ex.new_request => csr_wb.rd[24]~reg0.ENA
csr_ex.new_request => csr_wb.rd[25]~reg0.ENA
csr_ex.new_request => csr_wb.rd[26]~reg0.ENA
csr_ex.new_request => csr_wb.rd[27]~reg0.ENA
csr_ex.new_request => csr_wb.rd[28]~reg0.ENA
csr_ex.new_request => csr_wb.rd[29]~reg0.ENA
csr_ex.new_request => csr_wb.rd[30]~reg0.ENA
csr_ex.new_request => csr_wb.rd[31]~reg0.ENA
csr_ex.new_request_dec => ready.OUTPUTSELECT
csr_ex.ready <= csr_ex.ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.accepted => ready.OUTPUTSELECT
csr_wb.accepted => done.OUTPUTSELECT
csr_wb.accepted => early_done.IN1
csr_wb.rd[0] <= csr_wb.rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[1] <= csr_wb.rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[2] <= csr_wb.rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[3] <= csr_wb.rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[4] <= csr_wb.rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[5] <= csr_wb.rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[6] <= csr_wb.rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[7] <= csr_wb.rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[8] <= csr_wb.rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[9] <= csr_wb.rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[10] <= csr_wb.rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[11] <= csr_wb.rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[12] <= csr_wb.rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[13] <= csr_wb.rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[14] <= csr_wb.rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[15] <= csr_wb.rd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[16] <= csr_wb.rd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[17] <= csr_wb.rd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[18] <= csr_wb.rd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[19] <= csr_wb.rd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[20] <= csr_wb.rd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[21] <= csr_wb.rd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[22] <= csr_wb.rd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[23] <= csr_wb.rd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[24] <= csr_wb.rd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[25] <= csr_wb.rd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[26] <= csr_wb.rd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[27] <= csr_wb.rd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[28] <= csr_wb.rd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[29] <= csr_wb.rd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[30] <= csr_wb.rd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.rd[31] <= csr_wb.rd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.early_done <= early_done.DB_MAX_OUTPUT_PORT_TYPE
csr_wb.done <= csr_wb.done~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_inputs.zero_operand => ~NO_FANOUT~
csr_inputs.csr_op[0] => Equal3.IN3
csr_inputs.csr_op[0] => Equal4.IN3
csr_inputs.csr_op[1] => Equal3.IN2
csr_inputs.csr_op[1] => Equal4.IN2
csr_inputs.system_op => machine_write.IN1
csr_inputs.csr_addr[0] => Equal17.IN27
csr_inputs.csr_addr[0] => Equal18.IN27
csr_inputs.csr_addr[0] => Equal19.IN27
csr_inputs.csr_addr[0] => Equal20.IN27
csr_inputs.csr_addr[0] => Equal21.IN27
csr_inputs.csr_addr[0] => Equal22.IN27
csr_inputs.csr_addr[0] => Equal23.IN27
csr_inputs.csr_addr[0] => Equal24.IN27
csr_inputs.csr_addr[0] => Equal25.IN27
csr_inputs.csr_addr[0] => Equal26.IN27
csr_inputs.csr_addr[0] => Equal27.IN27
csr_inputs.csr_addr[0] => Equal28.IN27
csr_inputs.csr_addr[0] => Equal29.IN27
csr_inputs.csr_addr[0] => Equal30.IN27
csr_inputs.csr_addr[0] => Equal31.IN27
csr_inputs.csr_addr[0] => Equal32.IN27
csr_inputs.csr_addr[0] => Equal33.IN27
csr_inputs.csr_addr[0] => Equal34.IN27
csr_inputs.csr_addr[0] => Equal35.IN27
csr_inputs.csr_addr[0] => Equal36.IN27
csr_inputs.csr_addr[0] => Equal37.IN27
csr_inputs.csr_addr[0] => Equal38.IN27
csr_inputs.csr_addr[0] => Equal39.IN27
csr_inputs.csr_addr[0] => Equal40.IN27
csr_inputs.csr_addr[0] => Equal41.IN27
csr_inputs.csr_addr[0] => Equal42.IN27
csr_inputs.csr_addr[0] => Equal43.IN27
csr_inputs.csr_addr[0] => Equal44.IN27
csr_inputs.csr_addr[0] => Equal45.IN27
csr_inputs.csr_addr[0] => Equal46.IN27
csr_inputs.csr_addr[0] => Equal47.IN27
csr_inputs.csr_addr[0] => Equal48.IN27
csr_inputs.csr_addr[0] => Equal49.IN27
csr_inputs.csr_addr[0] => Equal50.IN27
csr_inputs.csr_addr[0] => Equal51.IN27
csr_inputs.csr_addr[0] => Equal52.IN27
csr_inputs.csr_addr[0] => Equal53.IN27
csr_inputs.csr_addr[0] => Equal54.IN27
csr_inputs.csr_addr[0] => Equal55.IN27
csr_inputs.csr_addr[0] => Equal56.IN27
csr_inputs.csr_addr[0] => Equal57.IN27
csr_inputs.csr_addr[0] => Equal58.IN27
csr_inputs.csr_addr[0] => Equal59.IN27
csr_inputs.csr_addr[0] => Equal60.IN27
csr_inputs.csr_addr[0] => Equal61.IN27
csr_inputs.csr_addr[0] => Equal62.IN27
csr_inputs.csr_addr[0] => Equal63.IN27
csr_inputs.csr_addr[0] => Equal64.IN27
csr_inputs.csr_addr[0] => Equal65.IN27
csr_inputs.csr_addr[0] => Equal66.IN27
csr_inputs.csr_addr[0] => Equal67.IN27
csr_inputs.csr_addr[0] => Equal68.IN27
csr_inputs.csr_addr[0] => Equal69.IN27
csr_inputs.csr_addr[0] => Equal70.IN27
csr_inputs.csr_addr[0] => Equal71.IN27
csr_inputs.csr_addr[0] => Equal72.IN27
csr_inputs.csr_addr[0] => Equal73.IN27
csr_inputs.csr_addr[0] => Equal74.IN27
csr_inputs.csr_addr[0] => Equal7.IN7
csr_inputs.csr_addr[0] => Equal8.IN7
csr_inputs.csr_addr[0] => Equal9.IN6
csr_inputs.csr_addr[0] => Equal10.IN5
csr_inputs.csr_addr[0] => Equal11.IN6
csr_inputs.csr_addr[0] => Equal12.IN6
csr_inputs.csr_addr[0] => Equal13.IN7
csr_inputs.csr_addr[0] => Equal14.IN5
csr_inputs.csr_addr[0] => Equal15.IN7
csr_inputs.csr_addr[0] => Equal16.IN6
csr_inputs.csr_addr[1] => Equal17.IN26
csr_inputs.csr_addr[1] => Equal18.IN26
csr_inputs.csr_addr[1] => Equal19.IN26
csr_inputs.csr_addr[1] => Equal20.IN26
csr_inputs.csr_addr[1] => Equal21.IN26
csr_inputs.csr_addr[1] => Equal22.IN26
csr_inputs.csr_addr[1] => Equal23.IN26
csr_inputs.csr_addr[1] => Equal24.IN26
csr_inputs.csr_addr[1] => Equal25.IN26
csr_inputs.csr_addr[1] => Equal26.IN26
csr_inputs.csr_addr[1] => Equal27.IN26
csr_inputs.csr_addr[1] => Equal28.IN26
csr_inputs.csr_addr[1] => Equal29.IN26
csr_inputs.csr_addr[1] => Equal30.IN26
csr_inputs.csr_addr[1] => Equal31.IN26
csr_inputs.csr_addr[1] => Equal32.IN26
csr_inputs.csr_addr[1] => Equal33.IN26
csr_inputs.csr_addr[1] => Equal34.IN26
csr_inputs.csr_addr[1] => Equal35.IN26
csr_inputs.csr_addr[1] => Equal36.IN26
csr_inputs.csr_addr[1] => Equal37.IN26
csr_inputs.csr_addr[1] => Equal38.IN26
csr_inputs.csr_addr[1] => Equal39.IN26
csr_inputs.csr_addr[1] => Equal40.IN26
csr_inputs.csr_addr[1] => Equal41.IN26
csr_inputs.csr_addr[1] => Equal42.IN26
csr_inputs.csr_addr[1] => Equal43.IN26
csr_inputs.csr_addr[1] => Equal44.IN26
csr_inputs.csr_addr[1] => Equal45.IN26
csr_inputs.csr_addr[1] => Equal46.IN26
csr_inputs.csr_addr[1] => Equal47.IN26
csr_inputs.csr_addr[1] => Equal48.IN26
csr_inputs.csr_addr[1] => Equal49.IN26
csr_inputs.csr_addr[1] => Equal50.IN26
csr_inputs.csr_addr[1] => Equal51.IN26
csr_inputs.csr_addr[1] => Equal52.IN26
csr_inputs.csr_addr[1] => Equal53.IN26
csr_inputs.csr_addr[1] => Equal54.IN26
csr_inputs.csr_addr[1] => Equal55.IN26
csr_inputs.csr_addr[1] => Equal56.IN26
csr_inputs.csr_addr[1] => Equal57.IN26
csr_inputs.csr_addr[1] => Equal58.IN26
csr_inputs.csr_addr[1] => Equal59.IN26
csr_inputs.csr_addr[1] => Equal60.IN26
csr_inputs.csr_addr[1] => Equal61.IN26
csr_inputs.csr_addr[1] => Equal62.IN26
csr_inputs.csr_addr[1] => Equal63.IN26
csr_inputs.csr_addr[1] => Equal64.IN26
csr_inputs.csr_addr[1] => Equal65.IN26
csr_inputs.csr_addr[1] => Equal66.IN26
csr_inputs.csr_addr[1] => Equal67.IN26
csr_inputs.csr_addr[1] => Equal68.IN26
csr_inputs.csr_addr[1] => Equal69.IN26
csr_inputs.csr_addr[1] => Equal70.IN26
csr_inputs.csr_addr[1] => Equal71.IN26
csr_inputs.csr_addr[1] => Equal72.IN26
csr_inputs.csr_addr[1] => Equal73.IN26
csr_inputs.csr_addr[1] => Equal74.IN26
csr_inputs.csr_addr[1] => Equal7.IN6
csr_inputs.csr_addr[1] => Equal8.IN5
csr_inputs.csr_addr[1] => Equal9.IN7
csr_inputs.csr_addr[1] => Equal10.IN4
csr_inputs.csr_addr[1] => Equal11.IN5
csr_inputs.csr_addr[1] => Equal12.IN5
csr_inputs.csr_addr[1] => Equal13.IN5
csr_inputs.csr_addr[1] => Equal14.IN7
csr_inputs.csr_addr[1] => Equal15.IN6
csr_inputs.csr_addr[1] => Equal16.IN5
csr_inputs.csr_addr[2] => Equal17.IN25
csr_inputs.csr_addr[2] => Equal18.IN25
csr_inputs.csr_addr[2] => Equal19.IN25
csr_inputs.csr_addr[2] => Equal20.IN25
csr_inputs.csr_addr[2] => Equal21.IN25
csr_inputs.csr_addr[2] => Equal22.IN25
csr_inputs.csr_addr[2] => Equal23.IN25
csr_inputs.csr_addr[2] => Equal24.IN25
csr_inputs.csr_addr[2] => Equal25.IN25
csr_inputs.csr_addr[2] => Equal26.IN25
csr_inputs.csr_addr[2] => Equal27.IN25
csr_inputs.csr_addr[2] => Equal28.IN25
csr_inputs.csr_addr[2] => Equal29.IN25
csr_inputs.csr_addr[2] => Equal30.IN25
csr_inputs.csr_addr[2] => Equal31.IN25
csr_inputs.csr_addr[2] => Equal32.IN25
csr_inputs.csr_addr[2] => Equal33.IN25
csr_inputs.csr_addr[2] => Equal34.IN25
csr_inputs.csr_addr[2] => Equal35.IN25
csr_inputs.csr_addr[2] => Equal36.IN25
csr_inputs.csr_addr[2] => Equal37.IN25
csr_inputs.csr_addr[2] => Equal38.IN25
csr_inputs.csr_addr[2] => Equal39.IN25
csr_inputs.csr_addr[2] => Equal40.IN25
csr_inputs.csr_addr[2] => Equal41.IN25
csr_inputs.csr_addr[2] => Equal42.IN25
csr_inputs.csr_addr[2] => Equal43.IN25
csr_inputs.csr_addr[2] => Equal44.IN25
csr_inputs.csr_addr[2] => Equal45.IN25
csr_inputs.csr_addr[2] => Equal46.IN25
csr_inputs.csr_addr[2] => Equal47.IN25
csr_inputs.csr_addr[2] => Equal48.IN25
csr_inputs.csr_addr[2] => Equal49.IN25
csr_inputs.csr_addr[2] => Equal50.IN25
csr_inputs.csr_addr[2] => Equal51.IN25
csr_inputs.csr_addr[2] => Equal52.IN25
csr_inputs.csr_addr[2] => Equal53.IN25
csr_inputs.csr_addr[2] => Equal54.IN25
csr_inputs.csr_addr[2] => Equal55.IN25
csr_inputs.csr_addr[2] => Equal56.IN25
csr_inputs.csr_addr[2] => Equal57.IN25
csr_inputs.csr_addr[2] => Equal58.IN25
csr_inputs.csr_addr[2] => Equal59.IN25
csr_inputs.csr_addr[2] => Equal60.IN25
csr_inputs.csr_addr[2] => Equal61.IN25
csr_inputs.csr_addr[2] => Equal62.IN25
csr_inputs.csr_addr[2] => Equal63.IN25
csr_inputs.csr_addr[2] => Equal64.IN25
csr_inputs.csr_addr[2] => Equal65.IN25
csr_inputs.csr_addr[2] => Equal66.IN25
csr_inputs.csr_addr[2] => Equal67.IN25
csr_inputs.csr_addr[2] => Equal68.IN25
csr_inputs.csr_addr[2] => Equal69.IN25
csr_inputs.csr_addr[2] => Equal70.IN25
csr_inputs.csr_addr[2] => Equal71.IN25
csr_inputs.csr_addr[2] => Equal72.IN25
csr_inputs.csr_addr[2] => Equal73.IN25
csr_inputs.csr_addr[2] => Equal74.IN25
csr_inputs.csr_addr[2] => Equal7.IN5
csr_inputs.csr_addr[2] => Equal8.IN6
csr_inputs.csr_addr[2] => Equal9.IN5
csr_inputs.csr_addr[2] => Equal10.IN7
csr_inputs.csr_addr[2] => Equal11.IN7
csr_inputs.csr_addr[2] => Equal12.IN4
csr_inputs.csr_addr[2] => Equal13.IN4
csr_inputs.csr_addr[2] => Equal14.IN4
csr_inputs.csr_addr[2] => Equal15.IN4
csr_inputs.csr_addr[2] => Equal16.IN4
csr_inputs.csr_addr[3] => Equal17.IN24
csr_inputs.csr_addr[3] => Equal18.IN24
csr_inputs.csr_addr[3] => Equal19.IN24
csr_inputs.csr_addr[3] => Equal20.IN24
csr_inputs.csr_addr[3] => Equal21.IN24
csr_inputs.csr_addr[3] => Equal22.IN24
csr_inputs.csr_addr[3] => Equal23.IN24
csr_inputs.csr_addr[3] => Equal24.IN24
csr_inputs.csr_addr[3] => Equal25.IN24
csr_inputs.csr_addr[3] => Equal26.IN24
csr_inputs.csr_addr[3] => Equal27.IN24
csr_inputs.csr_addr[3] => Equal28.IN24
csr_inputs.csr_addr[3] => Equal29.IN24
csr_inputs.csr_addr[3] => Equal30.IN24
csr_inputs.csr_addr[3] => Equal31.IN24
csr_inputs.csr_addr[3] => Equal32.IN24
csr_inputs.csr_addr[3] => Equal33.IN24
csr_inputs.csr_addr[3] => Equal34.IN24
csr_inputs.csr_addr[3] => Equal35.IN24
csr_inputs.csr_addr[3] => Equal36.IN24
csr_inputs.csr_addr[3] => Equal37.IN24
csr_inputs.csr_addr[3] => Equal38.IN24
csr_inputs.csr_addr[3] => Equal39.IN24
csr_inputs.csr_addr[3] => Equal40.IN24
csr_inputs.csr_addr[3] => Equal41.IN24
csr_inputs.csr_addr[3] => Equal42.IN24
csr_inputs.csr_addr[3] => Equal43.IN24
csr_inputs.csr_addr[3] => Equal44.IN24
csr_inputs.csr_addr[3] => Equal45.IN24
csr_inputs.csr_addr[3] => Equal46.IN24
csr_inputs.csr_addr[3] => Equal47.IN24
csr_inputs.csr_addr[3] => Equal48.IN24
csr_inputs.csr_addr[3] => Equal49.IN24
csr_inputs.csr_addr[3] => Equal50.IN24
csr_inputs.csr_addr[3] => Equal51.IN24
csr_inputs.csr_addr[3] => Equal52.IN24
csr_inputs.csr_addr[3] => Equal53.IN24
csr_inputs.csr_addr[3] => Equal54.IN24
csr_inputs.csr_addr[3] => Equal55.IN24
csr_inputs.csr_addr[3] => Equal56.IN24
csr_inputs.csr_addr[3] => Equal57.IN24
csr_inputs.csr_addr[3] => Equal58.IN24
csr_inputs.csr_addr[3] => Equal59.IN24
csr_inputs.csr_addr[3] => Equal60.IN24
csr_inputs.csr_addr[3] => Equal61.IN24
csr_inputs.csr_addr[3] => Equal62.IN24
csr_inputs.csr_addr[3] => Equal63.IN24
csr_inputs.csr_addr[3] => Equal64.IN24
csr_inputs.csr_addr[3] => Equal65.IN24
csr_inputs.csr_addr[3] => Equal66.IN24
csr_inputs.csr_addr[3] => Equal67.IN24
csr_inputs.csr_addr[3] => Equal68.IN24
csr_inputs.csr_addr[3] => Equal69.IN24
csr_inputs.csr_addr[3] => Equal70.IN24
csr_inputs.csr_addr[3] => Equal71.IN24
csr_inputs.csr_addr[3] => Equal72.IN24
csr_inputs.csr_addr[3] => Equal73.IN24
csr_inputs.csr_addr[3] => Equal74.IN24
csr_inputs.csr_addr[3] => Equal7.IN4
csr_inputs.csr_addr[3] => Equal8.IN4
csr_inputs.csr_addr[3] => Equal9.IN4
csr_inputs.csr_addr[3] => Equal10.IN3
csr_inputs.csr_addr[3] => Equal11.IN4
csr_inputs.csr_addr[3] => Equal12.IN3
csr_inputs.csr_addr[3] => Equal13.IN3
csr_inputs.csr_addr[3] => Equal14.IN3
csr_inputs.csr_addr[3] => Equal15.IN3
csr_inputs.csr_addr[3] => Equal16.IN3
csr_inputs.csr_addr[4] => Equal17.IN23
csr_inputs.csr_addr[4] => Equal18.IN23
csr_inputs.csr_addr[4] => Equal19.IN23
csr_inputs.csr_addr[4] => Equal20.IN23
csr_inputs.csr_addr[4] => Equal21.IN23
csr_inputs.csr_addr[4] => Equal22.IN23
csr_inputs.csr_addr[4] => Equal23.IN23
csr_inputs.csr_addr[4] => Equal24.IN23
csr_inputs.csr_addr[4] => Equal25.IN23
csr_inputs.csr_addr[4] => Equal26.IN23
csr_inputs.csr_addr[4] => Equal27.IN23
csr_inputs.csr_addr[4] => Equal28.IN23
csr_inputs.csr_addr[4] => Equal29.IN23
csr_inputs.csr_addr[4] => Equal30.IN23
csr_inputs.csr_addr[4] => Equal31.IN23
csr_inputs.csr_addr[4] => Equal32.IN23
csr_inputs.csr_addr[4] => Equal33.IN23
csr_inputs.csr_addr[4] => Equal34.IN23
csr_inputs.csr_addr[4] => Equal35.IN23
csr_inputs.csr_addr[4] => Equal36.IN23
csr_inputs.csr_addr[4] => Equal37.IN23
csr_inputs.csr_addr[4] => Equal38.IN23
csr_inputs.csr_addr[4] => Equal39.IN23
csr_inputs.csr_addr[4] => Equal40.IN23
csr_inputs.csr_addr[4] => Equal41.IN23
csr_inputs.csr_addr[4] => Equal42.IN23
csr_inputs.csr_addr[4] => Equal43.IN23
csr_inputs.csr_addr[4] => Equal44.IN23
csr_inputs.csr_addr[4] => Equal45.IN23
csr_inputs.csr_addr[4] => Equal46.IN23
csr_inputs.csr_addr[4] => Equal47.IN23
csr_inputs.csr_addr[4] => Equal48.IN23
csr_inputs.csr_addr[4] => Equal49.IN23
csr_inputs.csr_addr[4] => Equal50.IN23
csr_inputs.csr_addr[4] => Equal51.IN23
csr_inputs.csr_addr[4] => Equal52.IN23
csr_inputs.csr_addr[4] => Equal53.IN23
csr_inputs.csr_addr[4] => Equal54.IN23
csr_inputs.csr_addr[4] => Equal55.IN23
csr_inputs.csr_addr[4] => Equal56.IN23
csr_inputs.csr_addr[4] => Equal57.IN23
csr_inputs.csr_addr[4] => Equal58.IN23
csr_inputs.csr_addr[4] => Equal59.IN23
csr_inputs.csr_addr[4] => Equal60.IN23
csr_inputs.csr_addr[4] => Equal61.IN23
csr_inputs.csr_addr[4] => Equal62.IN23
csr_inputs.csr_addr[4] => Equal63.IN23
csr_inputs.csr_addr[4] => Equal64.IN23
csr_inputs.csr_addr[4] => Equal65.IN23
csr_inputs.csr_addr[4] => Equal66.IN23
csr_inputs.csr_addr[4] => Equal67.IN23
csr_inputs.csr_addr[4] => Equal68.IN23
csr_inputs.csr_addr[4] => Equal69.IN23
csr_inputs.csr_addr[4] => Equal70.IN23
csr_inputs.csr_addr[4] => Equal71.IN23
csr_inputs.csr_addr[4] => Equal72.IN23
csr_inputs.csr_addr[4] => Equal73.IN23
csr_inputs.csr_addr[4] => Equal74.IN23
csr_inputs.csr_addr[4] => Equal7.IN3
csr_inputs.csr_addr[4] => Equal8.IN3
csr_inputs.csr_addr[4] => Equal9.IN3
csr_inputs.csr_addr[4] => Equal10.IN2
csr_inputs.csr_addr[4] => Equal11.IN3
csr_inputs.csr_addr[4] => Equal12.IN2
csr_inputs.csr_addr[4] => Equal13.IN2
csr_inputs.csr_addr[4] => Equal14.IN2
csr_inputs.csr_addr[4] => Equal15.IN2
csr_inputs.csr_addr[4] => Equal16.IN2
csr_inputs.csr_addr[5] => Equal17.IN22
csr_inputs.csr_addr[5] => Equal18.IN22
csr_inputs.csr_addr[5] => Equal19.IN22
csr_inputs.csr_addr[5] => Equal20.IN22
csr_inputs.csr_addr[5] => Equal21.IN22
csr_inputs.csr_addr[5] => Equal22.IN22
csr_inputs.csr_addr[5] => Equal23.IN22
csr_inputs.csr_addr[5] => Equal24.IN22
csr_inputs.csr_addr[5] => Equal25.IN22
csr_inputs.csr_addr[5] => Equal26.IN22
csr_inputs.csr_addr[5] => Equal27.IN22
csr_inputs.csr_addr[5] => Equal28.IN22
csr_inputs.csr_addr[5] => Equal29.IN22
csr_inputs.csr_addr[5] => Equal30.IN22
csr_inputs.csr_addr[5] => Equal31.IN22
csr_inputs.csr_addr[5] => Equal32.IN22
csr_inputs.csr_addr[5] => Equal33.IN22
csr_inputs.csr_addr[5] => Equal34.IN22
csr_inputs.csr_addr[5] => Equal35.IN22
csr_inputs.csr_addr[5] => Equal36.IN22
csr_inputs.csr_addr[5] => Equal37.IN22
csr_inputs.csr_addr[5] => Equal38.IN22
csr_inputs.csr_addr[5] => Equal39.IN22
csr_inputs.csr_addr[5] => Equal40.IN22
csr_inputs.csr_addr[5] => Equal41.IN22
csr_inputs.csr_addr[5] => Equal42.IN22
csr_inputs.csr_addr[5] => Equal43.IN22
csr_inputs.csr_addr[5] => Equal44.IN22
csr_inputs.csr_addr[5] => Equal45.IN22
csr_inputs.csr_addr[5] => Equal46.IN22
csr_inputs.csr_addr[5] => Equal47.IN22
csr_inputs.csr_addr[5] => Equal48.IN22
csr_inputs.csr_addr[5] => Equal49.IN22
csr_inputs.csr_addr[5] => Equal50.IN22
csr_inputs.csr_addr[5] => Equal51.IN22
csr_inputs.csr_addr[5] => Equal52.IN22
csr_inputs.csr_addr[5] => Equal53.IN22
csr_inputs.csr_addr[5] => Equal54.IN22
csr_inputs.csr_addr[5] => Equal55.IN22
csr_inputs.csr_addr[5] => Equal56.IN22
csr_inputs.csr_addr[5] => Equal57.IN22
csr_inputs.csr_addr[5] => Equal58.IN22
csr_inputs.csr_addr[5] => Equal59.IN22
csr_inputs.csr_addr[5] => Equal60.IN22
csr_inputs.csr_addr[5] => Equal61.IN22
csr_inputs.csr_addr[5] => Equal62.IN22
csr_inputs.csr_addr[5] => Equal63.IN22
csr_inputs.csr_addr[5] => Equal64.IN22
csr_inputs.csr_addr[5] => Equal65.IN22
csr_inputs.csr_addr[5] => Equal66.IN22
csr_inputs.csr_addr[5] => Equal67.IN22
csr_inputs.csr_addr[5] => Equal68.IN22
csr_inputs.csr_addr[5] => Equal69.IN22
csr_inputs.csr_addr[5] => Equal70.IN22
csr_inputs.csr_addr[5] => Equal71.IN22
csr_inputs.csr_addr[5] => Equal72.IN22
csr_inputs.csr_addr[5] => Equal73.IN22
csr_inputs.csr_addr[5] => Equal74.IN22
csr_inputs.csr_addr[5] => Equal7.IN2
csr_inputs.csr_addr[5] => Equal8.IN2
csr_inputs.csr_addr[5] => Equal9.IN2
csr_inputs.csr_addr[5] => Equal10.IN1
csr_inputs.csr_addr[5] => Equal11.IN2
csr_inputs.csr_addr[5] => Equal12.IN1
csr_inputs.csr_addr[5] => Equal13.IN1
csr_inputs.csr_addr[5] => Equal14.IN1
csr_inputs.csr_addr[5] => Equal15.IN1
csr_inputs.csr_addr[5] => Equal16.IN1
csr_inputs.csr_addr[6] => Equal17.IN21
csr_inputs.csr_addr[6] => Equal18.IN21
csr_inputs.csr_addr[6] => Equal19.IN21
csr_inputs.csr_addr[6] => Equal20.IN21
csr_inputs.csr_addr[6] => Equal21.IN21
csr_inputs.csr_addr[6] => Equal22.IN21
csr_inputs.csr_addr[6] => Equal23.IN21
csr_inputs.csr_addr[6] => Equal24.IN21
csr_inputs.csr_addr[6] => Equal25.IN21
csr_inputs.csr_addr[6] => Equal26.IN21
csr_inputs.csr_addr[6] => Equal27.IN21
csr_inputs.csr_addr[6] => Equal28.IN21
csr_inputs.csr_addr[6] => Equal29.IN21
csr_inputs.csr_addr[6] => Equal30.IN21
csr_inputs.csr_addr[6] => Equal31.IN21
csr_inputs.csr_addr[6] => Equal32.IN21
csr_inputs.csr_addr[6] => Equal33.IN21
csr_inputs.csr_addr[6] => Equal34.IN21
csr_inputs.csr_addr[6] => Equal35.IN21
csr_inputs.csr_addr[6] => Equal36.IN21
csr_inputs.csr_addr[6] => Equal37.IN21
csr_inputs.csr_addr[6] => Equal38.IN21
csr_inputs.csr_addr[6] => Equal39.IN21
csr_inputs.csr_addr[6] => Equal40.IN21
csr_inputs.csr_addr[6] => Equal41.IN21
csr_inputs.csr_addr[6] => Equal42.IN21
csr_inputs.csr_addr[6] => Equal43.IN21
csr_inputs.csr_addr[6] => Equal44.IN21
csr_inputs.csr_addr[6] => Equal45.IN21
csr_inputs.csr_addr[6] => Equal46.IN21
csr_inputs.csr_addr[6] => Equal47.IN21
csr_inputs.csr_addr[6] => Equal48.IN21
csr_inputs.csr_addr[6] => Equal49.IN21
csr_inputs.csr_addr[6] => Equal50.IN21
csr_inputs.csr_addr[6] => Equal51.IN21
csr_inputs.csr_addr[6] => Equal52.IN21
csr_inputs.csr_addr[6] => Equal53.IN21
csr_inputs.csr_addr[6] => Equal54.IN21
csr_inputs.csr_addr[6] => Equal55.IN21
csr_inputs.csr_addr[6] => Equal56.IN21
csr_inputs.csr_addr[6] => Equal57.IN21
csr_inputs.csr_addr[6] => Equal58.IN21
csr_inputs.csr_addr[6] => Equal59.IN21
csr_inputs.csr_addr[6] => Equal60.IN21
csr_inputs.csr_addr[6] => Equal61.IN21
csr_inputs.csr_addr[6] => Equal62.IN21
csr_inputs.csr_addr[6] => Equal63.IN21
csr_inputs.csr_addr[6] => Equal64.IN21
csr_inputs.csr_addr[6] => Equal65.IN21
csr_inputs.csr_addr[6] => Equal66.IN21
csr_inputs.csr_addr[6] => Equal67.IN21
csr_inputs.csr_addr[6] => Equal68.IN21
csr_inputs.csr_addr[6] => Equal69.IN21
csr_inputs.csr_addr[6] => Equal70.IN21
csr_inputs.csr_addr[6] => Equal71.IN21
csr_inputs.csr_addr[6] => Equal72.IN21
csr_inputs.csr_addr[6] => Equal73.IN21
csr_inputs.csr_addr[6] => Equal74.IN21
csr_inputs.csr_addr[6] => Equal7.IN1
csr_inputs.csr_addr[6] => Equal8.IN1
csr_inputs.csr_addr[6] => Equal9.IN1
csr_inputs.csr_addr[6] => Equal10.IN6
csr_inputs.csr_addr[6] => Equal11.IN1
csr_inputs.csr_addr[6] => Equal12.IN7
csr_inputs.csr_addr[6] => Equal13.IN6
csr_inputs.csr_addr[6] => Equal14.IN6
csr_inputs.csr_addr[6] => Equal15.IN5
csr_inputs.csr_addr[6] => Equal16.IN0
csr_inputs.csr_addr[7] => Equal17.IN20
csr_inputs.csr_addr[7] => Equal18.IN20
csr_inputs.csr_addr[7] => Equal19.IN20
csr_inputs.csr_addr[7] => Equal20.IN20
csr_inputs.csr_addr[7] => Equal21.IN20
csr_inputs.csr_addr[7] => Equal22.IN20
csr_inputs.csr_addr[7] => Equal23.IN20
csr_inputs.csr_addr[7] => Equal24.IN20
csr_inputs.csr_addr[7] => Equal25.IN20
csr_inputs.csr_addr[7] => Equal26.IN20
csr_inputs.csr_addr[7] => Equal27.IN20
csr_inputs.csr_addr[7] => Equal28.IN20
csr_inputs.csr_addr[7] => Equal29.IN20
csr_inputs.csr_addr[7] => Equal30.IN20
csr_inputs.csr_addr[7] => Equal31.IN20
csr_inputs.csr_addr[7] => Equal32.IN20
csr_inputs.csr_addr[7] => Equal33.IN20
csr_inputs.csr_addr[7] => Equal34.IN20
csr_inputs.csr_addr[7] => Equal35.IN20
csr_inputs.csr_addr[7] => Equal36.IN20
csr_inputs.csr_addr[7] => Equal37.IN20
csr_inputs.csr_addr[7] => Equal38.IN20
csr_inputs.csr_addr[7] => Equal39.IN20
csr_inputs.csr_addr[7] => Equal40.IN20
csr_inputs.csr_addr[7] => Equal41.IN20
csr_inputs.csr_addr[7] => Equal42.IN20
csr_inputs.csr_addr[7] => Equal43.IN20
csr_inputs.csr_addr[7] => Equal44.IN20
csr_inputs.csr_addr[7] => Equal45.IN20
csr_inputs.csr_addr[7] => Equal46.IN20
csr_inputs.csr_addr[7] => Equal47.IN20
csr_inputs.csr_addr[7] => Equal48.IN20
csr_inputs.csr_addr[7] => Equal49.IN20
csr_inputs.csr_addr[7] => Equal50.IN20
csr_inputs.csr_addr[7] => Equal51.IN20
csr_inputs.csr_addr[7] => Equal52.IN20
csr_inputs.csr_addr[7] => Equal53.IN20
csr_inputs.csr_addr[7] => Equal54.IN20
csr_inputs.csr_addr[7] => Equal55.IN20
csr_inputs.csr_addr[7] => Equal56.IN20
csr_inputs.csr_addr[7] => Equal57.IN20
csr_inputs.csr_addr[7] => Equal58.IN20
csr_inputs.csr_addr[7] => Equal59.IN20
csr_inputs.csr_addr[7] => Equal60.IN20
csr_inputs.csr_addr[7] => Equal61.IN20
csr_inputs.csr_addr[7] => Equal62.IN20
csr_inputs.csr_addr[7] => Equal63.IN20
csr_inputs.csr_addr[7] => Equal64.IN20
csr_inputs.csr_addr[7] => Equal65.IN20
csr_inputs.csr_addr[7] => Equal66.IN20
csr_inputs.csr_addr[7] => Equal67.IN20
csr_inputs.csr_addr[7] => Equal68.IN20
csr_inputs.csr_addr[7] => Equal69.IN20
csr_inputs.csr_addr[7] => Equal70.IN20
csr_inputs.csr_addr[7] => Equal71.IN20
csr_inputs.csr_addr[7] => Equal72.IN20
csr_inputs.csr_addr[7] => Equal73.IN20
csr_inputs.csr_addr[7] => Equal74.IN20
csr_inputs.csr_addr[7] => Equal7.IN0
csr_inputs.csr_addr[7] => Equal8.IN0
csr_inputs.csr_addr[7] => Equal9.IN0
csr_inputs.csr_addr[7] => Equal10.IN0
csr_inputs.csr_addr[7] => Equal11.IN0
csr_inputs.csr_addr[7] => Equal12.IN0
csr_inputs.csr_addr[7] => Equal13.IN0
csr_inputs.csr_addr[7] => Equal14.IN0
csr_inputs.csr_addr[7] => Equal15.IN0
csr_inputs.csr_addr[7] => Equal16.IN7
csr_inputs.csr_addr[8] => LessThan0.IN4
csr_inputs.csr_addr[8] => Equal17.IN19
csr_inputs.csr_addr[8] => Equal18.IN19
csr_inputs.csr_addr[8] => Equal19.IN19
csr_inputs.csr_addr[8] => Equal20.IN19
csr_inputs.csr_addr[8] => Equal21.IN19
csr_inputs.csr_addr[8] => Equal22.IN19
csr_inputs.csr_addr[8] => Equal23.IN19
csr_inputs.csr_addr[8] => Equal24.IN19
csr_inputs.csr_addr[8] => Equal25.IN19
csr_inputs.csr_addr[8] => Equal26.IN19
csr_inputs.csr_addr[8] => Equal27.IN19
csr_inputs.csr_addr[8] => Equal28.IN19
csr_inputs.csr_addr[8] => Equal29.IN19
csr_inputs.csr_addr[8] => Equal30.IN19
csr_inputs.csr_addr[8] => Equal31.IN19
csr_inputs.csr_addr[8] => Equal32.IN19
csr_inputs.csr_addr[8] => Equal33.IN19
csr_inputs.csr_addr[8] => Equal34.IN19
csr_inputs.csr_addr[8] => Equal35.IN19
csr_inputs.csr_addr[8] => Equal36.IN19
csr_inputs.csr_addr[8] => Equal37.IN19
csr_inputs.csr_addr[8] => Equal38.IN19
csr_inputs.csr_addr[8] => Equal39.IN19
csr_inputs.csr_addr[8] => Equal40.IN19
csr_inputs.csr_addr[8] => Equal41.IN19
csr_inputs.csr_addr[8] => Equal42.IN19
csr_inputs.csr_addr[8] => Equal43.IN19
csr_inputs.csr_addr[8] => Equal44.IN19
csr_inputs.csr_addr[8] => Equal45.IN19
csr_inputs.csr_addr[8] => Equal46.IN19
csr_inputs.csr_addr[8] => Equal47.IN19
csr_inputs.csr_addr[8] => Equal48.IN19
csr_inputs.csr_addr[8] => Equal49.IN19
csr_inputs.csr_addr[8] => Equal50.IN19
csr_inputs.csr_addr[8] => Equal51.IN19
csr_inputs.csr_addr[8] => Equal52.IN19
csr_inputs.csr_addr[8] => Equal53.IN19
csr_inputs.csr_addr[8] => Equal54.IN19
csr_inputs.csr_addr[8] => Equal55.IN19
csr_inputs.csr_addr[8] => Equal56.IN19
csr_inputs.csr_addr[8] => Equal57.IN19
csr_inputs.csr_addr[8] => Equal58.IN19
csr_inputs.csr_addr[8] => Equal59.IN19
csr_inputs.csr_addr[8] => Equal60.IN19
csr_inputs.csr_addr[8] => Equal61.IN19
csr_inputs.csr_addr[8] => Equal62.IN19
csr_inputs.csr_addr[8] => Equal63.IN19
csr_inputs.csr_addr[8] => Equal64.IN19
csr_inputs.csr_addr[8] => Equal65.IN19
csr_inputs.csr_addr[8] => Equal66.IN19
csr_inputs.csr_addr[8] => Equal67.IN19
csr_inputs.csr_addr[8] => Equal68.IN19
csr_inputs.csr_addr[8] => Equal69.IN19
csr_inputs.csr_addr[8] => Equal70.IN19
csr_inputs.csr_addr[8] => Equal71.IN19
csr_inputs.csr_addr[8] => Equal72.IN19
csr_inputs.csr_addr[8] => Equal73.IN19
csr_inputs.csr_addr[8] => Equal74.IN19
csr_inputs.csr_addr[8] => Equal0.IN2
csr_inputs.csr_addr[8] => Equal2.IN2
csr_inputs.csr_addr[9] => LessThan0.IN3
csr_inputs.csr_addr[9] => Equal17.IN18
csr_inputs.csr_addr[9] => Equal18.IN18
csr_inputs.csr_addr[9] => Equal19.IN18
csr_inputs.csr_addr[9] => Equal20.IN18
csr_inputs.csr_addr[9] => Equal21.IN18
csr_inputs.csr_addr[9] => Equal22.IN18
csr_inputs.csr_addr[9] => Equal23.IN18
csr_inputs.csr_addr[9] => Equal24.IN18
csr_inputs.csr_addr[9] => Equal25.IN18
csr_inputs.csr_addr[9] => Equal26.IN18
csr_inputs.csr_addr[9] => Equal27.IN18
csr_inputs.csr_addr[9] => Equal28.IN18
csr_inputs.csr_addr[9] => Equal29.IN18
csr_inputs.csr_addr[9] => Equal30.IN18
csr_inputs.csr_addr[9] => Equal31.IN18
csr_inputs.csr_addr[9] => Equal32.IN18
csr_inputs.csr_addr[9] => Equal33.IN18
csr_inputs.csr_addr[9] => Equal34.IN18
csr_inputs.csr_addr[9] => Equal35.IN18
csr_inputs.csr_addr[9] => Equal36.IN18
csr_inputs.csr_addr[9] => Equal37.IN18
csr_inputs.csr_addr[9] => Equal38.IN18
csr_inputs.csr_addr[9] => Equal39.IN18
csr_inputs.csr_addr[9] => Equal40.IN18
csr_inputs.csr_addr[9] => Equal41.IN18
csr_inputs.csr_addr[9] => Equal42.IN18
csr_inputs.csr_addr[9] => Equal43.IN18
csr_inputs.csr_addr[9] => Equal44.IN18
csr_inputs.csr_addr[9] => Equal45.IN18
csr_inputs.csr_addr[9] => Equal46.IN18
csr_inputs.csr_addr[9] => Equal47.IN18
csr_inputs.csr_addr[9] => Equal48.IN18
csr_inputs.csr_addr[9] => Equal49.IN18
csr_inputs.csr_addr[9] => Equal50.IN18
csr_inputs.csr_addr[9] => Equal51.IN18
csr_inputs.csr_addr[9] => Equal52.IN18
csr_inputs.csr_addr[9] => Equal53.IN18
csr_inputs.csr_addr[9] => Equal54.IN18
csr_inputs.csr_addr[9] => Equal55.IN18
csr_inputs.csr_addr[9] => Equal56.IN18
csr_inputs.csr_addr[9] => Equal57.IN18
csr_inputs.csr_addr[9] => Equal58.IN18
csr_inputs.csr_addr[9] => Equal59.IN18
csr_inputs.csr_addr[9] => Equal60.IN18
csr_inputs.csr_addr[9] => Equal61.IN18
csr_inputs.csr_addr[9] => Equal62.IN18
csr_inputs.csr_addr[9] => Equal63.IN18
csr_inputs.csr_addr[9] => Equal64.IN18
csr_inputs.csr_addr[9] => Equal65.IN18
csr_inputs.csr_addr[9] => Equal66.IN18
csr_inputs.csr_addr[9] => Equal67.IN18
csr_inputs.csr_addr[9] => Equal68.IN18
csr_inputs.csr_addr[9] => Equal69.IN18
csr_inputs.csr_addr[9] => Equal70.IN18
csr_inputs.csr_addr[9] => Equal71.IN18
csr_inputs.csr_addr[9] => Equal72.IN18
csr_inputs.csr_addr[9] => Equal73.IN18
csr_inputs.csr_addr[9] => Equal74.IN18
csr_inputs.csr_addr[9] => Equal0.IN1
csr_inputs.csr_addr[9] => Equal2.IN1
csr_inputs.csr_addr[10] => LessThan0.IN2
csr_inputs.csr_addr[10] => Equal17.IN17
csr_inputs.csr_addr[10] => Equal18.IN17
csr_inputs.csr_addr[10] => Equal19.IN17
csr_inputs.csr_addr[10] => Equal20.IN17
csr_inputs.csr_addr[10] => Equal21.IN17
csr_inputs.csr_addr[10] => Equal22.IN17
csr_inputs.csr_addr[10] => Equal23.IN17
csr_inputs.csr_addr[10] => Equal24.IN17
csr_inputs.csr_addr[10] => Equal25.IN17
csr_inputs.csr_addr[10] => Equal26.IN17
csr_inputs.csr_addr[10] => Equal27.IN17
csr_inputs.csr_addr[10] => Equal28.IN17
csr_inputs.csr_addr[10] => Equal29.IN17
csr_inputs.csr_addr[10] => Equal30.IN17
csr_inputs.csr_addr[10] => Equal31.IN17
csr_inputs.csr_addr[10] => Equal32.IN17
csr_inputs.csr_addr[10] => Equal33.IN17
csr_inputs.csr_addr[10] => Equal34.IN17
csr_inputs.csr_addr[10] => Equal35.IN17
csr_inputs.csr_addr[10] => Equal36.IN17
csr_inputs.csr_addr[10] => Equal37.IN17
csr_inputs.csr_addr[10] => Equal38.IN17
csr_inputs.csr_addr[10] => Equal39.IN17
csr_inputs.csr_addr[10] => Equal40.IN17
csr_inputs.csr_addr[10] => Equal41.IN17
csr_inputs.csr_addr[10] => Equal42.IN17
csr_inputs.csr_addr[10] => Equal43.IN17
csr_inputs.csr_addr[10] => Equal44.IN17
csr_inputs.csr_addr[10] => Equal45.IN17
csr_inputs.csr_addr[10] => Equal46.IN17
csr_inputs.csr_addr[10] => Equal47.IN17
csr_inputs.csr_addr[10] => Equal48.IN17
csr_inputs.csr_addr[10] => Equal49.IN17
csr_inputs.csr_addr[10] => Equal50.IN17
csr_inputs.csr_addr[10] => Equal51.IN17
csr_inputs.csr_addr[10] => Equal52.IN17
csr_inputs.csr_addr[10] => Equal53.IN17
csr_inputs.csr_addr[10] => Equal54.IN17
csr_inputs.csr_addr[10] => Equal55.IN17
csr_inputs.csr_addr[10] => Equal56.IN17
csr_inputs.csr_addr[10] => Equal57.IN17
csr_inputs.csr_addr[10] => Equal58.IN17
csr_inputs.csr_addr[10] => Equal59.IN17
csr_inputs.csr_addr[10] => Equal60.IN17
csr_inputs.csr_addr[10] => Equal61.IN17
csr_inputs.csr_addr[10] => Equal62.IN17
csr_inputs.csr_addr[10] => Equal63.IN17
csr_inputs.csr_addr[10] => Equal64.IN17
csr_inputs.csr_addr[10] => Equal65.IN17
csr_inputs.csr_addr[10] => Equal66.IN17
csr_inputs.csr_addr[10] => Equal67.IN17
csr_inputs.csr_addr[10] => Equal68.IN17
csr_inputs.csr_addr[10] => Equal69.IN17
csr_inputs.csr_addr[10] => Equal70.IN17
csr_inputs.csr_addr[10] => Equal71.IN17
csr_inputs.csr_addr[10] => Equal72.IN17
csr_inputs.csr_addr[10] => Equal73.IN17
csr_inputs.csr_addr[10] => Equal74.IN17
csr_inputs.csr_addr[10] => Equal0.IN0
csr_inputs.csr_addr[10] => Equal2.IN0
csr_inputs.csr_addr[11] => Equal17.IN16
csr_inputs.csr_addr[11] => Equal18.IN16
csr_inputs.csr_addr[11] => Equal19.IN16
csr_inputs.csr_addr[11] => Equal20.IN16
csr_inputs.csr_addr[11] => Equal21.IN16
csr_inputs.csr_addr[11] => Equal22.IN16
csr_inputs.csr_addr[11] => Equal23.IN16
csr_inputs.csr_addr[11] => Equal24.IN16
csr_inputs.csr_addr[11] => Equal25.IN16
csr_inputs.csr_addr[11] => Equal26.IN16
csr_inputs.csr_addr[11] => Equal27.IN16
csr_inputs.csr_addr[11] => Equal28.IN16
csr_inputs.csr_addr[11] => Equal29.IN16
csr_inputs.csr_addr[11] => Equal30.IN16
csr_inputs.csr_addr[11] => Equal31.IN16
csr_inputs.csr_addr[11] => Equal32.IN16
csr_inputs.csr_addr[11] => Equal33.IN16
csr_inputs.csr_addr[11] => Equal34.IN16
csr_inputs.csr_addr[11] => Equal35.IN16
csr_inputs.csr_addr[11] => Equal36.IN16
csr_inputs.csr_addr[11] => Equal37.IN16
csr_inputs.csr_addr[11] => Equal38.IN16
csr_inputs.csr_addr[11] => Equal39.IN16
csr_inputs.csr_addr[11] => Equal40.IN16
csr_inputs.csr_addr[11] => Equal41.IN16
csr_inputs.csr_addr[11] => Equal42.IN16
csr_inputs.csr_addr[11] => Equal43.IN16
csr_inputs.csr_addr[11] => Equal44.IN16
csr_inputs.csr_addr[11] => Equal45.IN16
csr_inputs.csr_addr[11] => Equal46.IN16
csr_inputs.csr_addr[11] => Equal47.IN16
csr_inputs.csr_addr[11] => Equal48.IN16
csr_inputs.csr_addr[11] => Equal49.IN16
csr_inputs.csr_addr[11] => Equal50.IN16
csr_inputs.csr_addr[11] => Equal51.IN16
csr_inputs.csr_addr[11] => Equal52.IN16
csr_inputs.csr_addr[11] => Equal53.IN16
csr_inputs.csr_addr[11] => Equal54.IN16
csr_inputs.csr_addr[11] => Equal55.IN16
csr_inputs.csr_addr[11] => Equal56.IN16
csr_inputs.csr_addr[11] => Equal57.IN16
csr_inputs.csr_addr[11] => Equal58.IN16
csr_inputs.csr_addr[11] => Equal59.IN16
csr_inputs.csr_addr[11] => Equal60.IN16
csr_inputs.csr_addr[11] => Equal61.IN16
csr_inputs.csr_addr[11] => Equal62.IN16
csr_inputs.csr_addr[11] => Equal63.IN16
csr_inputs.csr_addr[11] => Equal64.IN16
csr_inputs.csr_addr[11] => Equal65.IN16
csr_inputs.csr_addr[11] => Equal66.IN16
csr_inputs.csr_addr[11] => Equal67.IN16
csr_inputs.csr_addr[11] => Equal68.IN16
csr_inputs.csr_addr[11] => Equal69.IN16
csr_inputs.csr_addr[11] => Equal70.IN16
csr_inputs.csr_addr[11] => Equal71.IN16
csr_inputs.csr_addr[11] => Equal72.IN16
csr_inputs.csr_addr[11] => Equal73.IN16
csr_inputs.csr_addr[11] => Equal74.IN16
csr_inputs.rs1[0] => updated_csr.IN1
csr_inputs.rs1[0] => Selector31.IN5
csr_inputs.rs1[0] => updated_csr.IN1
csr_inputs.rs1[1] => updated_csr.IN1
csr_inputs.rs1[1] => Selector30.IN5
csr_inputs.rs1[1] => updated_csr.IN1
csr_inputs.rs1[2] => updated_csr.IN1
csr_inputs.rs1[2] => Selector29.IN5
csr_inputs.rs1[2] => updated_csr.IN1
csr_inputs.rs1[3] => updated_csr.IN1
csr_inputs.rs1[3] => Selector28.IN5
csr_inputs.rs1[3] => updated_csr.IN1
csr_inputs.rs1[4] => updated_csr.IN1
csr_inputs.rs1[4] => Selector27.IN5
csr_inputs.rs1[4] => updated_csr.IN1
csr_inputs.rs1[5] => updated_csr.IN1
csr_inputs.rs1[5] => Selector26.IN5
csr_inputs.rs1[5] => updated_csr.IN1
csr_inputs.rs1[6] => updated_csr.IN1
csr_inputs.rs1[6] => Selector25.IN5
csr_inputs.rs1[6] => updated_csr.IN1
csr_inputs.rs1[7] => updated_csr.IN1
csr_inputs.rs1[7] => Selector24.IN5
csr_inputs.rs1[7] => updated_csr.IN1
csr_inputs.rs1[8] => updated_csr.IN1
csr_inputs.rs1[8] => Selector23.IN5
csr_inputs.rs1[8] => updated_csr.IN1
csr_inputs.rs1[9] => updated_csr.IN1
csr_inputs.rs1[9] => Selector22.IN5
csr_inputs.rs1[9] => updated_csr.IN1
csr_inputs.rs1[10] => updated_csr.IN1
csr_inputs.rs1[10] => Selector21.IN5
csr_inputs.rs1[10] => updated_csr.IN1
csr_inputs.rs1[11] => updated_csr.IN1
csr_inputs.rs1[11] => Selector20.IN5
csr_inputs.rs1[11] => updated_csr.IN1
csr_inputs.rs1[12] => updated_csr.IN1
csr_inputs.rs1[12] => Selector19.IN5
csr_inputs.rs1[12] => updated_csr.IN1
csr_inputs.rs1[13] => updated_csr.IN1
csr_inputs.rs1[13] => Selector18.IN5
csr_inputs.rs1[13] => updated_csr.IN1
csr_inputs.rs1[14] => updated_csr.IN1
csr_inputs.rs1[14] => Selector17.IN5
csr_inputs.rs1[14] => updated_csr.IN1
csr_inputs.rs1[15] => updated_csr.IN1
csr_inputs.rs1[15] => Selector16.IN5
csr_inputs.rs1[15] => updated_csr.IN1
csr_inputs.rs1[16] => updated_csr.IN1
csr_inputs.rs1[16] => Selector15.IN5
csr_inputs.rs1[16] => updated_csr.IN1
csr_inputs.rs1[17] => updated_csr.IN1
csr_inputs.rs1[17] => Selector14.IN5
csr_inputs.rs1[17] => updated_csr.IN1
csr_inputs.rs1[18] => updated_csr.IN1
csr_inputs.rs1[18] => Selector13.IN5
csr_inputs.rs1[18] => updated_csr.IN1
csr_inputs.rs1[19] => updated_csr.IN1
csr_inputs.rs1[19] => Selector12.IN5
csr_inputs.rs1[19] => updated_csr.IN1
csr_inputs.rs1[20] => updated_csr.IN1
csr_inputs.rs1[20] => Selector11.IN5
csr_inputs.rs1[20] => updated_csr.IN1
csr_inputs.rs1[21] => updated_csr.IN1
csr_inputs.rs1[21] => Selector10.IN5
csr_inputs.rs1[21] => updated_csr.IN1
csr_inputs.rs1[22] => updated_csr.IN1
csr_inputs.rs1[22] => Selector9.IN5
csr_inputs.rs1[22] => updated_csr.IN1
csr_inputs.rs1[23] => updated_csr.IN1
csr_inputs.rs1[23] => Selector8.IN5
csr_inputs.rs1[23] => updated_csr.IN1
csr_inputs.rs1[24] => updated_csr.IN1
csr_inputs.rs1[24] => Selector7.IN5
csr_inputs.rs1[24] => updated_csr.IN1
csr_inputs.rs1[25] => updated_csr.IN1
csr_inputs.rs1[25] => Selector6.IN5
csr_inputs.rs1[25] => updated_csr.IN1
csr_inputs.rs1[26] => updated_csr.IN1
csr_inputs.rs1[26] => Selector5.IN5
csr_inputs.rs1[26] => updated_csr.IN1
csr_inputs.rs1[27] => updated_csr.IN1
csr_inputs.rs1[27] => Selector4.IN5
csr_inputs.rs1[27] => updated_csr.IN1
csr_inputs.rs1[28] => updated_csr.IN1
csr_inputs.rs1[28] => Selector3.IN5
csr_inputs.rs1[28] => updated_csr.IN1
csr_inputs.rs1[29] => updated_csr.IN1
csr_inputs.rs1[29] => Selector2.IN5
csr_inputs.rs1[29] => updated_csr.IN1
csr_inputs.rs1[30] => updated_csr.IN1
csr_inputs.rs1[30] => Selector1.IN5
csr_inputs.rs1[30] => updated_csr.IN1
csr_inputs.rs1[31] => updated_csr.IN1
csr_inputs.rs1[31] => Selector0.IN5
csr_inputs.rs1[31] => updated_csr.IN1
instruction_issued_no_rd => always23.IN0
instruction_issued_no_rd => always23.IN0
csr_exception.csr_pc[0] <= <GND>
csr_exception.csr_pc[1] <= <GND>
csr_exception.csr_pc[2] <= <GND>
csr_exception.csr_pc[3] <= <GND>
csr_exception.csr_pc[4] <= <GND>
csr_exception.csr_pc[5] <= <GND>
csr_exception.csr_pc[6] <= <GND>
csr_exception.csr_pc[7] <= <GND>
csr_exception.csr_pc[8] <= <GND>
csr_exception.csr_pc[9] <= <GND>
csr_exception.csr_pc[10] <= <GND>
csr_exception.csr_pc[11] <= <GND>
csr_exception.csr_pc[12] <= <GND>
csr_exception.csr_pc[13] <= <GND>
csr_exception.csr_pc[14] <= <GND>
csr_exception.csr_pc[15] <= <GND>
csr_exception.csr_pc[16] <= <GND>
csr_exception.csr_pc[17] <= <GND>
csr_exception.csr_pc[18] <= <GND>
csr_exception.csr_pc[19] <= <GND>
csr_exception.csr_pc[20] <= <GND>
csr_exception.csr_pc[21] <= <GND>
csr_exception.csr_pc[22] <= <GND>
csr_exception.csr_pc[23] <= <GND>
csr_exception.csr_pc[24] <= <GND>
csr_exception.csr_pc[25] <= <GND>
csr_exception.csr_pc[26] <= <GND>
csr_exception.csr_pc[27] <= <GND>
csr_exception.csr_pc[28] <= <GND>
csr_exception.csr_pc[29] <= <GND>
csr_exception.csr_pc[30] <= <GND>
csr_exception.csr_pc[31] <= <GND>
csr_exception.illegal_instruction <= illegal_instruction.DB_MAX_OUTPUT_PORT_TYPE
csr_exception.addr[0] => mbadaddr.DATAB
csr_exception.addr[0] => sbadaddr.DATAB
csr_exception.addr[1] => mbadaddr.DATAB
csr_exception.addr[1] => sbadaddr.DATAB
csr_exception.addr[2] => mbadaddr.DATAB
csr_exception.addr[2] => sbadaddr.DATAB
csr_exception.addr[3] => mbadaddr.DATAB
csr_exception.addr[3] => sbadaddr.DATAB
csr_exception.addr[4] => mbadaddr.DATAB
csr_exception.addr[4] => sbadaddr.DATAB
csr_exception.addr[5] => mbadaddr.DATAB
csr_exception.addr[5] => sbadaddr.DATAB
csr_exception.addr[6] => mbadaddr.DATAB
csr_exception.addr[6] => sbadaddr.DATAB
csr_exception.addr[7] => mbadaddr.DATAB
csr_exception.addr[7] => sbadaddr.DATAB
csr_exception.addr[8] => mbadaddr.DATAB
csr_exception.addr[8] => sbadaddr.DATAB
csr_exception.addr[9] => mbadaddr.DATAB
csr_exception.addr[9] => sbadaddr.DATAB
csr_exception.addr[10] => mbadaddr.DATAB
csr_exception.addr[10] => sbadaddr.DATAB
csr_exception.addr[11] => mbadaddr.DATAB
csr_exception.addr[11] => sbadaddr.DATAB
csr_exception.addr[12] => mbadaddr.DATAB
csr_exception.addr[12] => sbadaddr.DATAB
csr_exception.addr[13] => mbadaddr.DATAB
csr_exception.addr[13] => sbadaddr.DATAB
csr_exception.addr[14] => mbadaddr.DATAB
csr_exception.addr[14] => sbadaddr.DATAB
csr_exception.addr[15] => mbadaddr.DATAB
csr_exception.addr[15] => sbadaddr.DATAB
csr_exception.addr[16] => mbadaddr.DATAB
csr_exception.addr[16] => sbadaddr.DATAB
csr_exception.addr[17] => mbadaddr.DATAB
csr_exception.addr[17] => sbadaddr.DATAB
csr_exception.addr[18] => mbadaddr.DATAB
csr_exception.addr[18] => sbadaddr.DATAB
csr_exception.addr[19] => mbadaddr.DATAB
csr_exception.addr[19] => sbadaddr.DATAB
csr_exception.addr[20] => mbadaddr.DATAB
csr_exception.addr[20] => sbadaddr.DATAB
csr_exception.addr[21] => mbadaddr.DATAB
csr_exception.addr[21] => sbadaddr.DATAB
csr_exception.addr[22] => mbadaddr.DATAB
csr_exception.addr[22] => sbadaddr.DATAB
csr_exception.addr[23] => mbadaddr.DATAB
csr_exception.addr[23] => sbadaddr.DATAB
csr_exception.addr[24] => mbadaddr.DATAB
csr_exception.addr[24] => sbadaddr.DATAB
csr_exception.addr[25] => mbadaddr.DATAB
csr_exception.addr[25] => sbadaddr.DATAB
csr_exception.addr[26] => mbadaddr.DATAB
csr_exception.addr[26] => sbadaddr.DATAB
csr_exception.addr[27] => mbadaddr.DATAB
csr_exception.addr[27] => sbadaddr.DATAB
csr_exception.addr[28] => mbadaddr.DATAB
csr_exception.addr[28] => sbadaddr.DATAB
csr_exception.addr[29] => mbadaddr.DATAB
csr_exception.addr[29] => sbadaddr.DATAB
csr_exception.addr[30] => mbadaddr.DATAB
csr_exception.addr[30] => sbadaddr.DATAB
csr_exception.addr[31] => mbadaddr.DATAB
csr_exception.addr[31] => sbadaddr.DATAB
csr_exception.pc[0] => mepc.DATAB
csr_exception.pc[0] => sepc.DATAB
csr_exception.pc[1] => mepc.DATAB
csr_exception.pc[1] => sepc.DATAB
csr_exception.pc[2] => mepc.DATAB
csr_exception.pc[2] => sepc.DATAB
csr_exception.pc[3] => mepc.DATAB
csr_exception.pc[3] => sepc.DATAB
csr_exception.pc[4] => mepc.DATAB
csr_exception.pc[4] => sepc.DATAB
csr_exception.pc[5] => mepc.DATAB
csr_exception.pc[5] => sepc.DATAB
csr_exception.pc[6] => mepc.DATAB
csr_exception.pc[6] => sepc.DATAB
csr_exception.pc[7] => mepc.DATAB
csr_exception.pc[7] => sepc.DATAB
csr_exception.pc[8] => mepc.DATAB
csr_exception.pc[8] => sepc.DATAB
csr_exception.pc[9] => mepc.DATAB
csr_exception.pc[9] => sepc.DATAB
csr_exception.pc[10] => mepc.DATAB
csr_exception.pc[10] => sepc.DATAB
csr_exception.pc[11] => mepc.DATAB
csr_exception.pc[11] => sepc.DATAB
csr_exception.pc[12] => mepc.DATAB
csr_exception.pc[12] => sepc.DATAB
csr_exception.pc[13] => mepc.DATAB
csr_exception.pc[13] => sepc.DATAB
csr_exception.pc[14] => mepc.DATAB
csr_exception.pc[14] => sepc.DATAB
csr_exception.pc[15] => mepc.DATAB
csr_exception.pc[15] => sepc.DATAB
csr_exception.pc[16] => mepc.DATAB
csr_exception.pc[16] => sepc.DATAB
csr_exception.pc[17] => mepc.DATAB
csr_exception.pc[17] => sepc.DATAB
csr_exception.pc[18] => mepc.DATAB
csr_exception.pc[18] => sepc.DATAB
csr_exception.pc[19] => mepc.DATAB
csr_exception.pc[19] => sepc.DATAB
csr_exception.pc[20] => mepc.DATAB
csr_exception.pc[20] => sepc.DATAB
csr_exception.pc[21] => mepc.DATAB
csr_exception.pc[21] => sepc.DATAB
csr_exception.pc[22] => mepc.DATAB
csr_exception.pc[22] => sepc.DATAB
csr_exception.pc[23] => mepc.DATAB
csr_exception.pc[23] => sepc.DATAB
csr_exception.pc[24] => mepc.DATAB
csr_exception.pc[24] => sepc.DATAB
csr_exception.pc[25] => mepc.DATAB
csr_exception.pc[25] => sepc.DATAB
csr_exception.pc[26] => mepc.DATAB
csr_exception.pc[26] => sepc.DATAB
csr_exception.pc[27] => mepc.DATAB
csr_exception.pc[27] => sepc.DATAB
csr_exception.pc[28] => mepc.DATAB
csr_exception.pc[28] => sepc.DATAB
csr_exception.pc[29] => mepc.DATAB
csr_exception.pc[29] => sepc.DATAB
csr_exception.pc[30] => mepc.DATAB
csr_exception.pc[30] => sepc.DATAB
csr_exception.pc[31] => mepc.DATAB
csr_exception.pc[31] => sepc.DATAB
csr_exception.code[0] => Mux0.IN3
csr_exception.code[0] => mcause.DATAB
csr_exception.code[0] => scause.DATAB
csr_exception.code[1] => Mux0.IN2
csr_exception.code[1] => mcause.DATAB
csr_exception.code[1] => scause.DATAB
csr_exception.code[2] => Mux0.IN1
csr_exception.code[2] => mcause.DATAB
csr_exception.code[2] => scause.DATAB
csr_exception.code[3] => Mux0.IN0
csr_exception.code[3] => mcause.DATAB
csr_exception.code[3] => scause.DATAB
csr_exception.valid => machine_trap.IN1
csr_exception.valid => supervisor_trap.IN1
csr_exception.valid => next_privilege_level.OUTPUTSELECT
csr_exception.valid => next_privilege_level.OUTPUTSELECT
csr_exception.valid => next_privilege_level.OUTPUTSELECT
csr_exception.valid => always5.IN0
csr_exception.valid => mstatus.OUTPUTSELECT
csr_exception.valid => mstatus.OUTPUTSELECT
csr_exception.valid => mstatus.OUTPUTSELECT
csr_exception.valid => mstatus.OUTPUTSELECT
csr_exception.valid => mstatus.OUTPUTSELECT
csr_exception.valid => mstatus.OUTPUTSELECT
csr_exception.valid => mstatus.OUTPUTSELECT
csr_exception.valid => mstatus.OUTPUTSELECT
csr_exception.valid => mstatus.OUTPUTSELECT
csr_exception.valid => mstatus.OUTPUTSELECT
csr_exception.valid => mstatus.OUTPUTSELECT
tlb_on <= mstatus.vm[3].DB_MAX_OUTPUT_PORT_TYPE
asid[0] <= sptbr.asid[0].DB_MAX_OUTPUT_PORT_TYPE
asid[1] <= sptbr.asid[1].DB_MAX_OUTPUT_PORT_TYPE
asid[2] <= sptbr.asid[2].DB_MAX_OUTPUT_PORT_TYPE
asid[3] <= sptbr.asid[3].DB_MAX_OUTPUT_PORT_TYPE
asid[4] <= sptbr.asid[4].DB_MAX_OUTPUT_PORT_TYPE
asid[5] <= sptbr.asid[5].DB_MAX_OUTPUT_PORT_TYPE
asid[6] <= sptbr.asid[6].DB_MAX_OUTPUT_PORT_TYPE
asid[7] <= sptbr.asid[7].DB_MAX_OUTPUT_PORT_TYPE
asid[8] <= sptbr.asid[8].DB_MAX_OUTPUT_PORT_TYPE
asid[9] <= sptbr.asid[9].DB_MAX_OUTPUT_PORT_TYPE
immu.privilege <= privilege_level[0].DB_MAX_OUTPUT_PORT_TYPE
immu.pum <= mstatus.pum.DB_MAX_OUTPUT_PORT_TYPE
immu.mxr <= mstatus.mxr.DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[0] <= sptbr.ppn[0].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[1] <= sptbr.ppn[1].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[2] <= sptbr.ppn[2].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[3] <= sptbr.ppn[3].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[4] <= sptbr.ppn[4].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[5] <= sptbr.ppn[5].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[6] <= sptbr.ppn[6].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[7] <= sptbr.ppn[7].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[8] <= sptbr.ppn[8].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[9] <= sptbr.ppn[9].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[10] <= sptbr.ppn[10].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[11] <= sptbr.ppn[11].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[12] <= sptbr.ppn[12].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[13] <= sptbr.ppn[13].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[14] <= sptbr.ppn[14].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[15] <= sptbr.ppn[15].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[16] <= sptbr.ppn[16].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[17] <= sptbr.ppn[17].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[18] <= sptbr.ppn[18].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[19] <= sptbr.ppn[19].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[20] <= sptbr.ppn[20].DB_MAX_OUTPUT_PORT_TYPE
immu.ppn[21] <= sptbr.ppn[21].DB_MAX_OUTPUT_PORT_TYPE
dmmu.privilege <= privilege.DB_MAX_OUTPUT_PORT_TYPE
dmmu.pum <= mstatus.pum.DB_MAX_OUTPUT_PORT_TYPE
dmmu.mxr <= mstatus.mxr.DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[0] <= sptbr.ppn[0].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[1] <= sptbr.ppn[1].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[2] <= sptbr.ppn[2].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[3] <= sptbr.ppn[3].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[4] <= sptbr.ppn[4].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[5] <= sptbr.ppn[5].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[6] <= sptbr.ppn[6].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[7] <= sptbr.ppn[7].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[8] <= sptbr.ppn[8].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[9] <= sptbr.ppn[9].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[10] <= sptbr.ppn[10].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[11] <= sptbr.ppn[11].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[12] <= sptbr.ppn[12].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[13] <= sptbr.ppn[13].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[14] <= sptbr.ppn[14].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[15] <= sptbr.ppn[15].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[16] <= sptbr.ppn[16].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[17] <= sptbr.ppn[17].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[18] <= sptbr.ppn[18].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[19] <= sptbr.ppn[19].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[20] <= sptbr.ppn[20].DB_MAX_OUTPUT_PORT_TYPE
dmmu.ppn[21] <= sptbr.ppn[21].DB_MAX_OUTPUT_PORT_TYPE
instruction_complete => always23.IN1
instruction_complete => always23.IN1
return_from_exception => always5.IN1
return_from_exception => mstatus.OUTPUTSELECT
return_from_exception => mstatus.OUTPUTSELECT
return_from_exception => mstatus.OUTPUTSELECT
return_from_exception => mstatus.OUTPUTSELECT
return_from_exception => mstatus.OUTPUTSELECT
return_from_exception => mstatus.OUTPUTSELECT
return_from_exception => mstatus.OUTPUTSELECT
return_from_exception => mstatus.OUTPUTSELECT
return_from_exception => mstatus.OUTPUTSELECT
return_from_exception => mstatus.OUTPUTSELECT
return_from_exception => mstatus.OUTPUTSELECT
return_from_exception => next_privilege_level.DATAA
return_from_exception => next_privilege_level.DATAA
interrupt => next_privilege_level.USER.OUTPUTSELECT
interrupt => next_privilege_level.SUPERVISOR.OUTPUTSELECT
interrupt => next_privilege_level.MACHINE.OUTPUTSELECT


|lab6|riscv:processor|mul_unit:mul_unit_block
clk => mul:multiplier.clk
clk => non_muxed_on_output_buffer:output_fifo.clk
clk => mul_ex.ready~reg0.CLK
clk => inflight_count[0].CLK
clk => inflight_count[1].CLK
rst => inflight_count.OUTPUTSELECT
rst => inflight_count.OUTPUTSELECT
rst => ready.OUTPUTSELECT
rst => non_muxed_on_output_buffer:output_fifo.rst
mul_ex.new_request => ~NO_FANOUT~
mul_ex.new_request_dec => always1.IN0
mul_ex.new_request_dec => mul:multiplier.new_request
mul_ex.ready <= mul_ex.ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
mul_inputs.op[0] => mul:multiplier.op[0]
mul_inputs.op[1] => mul:multiplier.op[1]
mul_inputs.rs2[0] => mul:multiplier.B[0]
mul_inputs.rs2[1] => mul:multiplier.B[1]
mul_inputs.rs2[2] => mul:multiplier.B[2]
mul_inputs.rs2[3] => mul:multiplier.B[3]
mul_inputs.rs2[4] => mul:multiplier.B[4]
mul_inputs.rs2[5] => mul:multiplier.B[5]
mul_inputs.rs2[6] => mul:multiplier.B[6]
mul_inputs.rs2[7] => mul:multiplier.B[7]
mul_inputs.rs2[8] => mul:multiplier.B[8]
mul_inputs.rs2[9] => mul:multiplier.B[9]
mul_inputs.rs2[10] => mul:multiplier.B[10]
mul_inputs.rs2[11] => mul:multiplier.B[11]
mul_inputs.rs2[12] => mul:multiplier.B[12]
mul_inputs.rs2[13] => mul:multiplier.B[13]
mul_inputs.rs2[14] => mul:multiplier.B[14]
mul_inputs.rs2[15] => mul:multiplier.B[15]
mul_inputs.rs2[16] => mul:multiplier.B[16]
mul_inputs.rs2[17] => mul:multiplier.B[17]
mul_inputs.rs2[18] => mul:multiplier.B[18]
mul_inputs.rs2[19] => mul:multiplier.B[19]
mul_inputs.rs2[20] => mul:multiplier.B[20]
mul_inputs.rs2[21] => mul:multiplier.B[21]
mul_inputs.rs2[22] => mul:multiplier.B[22]
mul_inputs.rs2[23] => mul:multiplier.B[23]
mul_inputs.rs2[24] => mul:multiplier.B[24]
mul_inputs.rs2[25] => mul:multiplier.B[25]
mul_inputs.rs2[26] => mul:multiplier.B[26]
mul_inputs.rs2[27] => mul:multiplier.B[27]
mul_inputs.rs2[28] => mul:multiplier.B[28]
mul_inputs.rs2[29] => mul:multiplier.B[29]
mul_inputs.rs2[30] => mul:multiplier.B[30]
mul_inputs.rs2[31] => mul:multiplier.B[31]
mul_inputs.rs1[0] => mul:multiplier.A[0]
mul_inputs.rs1[1] => mul:multiplier.A[1]
mul_inputs.rs1[2] => mul:multiplier.A[2]
mul_inputs.rs1[3] => mul:multiplier.A[3]
mul_inputs.rs1[4] => mul:multiplier.A[4]
mul_inputs.rs1[5] => mul:multiplier.A[5]
mul_inputs.rs1[6] => mul:multiplier.A[6]
mul_inputs.rs1[7] => mul:multiplier.A[7]
mul_inputs.rs1[8] => mul:multiplier.A[8]
mul_inputs.rs1[9] => mul:multiplier.A[9]
mul_inputs.rs1[10] => mul:multiplier.A[10]
mul_inputs.rs1[11] => mul:multiplier.A[11]
mul_inputs.rs1[12] => mul:multiplier.A[12]
mul_inputs.rs1[13] => mul:multiplier.A[13]
mul_inputs.rs1[14] => mul:multiplier.A[14]
mul_inputs.rs1[15] => mul:multiplier.A[15]
mul_inputs.rs1[16] => mul:multiplier.A[16]
mul_inputs.rs1[17] => mul:multiplier.A[17]
mul_inputs.rs1[18] => mul:multiplier.A[18]
mul_inputs.rs1[19] => mul:multiplier.A[19]
mul_inputs.rs1[20] => mul:multiplier.A[20]
mul_inputs.rs1[21] => mul:multiplier.A[21]
mul_inputs.rs1[22] => mul:multiplier.A[22]
mul_inputs.rs1[23] => mul:multiplier.A[23]
mul_inputs.rs1[24] => mul:multiplier.A[24]
mul_inputs.rs1[25] => mul:multiplier.A[25]
mul_inputs.rs1[26] => mul:multiplier.A[26]
mul_inputs.rs1[27] => mul:multiplier.A[27]
mul_inputs.rs1[28] => mul:multiplier.A[28]
mul_inputs.rs1[29] => mul:multiplier.A[29]
mul_inputs.rs1[30] => mul:multiplier.A[30]
mul_inputs.rs1[31] => mul:multiplier.A[31]
mul_wb.accepted => inflight_count.OUTPUTSELECT
mul_wb.accepted => inflight_count.OUTPUTSELECT
mul_wb.accepted => ready.OUTPUTSELECT
mul_wb.accepted => wb_fifo.pop.DATAIN
mul_wb.accepted => always1.IN1
mul_wb.rd[0] <= mul_wb.rd[0].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[1] <= mul_wb.rd[1].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[2] <= mul_wb.rd[2].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[3] <= mul_wb.rd[3].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[4] <= mul_wb.rd[4].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[5] <= mul_wb.rd[5].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[6] <= mul_wb.rd[6].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[7] <= mul_wb.rd[7].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[8] <= mul_wb.rd[8].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[9] <= mul_wb.rd[9].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[10] <= mul_wb.rd[10].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[11] <= mul_wb.rd[11].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[12] <= mul_wb.rd[12].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[13] <= mul_wb.rd[13].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[14] <= mul_wb.rd[14].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[15] <= mul_wb.rd[15].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[16] <= mul_wb.rd[16].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[17] <= mul_wb.rd[17].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[18] <= mul_wb.rd[18].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[19] <= mul_wb.rd[19].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[20] <= mul_wb.rd[20].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[21] <= mul_wb.rd[21].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[22] <= mul_wb.rd[22].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[23] <= mul_wb.rd[23].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[24] <= mul_wb.rd[24].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[25] <= mul_wb.rd[25].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[26] <= mul_wb.rd[26].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[27] <= mul_wb.rd[27].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[28] <= mul_wb.rd[28].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[29] <= mul_wb.rd[29].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[30] <= mul_wb.rd[30].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.rd[31] <= mul_wb.rd[31].DB_MAX_OUTPUT_PORT_TYPE
mul_wb.early_done <= mul_wb.early_done.DB_MAX_OUTPUT_PORT_TYPE
mul_wb.done <= mul_wb.done.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|mul_unit:mul_unit_block|fifo_interface:wb_fifo
fifo_interface.early_valid <> <UNC>
fifo_interface.early_full <> <UNC>
fifo_interface.empty <> <UNC>
fifo_interface.full <> <UNC>
fifo_interface.valid <> <UNC>
fifo_interface.data_out[0] <> <UNC>
fifo_interface.data_out[1] <> <UNC>
fifo_interface.data_out[2] <> <UNC>
fifo_interface.data_out[3] <> <UNC>
fifo_interface.data_out[4] <> <UNC>
fifo_interface.data_out[5] <> <UNC>
fifo_interface.data_out[6] <> <UNC>
fifo_interface.data_out[7] <> <UNC>
fifo_interface.data_out[8] <> <UNC>
fifo_interface.data_out[9] <> <UNC>
fifo_interface.data_out[10] <> <UNC>
fifo_interface.data_out[11] <> <UNC>
fifo_interface.data_out[12] <> <UNC>
fifo_interface.data_out[13] <> <UNC>
fifo_interface.data_out[14] <> <UNC>
fifo_interface.data_out[15] <> <UNC>
fifo_interface.data_out[16] <> <UNC>
fifo_interface.data_out[17] <> <UNC>
fifo_interface.data_out[18] <> <UNC>
fifo_interface.data_out[19] <> <UNC>
fifo_interface.data_out[20] <> <UNC>
fifo_interface.data_out[21] <> <UNC>
fifo_interface.data_out[22] <> <UNC>
fifo_interface.data_out[23] <> <UNC>
fifo_interface.data_out[24] <> <UNC>
fifo_interface.data_out[25] <> <UNC>
fifo_interface.data_out[26] <> <UNC>
fifo_interface.data_out[27] <> <UNC>
fifo_interface.data_out[28] <> <UNC>
fifo_interface.data_out[29] <> <UNC>
fifo_interface.data_out[30] <> <UNC>
fifo_interface.data_out[31] <> <UNC>
fifo_interface.data_in[0] <> <UNC>
fifo_interface.data_in[1] <> <UNC>
fifo_interface.data_in[2] <> <UNC>
fifo_interface.data_in[3] <> <UNC>
fifo_interface.data_in[4] <> <UNC>
fifo_interface.data_in[5] <> <UNC>
fifo_interface.data_in[6] <> <UNC>
fifo_interface.data_in[7] <> <UNC>
fifo_interface.data_in[8] <> <UNC>
fifo_interface.data_in[9] <> <UNC>
fifo_interface.data_in[10] <> <UNC>
fifo_interface.data_in[11] <> <UNC>
fifo_interface.data_in[12] <> <UNC>
fifo_interface.data_in[13] <> <UNC>
fifo_interface.data_in[14] <> <UNC>
fifo_interface.data_in[15] <> <UNC>
fifo_interface.data_in[16] <> <UNC>
fifo_interface.data_in[17] <> <UNC>
fifo_interface.data_in[18] <> <UNC>
fifo_interface.data_in[19] <> <UNC>
fifo_interface.data_in[20] <> <UNC>
fifo_interface.data_in[21] <> <UNC>
fifo_interface.data_in[22] <> <UNC>
fifo_interface.data_in[23] <> <UNC>
fifo_interface.data_in[24] <> <UNC>
fifo_interface.data_in[25] <> <UNC>
fifo_interface.data_in[26] <> <UNC>
fifo_interface.data_in[27] <> <UNC>
fifo_interface.data_in[28] <> <UNC>
fifo_interface.data_in[29] <> <UNC>
fifo_interface.data_in[30] <> <UNC>
fifo_interface.data_in[31] <> <UNC>
fifo_interface.pop <> <UNC>
fifo_interface.push <> <UNC>


|lab6|riscv:processor|mul_unit:mul_unit_block|mul:multiplier
clk => result[1][0].CLK
clk => result[1][1].CLK
clk => result[1][2].CLK
clk => result[1][3].CLK
clk => result[1][4].CLK
clk => result[1][5].CLK
clk => result[1][6].CLK
clk => result[1][7].CLK
clk => result[1][8].CLK
clk => result[1][9].CLK
clk => result[1][10].CLK
clk => result[1][11].CLK
clk => result[1][12].CLK
clk => result[1][13].CLK
clk => result[1][14].CLK
clk => result[1][15].CLK
clk => result[1][16].CLK
clk => result[1][17].CLK
clk => result[1][18].CLK
clk => result[1][19].CLK
clk => result[1][20].CLK
clk => result[1][21].CLK
clk => result[1][22].CLK
clk => result[1][23].CLK
clk => result[1][24].CLK
clk => result[1][25].CLK
clk => result[1][26].CLK
clk => result[1][27].CLK
clk => result[1][28].CLK
clk => result[1][29].CLK
clk => result[1][30].CLK
clk => result[1][31].CLK
clk => result[1][32].CLK
clk => result[1][33].CLK
clk => result[1][34].CLK
clk => result[1][35].CLK
clk => result[1][36].CLK
clk => result[1][37].CLK
clk => result[1][38].CLK
clk => result[1][39].CLK
clk => result[1][40].CLK
clk => result[1][41].CLK
clk => result[1][42].CLK
clk => result[1][43].CLK
clk => result[1][44].CLK
clk => result[1][45].CLK
clk => result[1][46].CLK
clk => result[1][47].CLK
clk => result[1][48].CLK
clk => result[1][49].CLK
clk => result[1][50].CLK
clk => result[1][51].CLK
clk => result[1][52].CLK
clk => result[1][53].CLK
clk => result[1][54].CLK
clk => result[1][55].CLK
clk => result[1][56].CLK
clk => result[1][57].CLK
clk => result[1][58].CLK
clk => result[1][59].CLK
clk => result[1][60].CLK
clk => result[1][61].CLK
clk => result[1][62].CLK
clk => result[1][63].CLK
clk => result[0][0].CLK
clk => result[0][1].CLK
clk => result[0][2].CLK
clk => result[0][3].CLK
clk => result[0][4].CLK
clk => result[0][5].CLK
clk => result[0][6].CLK
clk => result[0][7].CLK
clk => result[0][8].CLK
clk => result[0][9].CLK
clk => result[0][10].CLK
clk => result[0][11].CLK
clk => result[0][12].CLK
clk => result[0][13].CLK
clk => result[0][14].CLK
clk => result[0][15].CLK
clk => result[0][16].CLK
clk => result[0][17].CLK
clk => result[0][18].CLK
clk => result[0][19].CLK
clk => result[0][20].CLK
clk => result[0][21].CLK
clk => result[0][22].CLK
clk => result[0][23].CLK
clk => result[0][24].CLK
clk => result[0][25].CLK
clk => result[0][26].CLK
clk => result[0][27].CLK
clk => result[0][28].CLK
clk => result[0][29].CLK
clk => result[0][30].CLK
clk => result[0][31].CLK
clk => result[0][32].CLK
clk => result[0][33].CLK
clk => result[0][34].CLK
clk => result[0][35].CLK
clk => result[0][36].CLK
clk => result[0][37].CLK
clk => result[0][38].CLK
clk => result[0][39].CLK
clk => result[0][40].CLK
clk => result[0][41].CLK
clk => result[0][42].CLK
clk => result[0][43].CLK
clk => result[0][44].CLK
clk => result[0][45].CLK
clk => result[0][46].CLK
clk => result[0][47].CLK
clk => result[0][48].CLK
clk => result[0][49].CLK
clk => result[0][50].CLK
clk => result[0][51].CLK
clk => result[0][52].CLK
clk => result[0][53].CLK
clk => result[0][54].CLK
clk => result[0][55].CLK
clk => result[0][56].CLK
clk => result[0][57].CLK
clk => result[0][58].CLK
clk => result[0][59].CLK
clk => result[0][60].CLK
clk => result[0][61].CLK
clk => result[0][62].CLK
clk => result[0][63].CLK
clk => mul_type[2][0].CLK
clk => mul_type[2][1].CLK
clk => mul_type[1][0].CLK
clk => mul_type[1][1].CLK
clk => mul_type[0][0].CLK
clk => mul_type[0][1].CLK
clk => valid[2].CLK
clk => valid[1].CLK
clk => valid[0].CLK
clk => B_r[0].CLK
clk => B_r[1].CLK
clk => B_r[2].CLK
clk => B_r[3].CLK
clk => B_r[4].CLK
clk => B_r[5].CLK
clk => B_r[6].CLK
clk => B_r[7].CLK
clk => B_r[8].CLK
clk => B_r[9].CLK
clk => B_r[10].CLK
clk => B_r[11].CLK
clk => B_r[12].CLK
clk => B_r[13].CLK
clk => B_r[14].CLK
clk => B_r[15].CLK
clk => B_r[16].CLK
clk => B_r[17].CLK
clk => B_r[18].CLK
clk => B_r[19].CLK
clk => B_r[20].CLK
clk => B_r[21].CLK
clk => B_r[22].CLK
clk => B_r[23].CLK
clk => B_r[24].CLK
clk => B_r[25].CLK
clk => B_r[26].CLK
clk => B_r[27].CLK
clk => B_r[28].CLK
clk => B_r[29].CLK
clk => B_r[30].CLK
clk => B_r[31].CLK
clk => B_r[32].CLK
clk => A_r[0].CLK
clk => A_r[1].CLK
clk => A_r[2].CLK
clk => A_r[3].CLK
clk => A_r[4].CLK
clk => A_r[5].CLK
clk => A_r[6].CLK
clk => A_r[7].CLK
clk => A_r[8].CLK
clk => A_r[9].CLK
clk => A_r[10].CLK
clk => A_r[11].CLK
clk => A_r[12].CLK
clk => A_r[13].CLK
clk => A_r[14].CLK
clk => A_r[15].CLK
clk => A_r[16].CLK
clk => A_r[17].CLK
clk => A_r[18].CLK
clk => A_r[19].CLK
clk => A_r[20].CLK
clk => A_r[21].CLK
clk => A_r[22].CLK
clk => A_r[23].CLK
clk => A_r[24].CLK
clk => A_r[25].CLK
clk => A_r[26].CLK
clk => A_r[27].CLK
clk => A_r[28].CLK
clk => A_r[29].CLK
clk => A_r[30].CLK
clk => A_r[31].CLK
clk => A_r[32].CLK
new_request => valid[0].DATAIN
op[0] => mul_type[0][0].DATAIN
op[0] => Equal0.IN1
op[1] => mul_type[0][1].DATAIN
op[1] => Equal0.IN0
op[1] => B_r.IN0
done <= valid[2].DB_MAX_OUTPUT_PORT_TYPE
completed_op[0] <= mul_type[2][0].DB_MAX_OUTPUT_PORT_TYPE
completed_op[1] <= mul_type[2][1].DB_MAX_OUTPUT_PORT_TYPE
A[0] => A_r[0].DATAIN
A[1] => A_r[1].DATAIN
A[2] => A_r[2].DATAIN
A[3] => A_r[3].DATAIN
A[4] => A_r[4].DATAIN
A[5] => A_r[5].DATAIN
A[6] => A_r[6].DATAIN
A[7] => A_r[7].DATAIN
A[8] => A_r[8].DATAIN
A[9] => A_r[9].DATAIN
A[10] => A_r[10].DATAIN
A[11] => A_r[11].DATAIN
A[12] => A_r[12].DATAIN
A[13] => A_r[13].DATAIN
A[14] => A_r[14].DATAIN
A[15] => A_r[15].DATAIN
A[16] => A_r[16].DATAIN
A[17] => A_r[17].DATAIN
A[18] => A_r[18].DATAIN
A[19] => A_r[19].DATAIN
A[20] => A_r[20].DATAIN
A[21] => A_r[21].DATAIN
A[22] => A_r[22].DATAIN
A[23] => A_r[23].DATAIN
A[24] => A_r[24].DATAIN
A[25] => A_r[25].DATAIN
A[26] => A_r[26].DATAIN
A[27] => A_r[27].DATAIN
A[28] => A_r[28].DATAIN
A[29] => A_r[29].DATAIN
A[30] => A_r[30].DATAIN
A[31] => A_r.IN1
A[31] => A_r[31].DATAIN
B[0] => B_r[0].DATAIN
B[1] => B_r[1].DATAIN
B[2] => B_r[2].DATAIN
B[3] => B_r[3].DATAIN
B[4] => B_r[4].DATAIN
B[5] => B_r[5].DATAIN
B[6] => B_r[6].DATAIN
B[7] => B_r[7].DATAIN
B[8] => B_r[8].DATAIN
B[9] => B_r[9].DATAIN
B[10] => B_r[10].DATAIN
B[11] => B_r[11].DATAIN
B[12] => B_r[12].DATAIN
B[13] => B_r[13].DATAIN
B[14] => B_r[14].DATAIN
B[15] => B_r[15].DATAIN
B[16] => B_r[16].DATAIN
B[17] => B_r[17].DATAIN
B[18] => B_r[18].DATAIN
B[19] => B_r[19].DATAIN
B[20] => B_r[20].DATAIN
B[21] => B_r[21].DATAIN
B[22] => B_r[22].DATAIN
B[23] => B_r[23].DATAIN
B[24] => B_r[24].DATAIN
B[25] => B_r[25].DATAIN
B[26] => B_r[26].DATAIN
B[27] => B_r[27].DATAIN
B[28] => B_r[28].DATAIN
B[29] => B_r[29].DATAIN
B[30] => B_r[30].DATAIN
B[31] => B_r.IN1
B[31] => B_r[31].DATAIN
P[0] <= result[1][0].DB_MAX_OUTPUT_PORT_TYPE
P[1] <= result[1][1].DB_MAX_OUTPUT_PORT_TYPE
P[2] <= result[1][2].DB_MAX_OUTPUT_PORT_TYPE
P[3] <= result[1][3].DB_MAX_OUTPUT_PORT_TYPE
P[4] <= result[1][4].DB_MAX_OUTPUT_PORT_TYPE
P[5] <= result[1][5].DB_MAX_OUTPUT_PORT_TYPE
P[6] <= result[1][6].DB_MAX_OUTPUT_PORT_TYPE
P[7] <= result[1][7].DB_MAX_OUTPUT_PORT_TYPE
P[8] <= result[1][8].DB_MAX_OUTPUT_PORT_TYPE
P[9] <= result[1][9].DB_MAX_OUTPUT_PORT_TYPE
P[10] <= result[1][10].DB_MAX_OUTPUT_PORT_TYPE
P[11] <= result[1][11].DB_MAX_OUTPUT_PORT_TYPE
P[12] <= result[1][12].DB_MAX_OUTPUT_PORT_TYPE
P[13] <= result[1][13].DB_MAX_OUTPUT_PORT_TYPE
P[14] <= result[1][14].DB_MAX_OUTPUT_PORT_TYPE
P[15] <= result[1][15].DB_MAX_OUTPUT_PORT_TYPE
P[16] <= result[1][16].DB_MAX_OUTPUT_PORT_TYPE
P[17] <= result[1][17].DB_MAX_OUTPUT_PORT_TYPE
P[18] <= result[1][18].DB_MAX_OUTPUT_PORT_TYPE
P[19] <= result[1][19].DB_MAX_OUTPUT_PORT_TYPE
P[20] <= result[1][20].DB_MAX_OUTPUT_PORT_TYPE
P[21] <= result[1][21].DB_MAX_OUTPUT_PORT_TYPE
P[22] <= result[1][22].DB_MAX_OUTPUT_PORT_TYPE
P[23] <= result[1][23].DB_MAX_OUTPUT_PORT_TYPE
P[24] <= result[1][24].DB_MAX_OUTPUT_PORT_TYPE
P[25] <= result[1][25].DB_MAX_OUTPUT_PORT_TYPE
P[26] <= result[1][26].DB_MAX_OUTPUT_PORT_TYPE
P[27] <= result[1][27].DB_MAX_OUTPUT_PORT_TYPE
P[28] <= result[1][28].DB_MAX_OUTPUT_PORT_TYPE
P[29] <= result[1][29].DB_MAX_OUTPUT_PORT_TYPE
P[30] <= result[1][30].DB_MAX_OUTPUT_PORT_TYPE
P[31] <= result[1][31].DB_MAX_OUTPUT_PORT_TYPE
P[32] <= result[1][32].DB_MAX_OUTPUT_PORT_TYPE
P[33] <= result[1][33].DB_MAX_OUTPUT_PORT_TYPE
P[34] <= result[1][34].DB_MAX_OUTPUT_PORT_TYPE
P[35] <= result[1][35].DB_MAX_OUTPUT_PORT_TYPE
P[36] <= result[1][36].DB_MAX_OUTPUT_PORT_TYPE
P[37] <= result[1][37].DB_MAX_OUTPUT_PORT_TYPE
P[38] <= result[1][38].DB_MAX_OUTPUT_PORT_TYPE
P[39] <= result[1][39].DB_MAX_OUTPUT_PORT_TYPE
P[40] <= result[1][40].DB_MAX_OUTPUT_PORT_TYPE
P[41] <= result[1][41].DB_MAX_OUTPUT_PORT_TYPE
P[42] <= result[1][42].DB_MAX_OUTPUT_PORT_TYPE
P[43] <= result[1][43].DB_MAX_OUTPUT_PORT_TYPE
P[44] <= result[1][44].DB_MAX_OUTPUT_PORT_TYPE
P[45] <= result[1][45].DB_MAX_OUTPUT_PORT_TYPE
P[46] <= result[1][46].DB_MAX_OUTPUT_PORT_TYPE
P[47] <= result[1][47].DB_MAX_OUTPUT_PORT_TYPE
P[48] <= result[1][48].DB_MAX_OUTPUT_PORT_TYPE
P[49] <= result[1][49].DB_MAX_OUTPUT_PORT_TYPE
P[50] <= result[1][50].DB_MAX_OUTPUT_PORT_TYPE
P[51] <= result[1][51].DB_MAX_OUTPUT_PORT_TYPE
P[52] <= result[1][52].DB_MAX_OUTPUT_PORT_TYPE
P[53] <= result[1][53].DB_MAX_OUTPUT_PORT_TYPE
P[54] <= result[1][54].DB_MAX_OUTPUT_PORT_TYPE
P[55] <= result[1][55].DB_MAX_OUTPUT_PORT_TYPE
P[56] <= result[1][56].DB_MAX_OUTPUT_PORT_TYPE
P[57] <= result[1][57].DB_MAX_OUTPUT_PORT_TYPE
P[58] <= result[1][58].DB_MAX_OUTPUT_PORT_TYPE
P[59] <= result[1][59].DB_MAX_OUTPUT_PORT_TYPE
P[60] <= result[1][60].DB_MAX_OUTPUT_PORT_TYPE
P[61] <= result[1][61].DB_MAX_OUTPUT_PORT_TYPE
P[62] <= result[1][62].DB_MAX_OUTPUT_PORT_TYPE
P[63] <= result[1][63].DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|mul_unit:mul_unit_block|non_muxed_on_output_buffer:output_fifo
clk => shift_reg.we_a.CLK
clk => shift_reg.waddr_a[1].CLK
clk => shift_reg.waddr_a[0].CLK
clk => shift_reg.data_a[31].CLK
clk => shift_reg.data_a[30].CLK
clk => shift_reg.data_a[29].CLK
clk => shift_reg.data_a[28].CLK
clk => shift_reg.data_a[27].CLK
clk => shift_reg.data_a[26].CLK
clk => shift_reg.data_a[25].CLK
clk => shift_reg.data_a[24].CLK
clk => shift_reg.data_a[23].CLK
clk => shift_reg.data_a[22].CLK
clk => shift_reg.data_a[21].CLK
clk => shift_reg.data_a[20].CLK
clk => shift_reg.data_a[19].CLK
clk => shift_reg.data_a[18].CLK
clk => shift_reg.data_a[17].CLK
clk => shift_reg.data_a[16].CLK
clk => shift_reg.data_a[15].CLK
clk => shift_reg.data_a[14].CLK
clk => shift_reg.data_a[13].CLK
clk => shift_reg.data_a[12].CLK
clk => shift_reg.data_a[11].CLK
clk => shift_reg.data_a[10].CLK
clk => shift_reg.data_a[9].CLK
clk => shift_reg.data_a[8].CLK
clk => shift_reg.data_a[7].CLK
clk => shift_reg.data_a[6].CLK
clk => shift_reg.data_a[5].CLK
clk => shift_reg.data_a[4].CLK
clk => shift_reg.data_a[3].CLK
clk => shift_reg.data_a[2].CLK
clk => shift_reg.data_a[1].CLK
clk => shift_reg.data_a[0].CLK
clk => more_than_one.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => fifo.valid~reg0.CLK
clk => fifo.full~reg0.CLK
clk => fifo.early_full~reg0.CLK
clk => read_index[0].CLK
clk => read_index[1].CLK
clk => write_index[0].CLK
clk => write_index[1].CLK
clk => shift_reg.CLK0
rst => write_index.OUTPUTSELECT
rst => write_index.OUTPUTSELECT
rst => read_index.OUTPUTSELECT
rst => read_index.OUTPUTSELECT
rst => early_full.OUTPUTSELECT
rst => full.OUTPUTSELECT
rst => valid.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => more_than_one.OUTPUTSELECT
fifo.empty <= <GND>
fifo.full <= fifo.full~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.early_full <= fifo.early_full~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.valid <= fifo.valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.early_valid <= early_valid.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[0] <= shift_reg.DATAOUT
fifo.data_out[1] <= shift_reg.DATAOUT1
fifo.data_out[2] <= shift_reg.DATAOUT2
fifo.data_out[3] <= shift_reg.DATAOUT3
fifo.data_out[4] <= shift_reg.DATAOUT4
fifo.data_out[5] <= shift_reg.DATAOUT5
fifo.data_out[6] <= shift_reg.DATAOUT6
fifo.data_out[7] <= shift_reg.DATAOUT7
fifo.data_out[8] <= shift_reg.DATAOUT8
fifo.data_out[9] <= shift_reg.DATAOUT9
fifo.data_out[10] <= shift_reg.DATAOUT10
fifo.data_out[11] <= shift_reg.DATAOUT11
fifo.data_out[12] <= shift_reg.DATAOUT12
fifo.data_out[13] <= shift_reg.DATAOUT13
fifo.data_out[14] <= shift_reg.DATAOUT14
fifo.data_out[15] <= shift_reg.DATAOUT15
fifo.data_out[16] <= shift_reg.DATAOUT16
fifo.data_out[17] <= shift_reg.DATAOUT17
fifo.data_out[18] <= shift_reg.DATAOUT18
fifo.data_out[19] <= shift_reg.DATAOUT19
fifo.data_out[20] <= shift_reg.DATAOUT20
fifo.data_out[21] <= shift_reg.DATAOUT21
fifo.data_out[22] <= shift_reg.DATAOUT22
fifo.data_out[23] <= shift_reg.DATAOUT23
fifo.data_out[24] <= shift_reg.DATAOUT24
fifo.data_out[25] <= shift_reg.DATAOUT25
fifo.data_out[26] <= shift_reg.DATAOUT26
fifo.data_out[27] <= shift_reg.DATAOUT27
fifo.data_out[28] <= shift_reg.DATAOUT28
fifo.data_out[29] <= shift_reg.DATAOUT29
fifo.data_out[30] <= shift_reg.DATAOUT30
fifo.data_out[31] <= shift_reg.DATAOUT31
fifo.data_in[0] => shift_reg.data_a[0].DATAIN
fifo.data_in[0] => shift_reg.DATAIN
fifo.data_in[1] => shift_reg.data_a[1].DATAIN
fifo.data_in[1] => shift_reg.DATAIN1
fifo.data_in[2] => shift_reg.data_a[2].DATAIN
fifo.data_in[2] => shift_reg.DATAIN2
fifo.data_in[3] => shift_reg.data_a[3].DATAIN
fifo.data_in[3] => shift_reg.DATAIN3
fifo.data_in[4] => shift_reg.data_a[4].DATAIN
fifo.data_in[4] => shift_reg.DATAIN4
fifo.data_in[5] => shift_reg.data_a[5].DATAIN
fifo.data_in[5] => shift_reg.DATAIN5
fifo.data_in[6] => shift_reg.data_a[6].DATAIN
fifo.data_in[6] => shift_reg.DATAIN6
fifo.data_in[7] => shift_reg.data_a[7].DATAIN
fifo.data_in[7] => shift_reg.DATAIN7
fifo.data_in[8] => shift_reg.data_a[8].DATAIN
fifo.data_in[8] => shift_reg.DATAIN8
fifo.data_in[9] => shift_reg.data_a[9].DATAIN
fifo.data_in[9] => shift_reg.DATAIN9
fifo.data_in[10] => shift_reg.data_a[10].DATAIN
fifo.data_in[10] => shift_reg.DATAIN10
fifo.data_in[11] => shift_reg.data_a[11].DATAIN
fifo.data_in[11] => shift_reg.DATAIN11
fifo.data_in[12] => shift_reg.data_a[12].DATAIN
fifo.data_in[12] => shift_reg.DATAIN12
fifo.data_in[13] => shift_reg.data_a[13].DATAIN
fifo.data_in[13] => shift_reg.DATAIN13
fifo.data_in[14] => shift_reg.data_a[14].DATAIN
fifo.data_in[14] => shift_reg.DATAIN14
fifo.data_in[15] => shift_reg.data_a[15].DATAIN
fifo.data_in[15] => shift_reg.DATAIN15
fifo.data_in[16] => shift_reg.data_a[16].DATAIN
fifo.data_in[16] => shift_reg.DATAIN16
fifo.data_in[17] => shift_reg.data_a[17].DATAIN
fifo.data_in[17] => shift_reg.DATAIN17
fifo.data_in[18] => shift_reg.data_a[18].DATAIN
fifo.data_in[18] => shift_reg.DATAIN18
fifo.data_in[19] => shift_reg.data_a[19].DATAIN
fifo.data_in[19] => shift_reg.DATAIN19
fifo.data_in[20] => shift_reg.data_a[20].DATAIN
fifo.data_in[20] => shift_reg.DATAIN20
fifo.data_in[21] => shift_reg.data_a[21].DATAIN
fifo.data_in[21] => shift_reg.DATAIN21
fifo.data_in[22] => shift_reg.data_a[22].DATAIN
fifo.data_in[22] => shift_reg.DATAIN22
fifo.data_in[23] => shift_reg.data_a[23].DATAIN
fifo.data_in[23] => shift_reg.DATAIN23
fifo.data_in[24] => shift_reg.data_a[24].DATAIN
fifo.data_in[24] => shift_reg.DATAIN24
fifo.data_in[25] => shift_reg.data_a[25].DATAIN
fifo.data_in[25] => shift_reg.DATAIN25
fifo.data_in[26] => shift_reg.data_a[26].DATAIN
fifo.data_in[26] => shift_reg.DATAIN26
fifo.data_in[27] => shift_reg.data_a[27].DATAIN
fifo.data_in[27] => shift_reg.DATAIN27
fifo.data_in[28] => shift_reg.data_a[28].DATAIN
fifo.data_in[28] => shift_reg.DATAIN28
fifo.data_in[29] => shift_reg.data_a[29].DATAIN
fifo.data_in[29] => shift_reg.DATAIN29
fifo.data_in[30] => shift_reg.data_a[30].DATAIN
fifo.data_in[30] => shift_reg.DATAIN30
fifo.data_in[31] => shift_reg.data_a[31].DATAIN
fifo.data_in[31] => shift_reg.DATAIN31
fifo.pop => read_index.OUTPUTSELECT
fifo.pop => read_index.OUTPUTSELECT
fifo.pop => early_full.OUTPUTSELECT
fifo.pop => full.OUTPUTSELECT
fifo.pop => always4.IN1
fifo.pop => always6.IN0
fifo.pop => early_valid.IN1
fifo.pop => always2.IN0
fifo.push => write_index.OUTPUTSELECT
fifo.push => write_index.OUTPUTSELECT
fifo.push => always2.IN1
fifo.push => valid.OUTPUTSELECT
fifo.push => early_valid.IN1
fifo.push => shift_reg.we_a.DATAIN
fifo.push => always6.IN1
fifo.push => shift_reg.WE


|lab6|riscv:processor|div_unit:div_unit_block
clk => non_muxed_on_input_buffer:div_input_fifo.clk
clk => quickdiv:div.clk
clk => non_muxed_on_output_buffer:output_fifo.clk
clk => in_progress.CLK
rst => non_muxed_on_input_buffer:div_input_fifo.rst
rst => in_progress.OUTPUTSELECT
rst => quickdiv:div.rst
rst => non_muxed_on_output_buffer:output_fifo.rst
div_ex.new_request => ~NO_FANOUT~
div_ex.new_request_dec => input_fifo.push.DATAIN
div_ex.ready <= input_fifo.full~direct.DB_MAX_OUTPUT_PORT_TYPE
div_inputs.div_zero => input_fifo.data_in[0].DATAIN
div_inputs.overflow => input_fifo.data_in[1].DATAIN
div_inputs.reuse_result => input_fifo.data_in[2].DATAIN
div_inputs.op[0] => input_fifo.data_in[3].DATAIN
div_inputs.op[1] => input_fifo.data_in[4].DATAIN
div_inputs.rs2[0] => input_fifo.data_in[5].DATAIN
div_inputs.rs2[1] => input_fifo.data_in[6].DATAIN
div_inputs.rs2[2] => input_fifo.data_in[7].DATAIN
div_inputs.rs2[3] => input_fifo.data_in[8].DATAIN
div_inputs.rs2[4] => input_fifo.data_in[9].DATAIN
div_inputs.rs2[5] => input_fifo.data_in[10].DATAIN
div_inputs.rs2[6] => input_fifo.data_in[11].DATAIN
div_inputs.rs2[7] => input_fifo.data_in[12].DATAIN
div_inputs.rs2[8] => input_fifo.data_in[13].DATAIN
div_inputs.rs2[9] => input_fifo.data_in[14].DATAIN
div_inputs.rs2[10] => input_fifo.data_in[15].DATAIN
div_inputs.rs2[11] => input_fifo.data_in[16].DATAIN
div_inputs.rs2[12] => input_fifo.data_in[17].DATAIN
div_inputs.rs2[13] => input_fifo.data_in[18].DATAIN
div_inputs.rs2[14] => input_fifo.data_in[19].DATAIN
div_inputs.rs2[15] => input_fifo.data_in[20].DATAIN
div_inputs.rs2[16] => input_fifo.data_in[21].DATAIN
div_inputs.rs2[17] => input_fifo.data_in[22].DATAIN
div_inputs.rs2[18] => input_fifo.data_in[23].DATAIN
div_inputs.rs2[19] => input_fifo.data_in[24].DATAIN
div_inputs.rs2[20] => input_fifo.data_in[25].DATAIN
div_inputs.rs2[21] => input_fifo.data_in[26].DATAIN
div_inputs.rs2[22] => input_fifo.data_in[27].DATAIN
div_inputs.rs2[23] => input_fifo.data_in[28].DATAIN
div_inputs.rs2[24] => input_fifo.data_in[29].DATAIN
div_inputs.rs2[25] => input_fifo.data_in[30].DATAIN
div_inputs.rs2[26] => input_fifo.data_in[31].DATAIN
div_inputs.rs2[27] => input_fifo.data_in[32].DATAIN
div_inputs.rs2[28] => input_fifo.data_in[33].DATAIN
div_inputs.rs2[29] => input_fifo.data_in[34].DATAIN
div_inputs.rs2[30] => input_fifo.data_in[35].DATAIN
div_inputs.rs2[31] => input_fifo.data_in[36].DATAIN
div_inputs.rs1[0] => input_fifo.data_in[37].DATAIN
div_inputs.rs1[1] => input_fifo.data_in[38].DATAIN
div_inputs.rs1[2] => input_fifo.data_in[39].DATAIN
div_inputs.rs1[3] => input_fifo.data_in[40].DATAIN
div_inputs.rs1[4] => input_fifo.data_in[41].DATAIN
div_inputs.rs1[5] => input_fifo.data_in[42].DATAIN
div_inputs.rs1[6] => input_fifo.data_in[43].DATAIN
div_inputs.rs1[7] => input_fifo.data_in[44].DATAIN
div_inputs.rs1[8] => input_fifo.data_in[45].DATAIN
div_inputs.rs1[9] => input_fifo.data_in[46].DATAIN
div_inputs.rs1[10] => input_fifo.data_in[47].DATAIN
div_inputs.rs1[11] => input_fifo.data_in[48].DATAIN
div_inputs.rs1[12] => input_fifo.data_in[49].DATAIN
div_inputs.rs1[13] => input_fifo.data_in[50].DATAIN
div_inputs.rs1[14] => input_fifo.data_in[51].DATAIN
div_inputs.rs1[15] => input_fifo.data_in[52].DATAIN
div_inputs.rs1[16] => input_fifo.data_in[53].DATAIN
div_inputs.rs1[17] => input_fifo.data_in[54].DATAIN
div_inputs.rs1[18] => input_fifo.data_in[55].DATAIN
div_inputs.rs1[19] => input_fifo.data_in[56].DATAIN
div_inputs.rs1[20] => input_fifo.data_in[57].DATAIN
div_inputs.rs1[21] => input_fifo.data_in[58].DATAIN
div_inputs.rs1[22] => input_fifo.data_in[59].DATAIN
div_inputs.rs1[23] => input_fifo.data_in[60].DATAIN
div_inputs.rs1[24] => input_fifo.data_in[61].DATAIN
div_inputs.rs1[25] => input_fifo.data_in[62].DATAIN
div_inputs.rs1[26] => input_fifo.data_in[63].DATAIN
div_inputs.rs1[27] => input_fifo.data_in[64].DATAIN
div_inputs.rs1[28] => input_fifo.data_in[65].DATAIN
div_inputs.rs1[29] => input_fifo.data_in[66].DATAIN
div_inputs.rs1[30] => input_fifo.data_in[67].DATAIN
div_inputs.rs1[31] => input_fifo.data_in[68].DATAIN
div_wb.accepted => wb_fifo.pop.DATAIN
div_wb.rd[0] <= div_wb.rd[0].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[1] <= div_wb.rd[1].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[2] <= div_wb.rd[2].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[3] <= div_wb.rd[3].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[4] <= div_wb.rd[4].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[5] <= div_wb.rd[5].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[6] <= div_wb.rd[6].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[7] <= div_wb.rd[7].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[8] <= div_wb.rd[8].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[9] <= div_wb.rd[9].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[10] <= div_wb.rd[10].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[11] <= div_wb.rd[11].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[12] <= div_wb.rd[12].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[13] <= div_wb.rd[13].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[14] <= div_wb.rd[14].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[15] <= div_wb.rd[15].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[16] <= div_wb.rd[16].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[17] <= div_wb.rd[17].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[18] <= div_wb.rd[18].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[19] <= div_wb.rd[19].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[20] <= div_wb.rd[20].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[21] <= div_wb.rd[21].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[22] <= div_wb.rd[22].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[23] <= div_wb.rd[23].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[24] <= div_wb.rd[24].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[25] <= div_wb.rd[25].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[26] <= div_wb.rd[26].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[27] <= div_wb.rd[27].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[28] <= div_wb.rd[28].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[29] <= div_wb.rd[29].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[30] <= div_wb.rd[30].DB_MAX_OUTPUT_PORT_TYPE
div_wb.rd[31] <= div_wb.rd[31].DB_MAX_OUTPUT_PORT_TYPE
div_wb.early_done <= div_wb.early_done.DB_MAX_OUTPUT_PORT_TYPE
div_wb.done <= div_wb.done.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|div_unit:div_unit_block|fifo_interface:input_fifo
fifo_interface.early_valid <> <UNC>
fifo_interface.early_full <> <UNC>
fifo_interface.empty <> <UNC>
fifo_interface.full <> <UNC>
fifo_interface.valid <> <UNC>
fifo_interface.data_out[0] <> <UNC>
fifo_interface.data_out[1] <> <UNC>
fifo_interface.data_out[2] <> <UNC>
fifo_interface.data_out[3] <> <UNC>
fifo_interface.data_out[4] <> <UNC>
fifo_interface.data_out[5] <> <UNC>
fifo_interface.data_out[6] <> <UNC>
fifo_interface.data_out[7] <> <UNC>
fifo_interface.data_out[8] <> <UNC>
fifo_interface.data_out[9] <> <UNC>
fifo_interface.data_out[10] <> <UNC>
fifo_interface.data_out[11] <> <UNC>
fifo_interface.data_out[12] <> <UNC>
fifo_interface.data_out[13] <> <UNC>
fifo_interface.data_out[14] <> <UNC>
fifo_interface.data_out[15] <> <UNC>
fifo_interface.data_out[16] <> <UNC>
fifo_interface.data_out[17] <> <UNC>
fifo_interface.data_out[18] <> <UNC>
fifo_interface.data_out[19] <> <UNC>
fifo_interface.data_out[20] <> <UNC>
fifo_interface.data_out[21] <> <UNC>
fifo_interface.data_out[22] <> <UNC>
fifo_interface.data_out[23] <> <UNC>
fifo_interface.data_out[24] <> <UNC>
fifo_interface.data_out[25] <> <UNC>
fifo_interface.data_out[26] <> <UNC>
fifo_interface.data_out[27] <> <UNC>
fifo_interface.data_out[28] <> <UNC>
fifo_interface.data_out[29] <> <UNC>
fifo_interface.data_out[30] <> <UNC>
fifo_interface.data_out[31] <> <UNC>
fifo_interface.data_out[32] <> <UNC>
fifo_interface.data_out[33] <> <UNC>
fifo_interface.data_out[34] <> <UNC>
fifo_interface.data_out[35] <> <UNC>
fifo_interface.data_out[36] <> <UNC>
fifo_interface.data_out[37] <> <UNC>
fifo_interface.data_out[38] <> <UNC>
fifo_interface.data_out[39] <> <UNC>
fifo_interface.data_out[40] <> <UNC>
fifo_interface.data_out[41] <> <UNC>
fifo_interface.data_out[42] <> <UNC>
fifo_interface.data_out[43] <> <UNC>
fifo_interface.data_out[44] <> <UNC>
fifo_interface.data_out[45] <> <UNC>
fifo_interface.data_out[46] <> <UNC>
fifo_interface.data_out[47] <> <UNC>
fifo_interface.data_out[48] <> <UNC>
fifo_interface.data_out[49] <> <UNC>
fifo_interface.data_out[50] <> <UNC>
fifo_interface.data_out[51] <> <UNC>
fifo_interface.data_out[52] <> <UNC>
fifo_interface.data_out[53] <> <UNC>
fifo_interface.data_out[54] <> <UNC>
fifo_interface.data_out[55] <> <UNC>
fifo_interface.data_out[56] <> <UNC>
fifo_interface.data_out[57] <> <UNC>
fifo_interface.data_out[58] <> <UNC>
fifo_interface.data_out[59] <> <UNC>
fifo_interface.data_out[60] <> <UNC>
fifo_interface.data_out[61] <> <UNC>
fifo_interface.data_out[62] <> <UNC>
fifo_interface.data_out[63] <> <UNC>
fifo_interface.data_out[64] <> <UNC>
fifo_interface.data_out[65] <> <UNC>
fifo_interface.data_out[66] <> <UNC>
fifo_interface.data_out[67] <> <UNC>
fifo_interface.data_out[68] <> <UNC>
fifo_interface.data_in[0] <> <UNC>
fifo_interface.data_in[1] <> <UNC>
fifo_interface.data_in[2] <> <UNC>
fifo_interface.data_in[3] <> <UNC>
fifo_interface.data_in[4] <> <UNC>
fifo_interface.data_in[5] <> <UNC>
fifo_interface.data_in[6] <> <UNC>
fifo_interface.data_in[7] <> <UNC>
fifo_interface.data_in[8] <> <UNC>
fifo_interface.data_in[9] <> <UNC>
fifo_interface.data_in[10] <> <UNC>
fifo_interface.data_in[11] <> <UNC>
fifo_interface.data_in[12] <> <UNC>
fifo_interface.data_in[13] <> <UNC>
fifo_interface.data_in[14] <> <UNC>
fifo_interface.data_in[15] <> <UNC>
fifo_interface.data_in[16] <> <UNC>
fifo_interface.data_in[17] <> <UNC>
fifo_interface.data_in[18] <> <UNC>
fifo_interface.data_in[19] <> <UNC>
fifo_interface.data_in[20] <> <UNC>
fifo_interface.data_in[21] <> <UNC>
fifo_interface.data_in[22] <> <UNC>
fifo_interface.data_in[23] <> <UNC>
fifo_interface.data_in[24] <> <UNC>
fifo_interface.data_in[25] <> <UNC>
fifo_interface.data_in[26] <> <UNC>
fifo_interface.data_in[27] <> <UNC>
fifo_interface.data_in[28] <> <UNC>
fifo_interface.data_in[29] <> <UNC>
fifo_interface.data_in[30] <> <UNC>
fifo_interface.data_in[31] <> <UNC>
fifo_interface.data_in[32] <> <UNC>
fifo_interface.data_in[33] <> <UNC>
fifo_interface.data_in[34] <> <UNC>
fifo_interface.data_in[35] <> <UNC>
fifo_interface.data_in[36] <> <UNC>
fifo_interface.data_in[37] <> <UNC>
fifo_interface.data_in[38] <> <UNC>
fifo_interface.data_in[39] <> <UNC>
fifo_interface.data_in[40] <> <UNC>
fifo_interface.data_in[41] <> <UNC>
fifo_interface.data_in[42] <> <UNC>
fifo_interface.data_in[43] <> <UNC>
fifo_interface.data_in[44] <> <UNC>
fifo_interface.data_in[45] <> <UNC>
fifo_interface.data_in[46] <> <UNC>
fifo_interface.data_in[47] <> <UNC>
fifo_interface.data_in[48] <> <UNC>
fifo_interface.data_in[49] <> <UNC>
fifo_interface.data_in[50] <> <UNC>
fifo_interface.data_in[51] <> <UNC>
fifo_interface.data_in[52] <> <UNC>
fifo_interface.data_in[53] <> <UNC>
fifo_interface.data_in[54] <> <UNC>
fifo_interface.data_in[55] <> <UNC>
fifo_interface.data_in[56] <> <UNC>
fifo_interface.data_in[57] <> <UNC>
fifo_interface.data_in[58] <> <UNC>
fifo_interface.data_in[59] <> <UNC>
fifo_interface.data_in[60] <> <UNC>
fifo_interface.data_in[61] <> <UNC>
fifo_interface.data_in[62] <> <UNC>
fifo_interface.data_in[63] <> <UNC>
fifo_interface.data_in[64] <> <UNC>
fifo_interface.data_in[65] <> <UNC>
fifo_interface.data_in[66] <> <UNC>
fifo_interface.data_in[67] <> <UNC>
fifo_interface.data_in[68] <> <UNC>
fifo_interface.pop <> <UNC>
fifo_interface.push <> <UNC>


|lab6|riscv:processor|div_unit:div_unit_block|fifo_interface:wb_fifo
fifo_interface.early_valid <> <UNC>
fifo_interface.early_full <> <UNC>
fifo_interface.empty <> <UNC>
fifo_interface.full <> <UNC>
fifo_interface.valid <> <UNC>
fifo_interface.data_out[0] <> <UNC>
fifo_interface.data_out[1] <> <UNC>
fifo_interface.data_out[2] <> <UNC>
fifo_interface.data_out[3] <> <UNC>
fifo_interface.data_out[4] <> <UNC>
fifo_interface.data_out[5] <> <UNC>
fifo_interface.data_out[6] <> <UNC>
fifo_interface.data_out[7] <> <UNC>
fifo_interface.data_out[8] <> <UNC>
fifo_interface.data_out[9] <> <UNC>
fifo_interface.data_out[10] <> <UNC>
fifo_interface.data_out[11] <> <UNC>
fifo_interface.data_out[12] <> <UNC>
fifo_interface.data_out[13] <> <UNC>
fifo_interface.data_out[14] <> <UNC>
fifo_interface.data_out[15] <> <UNC>
fifo_interface.data_out[16] <> <UNC>
fifo_interface.data_out[17] <> <UNC>
fifo_interface.data_out[18] <> <UNC>
fifo_interface.data_out[19] <> <UNC>
fifo_interface.data_out[20] <> <UNC>
fifo_interface.data_out[21] <> <UNC>
fifo_interface.data_out[22] <> <UNC>
fifo_interface.data_out[23] <> <UNC>
fifo_interface.data_out[24] <> <UNC>
fifo_interface.data_out[25] <> <UNC>
fifo_interface.data_out[26] <> <UNC>
fifo_interface.data_out[27] <> <UNC>
fifo_interface.data_out[28] <> <UNC>
fifo_interface.data_out[29] <> <UNC>
fifo_interface.data_out[30] <> <UNC>
fifo_interface.data_out[31] <> <UNC>
fifo_interface.data_in[0] <> <UNC>
fifo_interface.data_in[1] <> <UNC>
fifo_interface.data_in[2] <> <UNC>
fifo_interface.data_in[3] <> <UNC>
fifo_interface.data_in[4] <> <UNC>
fifo_interface.data_in[5] <> <UNC>
fifo_interface.data_in[6] <> <UNC>
fifo_interface.data_in[7] <> <UNC>
fifo_interface.data_in[8] <> <UNC>
fifo_interface.data_in[9] <> <UNC>
fifo_interface.data_in[10] <> <UNC>
fifo_interface.data_in[11] <> <UNC>
fifo_interface.data_in[12] <> <UNC>
fifo_interface.data_in[13] <> <UNC>
fifo_interface.data_in[14] <> <UNC>
fifo_interface.data_in[15] <> <UNC>
fifo_interface.data_in[16] <> <UNC>
fifo_interface.data_in[17] <> <UNC>
fifo_interface.data_in[18] <> <UNC>
fifo_interface.data_in[19] <> <UNC>
fifo_interface.data_in[20] <> <UNC>
fifo_interface.data_in[21] <> <UNC>
fifo_interface.data_in[22] <> <UNC>
fifo_interface.data_in[23] <> <UNC>
fifo_interface.data_in[24] <> <UNC>
fifo_interface.data_in[25] <> <UNC>
fifo_interface.data_in[26] <> <UNC>
fifo_interface.data_in[27] <> <UNC>
fifo_interface.data_in[28] <> <UNC>
fifo_interface.data_in[29] <> <UNC>
fifo_interface.data_in[30] <> <UNC>
fifo_interface.data_in[31] <> <UNC>
fifo_interface.pop <> <UNC>
fifo_interface.push <> <UNC>


|lab6|riscv:processor|div_unit:div_unit_block|non_muxed_on_input_buffer:div_input_fifo
clk => shift_reg[0][0].CLK
clk => shift_reg[0][1].CLK
clk => shift_reg[0][2].CLK
clk => shift_reg[0][3].CLK
clk => shift_reg[0][4].CLK
clk => shift_reg[0][5].CLK
clk => shift_reg[0][6].CLK
clk => shift_reg[0][7].CLK
clk => shift_reg[0][8].CLK
clk => shift_reg[0][9].CLK
clk => shift_reg[0][10].CLK
clk => shift_reg[0][11].CLK
clk => shift_reg[0][12].CLK
clk => shift_reg[0][13].CLK
clk => shift_reg[0][14].CLK
clk => shift_reg[0][15].CLK
clk => shift_reg[0][16].CLK
clk => shift_reg[0][17].CLK
clk => shift_reg[0][18].CLK
clk => shift_reg[0][19].CLK
clk => shift_reg[0][20].CLK
clk => shift_reg[0][21].CLK
clk => shift_reg[0][22].CLK
clk => shift_reg[0][23].CLK
clk => shift_reg[0][24].CLK
clk => shift_reg[0][25].CLK
clk => shift_reg[0][26].CLK
clk => shift_reg[0][27].CLK
clk => shift_reg[0][28].CLK
clk => shift_reg[0][29].CLK
clk => shift_reg[0][30].CLK
clk => shift_reg[0][31].CLK
clk => shift_reg[0][32].CLK
clk => shift_reg[0][33].CLK
clk => shift_reg[0][34].CLK
clk => shift_reg[0][35].CLK
clk => shift_reg[0][36].CLK
clk => shift_reg[0][37].CLK
clk => shift_reg[0][38].CLK
clk => shift_reg[0][39].CLK
clk => shift_reg[0][40].CLK
clk => shift_reg[0][41].CLK
clk => shift_reg[0][42].CLK
clk => shift_reg[0][43].CLK
clk => shift_reg[0][44].CLK
clk => shift_reg[0][45].CLK
clk => shift_reg[0][46].CLK
clk => shift_reg[0][47].CLK
clk => shift_reg[0][48].CLK
clk => shift_reg[0][49].CLK
clk => shift_reg[0][50].CLK
clk => shift_reg[0][51].CLK
clk => shift_reg[0][52].CLK
clk => shift_reg[0][53].CLK
clk => shift_reg[0][54].CLK
clk => shift_reg[0][55].CLK
clk => shift_reg[0][56].CLK
clk => shift_reg[0][57].CLK
clk => shift_reg[0][58].CLK
clk => shift_reg[0][59].CLK
clk => shift_reg[0][60].CLK
clk => shift_reg[0][61].CLK
clk => shift_reg[0][62].CLK
clk => shift_reg[0][63].CLK
clk => shift_reg[0][64].CLK
clk => shift_reg[0][65].CLK
clk => shift_reg[0][66].CLK
clk => shift_reg[0][67].CLK
clk => shift_reg[0][68].CLK
clk => shift_reg[1][0].CLK
clk => shift_reg[1][1].CLK
clk => shift_reg[1][2].CLK
clk => shift_reg[1][3].CLK
clk => shift_reg[1][4].CLK
clk => shift_reg[1][5].CLK
clk => shift_reg[1][6].CLK
clk => shift_reg[1][7].CLK
clk => shift_reg[1][8].CLK
clk => shift_reg[1][9].CLK
clk => shift_reg[1][10].CLK
clk => shift_reg[1][11].CLK
clk => shift_reg[1][12].CLK
clk => shift_reg[1][13].CLK
clk => shift_reg[1][14].CLK
clk => shift_reg[1][15].CLK
clk => shift_reg[1][16].CLK
clk => shift_reg[1][17].CLK
clk => shift_reg[1][18].CLK
clk => shift_reg[1][19].CLK
clk => shift_reg[1][20].CLK
clk => shift_reg[1][21].CLK
clk => shift_reg[1][22].CLK
clk => shift_reg[1][23].CLK
clk => shift_reg[1][24].CLK
clk => shift_reg[1][25].CLK
clk => shift_reg[1][26].CLK
clk => shift_reg[1][27].CLK
clk => shift_reg[1][28].CLK
clk => shift_reg[1][29].CLK
clk => shift_reg[1][30].CLK
clk => shift_reg[1][31].CLK
clk => shift_reg[1][32].CLK
clk => shift_reg[1][33].CLK
clk => shift_reg[1][34].CLK
clk => shift_reg[1][35].CLK
clk => shift_reg[1][36].CLK
clk => shift_reg[1][37].CLK
clk => shift_reg[1][38].CLK
clk => shift_reg[1][39].CLK
clk => shift_reg[1][40].CLK
clk => shift_reg[1][41].CLK
clk => shift_reg[1][42].CLK
clk => shift_reg[1][43].CLK
clk => shift_reg[1][44].CLK
clk => shift_reg[1][45].CLK
clk => shift_reg[1][46].CLK
clk => shift_reg[1][47].CLK
clk => shift_reg[1][48].CLK
clk => shift_reg[1][49].CLK
clk => shift_reg[1][50].CLK
clk => shift_reg[1][51].CLK
clk => shift_reg[1][52].CLK
clk => shift_reg[1][53].CLK
clk => shift_reg[1][54].CLK
clk => shift_reg[1][55].CLK
clk => shift_reg[1][56].CLK
clk => shift_reg[1][57].CLK
clk => shift_reg[1][58].CLK
clk => shift_reg[1][59].CLK
clk => shift_reg[1][60].CLK
clk => shift_reg[1][61].CLK
clk => shift_reg[1][62].CLK
clk => shift_reg[1][63].CLK
clk => shift_reg[1][64].CLK
clk => shift_reg[1][65].CLK
clk => shift_reg[1][66].CLK
clk => shift_reg[1][67].CLK
clk => shift_reg[1][68].CLK
clk => fifo.valid~reg0.CLK
clk => fifo.early_full~reg0.CLK
clk => fifo.full~reg0.CLK
clk => more_than_one.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => read_index[0].CLK
rst => read_index.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => more_than_one.OUTPUTSELECT
rst => full.OUTPUTSELECT
rst => early_full.OUTPUTSELECT
rst => valid.OUTPUTSELECT
fifo.empty <= fifo.valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.full <= fifo.full~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.early_full <= fifo.early_full~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.valid <= fifo.valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.early_valid <= early_valid.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[32] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[33] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[34] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[35] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[36] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[37] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[38] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[39] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[40] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[41] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[42] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[43] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[44] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[45] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[46] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[47] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[48] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[49] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[50] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[51] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[52] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[53] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[54] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[55] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[56] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[57] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[58] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[59] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[60] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[61] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[62] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[63] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[64] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[65] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[66] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[67] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[68] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_in[0] => shift_reg[0][0].DATAIN
fifo.data_in[1] => shift_reg[0][1].DATAIN
fifo.data_in[2] => shift_reg[0][2].DATAIN
fifo.data_in[3] => shift_reg[0][3].DATAIN
fifo.data_in[4] => shift_reg[0][4].DATAIN
fifo.data_in[5] => shift_reg[0][5].DATAIN
fifo.data_in[6] => shift_reg[0][6].DATAIN
fifo.data_in[7] => shift_reg[0][7].DATAIN
fifo.data_in[8] => shift_reg[0][8].DATAIN
fifo.data_in[9] => shift_reg[0][9].DATAIN
fifo.data_in[10] => shift_reg[0][10].DATAIN
fifo.data_in[11] => shift_reg[0][11].DATAIN
fifo.data_in[12] => shift_reg[0][12].DATAIN
fifo.data_in[13] => shift_reg[0][13].DATAIN
fifo.data_in[14] => shift_reg[0][14].DATAIN
fifo.data_in[15] => shift_reg[0][15].DATAIN
fifo.data_in[16] => shift_reg[0][16].DATAIN
fifo.data_in[17] => shift_reg[0][17].DATAIN
fifo.data_in[18] => shift_reg[0][18].DATAIN
fifo.data_in[19] => shift_reg[0][19].DATAIN
fifo.data_in[20] => shift_reg[0][20].DATAIN
fifo.data_in[21] => shift_reg[0][21].DATAIN
fifo.data_in[22] => shift_reg[0][22].DATAIN
fifo.data_in[23] => shift_reg[0][23].DATAIN
fifo.data_in[24] => shift_reg[0][24].DATAIN
fifo.data_in[25] => shift_reg[0][25].DATAIN
fifo.data_in[26] => shift_reg[0][26].DATAIN
fifo.data_in[27] => shift_reg[0][27].DATAIN
fifo.data_in[28] => shift_reg[0][28].DATAIN
fifo.data_in[29] => shift_reg[0][29].DATAIN
fifo.data_in[30] => shift_reg[0][30].DATAIN
fifo.data_in[31] => shift_reg[0][31].DATAIN
fifo.data_in[32] => shift_reg[0][32].DATAIN
fifo.data_in[33] => shift_reg[0][33].DATAIN
fifo.data_in[34] => shift_reg[0][34].DATAIN
fifo.data_in[35] => shift_reg[0][35].DATAIN
fifo.data_in[36] => shift_reg[0][36].DATAIN
fifo.data_in[37] => shift_reg[0][37].DATAIN
fifo.data_in[38] => shift_reg[0][38].DATAIN
fifo.data_in[39] => shift_reg[0][39].DATAIN
fifo.data_in[40] => shift_reg[0][40].DATAIN
fifo.data_in[41] => shift_reg[0][41].DATAIN
fifo.data_in[42] => shift_reg[0][42].DATAIN
fifo.data_in[43] => shift_reg[0][43].DATAIN
fifo.data_in[44] => shift_reg[0][44].DATAIN
fifo.data_in[45] => shift_reg[0][45].DATAIN
fifo.data_in[46] => shift_reg[0][46].DATAIN
fifo.data_in[47] => shift_reg[0][47].DATAIN
fifo.data_in[48] => shift_reg[0][48].DATAIN
fifo.data_in[49] => shift_reg[0][49].DATAIN
fifo.data_in[50] => shift_reg[0][50].DATAIN
fifo.data_in[51] => shift_reg[0][51].DATAIN
fifo.data_in[52] => shift_reg[0][52].DATAIN
fifo.data_in[53] => shift_reg[0][53].DATAIN
fifo.data_in[54] => shift_reg[0][54].DATAIN
fifo.data_in[55] => shift_reg[0][55].DATAIN
fifo.data_in[56] => shift_reg[0][56].DATAIN
fifo.data_in[57] => shift_reg[0][57].DATAIN
fifo.data_in[58] => shift_reg[0][58].DATAIN
fifo.data_in[59] => shift_reg[0][59].DATAIN
fifo.data_in[60] => shift_reg[0][60].DATAIN
fifo.data_in[61] => shift_reg[0][61].DATAIN
fifo.data_in[62] => shift_reg[0][62].DATAIN
fifo.data_in[63] => shift_reg[0][63].DATAIN
fifo.data_in[64] => shift_reg[0][64].DATAIN
fifo.data_in[65] => shift_reg[0][65].DATAIN
fifo.data_in[66] => shift_reg[0][66].DATAIN
fifo.data_in[67] => shift_reg[0][67].DATAIN
fifo.data_in[68] => shift_reg[0][68].DATAIN
fifo.pop => always0.IN0
fifo.pop => early_valid.IN1
fifo.pop => full.OUTPUTSELECT
fifo.pop => early_full.OUTPUTSELECT
fifo.pop => always5.IN1
fifo.pop => early_valid.IN1
fifo.pop => always4.IN0
fifo.pop => always0.IN1
fifo.push => always0.IN1
fifo.push => early_valid.IN1
fifo.push => always4.IN1
fifo.push => valid.OUTPUTSELECT
fifo.push => always0.IN1
fifo.push => shift_reg[0][48].ENA
fifo.push => shift_reg[0][47].ENA
fifo.push => shift_reg[0][46].ENA
fifo.push => shift_reg[0][45].ENA
fifo.push => shift_reg[0][44].ENA
fifo.push => shift_reg[0][43].ENA
fifo.push => shift_reg[0][42].ENA
fifo.push => shift_reg[0][41].ENA
fifo.push => shift_reg[0][40].ENA
fifo.push => shift_reg[0][39].ENA
fifo.push => shift_reg[0][38].ENA
fifo.push => shift_reg[0][37].ENA
fifo.push => shift_reg[0][36].ENA
fifo.push => shift_reg[0][35].ENA
fifo.push => shift_reg[0][34].ENA
fifo.push => shift_reg[0][33].ENA
fifo.push => shift_reg[0][32].ENA
fifo.push => shift_reg[0][31].ENA
fifo.push => shift_reg[0][30].ENA
fifo.push => shift_reg[0][29].ENA
fifo.push => shift_reg[0][28].ENA
fifo.push => shift_reg[0][27].ENA
fifo.push => shift_reg[0][26].ENA
fifo.push => shift_reg[0][25].ENA
fifo.push => shift_reg[0][24].ENA
fifo.push => shift_reg[0][23].ENA
fifo.push => shift_reg[0][22].ENA
fifo.push => shift_reg[0][21].ENA
fifo.push => shift_reg[0][20].ENA
fifo.push => shift_reg[0][19].ENA
fifo.push => shift_reg[0][18].ENA
fifo.push => shift_reg[0][17].ENA
fifo.push => shift_reg[0][16].ENA
fifo.push => shift_reg[0][15].ENA
fifo.push => shift_reg[0][14].ENA
fifo.push => shift_reg[0][13].ENA
fifo.push => shift_reg[0][12].ENA
fifo.push => shift_reg[0][11].ENA
fifo.push => shift_reg[0][10].ENA
fifo.push => shift_reg[0][9].ENA
fifo.push => shift_reg[0][8].ENA
fifo.push => shift_reg[0][7].ENA
fifo.push => shift_reg[0][6].ENA
fifo.push => shift_reg[0][5].ENA
fifo.push => shift_reg[0][4].ENA
fifo.push => shift_reg[0][3].ENA
fifo.push => shift_reg[0][2].ENA
fifo.push => shift_reg[0][1].ENA
fifo.push => shift_reg[0][0].ENA
fifo.push => shift_reg[0][49].ENA
fifo.push => shift_reg[0][50].ENA
fifo.push => shift_reg[0][51].ENA
fifo.push => shift_reg[0][52].ENA
fifo.push => shift_reg[0][53].ENA
fifo.push => shift_reg[0][54].ENA
fifo.push => shift_reg[0][55].ENA
fifo.push => shift_reg[0][56].ENA
fifo.push => shift_reg[0][57].ENA
fifo.push => shift_reg[0][58].ENA
fifo.push => shift_reg[0][59].ENA
fifo.push => shift_reg[0][60].ENA
fifo.push => shift_reg[0][61].ENA
fifo.push => shift_reg[0][62].ENA
fifo.push => shift_reg[0][63].ENA
fifo.push => shift_reg[0][64].ENA
fifo.push => shift_reg[0][65].ENA
fifo.push => shift_reg[0][66].ENA
fifo.push => shift_reg[0][67].ENA
fifo.push => shift_reg[0][68].ENA
fifo.push => shift_reg[1][0].ENA
fifo.push => shift_reg[1][1].ENA
fifo.push => shift_reg[1][2].ENA
fifo.push => shift_reg[1][3].ENA
fifo.push => shift_reg[1][4].ENA
fifo.push => shift_reg[1][5].ENA
fifo.push => shift_reg[1][6].ENA
fifo.push => shift_reg[1][7].ENA
fifo.push => shift_reg[1][8].ENA
fifo.push => shift_reg[1][9].ENA
fifo.push => shift_reg[1][10].ENA
fifo.push => shift_reg[1][11].ENA
fifo.push => shift_reg[1][12].ENA
fifo.push => shift_reg[1][13].ENA
fifo.push => shift_reg[1][14].ENA
fifo.push => shift_reg[1][15].ENA
fifo.push => shift_reg[1][16].ENA
fifo.push => shift_reg[1][17].ENA
fifo.push => shift_reg[1][18].ENA
fifo.push => shift_reg[1][19].ENA
fifo.push => shift_reg[1][20].ENA
fifo.push => shift_reg[1][21].ENA
fifo.push => shift_reg[1][22].ENA
fifo.push => shift_reg[1][23].ENA
fifo.push => shift_reg[1][24].ENA
fifo.push => shift_reg[1][25].ENA
fifo.push => shift_reg[1][26].ENA
fifo.push => shift_reg[1][27].ENA
fifo.push => shift_reg[1][28].ENA
fifo.push => shift_reg[1][29].ENA
fifo.push => shift_reg[1][30].ENA
fifo.push => shift_reg[1][31].ENA
fifo.push => shift_reg[1][32].ENA
fifo.push => shift_reg[1][33].ENA
fifo.push => shift_reg[1][34].ENA
fifo.push => shift_reg[1][35].ENA
fifo.push => shift_reg[1][36].ENA
fifo.push => shift_reg[1][37].ENA
fifo.push => shift_reg[1][38].ENA
fifo.push => shift_reg[1][39].ENA
fifo.push => shift_reg[1][40].ENA
fifo.push => shift_reg[1][41].ENA
fifo.push => shift_reg[1][42].ENA
fifo.push => shift_reg[1][43].ENA
fifo.push => shift_reg[1][44].ENA
fifo.push => shift_reg[1][45].ENA
fifo.push => shift_reg[1][46].ENA
fifo.push => shift_reg[1][47].ENA
fifo.push => shift_reg[1][48].ENA
fifo.push => shift_reg[1][49].ENA
fifo.push => shift_reg[1][50].ENA
fifo.push => shift_reg[1][51].ENA
fifo.push => shift_reg[1][52].ENA
fifo.push => shift_reg[1][53].ENA
fifo.push => shift_reg[1][54].ENA
fifo.push => shift_reg[1][55].ENA
fifo.push => shift_reg[1][56].ENA
fifo.push => shift_reg[1][57].ENA
fifo.push => shift_reg[1][58].ENA
fifo.push => shift_reg[1][59].ENA
fifo.push => shift_reg[1][60].ENA
fifo.push => shift_reg[1][61].ENA
fifo.push => shift_reg[1][62].ENA
fifo.push => shift_reg[1][63].ENA
fifo.push => shift_reg[1][64].ENA
fifo.push => shift_reg[1][65].ENA
fifo.push => shift_reg[1][66].ENA
fifo.push => shift_reg[1][67].ENA
fifo.push => shift_reg[1][68].ENA


|lab6|riscv:processor|div_unit:div_unit_block|quickdiv:div
clk => B_r[0].CLK
clk => B_r[1].CLK
clk => B_r[2].CLK
clk => B_r[3].CLK
clk => B_r[4].CLK
clk => B_r[5].CLK
clk => B_r[6].CLK
clk => B_r[7].CLK
clk => B_r[8].CLK
clk => B_r[9].CLK
clk => B_r[10].CLK
clk => B_r[11].CLK
clk => B_r[12].CLK
clk => B_r[13].CLK
clk => B_r[14].CLK
clk => B_r[15].CLK
clk => B_r[16].CLK
clk => B_r[17].CLK
clk => B_r[18].CLK
clk => B_r[19].CLK
clk => B_r[20].CLK
clk => B_r[21].CLK
clk => B_r[22].CLK
clk => B_r[23].CLK
clk => B_r[24].CLK
clk => B_r[25].CLK
clk => B_r[26].CLK
clk => B_r[27].CLK
clk => B_r[28].CLK
clk => B_r[29].CLK
clk => B_r[30].CLK
clk => B_r[31].CLK
clk => R[0]~reg0.CLK
clk => R[1]~reg0.CLK
clk => R[2]~reg0.CLK
clk => R[3]~reg0.CLK
clk => R[4]~reg0.CLK
clk => R[5]~reg0.CLK
clk => R[6]~reg0.CLK
clk => R[7]~reg0.CLK
clk => R[8]~reg0.CLK
clk => R[9]~reg0.CLK
clk => R[10]~reg0.CLK
clk => R[11]~reg0.CLK
clk => R[12]~reg0.CLK
clk => R[13]~reg0.CLK
clk => R[14]~reg0.CLK
clk => R[15]~reg0.CLK
clk => R[16]~reg0.CLK
clk => R[17]~reg0.CLK
clk => R[18]~reg0.CLK
clk => R[19]~reg0.CLK
clk => R[20]~reg0.CLK
clk => R[21]~reg0.CLK
clk => R[22]~reg0.CLK
clk => R[23]~reg0.CLK
clk => R[24]~reg0.CLK
clk => R[25]~reg0.CLK
clk => R[26]~reg0.CLK
clk => R[27]~reg0.CLK
clk => R[28]~reg0.CLK
clk => R[29]~reg0.CLK
clk => R[30]~reg0.CLK
clk => R[31]~reg0.CLK
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
clk => B_MSB_r[0].CLK
clk => B_MSB_r[1].CLK
clk => B_MSB_r[2].CLK
clk => B_MSB_r[3].CLK
clk => B_MSB_r[4].CLK
clk => complete~reg0.CLK
clk => running.CLK
rst => running.OUTPUTSELECT
rst => complete.OUTPUTSELECT
start => running.OUTPUTSELECT
start => complete.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => Q.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => R.OUTPUTSELECT
start => B_r[7].ENA
start => B_r[6].ENA
start => B_r[5].ENA
start => B_r[4].ENA
start => B_r[3].ENA
start => B_r[2].ENA
start => B_r[1].ENA
start => B_r[0].ENA
start => B_r[31].ENA
start => B_r[30].ENA
start => B_r[29].ENA
start => B_r[28].ENA
start => B_r[27].ENA
start => B_r[26].ENA
start => B_r[25].ENA
start => B_r[24].ENA
start => B_r[23].ENA
start => B_r[22].ENA
start => B_r[21].ENA
start => B_r[20].ENA
start => B_r[19].ENA
start => B_r[18].ENA
start => B_r[17].ENA
start => B_r[16].ENA
start => B_r[15].ENA
start => B_r[14].ENA
start => B_r[13].ENA
start => B_r[12].ENA
start => B_r[11].ENA
start => B_r[10].ENA
start => B_r[9].ENA
start => B_r[8].ENA
ack => running.OUTPUTSELECT
ack => complete.OUTPUTSELECT
A[0] => R.DATAB
A[1] => R.DATAB
A[2] => R.DATAB
A[3] => R.DATAB
A[4] => R.DATAB
A[5] => R.DATAB
A[6] => R.DATAB
A[7] => R.DATAB
A[8] => R.DATAB
A[9] => R.DATAB
A[10] => R.DATAB
A[11] => R.DATAB
A[12] => R.DATAB
A[13] => R.DATAB
A[14] => R.DATAB
A[15] => R.DATAB
A[16] => R.DATAB
A[17] => R.DATAB
A[18] => R.DATAB
A[19] => R.DATAB
A[20] => R.DATAB
A[21] => R.DATAB
A[22] => R.DATAB
A[23] => R.DATAB
A[24] => R.DATAB
A[25] => R.DATAB
A[26] => R.DATAB
A[27] => R.DATAB
A[28] => R.DATAB
A[29] => R.DATAB
A[30] => R.DATAB
A[31] => R.DATAB
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
R[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
R[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
R[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
R[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
R[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
R[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
R[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
R[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE
R[16] <= R[16].DB_MAX_OUTPUT_PORT_TYPE
R[17] <= R[17].DB_MAX_OUTPUT_PORT_TYPE
R[18] <= R[18].DB_MAX_OUTPUT_PORT_TYPE
R[19] <= R[19].DB_MAX_OUTPUT_PORT_TYPE
R[20] <= R[20].DB_MAX_OUTPUT_PORT_TYPE
R[21] <= R[21].DB_MAX_OUTPUT_PORT_TYPE
R[22] <= R[22].DB_MAX_OUTPUT_PORT_TYPE
R[23] <= R[23].DB_MAX_OUTPUT_PORT_TYPE
R[24] <= R[24].DB_MAX_OUTPUT_PORT_TYPE
R[25] <= R[25].DB_MAX_OUTPUT_PORT_TYPE
R[26] <= R[26].DB_MAX_OUTPUT_PORT_TYPE
R[27] <= R[27].DB_MAX_OUTPUT_PORT_TYPE
R[28] <= R[28].DB_MAX_OUTPUT_PORT_TYPE
R[29] <= R[29].DB_MAX_OUTPUT_PORT_TYPE
R[30] <= R[30].DB_MAX_OUTPUT_PORT_TYPE
R[31] <= R[31].DB_MAX_OUTPUT_PORT_TYPE
complete <= complete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|div_unit:div_unit_block|quickdiv:div|msb:msb_r
msb_input[0] => ~NO_FANOUT~
msb_input[1] => sub_msb.DATAA
msb_input[2] => sub_msb.OUTPUTSELECT
msb_input[2] => sub_msb.DATAA
msb_input[3] => sub_msb.OUTPUTSELECT
msb_input[3] => sub_msb.OUTPUTSELECT
msb_input[4] => sub_msb.OUTPUTSELECT
msb_input[4] => sub_msb.OUTPUTSELECT
msb_input[4] => sub_msb.DATAA
msb_input[5] => sub_msb.OUTPUTSELECT
msb_input[5] => sub_msb.OUTPUTSELECT
msb_input[5] => sub_msb.OUTPUTSELECT
msb_input[6] => sub_msb.OUTPUTSELECT
msb_input[6] => sub_msb.OUTPUTSELECT
msb_input[6] => sub_msb.OUTPUTSELECT
msb_input[7] => sub_msb[0][2].OUTPUTSELECT
msb_input[7] => sub_msb[0][1].OUTPUTSELECT
msb_input[7] => sub_msb[0][0].OUTPUTSELECT
msb_input[8] => WideOr0.IN0
msb_input[9] => WideOr0.IN1
msb_input[9] => sub_msb.DATAA
msb_input[10] => WideOr0.IN2
msb_input[10] => sub_msb.OUTPUTSELECT
msb_input[10] => sub_msb.DATAA
msb_input[11] => WideOr0.IN3
msb_input[11] => sub_msb.OUTPUTSELECT
msb_input[11] => sub_msb.OUTPUTSELECT
msb_input[12] => WideOr0.IN4
msb_input[12] => sub_msb.OUTPUTSELECT
msb_input[12] => sub_msb.OUTPUTSELECT
msb_input[12] => sub_msb.DATAA
msb_input[13] => WideOr0.IN5
msb_input[13] => sub_msb.OUTPUTSELECT
msb_input[13] => sub_msb.OUTPUTSELECT
msb_input[13] => sub_msb.OUTPUTSELECT
msb_input[14] => WideOr0.IN6
msb_input[14] => sub_msb.OUTPUTSELECT
msb_input[14] => sub_msb.OUTPUTSELECT
msb_input[14] => sub_msb.OUTPUTSELECT
msb_input[15] => WideOr0.IN7
msb_input[15] => sub_msb[1][2].OUTPUTSELECT
msb_input[15] => sub_msb[1][1].OUTPUTSELECT
msb_input[15] => sub_msb[1][0].OUTPUTSELECT
msb_input[16] => WideOr1.IN0
msb_input[17] => WideOr1.IN1
msb_input[17] => sub_msb.DATAA
msb_input[18] => WideOr1.IN2
msb_input[18] => sub_msb.OUTPUTSELECT
msb_input[18] => sub_msb.DATAA
msb_input[19] => WideOr1.IN3
msb_input[19] => sub_msb.OUTPUTSELECT
msb_input[19] => sub_msb.OUTPUTSELECT
msb_input[20] => WideOr1.IN4
msb_input[20] => sub_msb.OUTPUTSELECT
msb_input[20] => sub_msb.OUTPUTSELECT
msb_input[20] => sub_msb.DATAA
msb_input[21] => WideOr1.IN5
msb_input[21] => sub_msb.OUTPUTSELECT
msb_input[21] => sub_msb.OUTPUTSELECT
msb_input[21] => sub_msb.OUTPUTSELECT
msb_input[22] => WideOr1.IN6
msb_input[22] => sub_msb.OUTPUTSELECT
msb_input[22] => sub_msb.OUTPUTSELECT
msb_input[22] => sub_msb.OUTPUTSELECT
msb_input[23] => WideOr1.IN7
msb_input[23] => sub_msb[2][2].OUTPUTSELECT
msb_input[23] => sub_msb[2][1].OUTPUTSELECT
msb_input[23] => sub_msb[2][0].OUTPUTSELECT
msb_input[24] => WideOr2.IN0
msb_input[25] => WideOr2.IN1
msb_input[25] => sub_msb.DATAA
msb_input[26] => WideOr2.IN2
msb_input[26] => sub_msb.OUTPUTSELECT
msb_input[26] => sub_msb.DATAA
msb_input[27] => WideOr2.IN3
msb_input[27] => sub_msb.OUTPUTSELECT
msb_input[27] => sub_msb.OUTPUTSELECT
msb_input[28] => WideOr2.IN4
msb_input[28] => sub_msb.OUTPUTSELECT
msb_input[28] => sub_msb.OUTPUTSELECT
msb_input[28] => sub_msb.DATAA
msb_input[29] => WideOr2.IN5
msb_input[29] => sub_msb.OUTPUTSELECT
msb_input[29] => sub_msb.OUTPUTSELECT
msb_input[29] => sub_msb.OUTPUTSELECT
msb_input[30] => WideOr2.IN6
msb_input[30] => sub_msb.OUTPUTSELECT
msb_input[30] => sub_msb.OUTPUTSELECT
msb_input[30] => sub_msb.OUTPUTSELECT
msb_input[31] => WideOr2.IN7
msb_input[31] => sub_msb[3][2].OUTPUTSELECT
msb_input[31] => sub_msb[3][1].OUTPUTSELECT
msb_input[31] => sub_msb[3][0].OUTPUTSELECT
msb[0] <= msb.DB_MAX_OUTPUT_PORT_TYPE
msb[1] <= msb.DB_MAX_OUTPUT_PORT_TYPE
msb[2] <= msb.DB_MAX_OUTPUT_PORT_TYPE
msb[3] <= msb.DB_MAX_OUTPUT_PORT_TYPE
msb[4] <= msb.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|div_unit:div_unit_block|quickdiv:div|msb:msb_b
msb_input[0] => ~NO_FANOUT~
msb_input[1] => sub_msb.DATAA
msb_input[2] => sub_msb.OUTPUTSELECT
msb_input[2] => sub_msb.DATAA
msb_input[3] => sub_msb.OUTPUTSELECT
msb_input[3] => sub_msb.OUTPUTSELECT
msb_input[4] => sub_msb.OUTPUTSELECT
msb_input[4] => sub_msb.OUTPUTSELECT
msb_input[4] => sub_msb.DATAA
msb_input[5] => sub_msb.OUTPUTSELECT
msb_input[5] => sub_msb.OUTPUTSELECT
msb_input[5] => sub_msb.OUTPUTSELECT
msb_input[6] => sub_msb.OUTPUTSELECT
msb_input[6] => sub_msb.OUTPUTSELECT
msb_input[6] => sub_msb.OUTPUTSELECT
msb_input[7] => sub_msb[0][2].OUTPUTSELECT
msb_input[7] => sub_msb[0][1].OUTPUTSELECT
msb_input[7] => sub_msb[0][0].OUTPUTSELECT
msb_input[8] => WideOr0.IN0
msb_input[9] => WideOr0.IN1
msb_input[9] => sub_msb.DATAA
msb_input[10] => WideOr0.IN2
msb_input[10] => sub_msb.OUTPUTSELECT
msb_input[10] => sub_msb.DATAA
msb_input[11] => WideOr0.IN3
msb_input[11] => sub_msb.OUTPUTSELECT
msb_input[11] => sub_msb.OUTPUTSELECT
msb_input[12] => WideOr0.IN4
msb_input[12] => sub_msb.OUTPUTSELECT
msb_input[12] => sub_msb.OUTPUTSELECT
msb_input[12] => sub_msb.DATAA
msb_input[13] => WideOr0.IN5
msb_input[13] => sub_msb.OUTPUTSELECT
msb_input[13] => sub_msb.OUTPUTSELECT
msb_input[13] => sub_msb.OUTPUTSELECT
msb_input[14] => WideOr0.IN6
msb_input[14] => sub_msb.OUTPUTSELECT
msb_input[14] => sub_msb.OUTPUTSELECT
msb_input[14] => sub_msb.OUTPUTSELECT
msb_input[15] => WideOr0.IN7
msb_input[15] => sub_msb[1][2].OUTPUTSELECT
msb_input[15] => sub_msb[1][1].OUTPUTSELECT
msb_input[15] => sub_msb[1][0].OUTPUTSELECT
msb_input[16] => WideOr1.IN0
msb_input[17] => WideOr1.IN1
msb_input[17] => sub_msb.DATAA
msb_input[18] => WideOr1.IN2
msb_input[18] => sub_msb.OUTPUTSELECT
msb_input[18] => sub_msb.DATAA
msb_input[19] => WideOr1.IN3
msb_input[19] => sub_msb.OUTPUTSELECT
msb_input[19] => sub_msb.OUTPUTSELECT
msb_input[20] => WideOr1.IN4
msb_input[20] => sub_msb.OUTPUTSELECT
msb_input[20] => sub_msb.OUTPUTSELECT
msb_input[20] => sub_msb.DATAA
msb_input[21] => WideOr1.IN5
msb_input[21] => sub_msb.OUTPUTSELECT
msb_input[21] => sub_msb.OUTPUTSELECT
msb_input[21] => sub_msb.OUTPUTSELECT
msb_input[22] => WideOr1.IN6
msb_input[22] => sub_msb.OUTPUTSELECT
msb_input[22] => sub_msb.OUTPUTSELECT
msb_input[22] => sub_msb.OUTPUTSELECT
msb_input[23] => WideOr1.IN7
msb_input[23] => sub_msb[2][2].OUTPUTSELECT
msb_input[23] => sub_msb[2][1].OUTPUTSELECT
msb_input[23] => sub_msb[2][0].OUTPUTSELECT
msb_input[24] => WideOr2.IN0
msb_input[25] => WideOr2.IN1
msb_input[25] => sub_msb.DATAA
msb_input[26] => WideOr2.IN2
msb_input[26] => sub_msb.OUTPUTSELECT
msb_input[26] => sub_msb.DATAA
msb_input[27] => WideOr2.IN3
msb_input[27] => sub_msb.OUTPUTSELECT
msb_input[27] => sub_msb.OUTPUTSELECT
msb_input[28] => WideOr2.IN4
msb_input[28] => sub_msb.OUTPUTSELECT
msb_input[28] => sub_msb.OUTPUTSELECT
msb_input[28] => sub_msb.DATAA
msb_input[29] => WideOr2.IN5
msb_input[29] => sub_msb.OUTPUTSELECT
msb_input[29] => sub_msb.OUTPUTSELECT
msb_input[29] => sub_msb.OUTPUTSELECT
msb_input[30] => WideOr2.IN6
msb_input[30] => sub_msb.OUTPUTSELECT
msb_input[30] => sub_msb.OUTPUTSELECT
msb_input[30] => sub_msb.OUTPUTSELECT
msb_input[31] => WideOr2.IN7
msb_input[31] => sub_msb[3][2].OUTPUTSELECT
msb_input[31] => sub_msb[3][1].OUTPUTSELECT
msb_input[31] => sub_msb[3][0].OUTPUTSELECT
msb[0] <= msb.DB_MAX_OUTPUT_PORT_TYPE
msb[1] <= msb.DB_MAX_OUTPUT_PORT_TYPE
msb[2] <= msb.DB_MAX_OUTPUT_PORT_TYPE
msb[3] <= msb.DB_MAX_OUTPUT_PORT_TYPE
msb[4] <= msb.DB_MAX_OUTPUT_PORT_TYPE


|lab6|riscv:processor|div_unit:div_unit_block|non_muxed_on_output_buffer:output_fifo
clk => shift_reg.we_a.CLK
clk => shift_reg.waddr_a[0].CLK
clk => shift_reg.data_a[31].CLK
clk => shift_reg.data_a[30].CLK
clk => shift_reg.data_a[29].CLK
clk => shift_reg.data_a[28].CLK
clk => shift_reg.data_a[27].CLK
clk => shift_reg.data_a[26].CLK
clk => shift_reg.data_a[25].CLK
clk => shift_reg.data_a[24].CLK
clk => shift_reg.data_a[23].CLK
clk => shift_reg.data_a[22].CLK
clk => shift_reg.data_a[21].CLK
clk => shift_reg.data_a[20].CLK
clk => shift_reg.data_a[19].CLK
clk => shift_reg.data_a[18].CLK
clk => shift_reg.data_a[17].CLK
clk => shift_reg.data_a[16].CLK
clk => shift_reg.data_a[15].CLK
clk => shift_reg.data_a[14].CLK
clk => shift_reg.data_a[13].CLK
clk => shift_reg.data_a[12].CLK
clk => shift_reg.data_a[11].CLK
clk => shift_reg.data_a[10].CLK
clk => shift_reg.data_a[9].CLK
clk => shift_reg.data_a[8].CLK
clk => shift_reg.data_a[7].CLK
clk => shift_reg.data_a[6].CLK
clk => shift_reg.data_a[5].CLK
clk => shift_reg.data_a[4].CLK
clk => shift_reg.data_a[3].CLK
clk => shift_reg.data_a[2].CLK
clk => shift_reg.data_a[1].CLK
clk => shift_reg.data_a[0].CLK
clk => more_than_one.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => fifo.valid~reg0.CLK
clk => fifo.full~reg0.CLK
clk => fifo.early_full~reg0.CLK
clk => read_index[0].CLK
clk => write_index[0].CLK
clk => shift_reg.CLK0
rst => write_index.OUTPUTSELECT
rst => read_index.OUTPUTSELECT
rst => early_full.OUTPUTSELECT
rst => full.OUTPUTSELECT
rst => valid.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => more_than_one.OUTPUTSELECT
fifo.empty <= <GND>
fifo.full <= fifo.full~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.early_full <= fifo.early_full~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.valid <= fifo.valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo.early_valid <= early_valid.DB_MAX_OUTPUT_PORT_TYPE
fifo.data_out[0] <= shift_reg.DATAOUT
fifo.data_out[1] <= shift_reg.DATAOUT1
fifo.data_out[2] <= shift_reg.DATAOUT2
fifo.data_out[3] <= shift_reg.DATAOUT3
fifo.data_out[4] <= shift_reg.DATAOUT4
fifo.data_out[5] <= shift_reg.DATAOUT5
fifo.data_out[6] <= shift_reg.DATAOUT6
fifo.data_out[7] <= shift_reg.DATAOUT7
fifo.data_out[8] <= shift_reg.DATAOUT8
fifo.data_out[9] <= shift_reg.DATAOUT9
fifo.data_out[10] <= shift_reg.DATAOUT10
fifo.data_out[11] <= shift_reg.DATAOUT11
fifo.data_out[12] <= shift_reg.DATAOUT12
fifo.data_out[13] <= shift_reg.DATAOUT13
fifo.data_out[14] <= shift_reg.DATAOUT14
fifo.data_out[15] <= shift_reg.DATAOUT15
fifo.data_out[16] <= shift_reg.DATAOUT16
fifo.data_out[17] <= shift_reg.DATAOUT17
fifo.data_out[18] <= shift_reg.DATAOUT18
fifo.data_out[19] <= shift_reg.DATAOUT19
fifo.data_out[20] <= shift_reg.DATAOUT20
fifo.data_out[21] <= shift_reg.DATAOUT21
fifo.data_out[22] <= shift_reg.DATAOUT22
fifo.data_out[23] <= shift_reg.DATAOUT23
fifo.data_out[24] <= shift_reg.DATAOUT24
fifo.data_out[25] <= shift_reg.DATAOUT25
fifo.data_out[26] <= shift_reg.DATAOUT26
fifo.data_out[27] <= shift_reg.DATAOUT27
fifo.data_out[28] <= shift_reg.DATAOUT28
fifo.data_out[29] <= shift_reg.DATAOUT29
fifo.data_out[30] <= shift_reg.DATAOUT30
fifo.data_out[31] <= shift_reg.DATAOUT31
fifo.data_in[0] => shift_reg.data_a[0].DATAIN
fifo.data_in[0] => shift_reg.DATAIN
fifo.data_in[1] => shift_reg.data_a[1].DATAIN
fifo.data_in[1] => shift_reg.DATAIN1
fifo.data_in[2] => shift_reg.data_a[2].DATAIN
fifo.data_in[2] => shift_reg.DATAIN2
fifo.data_in[3] => shift_reg.data_a[3].DATAIN
fifo.data_in[3] => shift_reg.DATAIN3
fifo.data_in[4] => shift_reg.data_a[4].DATAIN
fifo.data_in[4] => shift_reg.DATAIN4
fifo.data_in[5] => shift_reg.data_a[5].DATAIN
fifo.data_in[5] => shift_reg.DATAIN5
fifo.data_in[6] => shift_reg.data_a[6].DATAIN
fifo.data_in[6] => shift_reg.DATAIN6
fifo.data_in[7] => shift_reg.data_a[7].DATAIN
fifo.data_in[7] => shift_reg.DATAIN7
fifo.data_in[8] => shift_reg.data_a[8].DATAIN
fifo.data_in[8] => shift_reg.DATAIN8
fifo.data_in[9] => shift_reg.data_a[9].DATAIN
fifo.data_in[9] => shift_reg.DATAIN9
fifo.data_in[10] => shift_reg.data_a[10].DATAIN
fifo.data_in[10] => shift_reg.DATAIN10
fifo.data_in[11] => shift_reg.data_a[11].DATAIN
fifo.data_in[11] => shift_reg.DATAIN11
fifo.data_in[12] => shift_reg.data_a[12].DATAIN
fifo.data_in[12] => shift_reg.DATAIN12
fifo.data_in[13] => shift_reg.data_a[13].DATAIN
fifo.data_in[13] => shift_reg.DATAIN13
fifo.data_in[14] => shift_reg.data_a[14].DATAIN
fifo.data_in[14] => shift_reg.DATAIN14
fifo.data_in[15] => shift_reg.data_a[15].DATAIN
fifo.data_in[15] => shift_reg.DATAIN15
fifo.data_in[16] => shift_reg.data_a[16].DATAIN
fifo.data_in[16] => shift_reg.DATAIN16
fifo.data_in[17] => shift_reg.data_a[17].DATAIN
fifo.data_in[17] => shift_reg.DATAIN17
fifo.data_in[18] => shift_reg.data_a[18].DATAIN
fifo.data_in[18] => shift_reg.DATAIN18
fifo.data_in[19] => shift_reg.data_a[19].DATAIN
fifo.data_in[19] => shift_reg.DATAIN19
fifo.data_in[20] => shift_reg.data_a[20].DATAIN
fifo.data_in[20] => shift_reg.DATAIN20
fifo.data_in[21] => shift_reg.data_a[21].DATAIN
fifo.data_in[21] => shift_reg.DATAIN21
fifo.data_in[22] => shift_reg.data_a[22].DATAIN
fifo.data_in[22] => shift_reg.DATAIN22
fifo.data_in[23] => shift_reg.data_a[23].DATAIN
fifo.data_in[23] => shift_reg.DATAIN23
fifo.data_in[24] => shift_reg.data_a[24].DATAIN
fifo.data_in[24] => shift_reg.DATAIN24
fifo.data_in[25] => shift_reg.data_a[25].DATAIN
fifo.data_in[25] => shift_reg.DATAIN25
fifo.data_in[26] => shift_reg.data_a[26].DATAIN
fifo.data_in[26] => shift_reg.DATAIN26
fifo.data_in[27] => shift_reg.data_a[27].DATAIN
fifo.data_in[27] => shift_reg.DATAIN27
fifo.data_in[28] => shift_reg.data_a[28].DATAIN
fifo.data_in[28] => shift_reg.DATAIN28
fifo.data_in[29] => shift_reg.data_a[29].DATAIN
fifo.data_in[29] => shift_reg.DATAIN29
fifo.data_in[30] => shift_reg.data_a[30].DATAIN
fifo.data_in[30] => shift_reg.DATAIN30
fifo.data_in[31] => shift_reg.data_a[31].DATAIN
fifo.data_in[31] => shift_reg.DATAIN31
fifo.pop => read_index.OUTPUTSELECT
fifo.pop => early_full.OUTPUTSELECT
fifo.pop => full.OUTPUTSELECT
fifo.pop => always4.IN1
fifo.pop => always6.IN0
fifo.pop => early_valid.IN1
fifo.pop => always2.IN0
fifo.push => write_index.OUTPUTSELECT
fifo.push => always2.IN1
fifo.push => valid.OUTPUTSELECT
fifo.push => early_valid.IN1
fifo.push => shift_reg.we_a.DATAIN
fifo.push => always6.IN1
fifo.push => shift_reg.WE


|lab6|riscv:processor|bitops_unit:bitops_unit_block
clk => PS~1.DATAIN
rst => PS~3.DATAIN
new_request_dec => NS.hold.DATAB
new_request_dec => Selector0.IN1
new_request => ~NO_FANOUT~
ready <= ready$latch.DB_MAX_OUTPUT_PORT_TYPE
early_done <= early_done$latch.DB_MAX_OUTPUT_PORT_TYPE
accepted => Selector0.IN3
accepted => Selector1.IN2
rd[0] <= rd[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[5] <= rd[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[6] <= rd[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[7] <= rd[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[8] <= rd[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[9] <= rd[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[10] <= rd[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[11] <= rd[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[12] <= rd[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[13] <= rd[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[14] <= rd[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[15] <= rd[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[16] <= rd[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[17] <= rd[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[18] <= rd[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[19] <= rd[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[20] <= rd[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[21] <= rd[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[22] <= rd[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[23] <= rd[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[24] <= rd[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[25] <= rd[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[26] <= rd[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[27] <= rd[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[28] <= rd[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[29] <= rd[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[30] <= rd[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[31] <= rd[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
rs1[0] => temp_CLZ.DATAB
rs1[0] => temp_CLZ.DATAA
rs1[0] => Add0.IN2
rs1[0] => Mux24.IN7
rs1[1] => temp_CLZ.DATAB
rs1[1] => temp_CLZ.DATAA
rs1[1] => Add0.IN1
rs1[1] => Mux25.IN7
rs1[2] => temp_CLZ.DATAB
rs1[2] => temp_CLZ.DATAA
rs1[2] => Add1.IN4
rs1[2] => Mux26.IN7
rs1[3] => temp_CLZ.DATAB
rs1[3] => temp_CLZ.DATAA
rs1[3] => Add2.IN6
rs1[3] => Mux27.IN7
rs1[4] => temp_CLZ.DATAB
rs1[4] => temp_CLZ.DATAA
rs1[4] => Add3.IN8
rs1[4] => Mux28.IN7
rs1[5] => temp_CLZ.DATAB
rs1[5] => temp_CLZ.DATAA
rs1[5] => Add4.IN10
rs1[5] => Mux29.IN7
rs1[6] => temp_CLZ.DATAB
rs1[6] => temp_CLZ.DATAA
rs1[6] => Add5.IN12
rs1[6] => Mux30.IN7
rs1[7] => temp_CLZ.DATAB
rs1[7] => temp_CLZ.DATAA
rs1[7] => Add6.IN12
rs1[7] => Mux31.IN7
rs1[8] => temp_CLZ.DATAB
rs1[8] => temp_CLZ.DATAA
rs1[8] => Add7.IN12
rs1[8] => Mux16.IN7
rs1[9] => temp_CLZ.DATAB
rs1[9] => temp_CLZ.DATAA
rs1[9] => Add8.IN12
rs1[9] => Mux17.IN7
rs1[10] => temp_CLZ.DATAB
rs1[10] => temp_CLZ.DATAA
rs1[10] => Add9.IN12
rs1[10] => Mux18.IN7
rs1[11] => temp_CLZ.DATAB
rs1[11] => temp_CLZ.DATAA
rs1[11] => Add10.IN12
rs1[11] => Mux19.IN7
rs1[12] => temp_CLZ.DATAB
rs1[12] => temp_CLZ.DATAA
rs1[12] => Add11.IN12
rs1[12] => Mux20.IN7
rs1[13] => temp_CLZ.DATAB
rs1[13] => temp_CLZ.DATAA
rs1[13] => Add12.IN12
rs1[13] => Mux21.IN7
rs1[14] => temp_CLZ.DATAB
rs1[14] => temp_CLZ.DATAA
rs1[14] => Add13.IN12
rs1[14] => Mux22.IN7
rs1[15] => temp_CLZ.DATAB
rs1[15] => temp_CLZ.DATAA
rs1[15] => Add14.IN12
rs1[15] => Mux23.IN7
rs1[16] => temp_CLZ.DATAB
rs1[16] => temp_CLZ.DATAA
rs1[16] => Add15.IN12
rs1[16] => Mux7.IN7
rs1[17] => temp_CLZ.DATAB
rs1[17] => temp_CLZ.DATAA
rs1[17] => Add16.IN12
rs1[17] => Mux6.IN7
rs1[18] => temp_CLZ.DATAB
rs1[18] => temp_CLZ.DATAA
rs1[18] => Add17.IN12
rs1[18] => Mux5.IN7
rs1[19] => temp_CLZ.DATAB
rs1[19] => temp_CLZ.DATAA
rs1[19] => Add18.IN12
rs1[19] => Mux4.IN7
rs1[20] => temp_CLZ.DATAB
rs1[20] => temp_CLZ.DATAA
rs1[20] => Add19.IN12
rs1[20] => Mux3.IN7
rs1[21] => temp_CLZ.DATAB
rs1[21] => temp_CLZ.DATAA
rs1[21] => Add20.IN12
rs1[21] => Mux2.IN7
rs1[22] => temp_CLZ.DATAB
rs1[22] => temp_CLZ.DATAA
rs1[22] => Add21.IN12
rs1[22] => Mux1.IN7
rs1[23] => temp_CLZ.DATAB
rs1[23] => temp_CLZ.DATAA
rs1[23] => Add22.IN12
rs1[23] => Mux0.IN7
rs1[24] => temp_CLZ.DATAB
rs1[24] => temp_CLZ.DATAA
rs1[24] => Add23.IN12
rs1[24] => Mux15.IN7
rs1[25] => temp_CLZ.DATAB
rs1[25] => temp_CLZ.DATAA
rs1[25] => Add24.IN12
rs1[25] => Mux14.IN7
rs1[26] => temp_CLZ.DATAB
rs1[26] => temp_CLZ.DATAA
rs1[26] => Add25.IN12
rs1[26] => Mux13.IN7
rs1[27] => temp_CLZ.DATAB
rs1[27] => temp_CLZ.DATAA
rs1[27] => Add26.IN12
rs1[27] => Mux12.IN7
rs1[28] => temp_CLZ.DATAB
rs1[28] => temp_CLZ.DATAA
rs1[28] => Add27.IN12
rs1[28] => Mux11.IN7
rs1[29] => temp_CLZ.DATAB
rs1[29] => temp_CLZ.DATAA
rs1[29] => Add28.IN12
rs1[29] => Mux10.IN7
rs1[30] => temp_CLZ.DATAB
rs1[30] => temp_CLZ.DATAA
rs1[30] => Add29.IN12
rs1[30] => Mux9.IN7
rs1[31] => CLZ_done.DATAB
rs1[31] => Add30.IN12
rs1[31] => Mux8.IN7
rs1[31] => rd[31].IN1
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => CLZ_done.OUTPUTSELECT
rs1[31] => rd[0].OUTPUTSELECT
rs1[31] => rd[31].OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
rs1[31] => temp_CLZ.OUTPUTSELECT
fn3[0] => Mux15.IN10
fn3[0] => Mux14.IN10
fn3[0] => Mux13.IN10
fn3[0] => Mux12.IN10
fn3[0] => Mux11.IN10
fn3[0] => Mux10.IN10
fn3[0] => Mux9.IN10
fn3[0] => Mux8.IN10
fn3[0] => Mux7.IN10
fn3[0] => Mux6.IN10
fn3[0] => Mux5.IN10
fn3[0] => Mux4.IN10
fn3[0] => Mux3.IN10
fn3[0] => Mux2.IN10
fn3[0] => Mux1.IN10
fn3[0] => Mux0.IN10
fn3[0] => Mux16.IN10
fn3[0] => Mux17.IN10
fn3[0] => Mux18.IN10
fn3[0] => Mux19.IN10
fn3[0] => Mux20.IN10
fn3[0] => Mux21.IN10
fn3[0] => Mux22.IN10
fn3[0] => Mux23.IN10
fn3[0] => Mux24.IN10
fn3[0] => Mux25.IN10
fn3[0] => Mux26.IN10
fn3[0] => Mux27.IN10
fn3[0] => Mux28.IN10
fn3[0] => Mux29.IN10
fn3[0] => Mux30.IN10
fn3[0] => Mux31.IN10
fn3[0] => Mux32.IN10
fn3[1] => Mux15.IN9
fn3[1] => Mux14.IN9
fn3[1] => Mux13.IN9
fn3[1] => Mux12.IN9
fn3[1] => Mux11.IN9
fn3[1] => Mux10.IN9
fn3[1] => Mux9.IN9
fn3[1] => Mux8.IN9
fn3[1] => Mux7.IN9
fn3[1] => Mux6.IN9
fn3[1] => Mux5.IN9
fn3[1] => Mux4.IN9
fn3[1] => Mux3.IN9
fn3[1] => Mux2.IN9
fn3[1] => Mux1.IN9
fn3[1] => Mux0.IN9
fn3[1] => Mux16.IN9
fn3[1] => Mux17.IN9
fn3[1] => Mux18.IN9
fn3[1] => Mux19.IN9
fn3[1] => Mux20.IN9
fn3[1] => Mux21.IN9
fn3[1] => Mux22.IN9
fn3[1] => Mux23.IN9
fn3[1] => Mux24.IN9
fn3[1] => Mux25.IN9
fn3[1] => Mux26.IN9
fn3[1] => Mux27.IN9
fn3[1] => Mux28.IN9
fn3[1] => Mux29.IN9
fn3[1] => Mux30.IN9
fn3[1] => Mux31.IN9
fn3[1] => Mux32.IN9
fn3[2] => Mux15.IN8
fn3[2] => Mux14.IN8
fn3[2] => Mux13.IN8
fn3[2] => Mux12.IN8
fn3[2] => Mux11.IN8
fn3[2] => Mux10.IN8
fn3[2] => Mux9.IN8
fn3[2] => Mux8.IN8
fn3[2] => Mux7.IN8
fn3[2] => Mux6.IN8
fn3[2] => Mux5.IN8
fn3[2] => Mux4.IN8
fn3[2] => Mux3.IN8
fn3[2] => Mux2.IN8
fn3[2] => Mux1.IN8
fn3[2] => Mux0.IN8
fn3[2] => Mux16.IN8
fn3[2] => Mux17.IN8
fn3[2] => Mux18.IN8
fn3[2] => Mux19.IN8
fn3[2] => Mux20.IN8
fn3[2] => Mux21.IN8
fn3[2] => Mux22.IN8
fn3[2] => Mux23.IN8
fn3[2] => Mux24.IN8
fn3[2] => Mux25.IN8
fn3[2] => Mux26.IN8
fn3[2] => Mux27.IN8
fn3[2] => Mux28.IN8
fn3[2] => Mux29.IN8
fn3[2] => Mux30.IN8
fn3[2] => Mux31.IN8
fn3[2] => Mux32.IN8
fn3_dec[0] => ~NO_FANOUT~
fn3_dec[1] => ~NO_FANOUT~
fn3_dec[2] => ~NO_FANOUT~


|lab6|riscv:processor|write_back:write_back_mux
clk => accepted[6].CLK
clk => accepted[5].CLK
clk => accepted[4].CLK
clk => accepted[3].CLK
clk => accepted[2].CLK
clk => accepted[1].CLK
clk => accepted[0].CLK
clk => iq.pop[1]~reg0.CLK
clk => iq.pop[0]~reg0.CLK
clk => rd_addr_r[0].CLK
clk => rd_addr_r[1].CLK
clk => rd_addr_r[2].CLK
clk => rd_addr_r[3].CLK
clk => rd_addr_r[4].CLK
clk => issue_id_r[0].CLK
clk => unit_id_r[0].CLK
clk => unit_id_r[1].CLK
clk => unit_id_r[2].CLK
clk => instruction_complete~reg0.CLK
rst => instruction_complete.OUTPUTSELECT
rst => pop.OUTPUTSELECT
rst => pop.OUTPUTSELECT
rst => accepted.OUTPUTSELECT
rst => accepted.OUTPUTSELECT
rst => accepted.OUTPUTSELECT
rst => accepted.OUTPUTSELECT
rst => accepted.OUTPUTSELECT
rst => accepted.OUTPUTSELECT
rst => accepted.OUTPUTSELECT
inorder => always0.IN1
inorder => always0.IN1
inorder => always0.IN1
inorder => always0.IN1
unit_wb[0].accepted <= accepted[0].DB_MAX_OUTPUT_PORT_TYPE
unit_wb[0].rd[0] => Mux34.IN7
unit_wb[0].rd[1] => Mux33.IN7
unit_wb[0].rd[2] => Mux32.IN7
unit_wb[0].rd[3] => Mux31.IN7
unit_wb[0].rd[4] => Mux30.IN7
unit_wb[0].rd[5] => Mux29.IN7
unit_wb[0].rd[6] => Mux28.IN7
unit_wb[0].rd[7] => Mux27.IN7
unit_wb[0].rd[8] => Mux26.IN7
unit_wb[0].rd[9] => Mux25.IN7
unit_wb[0].rd[10] => Mux24.IN7
unit_wb[0].rd[11] => Mux23.IN7
unit_wb[0].rd[12] => Mux22.IN7
unit_wb[0].rd[13] => Mux21.IN7
unit_wb[0].rd[14] => Mux20.IN7
unit_wb[0].rd[15] => Mux19.IN7
unit_wb[0].rd[16] => Mux18.IN7
unit_wb[0].rd[17] => Mux17.IN7
unit_wb[0].rd[18] => Mux16.IN7
unit_wb[0].rd[19] => Mux15.IN7
unit_wb[0].rd[20] => Mux14.IN7
unit_wb[0].rd[21] => Mux13.IN7
unit_wb[0].rd[22] => Mux12.IN7
unit_wb[0].rd[23] => Mux11.IN7
unit_wb[0].rd[24] => Mux10.IN7
unit_wb[0].rd[25] => Mux9.IN7
unit_wb[0].rd[26] => Mux8.IN7
unit_wb[0].rd[27] => Mux7.IN7
unit_wb[0].rd[28] => Mux6.IN7
unit_wb[0].rd[29] => Mux5.IN7
unit_wb[0].rd[30] => Mux4.IN7
unit_wb[0].rd[31] => Mux3.IN7
unit_wb[0].early_done => Mux0.IN10
unit_wb[0].early_done => Mux1.IN10
unit_wb[0].early_done => Mux2.IN7
unit_wb[0].early_done => accepted.IN1
unit_wb[0].done => ~NO_FANOUT~
unit_wb[1].accepted <= accepted[1].DB_MAX_OUTPUT_PORT_TYPE
unit_wb[1].rd[0] => Mux34.IN6
unit_wb[1].rd[1] => Mux33.IN6
unit_wb[1].rd[2] => Mux32.IN6
unit_wb[1].rd[3] => Mux31.IN6
unit_wb[1].rd[4] => Mux30.IN6
unit_wb[1].rd[5] => Mux29.IN6
unit_wb[1].rd[6] => Mux28.IN6
unit_wb[1].rd[7] => Mux27.IN6
unit_wb[1].rd[8] => Mux26.IN6
unit_wb[1].rd[9] => Mux25.IN6
unit_wb[1].rd[10] => Mux24.IN6
unit_wb[1].rd[11] => Mux23.IN6
unit_wb[1].rd[12] => Mux22.IN6
unit_wb[1].rd[13] => Mux21.IN6
unit_wb[1].rd[14] => Mux20.IN6
unit_wb[1].rd[15] => Mux19.IN6
unit_wb[1].rd[16] => Mux18.IN6
unit_wb[1].rd[17] => Mux17.IN6
unit_wb[1].rd[18] => Mux16.IN6
unit_wb[1].rd[19] => Mux15.IN6
unit_wb[1].rd[20] => Mux14.IN6
unit_wb[1].rd[21] => Mux13.IN6
unit_wb[1].rd[22] => Mux12.IN6
unit_wb[1].rd[23] => Mux11.IN6
unit_wb[1].rd[24] => Mux10.IN6
unit_wb[1].rd[25] => Mux9.IN6
unit_wb[1].rd[26] => Mux8.IN6
unit_wb[1].rd[27] => Mux7.IN6
unit_wb[1].rd[28] => Mux6.IN6
unit_wb[1].rd[29] => Mux5.IN6
unit_wb[1].rd[30] => Mux4.IN6
unit_wb[1].rd[31] => Mux3.IN6
unit_wb[1].early_done => Mux0.IN9
unit_wb[1].early_done => Mux1.IN9
unit_wb[1].early_done => Mux2.IN6
unit_wb[1].early_done => accepted.IN1
unit_wb[1].done => ~NO_FANOUT~
unit_wb[2].accepted <= accepted[2].DB_MAX_OUTPUT_PORT_TYPE
unit_wb[2].rd[0] => Mux34.IN5
unit_wb[2].rd[1] => Mux33.IN5
unit_wb[2].rd[2] => Mux32.IN5
unit_wb[2].rd[3] => Mux31.IN5
unit_wb[2].rd[4] => Mux30.IN5
unit_wb[2].rd[5] => Mux29.IN5
unit_wb[2].rd[6] => Mux28.IN5
unit_wb[2].rd[7] => Mux27.IN5
unit_wb[2].rd[8] => Mux26.IN5
unit_wb[2].rd[9] => Mux25.IN5
unit_wb[2].rd[10] => Mux24.IN5
unit_wb[2].rd[11] => Mux23.IN5
unit_wb[2].rd[12] => Mux22.IN5
unit_wb[2].rd[13] => Mux21.IN5
unit_wb[2].rd[14] => Mux20.IN5
unit_wb[2].rd[15] => Mux19.IN5
unit_wb[2].rd[16] => Mux18.IN5
unit_wb[2].rd[17] => Mux17.IN5
unit_wb[2].rd[18] => Mux16.IN5
unit_wb[2].rd[19] => Mux15.IN5
unit_wb[2].rd[20] => Mux14.IN5
unit_wb[2].rd[21] => Mux13.IN5
unit_wb[2].rd[22] => Mux12.IN5
unit_wb[2].rd[23] => Mux11.IN5
unit_wb[2].rd[24] => Mux10.IN5
unit_wb[2].rd[25] => Mux9.IN5
unit_wb[2].rd[26] => Mux8.IN5
unit_wb[2].rd[27] => Mux7.IN5
unit_wb[2].rd[28] => Mux6.IN5
unit_wb[2].rd[29] => Mux5.IN5
unit_wb[2].rd[30] => Mux4.IN5
unit_wb[2].rd[31] => Mux3.IN5
unit_wb[2].early_done => Mux0.IN8
unit_wb[2].early_done => Mux1.IN8
unit_wb[2].early_done => Mux2.IN5
unit_wb[2].early_done => accepted.IN1
unit_wb[2].done => ~NO_FANOUT~
unit_wb[3].accepted <= accepted[3].DB_MAX_OUTPUT_PORT_TYPE
unit_wb[3].rd[0] => Mux34.IN4
unit_wb[3].rd[1] => Mux33.IN4
unit_wb[3].rd[2] => Mux32.IN4
unit_wb[3].rd[3] => Mux31.IN4
unit_wb[3].rd[4] => Mux30.IN4
unit_wb[3].rd[5] => Mux29.IN4
unit_wb[3].rd[6] => Mux28.IN4
unit_wb[3].rd[7] => Mux27.IN4
unit_wb[3].rd[8] => Mux26.IN4
unit_wb[3].rd[9] => Mux25.IN4
unit_wb[3].rd[10] => Mux24.IN4
unit_wb[3].rd[11] => Mux23.IN4
unit_wb[3].rd[12] => Mux22.IN4
unit_wb[3].rd[13] => Mux21.IN4
unit_wb[3].rd[14] => Mux20.IN4
unit_wb[3].rd[15] => Mux19.IN4
unit_wb[3].rd[16] => Mux18.IN4
unit_wb[3].rd[17] => Mux17.IN4
unit_wb[3].rd[18] => Mux16.IN4
unit_wb[3].rd[19] => Mux15.IN4
unit_wb[3].rd[20] => Mux14.IN4
unit_wb[3].rd[21] => Mux13.IN4
unit_wb[3].rd[22] => Mux12.IN4
unit_wb[3].rd[23] => Mux11.IN4
unit_wb[3].rd[24] => Mux10.IN4
unit_wb[3].rd[25] => Mux9.IN4
unit_wb[3].rd[26] => Mux8.IN4
unit_wb[3].rd[27] => Mux7.IN4
unit_wb[3].rd[28] => Mux6.IN4
unit_wb[3].rd[29] => Mux5.IN4
unit_wb[3].rd[30] => Mux4.IN4
unit_wb[3].rd[31] => Mux3.IN4
unit_wb[3].early_done => Mux0.IN7
unit_wb[3].early_done => Mux1.IN7
unit_wb[3].early_done => Mux2.IN4
unit_wb[3].early_done => accepted.IN1
unit_wb[3].done => ~NO_FANOUT~
unit_wb[4].accepted <= accepted[4].DB_MAX_OUTPUT_PORT_TYPE
unit_wb[4].rd[0] => Mux34.IN3
unit_wb[4].rd[1] => Mux33.IN3
unit_wb[4].rd[2] => Mux32.IN3
unit_wb[4].rd[3] => Mux31.IN3
unit_wb[4].rd[4] => Mux30.IN3
unit_wb[4].rd[5] => Mux29.IN3
unit_wb[4].rd[6] => Mux28.IN3
unit_wb[4].rd[7] => Mux27.IN3
unit_wb[4].rd[8] => Mux26.IN3
unit_wb[4].rd[9] => Mux25.IN3
unit_wb[4].rd[10] => Mux24.IN3
unit_wb[4].rd[11] => Mux23.IN3
unit_wb[4].rd[12] => Mux22.IN3
unit_wb[4].rd[13] => Mux21.IN3
unit_wb[4].rd[14] => Mux20.IN3
unit_wb[4].rd[15] => Mux19.IN3
unit_wb[4].rd[16] => Mux18.IN3
unit_wb[4].rd[17] => Mux17.IN3
unit_wb[4].rd[18] => Mux16.IN3
unit_wb[4].rd[19] => Mux15.IN3
unit_wb[4].rd[20] => Mux14.IN3
unit_wb[4].rd[21] => Mux13.IN3
unit_wb[4].rd[22] => Mux12.IN3
unit_wb[4].rd[23] => Mux11.IN3
unit_wb[4].rd[24] => Mux10.IN3
unit_wb[4].rd[25] => Mux9.IN3
unit_wb[4].rd[26] => Mux8.IN3
unit_wb[4].rd[27] => Mux7.IN3
unit_wb[4].rd[28] => Mux6.IN3
unit_wb[4].rd[29] => Mux5.IN3
unit_wb[4].rd[30] => Mux4.IN3
unit_wb[4].rd[31] => Mux3.IN3
unit_wb[4].early_done => Mux0.IN6
unit_wb[4].early_done => Mux1.IN6
unit_wb[4].early_done => Mux2.IN3
unit_wb[4].early_done => accepted.IN1
unit_wb[4].done => ~NO_FANOUT~
unit_wb[5].accepted <= accepted[5].DB_MAX_OUTPUT_PORT_TYPE
unit_wb[5].rd[0] => Mux34.IN2
unit_wb[5].rd[1] => Mux33.IN2
unit_wb[5].rd[2] => Mux32.IN2
unit_wb[5].rd[3] => Mux31.IN2
unit_wb[5].rd[4] => Mux30.IN2
unit_wb[5].rd[5] => Mux29.IN2
unit_wb[5].rd[6] => Mux28.IN2
unit_wb[5].rd[7] => Mux27.IN2
unit_wb[5].rd[8] => Mux26.IN2
unit_wb[5].rd[9] => Mux25.IN2
unit_wb[5].rd[10] => Mux24.IN2
unit_wb[5].rd[11] => Mux23.IN2
unit_wb[5].rd[12] => Mux22.IN2
unit_wb[5].rd[13] => Mux21.IN2
unit_wb[5].rd[14] => Mux20.IN2
unit_wb[5].rd[15] => Mux19.IN2
unit_wb[5].rd[16] => Mux18.IN2
unit_wb[5].rd[17] => Mux17.IN2
unit_wb[5].rd[18] => Mux16.IN2
unit_wb[5].rd[19] => Mux15.IN2
unit_wb[5].rd[20] => Mux14.IN2
unit_wb[5].rd[21] => Mux13.IN2
unit_wb[5].rd[22] => Mux12.IN2
unit_wb[5].rd[23] => Mux11.IN2
unit_wb[5].rd[24] => Mux10.IN2
unit_wb[5].rd[25] => Mux9.IN2
unit_wb[5].rd[26] => Mux8.IN2
unit_wb[5].rd[27] => Mux7.IN2
unit_wb[5].rd[28] => Mux6.IN2
unit_wb[5].rd[29] => Mux5.IN2
unit_wb[5].rd[30] => Mux4.IN2
unit_wb[5].rd[31] => Mux3.IN2
unit_wb[5].early_done => Mux0.IN5
unit_wb[5].early_done => Mux1.IN5
unit_wb[5].early_done => Mux2.IN2
unit_wb[5].early_done => accepted.IN1
unit_wb[5].done => ~NO_FANOUT~
unit_wb[6].accepted <= accepted[6].DB_MAX_OUTPUT_PORT_TYPE
unit_wb[6].rd[0] => Mux34.IN1
unit_wb[6].rd[1] => Mux33.IN1
unit_wb[6].rd[2] => Mux32.IN1
unit_wb[6].rd[3] => Mux31.IN1
unit_wb[6].rd[4] => Mux30.IN1
unit_wb[6].rd[5] => Mux29.IN1
unit_wb[6].rd[6] => Mux28.IN1
unit_wb[6].rd[7] => Mux27.IN1
unit_wb[6].rd[8] => Mux26.IN1
unit_wb[6].rd[9] => Mux25.IN1
unit_wb[6].rd[10] => Mux24.IN1
unit_wb[6].rd[11] => Mux23.IN1
unit_wb[6].rd[12] => Mux22.IN1
unit_wb[6].rd[13] => Mux21.IN1
unit_wb[6].rd[14] => Mux20.IN1
unit_wb[6].rd[15] => Mux19.IN1
unit_wb[6].rd[16] => Mux18.IN1
unit_wb[6].rd[17] => Mux17.IN1
unit_wb[6].rd[18] => Mux16.IN1
unit_wb[6].rd[19] => Mux15.IN1
unit_wb[6].rd[20] => Mux14.IN1
unit_wb[6].rd[21] => Mux13.IN1
unit_wb[6].rd[22] => Mux12.IN1
unit_wb[6].rd[23] => Mux11.IN1
unit_wb[6].rd[24] => Mux10.IN1
unit_wb[6].rd[25] => Mux9.IN1
unit_wb[6].rd[26] => Mux8.IN1
unit_wb[6].rd[27] => Mux7.IN1
unit_wb[6].rd[28] => Mux6.IN1
unit_wb[6].rd[29] => Mux5.IN1
unit_wb[6].rd[30] => Mux4.IN1
unit_wb[6].rd[31] => Mux3.IN1
unit_wb[6].early_done => Mux0.IN4
unit_wb[6].early_done => Mux1.IN4
unit_wb[6].early_done => Mux2.IN1
unit_wb[6].early_done => accepted.IN1
unit_wb[6].done => ~NO_FANOUT~
rf_wb.id_early[0] <= issue_id.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.id[0] <= issue_id_r[0].DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[0] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[1] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[2] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[3] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[4] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[5] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[6] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[7] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[8] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[9] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[10] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[11] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[12] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[13] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[14] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[15] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[16] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[18] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[19] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[20] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[21] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[22] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[23] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[24] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[25] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[26] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[27] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[28] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[29] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[30] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_data[31] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.valid_write_early <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.valid_write <= instruction_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_addr_early[0] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_addr_early[1] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_addr_early[2] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_addr_early[3] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_addr_early[4] <= rd_addr.DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_addr[0] <= rd_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_addr[1] <= rd_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_addr[2] <= rd_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_addr[3] <= rd_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
rf_wb.rd_addr[4] <= rd_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
iq.pop[0] <= iq.pop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iq.pop[1] <= iq.pop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iq.data_out[0].id[0] => issue_id.DATAB
iq.data_out[0].rd_addr[0] => rd_addr.DATAB
iq.data_out[0].rd_addr[1] => rd_addr.DATAB
iq.data_out[0].rd_addr[2] => rd_addr.DATAB
iq.data_out[0].rd_addr[3] => rd_addr.DATAB
iq.data_out[0].rd_addr[4] => rd_addr.DATAB
iq.data_out[0].unit_id[0] => Mux0.IN3
iq.data_out[0].unit_id[0] => unit_id.DATAB
iq.data_out[0].unit_id[1] => Mux0.IN2
iq.data_out[0].unit_id[1] => unit_id.DATAB
iq.data_out[0].unit_id[2] => Mux0.IN1
iq.data_out[0].unit_id[2] => unit_id.DATAB
iq.data_out[1].id[0] => issue_id.DATAB
iq.data_out[1].rd_addr[0] => rd_addr.DATAB
iq.data_out[1].rd_addr[1] => rd_addr.DATAB
iq.data_out[1].rd_addr[2] => rd_addr.DATAB
iq.data_out[1].rd_addr[3] => rd_addr.DATAB
iq.data_out[1].rd_addr[4] => rd_addr.DATAB
iq.data_out[1].unit_id[0] => Mux1.IN3
iq.data_out[1].unit_id[0] => unit_id[0].DATAB
iq.data_out[1].unit_id[1] => Mux1.IN2
iq.data_out[1].unit_id[1] => unit_id[1].DATAB
iq.data_out[1].unit_id[2] => Mux1.IN1
iq.data_out[1].unit_id[2] => unit_id[2].DATAB
iq.valid[0] => always0.IN1
iq.valid[1] => always0.IN1
iq.shift_pop[0] => iq_index_corrected.DATAA
iq.shift_pop[1] => iq_index_corrected.DATAB
iq.data_in.id[0] => issue_id.DATAA
iq.data_in.rd_addr[0] => rd_addr.DATAA
iq.data_in.rd_addr[1] => rd_addr.DATAA
iq.data_in.rd_addr[2] => rd_addr.DATAA
iq.data_in.rd_addr[3] => rd_addr.DATAA
iq.data_in.rd_addr[4] => rd_addr.DATAA
iq.data_in.unit_id[0] => unit_id.DATAA
iq.data_in.unit_id[1] => unit_id.DATAA
iq.data_in.unit_id[2] => unit_id.DATAA
id_gen.complete_id[0] <= issue_id_r[0].DB_MAX_OUTPUT_PORT_TYPE
id_gen.complete <= instruction_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_complete <= instruction_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab6|byte_en_BRAM:inst_data_ram
clk => altera_byte_enable_ram:ram_block.clk
addr_a[0] => altera_byte_enable_ram:ram_block.addr_a[0]
addr_a[1] => altera_byte_enable_ram:ram_block.addr_a[1]
addr_a[2] => altera_byte_enable_ram:ram_block.addr_a[2]
addr_a[3] => altera_byte_enable_ram:ram_block.addr_a[3]
addr_a[4] => altera_byte_enable_ram:ram_block.addr_a[4]
addr_a[5] => altera_byte_enable_ram:ram_block.addr_a[5]
addr_a[6] => altera_byte_enable_ram:ram_block.addr_a[6]
addr_a[7] => altera_byte_enable_ram:ram_block.addr_a[7]
addr_a[8] => altera_byte_enable_ram:ram_block.addr_a[8]
addr_a[9] => altera_byte_enable_ram:ram_block.addr_a[9]
addr_a[10] => altera_byte_enable_ram:ram_block.addr_a[10]
addr_a[11] => altera_byte_enable_ram:ram_block.addr_a[11]
addr_a[12] => altera_byte_enable_ram:ram_block.addr_a[12]
en_a => altera_byte_enable_ram:ram_block.en_a
be_a[0] => altera_byte_enable_ram:ram_block.be_a[0]
be_a[1] => altera_byte_enable_ram:ram_block.be_a[1]
be_a[2] => altera_byte_enable_ram:ram_block.be_a[2]
be_a[3] => altera_byte_enable_ram:ram_block.be_a[3]
data_in_a[0] => altera_byte_enable_ram:ram_block.data_in_a[0]
data_in_a[1] => altera_byte_enable_ram:ram_block.data_in_a[1]
data_in_a[2] => altera_byte_enable_ram:ram_block.data_in_a[2]
data_in_a[3] => altera_byte_enable_ram:ram_block.data_in_a[3]
data_in_a[4] => altera_byte_enable_ram:ram_block.data_in_a[4]
data_in_a[5] => altera_byte_enable_ram:ram_block.data_in_a[5]
data_in_a[6] => altera_byte_enable_ram:ram_block.data_in_a[6]
data_in_a[7] => altera_byte_enable_ram:ram_block.data_in_a[7]
data_in_a[8] => altera_byte_enable_ram:ram_block.data_in_a[8]
data_in_a[9] => altera_byte_enable_ram:ram_block.data_in_a[9]
data_in_a[10] => altera_byte_enable_ram:ram_block.data_in_a[10]
data_in_a[11] => altera_byte_enable_ram:ram_block.data_in_a[11]
data_in_a[12] => altera_byte_enable_ram:ram_block.data_in_a[12]
data_in_a[13] => altera_byte_enable_ram:ram_block.data_in_a[13]
data_in_a[14] => altera_byte_enable_ram:ram_block.data_in_a[14]
data_in_a[15] => altera_byte_enable_ram:ram_block.data_in_a[15]
data_in_a[16] => altera_byte_enable_ram:ram_block.data_in_a[16]
data_in_a[17] => altera_byte_enable_ram:ram_block.data_in_a[17]
data_in_a[18] => altera_byte_enable_ram:ram_block.data_in_a[18]
data_in_a[19] => altera_byte_enable_ram:ram_block.data_in_a[19]
data_in_a[20] => altera_byte_enable_ram:ram_block.data_in_a[20]
data_in_a[21] => altera_byte_enable_ram:ram_block.data_in_a[21]
data_in_a[22] => altera_byte_enable_ram:ram_block.data_in_a[22]
data_in_a[23] => altera_byte_enable_ram:ram_block.data_in_a[23]
data_in_a[24] => altera_byte_enable_ram:ram_block.data_in_a[24]
data_in_a[25] => altera_byte_enable_ram:ram_block.data_in_a[25]
data_in_a[26] => altera_byte_enable_ram:ram_block.data_in_a[26]
data_in_a[27] => altera_byte_enable_ram:ram_block.data_in_a[27]
data_in_a[28] => altera_byte_enable_ram:ram_block.data_in_a[28]
data_in_a[29] => altera_byte_enable_ram:ram_block.data_in_a[29]
data_in_a[30] => altera_byte_enable_ram:ram_block.data_in_a[30]
data_in_a[31] => altera_byte_enable_ram:ram_block.data_in_a[31]
data_out_a[0] <= altera_byte_enable_ram:ram_block.data_out_a[0]
data_out_a[1] <= altera_byte_enable_ram:ram_block.data_out_a[1]
data_out_a[2] <= altera_byte_enable_ram:ram_block.data_out_a[2]
data_out_a[3] <= altera_byte_enable_ram:ram_block.data_out_a[3]
data_out_a[4] <= altera_byte_enable_ram:ram_block.data_out_a[4]
data_out_a[5] <= altera_byte_enable_ram:ram_block.data_out_a[5]
data_out_a[6] <= altera_byte_enable_ram:ram_block.data_out_a[6]
data_out_a[7] <= altera_byte_enable_ram:ram_block.data_out_a[7]
data_out_a[8] <= altera_byte_enable_ram:ram_block.data_out_a[8]
data_out_a[9] <= altera_byte_enable_ram:ram_block.data_out_a[9]
data_out_a[10] <= altera_byte_enable_ram:ram_block.data_out_a[10]
data_out_a[11] <= altera_byte_enable_ram:ram_block.data_out_a[11]
data_out_a[12] <= altera_byte_enable_ram:ram_block.data_out_a[12]
data_out_a[13] <= altera_byte_enable_ram:ram_block.data_out_a[13]
data_out_a[14] <= altera_byte_enable_ram:ram_block.data_out_a[14]
data_out_a[15] <= altera_byte_enable_ram:ram_block.data_out_a[15]
data_out_a[16] <= altera_byte_enable_ram:ram_block.data_out_a[16]
data_out_a[17] <= altera_byte_enable_ram:ram_block.data_out_a[17]
data_out_a[18] <= altera_byte_enable_ram:ram_block.data_out_a[18]
data_out_a[19] <= altera_byte_enable_ram:ram_block.data_out_a[19]
data_out_a[20] <= altera_byte_enable_ram:ram_block.data_out_a[20]
data_out_a[21] <= altera_byte_enable_ram:ram_block.data_out_a[21]
data_out_a[22] <= altera_byte_enable_ram:ram_block.data_out_a[22]
data_out_a[23] <= altera_byte_enable_ram:ram_block.data_out_a[23]
data_out_a[24] <= altera_byte_enable_ram:ram_block.data_out_a[24]
data_out_a[25] <= altera_byte_enable_ram:ram_block.data_out_a[25]
data_out_a[26] <= altera_byte_enable_ram:ram_block.data_out_a[26]
data_out_a[27] <= altera_byte_enable_ram:ram_block.data_out_a[27]
data_out_a[28] <= altera_byte_enable_ram:ram_block.data_out_a[28]
data_out_a[29] <= altera_byte_enable_ram:ram_block.data_out_a[29]
data_out_a[30] <= altera_byte_enable_ram:ram_block.data_out_a[30]
data_out_a[31] <= altera_byte_enable_ram:ram_block.data_out_a[31]
addr_b[0] => altera_byte_enable_ram:ram_block.addr_b[0]
addr_b[1] => altera_byte_enable_ram:ram_block.addr_b[1]
addr_b[2] => altera_byte_enable_ram:ram_block.addr_b[2]
addr_b[3] => altera_byte_enable_ram:ram_block.addr_b[3]
addr_b[4] => altera_byte_enable_ram:ram_block.addr_b[4]
addr_b[5] => altera_byte_enable_ram:ram_block.addr_b[5]
addr_b[6] => altera_byte_enable_ram:ram_block.addr_b[6]
addr_b[7] => altera_byte_enable_ram:ram_block.addr_b[7]
addr_b[8] => altera_byte_enable_ram:ram_block.addr_b[8]
addr_b[9] => altera_byte_enable_ram:ram_block.addr_b[9]
addr_b[10] => altera_byte_enable_ram:ram_block.addr_b[10]
addr_b[11] => altera_byte_enable_ram:ram_block.addr_b[11]
addr_b[12] => altera_byte_enable_ram:ram_block.addr_b[12]
en_b => altera_byte_enable_ram:ram_block.en_b
be_b[0] => altera_byte_enable_ram:ram_block.be_b[0]
be_b[1] => altera_byte_enable_ram:ram_block.be_b[1]
be_b[2] => altera_byte_enable_ram:ram_block.be_b[2]
be_b[3] => altera_byte_enable_ram:ram_block.be_b[3]
data_in_b[0] => altera_byte_enable_ram:ram_block.data_in_b[0]
data_in_b[1] => altera_byte_enable_ram:ram_block.data_in_b[1]
data_in_b[2] => altera_byte_enable_ram:ram_block.data_in_b[2]
data_in_b[3] => altera_byte_enable_ram:ram_block.data_in_b[3]
data_in_b[4] => altera_byte_enable_ram:ram_block.data_in_b[4]
data_in_b[5] => altera_byte_enable_ram:ram_block.data_in_b[5]
data_in_b[6] => altera_byte_enable_ram:ram_block.data_in_b[6]
data_in_b[7] => altera_byte_enable_ram:ram_block.data_in_b[7]
data_in_b[8] => altera_byte_enable_ram:ram_block.data_in_b[8]
data_in_b[9] => altera_byte_enable_ram:ram_block.data_in_b[9]
data_in_b[10] => altera_byte_enable_ram:ram_block.data_in_b[10]
data_in_b[11] => altera_byte_enable_ram:ram_block.data_in_b[11]
data_in_b[12] => altera_byte_enable_ram:ram_block.data_in_b[12]
data_in_b[13] => altera_byte_enable_ram:ram_block.data_in_b[13]
data_in_b[14] => altera_byte_enable_ram:ram_block.data_in_b[14]
data_in_b[15] => altera_byte_enable_ram:ram_block.data_in_b[15]
data_in_b[16] => altera_byte_enable_ram:ram_block.data_in_b[16]
data_in_b[17] => altera_byte_enable_ram:ram_block.data_in_b[17]
data_in_b[18] => altera_byte_enable_ram:ram_block.data_in_b[18]
data_in_b[19] => altera_byte_enable_ram:ram_block.data_in_b[19]
data_in_b[20] => altera_byte_enable_ram:ram_block.data_in_b[20]
data_in_b[21] => altera_byte_enable_ram:ram_block.data_in_b[21]
data_in_b[22] => altera_byte_enable_ram:ram_block.data_in_b[22]
data_in_b[23] => altera_byte_enable_ram:ram_block.data_in_b[23]
data_in_b[24] => altera_byte_enable_ram:ram_block.data_in_b[24]
data_in_b[25] => altera_byte_enable_ram:ram_block.data_in_b[25]
data_in_b[26] => altera_byte_enable_ram:ram_block.data_in_b[26]
data_in_b[27] => altera_byte_enable_ram:ram_block.data_in_b[27]
data_in_b[28] => altera_byte_enable_ram:ram_block.data_in_b[28]
data_in_b[29] => altera_byte_enable_ram:ram_block.data_in_b[29]
data_in_b[30] => altera_byte_enable_ram:ram_block.data_in_b[30]
data_in_b[31] => altera_byte_enable_ram:ram_block.data_in_b[31]
data_out_b[0] <= altera_byte_enable_ram:ram_block.data_out_b[0]
data_out_b[1] <= altera_byte_enable_ram:ram_block.data_out_b[1]
data_out_b[2] <= altera_byte_enable_ram:ram_block.data_out_b[2]
data_out_b[3] <= altera_byte_enable_ram:ram_block.data_out_b[3]
data_out_b[4] <= altera_byte_enable_ram:ram_block.data_out_b[4]
data_out_b[5] <= altera_byte_enable_ram:ram_block.data_out_b[5]
data_out_b[6] <= altera_byte_enable_ram:ram_block.data_out_b[6]
data_out_b[7] <= altera_byte_enable_ram:ram_block.data_out_b[7]
data_out_b[8] <= altera_byte_enable_ram:ram_block.data_out_b[8]
data_out_b[9] <= altera_byte_enable_ram:ram_block.data_out_b[9]
data_out_b[10] <= altera_byte_enable_ram:ram_block.data_out_b[10]
data_out_b[11] <= altera_byte_enable_ram:ram_block.data_out_b[11]
data_out_b[12] <= altera_byte_enable_ram:ram_block.data_out_b[12]
data_out_b[13] <= altera_byte_enable_ram:ram_block.data_out_b[13]
data_out_b[14] <= altera_byte_enable_ram:ram_block.data_out_b[14]
data_out_b[15] <= altera_byte_enable_ram:ram_block.data_out_b[15]
data_out_b[16] <= altera_byte_enable_ram:ram_block.data_out_b[16]
data_out_b[17] <= altera_byte_enable_ram:ram_block.data_out_b[17]
data_out_b[18] <= altera_byte_enable_ram:ram_block.data_out_b[18]
data_out_b[19] <= altera_byte_enable_ram:ram_block.data_out_b[19]
data_out_b[20] <= altera_byte_enable_ram:ram_block.data_out_b[20]
data_out_b[21] <= altera_byte_enable_ram:ram_block.data_out_b[21]
data_out_b[22] <= altera_byte_enable_ram:ram_block.data_out_b[22]
data_out_b[23] <= altera_byte_enable_ram:ram_block.data_out_b[23]
data_out_b[24] <= altera_byte_enable_ram:ram_block.data_out_b[24]
data_out_b[25] <= altera_byte_enable_ram:ram_block.data_out_b[25]
data_out_b[26] <= altera_byte_enable_ram:ram_block.data_out_b[26]
data_out_b[27] <= altera_byte_enable_ram:ram_block.data_out_b[27]
data_out_b[28] <= altera_byte_enable_ram:ram_block.data_out_b[28]
data_out_b[29] <= altera_byte_enable_ram:ram_block.data_out_b[29]
data_out_b[30] <= altera_byte_enable_ram:ram_block.data_out_b[30]
data_out_b[31] <= altera_byte_enable_ram:ram_block.data_out_b[31]


|lab6|byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block
clk => ram.we_a.CLK
clk => ram.be_a[3].CLK
clk => ram.be_a[2].CLK
clk => ram.be_a[1].CLK
clk => ram.be_a[0].CLK
clk => ram.waddr_a[12].CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[3][7].CLK
clk => ram.data_a[3][6].CLK
clk => ram.data_a[3][5].CLK
clk => ram.data_a[3][4].CLK
clk => ram.data_a[3][3].CLK
clk => ram.data_a[3][2].CLK
clk => ram.data_a[3][1].CLK
clk => ram.data_a[3][0].CLK
clk => ram.data_a[2][7].CLK
clk => ram.data_a[2][6].CLK
clk => ram.data_a[2][5].CLK
clk => ram.data_a[2][4].CLK
clk => ram.data_a[2][3].CLK
clk => ram.data_a[2][2].CLK
clk => ram.data_a[2][1].CLK
clk => ram.data_a[2][0].CLK
clk => ram.data_a[1][7].CLK
clk => ram.data_a[1][6].CLK
clk => ram.data_a[1][5].CLK
clk => ram.data_a[1][4].CLK
clk => ram.data_a[1][3].CLK
clk => ram.data_a[1][2].CLK
clk => ram.data_a[1][1].CLK
clk => ram.data_a[1][0].CLK
clk => ram.data_a[0][7].CLK
clk => ram.data_a[0][6].CLK
clk => ram.data_a[0][5].CLK
clk => ram.data_a[0][4].CLK
clk => ram.data_a[0][3].CLK
clk => ram.data_a[0][2].CLK
clk => ram.data_a[0][1].CLK
clk => ram.data_a[0][0].CLK
clk => ram.we_b.CLK
clk => ram.be_b[3].CLK
clk => ram.be_b[2].CLK
clk => ram.be_b[1].CLK
clk => ram.be_b[0].CLK
clk => ram.waddr_b[12].CLK
clk => ram.waddr_b[11].CLK
clk => ram.waddr_b[10].CLK
clk => ram.waddr_b[9].CLK
clk => ram.waddr_b[8].CLK
clk => ram.waddr_b[7].CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[3][7].CLK
clk => ram.data_b[3][6].CLK
clk => ram.data_b[3][5].CLK
clk => ram.data_b[3][4].CLK
clk => ram.data_b[3][3].CLK
clk => ram.data_b[3][2].CLK
clk => ram.data_b[3][1].CLK
clk => ram.data_b[3][0].CLK
clk => ram.data_b[2][7].CLK
clk => ram.data_b[2][6].CLK
clk => ram.data_b[2][5].CLK
clk => ram.data_b[2][4].CLK
clk => ram.data_b[2][3].CLK
clk => ram.data_b[2][2].CLK
clk => ram.data_b[2][1].CLK
clk => ram.data_b[2][0].CLK
clk => ram.data_b[1][7].CLK
clk => ram.data_b[1][6].CLK
clk => ram.data_b[1][5].CLK
clk => ram.data_b[1][4].CLK
clk => ram.data_b[1][3].CLK
clk => ram.data_b[1][2].CLK
clk => ram.data_b[1][1].CLK
clk => ram.data_b[1][0].CLK
clk => ram.data_b[0][7].CLK
clk => ram.data_b[0][6].CLK
clk => ram.data_b[0][5].CLK
clk => ram.data_b[0][4].CLK
clk => ram.data_b[0][3].CLK
clk => ram.data_b[0][2].CLK
clk => ram.data_b[0][1].CLK
clk => ram.data_b[0][0].CLK
clk => data_out_b[0]~reg0.CLK
clk => data_out_b[1]~reg0.CLK
clk => data_out_b[2]~reg0.CLK
clk => data_out_b[3]~reg0.CLK
clk => data_out_b[4]~reg0.CLK
clk => data_out_b[5]~reg0.CLK
clk => data_out_b[6]~reg0.CLK
clk => data_out_b[7]~reg0.CLK
clk => data_out_b[8]~reg0.CLK
clk => data_out_b[9]~reg0.CLK
clk => data_out_b[10]~reg0.CLK
clk => data_out_b[11]~reg0.CLK
clk => data_out_b[12]~reg0.CLK
clk => data_out_b[13]~reg0.CLK
clk => data_out_b[14]~reg0.CLK
clk => data_out_b[15]~reg0.CLK
clk => data_out_b[16]~reg0.CLK
clk => data_out_b[17]~reg0.CLK
clk => data_out_b[18]~reg0.CLK
clk => data_out_b[19]~reg0.CLK
clk => data_out_b[20]~reg0.CLK
clk => data_out_b[21]~reg0.CLK
clk => data_out_b[22]~reg0.CLK
clk => data_out_b[23]~reg0.CLK
clk => data_out_b[24]~reg0.CLK
clk => data_out_b[25]~reg0.CLK
clk => data_out_b[26]~reg0.CLK
clk => data_out_b[27]~reg0.CLK
clk => data_out_b[28]~reg0.CLK
clk => data_out_b[29]~reg0.CLK
clk => data_out_b[30]~reg0.CLK
clk => data_out_b[31]~reg0.CLK
clk => data_out_a[0]~reg0.CLK
clk => data_out_a[1]~reg0.CLK
clk => data_out_a[2]~reg0.CLK
clk => data_out_a[3]~reg0.CLK
clk => data_out_a[4]~reg0.CLK
clk => data_out_a[5]~reg0.CLK
clk => data_out_a[6]~reg0.CLK
clk => data_out_a[7]~reg0.CLK
clk => data_out_a[8]~reg0.CLK
clk => data_out_a[9]~reg0.CLK
clk => data_out_a[10]~reg0.CLK
clk => data_out_a[11]~reg0.CLK
clk => data_out_a[12]~reg0.CLK
clk => data_out_a[13]~reg0.CLK
clk => data_out_a[14]~reg0.CLK
clk => data_out_a[15]~reg0.CLK
clk => data_out_a[16]~reg0.CLK
clk => data_out_a[17]~reg0.CLK
clk => data_out_a[18]~reg0.CLK
clk => data_out_a[19]~reg0.CLK
clk => data_out_a[20]~reg0.CLK
clk => data_out_a[21]~reg0.CLK
clk => data_out_a[22]~reg0.CLK
clk => data_out_a[23]~reg0.CLK
clk => data_out_a[24]~reg0.CLK
clk => data_out_a[25]~reg0.CLK
clk => data_out_a[26]~reg0.CLK
clk => data_out_a[27]~reg0.CLK
clk => data_out_a[28]~reg0.CLK
clk => data_out_a[29]~reg0.CLK
clk => data_out_a[30]~reg0.CLK
clk => data_out_a[31]~reg0.CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram.waddr_a[8].DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram.waddr_a[9].DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram.waddr_a[10].DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram.waddr_a[11].DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
addr_a[12] => ram.waddr_a[12].DATAIN
addr_a[12] => ram.WADDR12
addr_a[12] => ram.RADDR12
en_a => ram.OUTPUTSELECT
en_a => ram.OUTPUTSELECT
en_a => ram.OUTPUTSELECT
en_a => ram.OUTPUTSELECT
en_a => ram.OUTPUTSELECT
be_a[0] => ram.DATAA
be_a[0] => ram.DATAB
be_a[1] => ram.OUTPUTSELECT
be_a[1] => ram.DATAB
be_a[2] => ram.OUTPUTSELECT
be_a[2] => ram.DATAB
be_a[3] => ram.OUTPUTSELECT
be_a[3] => ram.DATAB
data_in_a[0] => ram.data_a[0][0].DATAIN
data_in_a[0] => ram.DATAIN
data_in_a[1] => ram.data_a[0][1].DATAIN
data_in_a[1] => ram.DATAIN1
data_in_a[2] => ram.data_a[0][2].DATAIN
data_in_a[2] => ram.DATAIN2
data_in_a[3] => ram.data_a[0][3].DATAIN
data_in_a[3] => ram.DATAIN3
data_in_a[4] => ram.data_a[0][4].DATAIN
data_in_a[4] => ram.DATAIN4
data_in_a[5] => ram.data_a[0][5].DATAIN
data_in_a[5] => ram.DATAIN5
data_in_a[6] => ram.data_a[0][6].DATAIN
data_in_a[6] => ram.DATAIN6
data_in_a[7] => ram.data_a[0][7].DATAIN
data_in_a[7] => ram.DATAIN7
data_in_a[8] => ram.data_a[1][0].DATAIN
data_in_a[8] => ram.DATAIN8
data_in_a[9] => ram.data_a[1][1].DATAIN
data_in_a[9] => ram.DATAIN9
data_in_a[10] => ram.data_a[1][2].DATAIN
data_in_a[10] => ram.DATAIN10
data_in_a[11] => ram.data_a[1][3].DATAIN
data_in_a[11] => ram.DATAIN11
data_in_a[12] => ram.data_a[1][4].DATAIN
data_in_a[12] => ram.DATAIN12
data_in_a[13] => ram.data_a[1][5].DATAIN
data_in_a[13] => ram.DATAIN13
data_in_a[14] => ram.data_a[1][6].DATAIN
data_in_a[14] => ram.DATAIN14
data_in_a[15] => ram.data_a[1][7].DATAIN
data_in_a[15] => ram.DATAIN15
data_in_a[16] => ram.data_a[2][0].DATAIN
data_in_a[16] => ram.DATAIN16
data_in_a[17] => ram.data_a[2][1].DATAIN
data_in_a[17] => ram.DATAIN17
data_in_a[18] => ram.data_a[2][2].DATAIN
data_in_a[18] => ram.DATAIN18
data_in_a[19] => ram.data_a[2][3].DATAIN
data_in_a[19] => ram.DATAIN19
data_in_a[20] => ram.data_a[2][4].DATAIN
data_in_a[20] => ram.DATAIN20
data_in_a[21] => ram.data_a[2][5].DATAIN
data_in_a[21] => ram.DATAIN21
data_in_a[22] => ram.data_a[2][6].DATAIN
data_in_a[22] => ram.DATAIN22
data_in_a[23] => ram.data_a[2][7].DATAIN
data_in_a[23] => ram.DATAIN23
data_in_a[24] => ram.data_a[3][0].DATAIN
data_in_a[24] => ram.DATAIN24
data_in_a[25] => ram.data_a[3][1].DATAIN
data_in_a[25] => ram.DATAIN25
data_in_a[26] => ram.data_a[3][2].DATAIN
data_in_a[26] => ram.DATAIN26
data_in_a[27] => ram.data_a[3][3].DATAIN
data_in_a[27] => ram.DATAIN27
data_in_a[28] => ram.data_a[3][4].DATAIN
data_in_a[28] => ram.DATAIN28
data_in_a[29] => ram.data_a[3][5].DATAIN
data_in_a[29] => ram.DATAIN29
data_in_a[30] => ram.data_a[3][6].DATAIN
data_in_a[30] => ram.DATAIN30
data_in_a[31] => ram.data_a[3][7].DATAIN
data_in_a[31] => ram.DATAIN31
data_out_a[0] <= data_out_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[1] <= data_out_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[2] <= data_out_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[3] <= data_out_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[4] <= data_out_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[5] <= data_out_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[6] <= data_out_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[7] <= data_out_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[8] <= data_out_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[9] <= data_out_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[10] <= data_out_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[11] <= data_out_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[12] <= data_out_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[13] <= data_out_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[14] <= data_out_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[15] <= data_out_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[16] <= data_out_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[17] <= data_out_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[18] <= data_out_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[19] <= data_out_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[20] <= data_out_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[21] <= data_out_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[22] <= data_out_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[23] <= data_out_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[24] <= data_out_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[25] <= data_out_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[26] <= data_out_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[27] <= data_out_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[28] <= data_out_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[29] <= data_out_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[30] <= data_out_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_a[31] <= data_out_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_b[0] => ram.waddr_b[0].DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram.waddr_b[1].DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram.waddr_b[2].DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram.waddr_b[3].DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram.waddr_b[4].DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram.waddr_b[5].DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram.waddr_b[6].DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram.waddr_b[7].DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram.waddr_b[8].DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram.waddr_b[9].DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram.waddr_b[10].DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
addr_b[11] => ram.waddr_b[11].DATAIN
addr_b[11] => ram.PORTBWADDR11
addr_b[11] => ram.PORTBRADDR11
addr_b[12] => ram.waddr_b[12].DATAIN
addr_b[12] => ram.PORTBWADDR12
addr_b[12] => ram.PORTBRADDR12
en_b => ram.OUTPUTSELECT
en_b => ram.OUTPUTSELECT
en_b => ram.OUTPUTSELECT
en_b => ram.OUTPUTSELECT
en_b => ram.OUTPUTSELECT
be_b[0] => ram.DATAA
be_b[0] => ram.DATAB
be_b[1] => ram.OUTPUTSELECT
be_b[1] => ram.DATAB
be_b[2] => ram.OUTPUTSELECT
be_b[2] => ram.DATAB
be_b[3] => ram.OUTPUTSELECT
be_b[3] => ram.DATAB
data_in_b[0] => ram.data_b[0][0].DATAIN
data_in_b[0] => ram.PORTBDATAIN
data_in_b[1] => ram.data_b[0][1].DATAIN
data_in_b[1] => ram.PORTBDATAIN1
data_in_b[2] => ram.data_b[0][2].DATAIN
data_in_b[2] => ram.PORTBDATAIN2
data_in_b[3] => ram.data_b[0][3].DATAIN
data_in_b[3] => ram.PORTBDATAIN3
data_in_b[4] => ram.data_b[0][4].DATAIN
data_in_b[4] => ram.PORTBDATAIN4
data_in_b[5] => ram.data_b[0][5].DATAIN
data_in_b[5] => ram.PORTBDATAIN5
data_in_b[6] => ram.data_b[0][6].DATAIN
data_in_b[6] => ram.PORTBDATAIN6
data_in_b[7] => ram.data_b[0][7].DATAIN
data_in_b[7] => ram.PORTBDATAIN7
data_in_b[8] => ram.data_b[1][0].DATAIN
data_in_b[8] => ram.PORTBDATAIN8
data_in_b[9] => ram.data_b[1][1].DATAIN
data_in_b[9] => ram.PORTBDATAIN9
data_in_b[10] => ram.data_b[1][2].DATAIN
data_in_b[10] => ram.PORTBDATAIN10
data_in_b[11] => ram.data_b[1][3].DATAIN
data_in_b[11] => ram.PORTBDATAIN11
data_in_b[12] => ram.data_b[1][4].DATAIN
data_in_b[12] => ram.PORTBDATAIN12
data_in_b[13] => ram.data_b[1][5].DATAIN
data_in_b[13] => ram.PORTBDATAIN13
data_in_b[14] => ram.data_b[1][6].DATAIN
data_in_b[14] => ram.PORTBDATAIN14
data_in_b[15] => ram.data_b[1][7].DATAIN
data_in_b[15] => ram.PORTBDATAIN15
data_in_b[16] => ram.data_b[2][0].DATAIN
data_in_b[16] => ram.PORTBDATAIN16
data_in_b[17] => ram.data_b[2][1].DATAIN
data_in_b[17] => ram.PORTBDATAIN17
data_in_b[18] => ram.data_b[2][2].DATAIN
data_in_b[18] => ram.PORTBDATAIN18
data_in_b[19] => ram.data_b[2][3].DATAIN
data_in_b[19] => ram.PORTBDATAIN19
data_in_b[20] => ram.data_b[2][4].DATAIN
data_in_b[20] => ram.PORTBDATAIN20
data_in_b[21] => ram.data_b[2][5].DATAIN
data_in_b[21] => ram.PORTBDATAIN21
data_in_b[22] => ram.data_b[2][6].DATAIN
data_in_b[22] => ram.PORTBDATAIN22
data_in_b[23] => ram.data_b[2][7].DATAIN
data_in_b[23] => ram.PORTBDATAIN23
data_in_b[24] => ram.data_b[3][0].DATAIN
data_in_b[24] => ram.PORTBDATAIN24
data_in_b[25] => ram.data_b[3][1].DATAIN
data_in_b[25] => ram.PORTBDATAIN25
data_in_b[26] => ram.data_b[3][2].DATAIN
data_in_b[26] => ram.PORTBDATAIN26
data_in_b[27] => ram.data_b[3][3].DATAIN
data_in_b[27] => ram.PORTBDATAIN27
data_in_b[28] => ram.data_b[3][4].DATAIN
data_in_b[28] => ram.PORTBDATAIN28
data_in_b[29] => ram.data_b[3][5].DATAIN
data_in_b[29] => ram.PORTBDATAIN29
data_in_b[30] => ram.data_b[3][6].DATAIN
data_in_b[30] => ram.PORTBDATAIN30
data_in_b[31] => ram.data_b[3][7].DATAIN
data_in_b[31] => ram.PORTBDATAIN31
data_out_b[0] <= data_out_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[1] <= data_out_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[2] <= data_out_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[3] <= data_out_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[4] <= data_out_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[5] <= data_out_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[6] <= data_out_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[7] <= data_out_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[8] <= data_out_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[9] <= data_out_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[10] <= data_out_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[11] <= data_out_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[12] <= data_out_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[13] <= data_out_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[14] <= data_out_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[15] <= data_out_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[16] <= data_out_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[17] <= data_out_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[18] <= data_out_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[19] <= data_out_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[20] <= data_out_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[21] <= data_out_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[22] <= data_out_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[23] <= data_out_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[24] <= data_out_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[25] <= data_out_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[26] <= data_out_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[27] <= data_out_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[28] <= data_out_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[29] <= data_out_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[30] <= data_out_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_b[31] <= data_out_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab6|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|lab6|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|lab6|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


