============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     fpga
   Run Date =   Mon Mar  9 16:41:15 2020

   Run on =     DESKTOP-5VC2SBS
============================================================
RUN-1002 : start command "open_project LED1.al"
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 3/2 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7/4 useful/useless nets, 7/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7/0 useful/useless nets, 7/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 0/7 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |0     |0     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 13, tnet num: 6, tinst num: 6, tnode num: 13, tedge num: 10.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 7 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001136s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015101s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.5%)

PHY-1001 : End global routing;  0.064168s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 14% nets.
PHY-1002 : len = 1088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1088
PHY-1001 : End Routed; 0.139347s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.487059s wall, 4.218750s user + 0.281250s system = 4.500000s CPU (100.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.623361s wall, 4.375000s user + 0.281250s system = 4.656250s CPU (100.7%)

RUN-1004 : used memory is 239 MB, reserved memory is 190 MB, peak memory is 780 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 7
BIT-1002 : Init pips completely, net num: 7, pip num: 29
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 63 valid insts, and 90 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.331359s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (99.8%)

RUN-1004 : used memory is 385 MB, reserved memory is 340 MB, peak memory is 780 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.241549s wall, 0.484375s user + 0.296875s system = 0.781250s CPU (10.8%)

RUN-1004 : used memory is 411 MB, reserved memory is 367 MB, peak memory is 780 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.136654s wall, 1.890625s user + 0.343750s system = 2.234375s CPU (24.5%)

RUN-1004 : used memory is 267 MB, reserved memory is 218 MB, peak memory is 780 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 3/2 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7/4 useful/useless nets, 7/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7/0 useful/useless nets, 7/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 0/7 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |0     |0     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 13, tnet num: 6, tinst num: 6, tnode num: 13, tedge num: 10.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 7 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000945s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015007s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (104.1%)

PHY-1001 : End global routing;  0.063851s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (97.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000005s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 14% nets.
PHY-1002 : len = 920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 920
PHY-1001 : End Routed; 0.141363s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.275272s wall, 1.046875s user + 0.250000s system = 1.296875s CPU (101.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.411546s wall, 1.171875s user + 0.265625s system = 1.437500s CPU (101.8%)

RUN-1004 : used memory is 259 MB, reserved memory is 215 MB, peak memory is 796 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 7
BIT-1002 : Init pips completely, net num: 7, pip num: 26
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 54 valid insts, and 84 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.304376s wall, 1.250000s user + 0.062500s system = 1.312500s CPU (100.6%)

RUN-1004 : used memory is 393 MB, reserved memory is 348 MB, peak memory is 796 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.301041s wall, 0.625000s user + 0.265625s system = 0.890625s CPU (12.2%)

RUN-1004 : used memory is 420 MB, reserved memory is 377 MB, peak memory is 796 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.165593s wall, 2.000000s user + 0.390625s system = 2.390625s CPU (26.1%)

RUN-1004 : used memory is 279 MB, reserved memory is 230 MB, peak memory is 796 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.304200s wall, 1.187500s user + 0.109375s system = 1.296875s CPU (99.4%)

RUN-1004 : used memory is 393 MB, reserved memory is 347 MB, peak memory is 796 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.368335s wall, 0.500000s user + 0.265625s system = 0.765625s CPU (10.4%)

RUN-1004 : used memory is 421 MB, reserved memory is 376 MB, peak memory is 796 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.259277s wall, 1.828125s user + 0.421875s system = 2.250000s CPU (24.3%)

RUN-1004 : used memory is 280 MB, reserved memory is 231 MB, peak memory is 796 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'endmodule' in LED1.v(10)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in LED1.v(10)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'endmodule' in LED1.v(10)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in LED1.v(10)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'endmodule' in LED1.v(10)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in LED1.v(10)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 3/1 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7/4 useful/useless nets, 7/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7/0 useful/useless nets, 7/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 0/7 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |0     |0     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 12, tnet num: 6, tinst num: 6, tnode num: 12, tedge num: 8.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 7 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011234s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (278.2%)

PHY-1001 : End global routing;  0.061192s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (127.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 14% nets.
PHY-1002 : len = 168, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 168
PHY-1001 : End Routed; 0.002134s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.194281s wall, 0.921875s user + 0.296875s system = 1.218750s CPU (102.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.333138s wall, 1.093750s user + 0.312500s system = 1.406250s CPU (105.5%)

RUN-1004 : used memory is 251 MB, reserved memory is 225 MB, peak memory is 796 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 7
BIT-1002 : Init pips completely, net num: 7, pip num: 8
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 37 valid insts, and 50 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.313530s wall, 1.250000s user + 0.046875s system = 1.296875s CPU (98.7%)

RUN-1004 : used memory is 384 MB, reserved memory is 362 MB, peak memory is 796 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.371825s wall, 0.781250s user + 0.390625s system = 1.171875s CPU (15.9%)

RUN-1004 : used memory is 413 MB, reserved memory is 393 MB, peak memory is 796 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.257032s wall, 2.093750s user + 0.562500s system = 2.656250s CPU (28.7%)

RUN-1004 : used memory is 273 MB, reserved memory is 246 MB, peak memory is 796 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 3/2 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7/4 useful/useless nets, 7/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7/0 useful/useless nets, 7/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 0/7 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |0     |0     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 13, tnet num: 6, tinst num: 6, tnode num: 13, tedge num: 10.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 7 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000889s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010801s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (144.7%)

PHY-1001 : End global routing;  0.063155s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (99.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 14% nets.
PHY-1002 : len = 408, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 408
PHY-1001 : End Routed; 0.004603s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.159986s wall, 0.937500s user + 0.218750s system = 1.156250s CPU (99.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.299519s wall, 1.093750s user + 0.218750s system = 1.312500s CPU (101.0%)

RUN-1004 : used memory is 277 MB, reserved memory is 250 MB, peak memory is 796 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 7
BIT-1002 : Init pips completely, net num: 7, pip num: 15
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 45 valid insts, and 62 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.331388s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (102.1%)

RUN-1004 : used memory is 406 MB, reserved memory is 388 MB, peak memory is 796 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.203655s wall, 0.671875s user + 0.390625s system = 1.062500s CPU (14.7%)

RUN-1004 : used memory is 436 MB, reserved memory is 418 MB, peak memory is 796 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.092791s wall, 2.109375s user + 0.484375s system = 2.593750s CPU (28.5%)

RUN-1004 : used memory is 294 MB, reserved memory is 267 MB, peak memory is 796 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 2/0 useful/useless nets, 0/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6/3 useful/useless nets, 6/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/2 useful/useless nets, 6/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/2 useful/useless nets, 6/2 useful/useless insts
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 6/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 0/6 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |0     |0     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 6 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 6 nets
RUN-1001 : 5 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 14, tnet num: 6, tinst num: 6, tnode num: 14, tedge num: 12.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 7 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000938s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 6 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 6 nets
RUN-1001 : 5 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014653s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.6%)

PHY-1001 : End global routing;  0.063138s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (99.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000005s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 16% nets.
PHY-1002 : len = 1160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1160
PHY-1001 : End Routed; 0.127238s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.229989s wall, 1.000000s user + 0.234375s system = 1.234375s CPU (100.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.364172s wall, 1.140625s user + 0.234375s system = 1.375000s CPU (100.8%)

RUN-1004 : used memory is 307 MB, reserved memory is 285 MB, peak memory is 816 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 6
BIT-1002 : Init pips completely, net num: 6, pip num: 33
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 62 valid insts, and 96 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.301286s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (99.7%)

RUN-1004 : used memory is 416 MB, reserved memory is 395 MB, peak memory is 816 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.353437s wall, 0.593750s user + 0.250000s system = 0.843750s CPU (11.5%)

RUN-1004 : used memory is 445 MB, reserved memory is 426 MB, peak memory is 816 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.208248s wall, 1.984375s user + 0.296875s system = 2.281250s CPU (24.8%)

RUN-1004 : used memory is 306 MB, reserved memory is 282 MB, peak memory is 816 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.309359s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (100.2%)

RUN-1004 : used memory is 415 MB, reserved memory is 396 MB, peak memory is 816 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.330211s wall, 0.718750s user + 0.187500s system = 0.906250s CPU (12.4%)

RUN-1004 : used memory is 445 MB, reserved memory is 427 MB, peak memory is 816 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.206682s wall, 2.125000s user + 0.250000s system = 2.375000s CPU (25.8%)

RUN-1004 : used memory is 307 MB, reserved memory is 282 MB, peak memory is 816 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 3/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6/5 useful/useless nets, 7/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 7/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 7/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 7/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 0/7 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |0     |0     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 6 nets
RUN-1001 : 5 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 10, tnet num: 5, tinst num: 6, tnode num: 10, tedge num: 5.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 3 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000857s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 6 nets
RUN-1001 : 5 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001455s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.049262s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (126.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 0
PHY-1001 : End Routed; 0.000004s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.114086s wall, 0.921875s user + 0.234375s system = 1.156250s CPU (103.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.235777s wall, 1.046875s user + 0.234375s system = 1.281250s CPU (103.7%)

RUN-1004 : used memory is 321 MB, reserved memory is 298 MB, peak memory is 825 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 7
BIT-1002 : Init pips completely, net num: 6, pip num: 6
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 26 valid insts, and 44 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.305673s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (100.5%)

RUN-1004 : used memory is 426 MB, reserved memory is 408 MB, peak memory is 825 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.323949s wall, 0.703125s user + 0.312500s system = 1.015625s CPU (13.9%)

RUN-1004 : used memory is 455 MB, reserved memory is 438 MB, peak memory is 825 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.210002s wall, 2.078125s user + 0.390625s system = 2.468750s CPU (26.8%)

RUN-1004 : used memory is 323 MB, reserved memory is 298 MB, peak memory is 825 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 4/1 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates            1
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                  0
  #LATCH                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |1      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8/3 useful/useless nets, 8/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8/1 useful/useless nets, 8/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 8/1 useful/useless nets, 8/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8/0 useful/useless nets, 8/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 1/8 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |1     |1     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 8 instances
RUN-1001 : 0 mslices, 1 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 8 nets
RUN-1001 : 7 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7 instances, 1 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 15, tnet num: 7, tinst num: 7, tnode num: 15, tedge num: 12.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000953s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 506.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 358.4, overlap = 0
PHY-3002 : Step(2): len = 358.4, overlap = 0
PHY-3002 : Step(3): len = 358.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003129s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (499.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4): len = 358.4, overlap = 0
PHY-3002 : Step(5): len = 358.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(6): len = 358.4, overlap = 0
PHY-3002 : Step(7): len = 358.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007906s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(8): len = 358.4, overlap = 0
PHY-3002 : Step(9): len = 358.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004745s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 358.4, Over = 0
PHY-3001 : Final: Len = 358.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011249s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (416.7%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 8 instances
RUN-1001 : 0 mslices, 1 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 8 nets
RUN-1001 : 7 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011100s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (140.8%)

PHY-1001 : End global routing;  0.064079s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 12% nets.
PHY-1001 : Routed 25% nets.
PHY-1002 : len = 440, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 440
PHY-1001 : End Routed; 0.008967s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (174.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.113641s wall, 0.953125s user + 0.187500s system = 1.140625s CPU (102.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.246949s wall, 1.109375s user + 0.203125s system = 1.312500s CPU (105.3%)

RUN-1004 : used memory is 391 MB, reserved memory is 376 MB, peak memory is 838 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 8
BIT-1002 : Init pips completely, net num: 8, pip num: 22
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 43 valid insts, and 91 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.302273s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (102.0%)

RUN-1004 : used memory is 438 MB, reserved memory is 419 MB, peak memory is 838 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.355682s wall, 0.562500s user + 0.390625s system = 0.953125s CPU (13.0%)

RUN-1004 : used memory is 467 MB, reserved memory is 449 MB, peak memory is 838 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.254371s wall, 2.000000s user + 0.453125s system = 2.453125s CPU (26.5%)

RUN-1004 : used memory is 335 MB, reserved memory is 310 MB, peak memory is 838 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 3/2 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7/4 useful/useless nets, 7/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7/0 useful/useless nets, 7/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 0/7 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |0     |0     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 13, tnet num: 6, tinst num: 6, tnode num: 13, tedge num: 10.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 7 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011450s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (136.5%)

PHY-1001 : End global routing;  0.059880s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 14% nets.
PHY-1002 : len = 408, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 408
PHY-1001 : End Routed; 0.004691s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.102613s wall, 0.843750s user + 0.281250s system = 1.125000s CPU (102.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.233702s wall, 0.968750s user + 0.281250s system = 1.250000s CPU (101.3%)

RUN-1004 : used memory is 403 MB, reserved memory is 386 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 7
BIT-1002 : Init pips completely, net num: 7, pip num: 15
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 45 valid insts, and 62 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.289823s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (99.3%)

RUN-1004 : used memory is 445 MB, reserved memory is 425 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.242676s wall, 0.453125s user + 0.265625s system = 0.718750s CPU (9.9%)

RUN-1004 : used memory is 472 MB, reserved memory is 453 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.088381s wall, 1.828125s user + 0.312500s system = 2.140625s CPU (23.6%)

RUN-1004 : used memory is 336 MB, reserved memory is 312 MB, peak memory is 845 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 3/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7/3 useful/useless nets, 7/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7/0 useful/useless nets, 7/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 0/7 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |0     |0     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 12, tnet num: 6, tinst num: 6, tnode num: 12, tedge num: 8.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 7 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000893s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015325s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (305.9%)

PHY-1001 : End global routing;  0.071170s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (131.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 14% nets.
PHY-1002 : len = 752, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 752
PHY-1001 : End Routed; 0.116658s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.213000s wall, 1.031250s user + 0.218750s system = 1.250000s CPU (103.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.361413s wall, 1.171875s user + 0.250000s system = 1.421875s CPU (104.4%)

RUN-1004 : used memory is 407 MB, reserved memory is 391 MB, peak memory is 850 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 7
BIT-1002 : Init pips completely, net num: 7, pip num: 20
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 50 valid insts, and 74 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.320222s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (100.6%)

RUN-1004 : used memory is 452 MB, reserved memory is 432 MB, peak memory is 850 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.336078s wall, 0.562500s user + 0.234375s system = 0.796875s CPU (10.9%)

RUN-1004 : used memory is 474 MB, reserved memory is 455 MB, peak memory is 850 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.217115s wall, 2.000000s user + 0.265625s system = 2.265625s CPU (24.6%)

RUN-1004 : used memory is 417 MB, reserved memory is 398 MB, peak memory is 850 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.289829s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.3%)

RUN-1004 : used memory is 451 MB, reserved memory is 432 MB, peak memory is 850 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.374360s wall, 0.703125s user + 0.515625s system = 1.218750s CPU (16.5%)

RUN-1004 : used memory is 474 MB, reserved memory is 456 MB, peak memory is 850 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.227059s wall, 2.109375s user + 0.531250s system = 2.640625s CPU (28.6%)

RUN-1004 : used memory is 419 MB, reserved memory is 400 MB, peak memory is 850 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 3/1 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7/4 useful/useless nets, 7/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7/0 useful/useless nets, 7/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 0/7 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |0     |0     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 12, tnet num: 6, tinst num: 6, tnode num: 12, tedge num: 8.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 7 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000901s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011824s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (264.3%)

PHY-1001 : End global routing;  0.065182s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (119.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 14% nets.
PHY-1002 : len = 168, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 168
PHY-1001 : End Routed; 0.001927s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.112022s wall, 0.953125s user + 0.218750s system = 1.171875s CPU (105.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.252798s wall, 1.109375s user + 0.234375s system = 1.343750s CPU (107.3%)

RUN-1004 : used memory is 428 MB, reserved memory is 406 MB, peak memory is 872 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 7
BIT-1002 : Init pips completely, net num: 7, pip num: 8
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 37 valid insts, and 50 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.315743s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (99.8%)

RUN-1004 : used memory is 459 MB, reserved memory is 439 MB, peak memory is 872 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.102359s wall, 0.640625s user + 0.343750s system = 0.984375s CPU (13.9%)

RUN-1004 : used memory is 480 MB, reserved memory is 462 MB, peak memory is 872 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0" in  8.965874s wall, 2.062500s user + 0.406250s system = 2.468750s CPU (27.5%)

RUN-1004 : used memory is 427 MB, reserved memory is 408 MB, peak memory is 872 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 3/2 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |0      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7/4 useful/useless nets, 7/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 7/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7/0 useful/useless nets, 7/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 0/7 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |0     |0     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6 instances, 0 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 12, tnet num: 6, tinst num: 6, tnode num: 12, tedge num: 8.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 7 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : End placement; No cells to be placed.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 7 instances
RUN-1001 : 0 mslices, 0 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7 nets
RUN-1001 : 6 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011020s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (141.8%)

PHY-1001 : End global routing;  0.060195s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (103.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 14% nets.
PHY-1002 : len = 336, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 336
PHY-1001 : End Routed; 0.002482s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.097066s wall, 0.906250s user + 0.203125s system = 1.109375s CPU (101.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.230261s wall, 1.046875s user + 0.234375s system = 1.281250s CPU (104.1%)

RUN-1004 : used memory is 419 MB, reserved memory is 404 MB, peak memory is 872 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    0   out of  19600    0.00%
#reg                    0   out of  19600    0.00%
#le                     0
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 7
BIT-1002 : Init pips completely, net num: 7, pip num: 11
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 45 valid insts, and 56 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.319116s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (99.5%)

RUN-1004 : used memory is 463 MB, reserved memory is 445 MB, peak memory is 872 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.387326s wall, 0.765625s user + 0.328125s system = 1.093750s CPU (14.8%)

RUN-1004 : used memory is 485 MB, reserved memory is 468 MB, peak memory is 872 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.297351s wall, 2.203125s user + 0.406250s system = 2.609375s CPU (28.1%)

RUN-1004 : used memory is 360 MB, reserved memory is 336 MB, peak memory is 872 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 4/1 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates            1
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                  0
  #LATCH                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |1      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8/3 useful/useless nets, 8/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8/1 useful/useless nets, 8/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 8/1 useful/useless nets, 8/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8/0 useful/useless nets, 8/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 1/8 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |1     |1     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 8 instances
RUN-1001 : 0 mslices, 1 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 8 nets
RUN-1001 : 7 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7 instances, 1 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 14, tnet num: 7, tinst num: 7, tnode num: 14, tedge num: 10.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000991s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 506.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(10): len = 358.4, overlap = 0
PHY-3002 : Step(11): len = 358.4, overlap = 0
PHY-3002 : Step(12): len = 358.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003260s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(13): len = 358.4, overlap = 0
PHY-3002 : Step(14): len = 358.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(15): len = 358.4, overlap = 0
PHY-3002 : Step(16): len = 358.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007744s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (201.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(17): len = 358.4, overlap = 0
PHY-3002 : Step(18): len = 358.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004641s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 358.4, Over = 0
PHY-3001 : Final: Len = 358.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010933s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 8 instances
RUN-1001 : 0 mslices, 1 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 8 nets
RUN-1001 : 7 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010592s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (590.1%)

PHY-1001 : End global routing;  0.065457s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (167.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 12% nets.
PHY-1001 : Routed 25% nets.
PHY-1002 : len = 352, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 352
PHY-1001 : End Routed; 0.005604s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (557.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.109777s wall, 0.890625s user + 0.265625s system = 1.156250s CPU (104.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.244335s wall, 1.046875s user + 0.296875s system = 1.343750s CPU (108.0%)

RUN-1004 : used memory is 428 MB, reserved memory is 413 MB, peak memory is 872 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 8
BIT-1002 : Init pips completely, net num: 8, pip num: 16
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 43 valid insts, and 83 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.312235s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.0%)

RUN-1004 : used memory is 471 MB, reserved memory is 453 MB, peak memory is 872 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.267418s wall, 0.656250s user + 0.312500s system = 0.968750s CPU (13.3%)

RUN-1004 : used memory is 500 MB, reserved memory is 484 MB, peak memory is 872 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.135718s wall, 2.093750s user + 0.312500s system = 2.406250s CPU (26.3%)

RUN-1004 : used memory is 441 MB, reserved memory is 423 MB, peak memory is 872 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates            1
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                  0
  #LATCH                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |1      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8/3 useful/useless nets, 8/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8/1 useful/useless nets, 8/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 8/1 useful/useless nets, 8/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8/0 useful/useless nets, 8/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 1/8 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |1     |1     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 8 instances
RUN-1001 : 0 mslices, 1 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 8 nets
RUN-1001 : 7 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7 instances, 1 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 14, tnet num: 7, tinst num: 7, tnode num: 14, tedge num: 10.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001169s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 332.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(19): len = 184.4, overlap = 0
PHY-3002 : Step(20): len = 184.4, overlap = 0
PHY-3002 : Step(21): len = 184.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003430s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(22): len = 184.4, overlap = 0
PHY-3002 : Step(23): len = 184.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(24): len = 184.4, overlap = 0
PHY-3002 : Step(25): len = 184.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007682s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (203.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(26): len = 184.4, overlap = 0
PHY-3002 : Step(27): len = 184.4, overlap = 0
PHY-3002 : Step(28): len = 184.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004723s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 184.4, Over = 0
PHY-3001 : Final: Len = 184.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 8 instances
RUN-1001 : 0 mslices, 1 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 8 nets
RUN-1001 : 7 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007350s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (425.2%)

PHY-1001 : End global routing;  0.062437s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (125.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 12% nets.
PHY-1001 : Routed 25% nets.
PHY-1002 : len = 184, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 184
PHY-1001 : End Routed; 0.005497s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.080809s wall, 0.843750s user + 0.250000s system = 1.093750s CPU (101.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.212898s wall, 0.984375s user + 0.281250s system = 1.265625s CPU (104.3%)

RUN-1004 : used memory is 453 MB, reserved memory is 434 MB, peak memory is 900 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 8
BIT-1002 : Init pips completely, net num: 8, pip num: 12
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 35 valid insts, and 75 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.332310s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.9%)

RUN-1004 : used memory is 486 MB, reserved memory is 467 MB, peak memory is 900 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.327531s wall, 0.671875s user + 0.500000s system = 1.171875s CPU (16.0%)

RUN-1004 : used memory is 505 MB, reserved memory is 488 MB, peak memory is 900 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.230567s wall, 2.156250s user + 0.562500s system = 2.718750s CPU (29.5%)

RUN-1004 : used memory is 447 MB, reserved memory is 429 MB, peak memory is 900 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates            1
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                  0
  #LATCH                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |1      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8/3 useful/useless nets, 8/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8/1 useful/useless nets, 8/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 8/1 useful/useless nets, 8/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8/0 useful/useless nets, 8/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 1/8 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |1     |1     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 8 instances
RUN-1001 : 0 mslices, 1 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 8 nets
RUN-1001 : 7 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7 instances, 1 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 14, tnet num: 7, tinst num: 7, tnode num: 14, tedge num: 10.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001100s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 908.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(29): len = 760.4, overlap = 0
PHY-3002 : Step(30): len = 760.4, overlap = 0
PHY-3002 : Step(31): len = 760.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003207s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(32): len = 760.4, overlap = 0
PHY-3002 : Step(33): len = 760.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(34): len = 760.4, overlap = 0
PHY-3002 : Step(35): len = 760.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007917s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (197.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(36): len = 760.4, overlap = 0
PHY-3002 : Step(37): len = 760.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004743s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 760.4, Over = 0
PHY-3001 : Final: Len = 760.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011077s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 8 instances
RUN-1001 : 0 mslices, 1 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 8 nets
RUN-1001 : 7 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011248s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (277.8%)

PHY-1001 : End global routing;  0.067243s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (116.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 12% nets.
PHY-1001 : Routed 25% nets.
PHY-1002 : len = 752, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 752
PHY-1001 : End Routed; 0.043143s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.122661s wall, 0.906250s user + 0.218750s system = 1.125000s CPU (100.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.259174s wall, 1.046875s user + 0.234375s system = 1.281250s CPU (101.8%)

RUN-1004 : used memory is 458 MB, reserved memory is 438 MB, peak memory is 908 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 8
BIT-1002 : Init pips completely, net num: 8, pip num: 23
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 55 valid insts, and 97 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.313333s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (99.9%)

RUN-1004 : used memory is 491 MB, reserved memory is 473 MB, peak memory is 908 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.347607s wall, 0.875000s user + 0.281250s system = 1.156250s CPU (15.7%)

RUN-1004 : used memory is 520 MB, reserved memory is 504 MB, peak memory is 908 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.225907s wall, 2.312500s user + 0.296875s system = 2.609375s CPU (28.3%)

RUN-1004 : used memory is 463 MB, reserved memory is 447 MB, peak memory is 908 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 4/1 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates            1
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                  0
  #LATCH                0

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |1      |0      |0      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8/3 useful/useless nets, 8/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8/1 useful/useless nets, 8/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 8/1 useful/useless nets, 8/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8/0 useful/useless nets, 8/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 1/8 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |1     |1     |0     |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4026 : Tagged 0 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 8 instances
RUN-1001 : 0 mslices, 1 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 8 nets
RUN-1001 : 7 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7 instances, 1 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 15, tnet num: 7, tinst num: 7, tnode num: 15, tedge num: 12.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001151s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 506.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(38): len = 358.4, overlap = 0
PHY-3002 : Step(39): len = 358.4, overlap = 0
PHY-3002 : Step(40): len = 358.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(41): len = 358.4, overlap = 0
PHY-3002 : Step(42): len = 358.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(43): len = 358.4, overlap = 0
PHY-3002 : Step(44): len = 358.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008754s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (178.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(45): len = 358.4, overlap = 0
PHY-3002 : Step(46): len = 358.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004613s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 358.4, Over = 0
PHY-3001 : Final: Len = 358.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010916s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (429.4%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 8 instances
RUN-1001 : 0 mslices, 1 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 8 nets
RUN-1001 : 7 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010835s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (288.4%)

PHY-1001 : End global routing;  0.064009s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (122.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 0, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 12% nets.
PHY-1001 : Routed 25% nets.
PHY-1002 : len = 440, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 440
PHY-1001 : End Routed; 0.007862s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (198.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.093947s wall, 0.890625s user + 0.234375s system = 1.125000s CPU (102.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.227851s wall, 1.031250s user + 0.250000s system = 1.281250s CPU (104.3%)

RUN-1004 : used memory is 470 MB, reserved memory is 451 MB, peak memory is 926 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances completely, inst num: 8
BIT-1002 : Init pips completely, net num: 8, pip num: 20
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 42 valid insts, and 89 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.314938s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (99.8%)

RUN-1004 : used memory is 502 MB, reserved memory is 485 MB, peak memory is 926 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.178940s wall, 0.687500s user + 0.296875s system = 0.984375s CPU (13.7%)

RUN-1004 : used memory is 528 MB, reserved memory is 512 MB, peak memory is 926 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.067789s wall, 2.125000s user + 0.312500s system = 2.437500s CPU (26.9%)

RUN-1004 : used memory is 469 MB, reserved memory is 452 MB, peak memory is 926 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-5007 WARNING: invalid size of integer constant literal in LED1.v(12)
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(14)
HDL-5007 WARNING: invalid size of integer constant literal in LED1.v(14)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(12)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(12)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(14)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(14)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(14)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(17)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(17)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(21)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-5007 WARNING: invalid size of integer constant literal in LED1.v(12)
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(14)
HDL-5007 WARNING: invalid size of integer constant literal in LED1.v(14)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(12)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(12)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(14)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(14)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(14)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(17)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(17)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(21)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(14)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(12)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(12)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(14)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(14)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(14)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(17)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(17)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(21)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(14)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(12)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(12)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(14)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(14)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(14)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(17)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(17)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(21)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(14)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(12)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(12)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(14)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(14)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(14)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(17)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(17)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(21)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(14)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(12)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(12)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(14)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(14)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(14)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(17)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(17)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(21)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(14)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(12)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(12)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(14)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(14)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(14)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(17)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(17)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(21)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(14)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(12)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(12)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(14)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(14)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(14)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(17)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(17)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(21)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(14)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(12)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(12)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(14)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(14)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(14)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(17)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(17)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(21)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(19)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(13)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(13)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(13)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(17)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(19)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(19)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(19)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(22)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(22)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(22)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(22)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(27)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(19)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(13)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(13)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(13)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(17)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(19)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(19)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(19)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(22)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(22)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(22)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(22)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(27)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(20)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(13)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(13)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(13)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(18)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(18)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(20)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(20)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(20)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(23)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(23)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(23)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(23)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(28)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(20)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(13)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(13)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(13)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(18)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(18)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(20)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(20)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(20)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(23)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(23)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(23)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(23)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(28)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(20)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(13)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(13)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(13)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(18)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(18)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(20)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(20)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(20)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(23)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(23)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(23)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(23)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(28)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(19)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(13)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(13)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(13)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(17)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(19)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(19)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(19)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(22)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(22)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(22)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(22)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(27)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(19)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(13)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(13)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(13)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(17)
HDL-8007 ERROR: illegal operand for operator == in LED1.v(17)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(19)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in LED1.v(19)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(19)
HDL-8007 ERROR: cannot assign to memory 'counter' directly in LED1.v(22)
HDL-8007 ERROR: cannot access memory 'counter' directly in LED1.v(22)
HDL-8007 ERROR: illegal operand for operator + in LED1.v(22)
HDL-8007 ERROR: unpacked value/target cannot be used in assignment in LED1.v(22)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(27)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(19)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(27)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(19)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(27)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(18)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(25)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(18)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(25)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'counter' in LED1.v(18)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(25)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 106/0 useful/useless nets, 81/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 57/51 useful/useless nets, 32/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 26 better
SYN-1014 : Optimize round 3
SYN-1032 : 57/0 useful/useless nets, 32/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           28
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |3      |25     |2      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 62/1 useful/useless nets, 38/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 120/0 useful/useless nets, 96/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 11 (3.36), #lev = 3 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 37 instances into 12 LUTs, name keeping = 25%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 94/0 useful/useless nets, 70/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 12 LUT to BLE ...
SYN-4008 : Packed 12 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 24 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (24 nodes)...
SYN-4004 : #1: Packed 8 SEQ (40 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 5 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 28/43 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |42    |26    |25    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_IN_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 27 instances, 21 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 200, tnet num: 73, tinst num: 27, tnode num: 254, tedge num: 349.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 73 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 28 clock pins, and constraint 54 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004369s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 19845.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(47): len = 15174.8, overlap = 0
PHY-3002 : Step(48): len = 12656.2, overlap = 0
PHY-3002 : Step(49): len = 10758.5, overlap = 0
PHY-3002 : Step(50): len = 8972.5, overlap = 0
PHY-3002 : Step(51): len = 8113.7, overlap = 0
PHY-3002 : Step(52): len = 7001.4, overlap = 0
PHY-3002 : Step(53): len = 6105.3, overlap = 0
PHY-3002 : Step(54): len = 5226.2, overlap = 0
PHY-3002 : Step(55): len = 4377.5, overlap = 0
PHY-3002 : Step(56): len = 3562.1, overlap = 0
PHY-3002 : Step(57): len = 2825.3, overlap = 0
PHY-3002 : Step(58): len = 2238.4, overlap = 0
PHY-3002 : Step(59): len = 1723.4, overlap = 0
PHY-3002 : Step(60): len = 1281.6, overlap = 0
PHY-3002 : Step(61): len = 1148, overlap = 0
PHY-3002 : Step(62): len = 1104.6, overlap = 0
PHY-3002 : Step(63): len = 1099, overlap = 0
PHY-3002 : Step(64): len = 1099, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003190s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(65): len = 1091.4, overlap = 0
PHY-3002 : Step(66): len = 1091.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(67): len = 1093, overlap = 1.5
PHY-3002 : Step(68): len = 1093, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011753s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (398.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(69): len = 1991.7, overlap = 0.25
PHY-3002 : Step(70): len = 1617.8, overlap = 0.75
PHY-3002 : Step(71): len = 1353.2, overlap = 2.25
PHY-3002 : Step(72): len = 1262.3, overlap = 2.25
PHY-3002 : Step(73): len = 1196.9, overlap = 2.25
PHY-3002 : Step(74): len = 1162.9, overlap = 2.25
PHY-3002 : Step(75): len = 1117.7, overlap = 2.25
PHY-3002 : Step(76): len = 1114.6, overlap = 2.25
PHY-3002 : Step(77): len = 1104.2, overlap = 2.25
PHY-3002 : Step(78): len = 1102.9, overlap = 2.25
PHY-3002 : Step(79): len = 1102.9, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004732s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (330.2%)

PHY-3001 : Legalized: Len = 1727.4, Over = 0
PHY-3001 : Final: Len = 1727.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1880, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014289s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (656.1%)

RUN-1003 : finish command "place" in  1.194988s wall, 1.468750s user + 0.890625s system = 2.359375s CPU (197.4%)

RUN-1004 : used memory is 473 MB, reserved memory is 454 MB, peak memory is 926 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 24 to 23
PHY-1001 : Pin misalignment score is improved from 23 to 23
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1880, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014225s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (219.7%)

PHY-1001 : End global routing;  0.067798s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (138.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.001884s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 3440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.084222s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (148.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 3440, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 3440
PHY-1001 : End DR Iter 1; 0.004104s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.190837s wall, 1.046875s user + 0.234375s system = 1.281250s CPU (107.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.331730s wall, 1.187500s user + 0.250000s system = 1.437500s CPU (107.9%)

RUN-1004 : used memory is 477 MB, reserved memory is 457 MB, peak memory is 936 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 29
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 75, pip num: 384
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 96 valid insts, and 1171 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.314872s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (102.2%)

RUN-1004 : used memory is 515 MB, reserved memory is 497 MB, peak memory is 936 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.268763s wall, 0.703125s user + 0.281250s system = 0.984375s CPU (13.5%)

RUN-1004 : used memory is 544 MB, reserved memory is 528 MB, peak memory is 936 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.160007s wall, 2.171875s user + 0.281250s system = 2.453125s CPU (26.8%)

RUN-1004 : used memory is 484 MB, reserved memory is 467 MB, peak memory is 936 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "set_pin_assignment BZ  LOCATION = P2;  "
USR-8052 ERROR: Cannot find pin BZ in the model LED1.
USR-8064 ERROR: Read constraint/io.adc error-out.
GUI-8309 ERROR: Failed to read adc constraint/io.adc.
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: procedural assignment to a non-register 'BZ' is not permitted in LED1.v(16)
HDL-8007 ERROR: procedural assignment to a non-register 'BZ' is not permitted in LED1.v(21)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(28)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'always' in LED1.v(13)
HDL-8007 ERROR: Verilog 2000 keyword always used in incorrect context in LED1.v(13)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in LED1.v(16)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in LED1.v(17)
HDL-8007 ERROR: syntax error near '<=' in LED1.v(20)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in LED1.v(20)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in LED1.v(21)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in LED1.v(22)
HDL-8007 ERROR: syntax error near '<=' in LED1.v(24)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in LED1.v(24)
HDL-8007 ERROR: syntax error near 'end' in LED1.v(27)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in LED1.v(27)
HDL-8007 ERROR: 'counter' is not a constant in LED1.v(19)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(30)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-8007 ERROR: syntax error near 'always' in LED1.v(13)
HDL-8007 ERROR: Verilog 2000 keyword always used in incorrect context in LED1.v(13)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in LED1.v(16)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in LED1.v(17)
HDL-8007 ERROR: syntax error near '<=' in LED1.v(20)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in LED1.v(20)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in LED1.v(21)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in LED1.v(22)
HDL-8007 ERROR: syntax error near '<=' in LED1.v(24)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in LED1.v(24)
HDL-8007 ERROR: syntax error near 'end' in LED1.v(27)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in LED1.v(27)
HDL-8007 ERROR: 'counter' is not a constant in LED1.v(19)
HDL-8007 ERROR: ignore module module due to previous errors in LED1.v(30)
HDL-1007 : Verilog file 'LED1.v' ignored due to errors
HDL-1007 : analyze verilog file LED1.v
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "set_pin_assignment BZ  LOCATION = P2;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 110/0 useful/useless nets, 85/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 1, 119 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 59/53 useful/useless nets, 34/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 26 better
SYN-1014 : Optimize round 3
SYN-1032 : 59/0 useful/useless nets, 34/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Gate Statistics
#Basic gates           30
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 26
  #LATCH                0
#MACRO_ADD              1
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |4      |26     |2      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 65/1 useful/useless nets, 41/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 94/0 useful/useless nets, 70/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 94/0 useful/useless nets, 70/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 119/0 useful/useless nets, 95/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 9 (3.89), #lev = 3 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 34 instances into 11 LUTs, name keeping = 36%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 26 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 11 LUT to BLE ...
SYN-4008 : Packed 11 LUT and 2 SEQ to BLE.
SYN-4003 : Packing 24 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (24 nodes)...
SYN-4004 : #1: Packed 8 SEQ (40 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 3 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 27/43 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                   25   out of  19600    0.13%
#reg                   26   out of  19600    0.13%
#le                    41
  #lut only            15   out of     41   36.59%
  #reg only            16   out of     41   39.02%
  #lut&reg             10   out of     41   24.39%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |41    |25    |26    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_IN_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 30 instances
RUN-1001 : 10 mslices, 11 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 41 nets have 2 pins
RUN-1001 : 31 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 28 instances, 21 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 203, tnet num: 73, tinst num: 28, tnode num: 260, tedge num: 354.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 73 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 30 clock pins, and constraint 57 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004548s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 27599.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(80): len = 15755.3, overlap = 0
PHY-3002 : Step(81): len = 10153.4, overlap = 0
PHY-3002 : Step(82): len = 6577.3, overlap = 0
PHY-3002 : Step(83): len = 5472.5, overlap = 0
PHY-3002 : Step(84): len = 4510.7, overlap = 0
PHY-3002 : Step(85): len = 3541.2, overlap = 0
PHY-3002 : Step(86): len = 2956, overlap = 0
PHY-3002 : Step(87): len = 2386.2, overlap = 0
PHY-3002 : Step(88): len = 1860.7, overlap = 0
PHY-3002 : Step(89): len = 1674.2, overlap = 0
PHY-3002 : Step(90): len = 1577.1, overlap = 0
PHY-3002 : Step(91): len = 1551.1, overlap = 0
PHY-3002 : Step(92): len = 1537.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003364s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(93): len = 1522.1, overlap = 0
PHY-3002 : Step(94): len = 1525.6, overlap = 0
PHY-3002 : Step(95): len = 1525.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(96): len = 1514.5, overlap = 1.5
PHY-3002 : Step(97): len = 1514.5, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013147s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (118.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(98): len = 2079.8, overlap = 0.25
PHY-3002 : Step(99): len = 1816.8, overlap = 0.75
PHY-3002 : Step(100): len = 1675.1, overlap = 1
PHY-3002 : Step(101): len = 1590.5, overlap = 1.75
PHY-3002 : Step(102): len = 1557.2, overlap = 1.75
PHY-3002 : Step(103): len = 1552.8, overlap = 1.75
PHY-3002 : Step(104): len = 1545.9, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004829s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2027.2, Over = 0
PHY-3001 : Final: Len = 2027.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 2160, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 2240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015427s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.3%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 24 to 23
PHY-1001 : Pin misalignment score is improved from 23 to 23
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 30 instances
RUN-1001 : 10 mslices, 11 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 41 nets have 2 pins
RUN-1001 : 31 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 2160, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 2240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012492s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.069638s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (134.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 1064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.004265s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 1064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 3696, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.109875s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (113.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 3704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 3704
PHY-1001 : End DR Iter 1; 0.004118s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.227993s wall, 1.046875s user + 0.234375s system = 1.281250s CPU (104.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.371959s wall, 1.218750s user + 0.265625s system = 1.484375s CPU (108.2%)

RUN-1004 : used memory is 497 MB, reserved memory is 478 MB, peak memory is 954 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     6
  #input                2
  #output               4
  #inout                0

Utilization Statistics
#lut                   25   out of  19600    0.13%
#reg                   26   out of  19600    0.13%
#le                    41
  #lut only            15   out of     41   36.59%
  #reg only            16   out of     41   39.02%
  #lut&reg             10   out of     41   24.39%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    6   out of    188    3.19%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 30
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 75, pip num: 386
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 116 valid insts, and 1179 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.311705s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (98.9%)

RUN-1004 : used memory is 538 MB, reserved memory is 517 MB, peak memory is 954 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  7.190315s wall, 0.531250s user + 0.156250s system = 0.687500s CPU (9.6%)

RUN-1004 : used memory is 552 MB, reserved memory is 533 MB, peak memory is 954 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.053723s wall, 1.890625s user + 0.234375s system = 2.125000s CPU (23.5%)

RUN-1004 : used memory is 503 MB, reserved memory is 483 MB, peak memory is 954 MB
GUI-1001 : Download success!
