module RegRom(
	input logic[31;0] a,b,
	input logic[4:0] k,m

);


logic [31:0] register_file;

assign registerfile[k]=a;
assign registerfile[m]=b;