21:51:34 **** Incremental Build of configuration Hardware for project smartssd_system_hw_link ****
make all 
/mnt/xilinx-dev-env/Vitis/2022.2/bin/v++ --target hw --link --config computePointHLS-link.cfg -o"computePointHLS.xclbin" ../../smartssd_kernels/Hardware/build/computePointHLS.xo
Option Map File Used: '/mnt/xilinx-dev-env/Vitis/2022.2/data/vitis/vpp/optMap.xml'

****** v++ v2022.2 (64-bit)
  **** SW Build 3671529 on 2022-10-13-17:52:11
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/reports/link
	Log files: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/logs/link
Running Dispatch Server on port: 46649
INFO: [v++ 60-1548] Creating build summary session with primary output /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.xclbin.link_summary, at Wed Apr 10 21:51:47 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/reports/link/link_guidance.html', at Wed Apr 10 21:51:47 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u2_gen3x4_xdma_gc_2_202110_1/xilinx_u2_gen3x4_xdma_gc_2_202110_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u2_gen3x4_xdma_gc_2_202110_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u2_gen3x4_xdma_gc_2_202110_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [21:51:51] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/Jake/Desktop/cpre563/workspace/smartssd_kernels/Hardware/build/computePointHLS.xo -keep --config /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u2_gen3x4_xdma_gc_2_202110_1/xilinx_u2_gen3x4_xdma_gc_2_202110_1.xpfm --target hw --output_dir /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int --temp_dir /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/Jake/Desktop/cpre563/workspace/smartssd_kernels/Hardware/build/computePointHLS.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [21:51:53] build_xd_ip_db started: /mnt/xilinx-dev-env/Vitis/2022.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link/hw.hpfm -clkid 0 -ip /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link/iprepo/xilinx_com_hls_computePointHLS_1_0,computePointHLS -o /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [21:52:00] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 429.285 ; gain = 0.000 ; free physical = 494457 ; free virtual = 511392
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [21:52:00] cfgen started: /mnt/xilinx-dev-env/Vitis/2022.2/bin/cfgen  -nk computePointHLS:1:computePointHLS_1 -dpa_mem_offload false -dmclkid 0 -r /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: computePointHLS, num: 1  {computePointHLS_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument computePointHLS_1.dataIn to bank0
INFO: [CFGEN 83-2226] Inferring mapping for argument computePointHLS_1.dataOut_final to bank0
INFO: [CFGEN 83-2226] Inferring mapping for argument computePointHLS_1.layerWeight to bank0
INFO: [SYSTEM_LINK 82-37] [21:52:04] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 429.285 ; gain = 0.000 ; free physical = 494457 ; free virtual = 511392
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [21:52:04] cf2bd started: /mnt/xilinx-dev-env/Vitis/2022.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link/_sysl/.xsd --temp_dir /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link --output_dir /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [21:52:07] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 429.285 ; gain = 0.000 ; free physical = 494450 ; free virtual = 511388
INFO: [v++ 60-1441] [21:52:07] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 434.980 ; gain = 0.000 ; free physical = 494503 ; free virtual = 511442
INFO: [v++ 60-1443] [21:52:07] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/sdsl.dat -rtd /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/cf2sw.rtd -nofilter /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/cf2sw_full.rtd -xclbin /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/xclbin_orig.xml -o /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/run_link
INFO: [v++ 60-1441] [21:52:11] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 434.980 ; gain = 0.000 ; free physical = 494514 ; free virtual = 511454
INFO: [v++ 60-1443] [21:52:11] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/run_link
INFO: [v++ 60-1441] [21:52:11] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.23 . Memory (MB): peak = 434.980 ; gain = 0.000 ; free physical = 494509 ; free virtual = 511449
INFO: [v++ 60-1443] [21:52:11] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u2_gen3x4_xdma_gc_2_202110_1 -s --remote_ip_cache /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/.ipcache --output_dir /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int --log_dir /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/logs/link --report_dir /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/reports/link --config /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/vplConfig.ini -k /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link --no-info --iprepo /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/xo/ip_repo/xilinx_com_hls_computePointHLS_1_0 --messageDb /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/run_link/vpl.pb /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/run_link

****** vpl v2022.2 (64-bit)
  **** SW Build 3671529 on 2022-10-13-17:52:11
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.2
INFO: [VPL 60-423]   Target device: xilinx_u2_gen3x4_xdma_gc_2_202110_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/vivado/vpl/.local/hw_platform
[21:52:26] Run vpl: Step create_project: Started
Creating Vivado project.
[21:52:31] Run vpl: Step create_project: Completed
[21:52:31] Run vpl: Step create_bd: Started
[21:53:23] Run vpl: Step create_bd: Completed
[21:53:23] Run vpl: Step update_bd: Started
[21:53:23] Run vpl: Step update_bd: Completed
[21:53:23] Run vpl: Step generate_target: Started
[21:54:03] Run vpl: Step generate_target: Completed
[21:54:03] Run vpl: Step config_hw_runs: Started
[21:54:05] Run vpl: Step config_hw_runs: Completed
[21:54:05] Run vpl: Step synth: Started
[21:54:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:55:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:55:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:56:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:56:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:57:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:57:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:58:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:58:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:59:07] Top-level synthesis in progress.
[21:59:37] Top-level synthesis in progress.
[22:00:16] Run vpl: Step synth: Completed
[22:00:16] Run vpl: Step impl: Started
[22:05:47] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 13m 34s 

[22:05:47] Starting logic optimization..
[22:06:17] Phase 1 Generate And Synthesize MIG Cores
[22:09:18] Phase 2 Generate And Synthesize Debug Cores
[22:10:48] Phase 3 Retarget
[22:10:48] Phase 4 Constant propagation
[22:11:18] Phase 5 Sweep
[22:11:49] Phase 6 BUFG optimization
[22:11:49] Phase 7 Shift Register Optimization
[22:11:49] Phase 8 Post Processing Netlist
[22:12:49] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 01s 

[22:12:49] Starting logic placement..
[22:12:49] Phase 1 Placer Initialization
[22:12:49] Phase 1.1 Placer Initialization Netlist Sorting
[22:13:49] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[22:14:19] Phase 1.3 Build Placer Netlist Model
[22:15:50] Phase 1.4 Constrain Clocks/Macros
[22:16:20] Phase 2 Global Placement
[22:16:20] Phase 2.1 Floorplanning
[22:16:20] Phase 2.1.1 Partition Driven Placement
[22:16:20] Phase 2.1.1.1 PBP: Partition Driven Placement
[22:16:50] Phase 2.1.1.2 PBP: Clock Region Placement
[22:17:20] Phase 2.1.1.3 PBP: Compute Congestion
[22:17:20] Phase 2.1.1.4 PBP: UpdateTiming
[22:17:20] Phase 2.1.1.5 PBP: Add part constraints
[22:17:20] Phase 2.2 Update Timing before SLR Path Opt
[22:17:50] Phase 2.3 Post-Processing in Floorplanning
[22:17:50] Phase 2.4 Global Placement Core
[22:21:21] Phase 2.4.1 UpdateTiming Before Physical Synthesis
[22:21:21] Phase 2.4.2 Physical Synthesis In Placer
[22:22:52] Phase 3 Detail Placement
[22:22:52] Phase 3.1 Commit Multi Column Macros
[22:22:52] Phase 3.2 Commit Most Macros & LUTRAMs
[22:24:22] Phase 3.3 Small Shape DP
[22:24:22] Phase 3.3.1 Small Shape Clustering
[22:24:52] Phase 3.3.2 Flow Legalize Slice Clusters
[22:24:52] Phase 3.3.3 Slice Area Swap
[22:24:52] Phase 3.3.3.1 Slice Area Swap Initial
[22:25:23] Phase 3.4 Place Remaining
[22:25:23] Phase 3.5 Re-assign LUT pins
[22:25:23] Phase 3.6 Pipeline Register Optimization
[22:25:23] Phase 3.7 Fast Optimization
[22:25:53] Phase 4 Post Placement Optimization and Clean-Up
[22:25:53] Phase 4.1 Post Commit Optimization
[22:26:53] Phase 4.1.1 Post Placement Optimization
[22:26:53] Phase 4.1.1.1 BUFG Insertion
[22:26:53] Phase 1 Physical Synthesis Initialization
[22:27:23] Phase 4.1.1.2 Post Placement Timing Optimization
[22:31:55] Phase 4.2 Post Placement Cleanup
[22:31:55] Phase 4.3 Placer Reporting
[22:31:55] Phase 4.3.1 Print Estimated Congestion
[22:32:25] Phase 4.4 Final Placement Cleanup
[22:35:56] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 23m 07s 

[22:35:56] Starting logic routing..
[22:35:56] Phase 1 Build RT Design
[22:37:26] Phase 2 Router Initialization
[22:37:26] Phase 2.1 Fix Topology Constraints
[22:37:26] Phase 2.2 Pre Route Cleanup
[22:37:56] Phase 2.3 Global Clock Net Routing
[22:37:56] Phase 2.4 Update Timing
[22:39:27] Phase 2.5 Update Timing for Bus Skew
[22:39:27] Phase 2.5.1 Update Timing
[22:39:57] Phase 3 Initial Routing
[22:39:57] Phase 3.1 Global Routing
[22:40:27] Phase 4 Rip-up And Reroute
[22:40:27] Phase 4.1 Global Iteration 0
[22:43:58] Phase 4.2 Global Iteration 1
[22:45:29] Phase 4.3 Global Iteration 2
[22:46:29] Phase 4.4 Global Iteration 3
[22:47:29] Phase 5 Delay and Skew Optimization
[22:47:29] Phase 5.1 Delay CleanUp
[22:47:29] Phase 5.1.1 Update Timing
[22:48:00] Phase 5.1.2 Update Timing
[22:48:30] Phase 5.1.3 Update Timing
[22:49:00] Phase 5.2 Clock Skew Optimization
[22:49:00] Phase 6 Post Hold Fix
[22:49:00] Phase 6.1 Hold Fix Iter
[22:49:00] Phase 6.1.1 Update Timing
[22:49:30] Phase 6.1.2 Lut RouteThru Assignment for hold
[22:49:30] Phase 7 Leaf Clock Prog Delay Opt
[22:51:01] Phase 7.1 Delay CleanUp
[22:51:01] Phase 7.1.1 Update Timing
[22:51:31] Phase 7.1.2 Update Timing
[22:52:01] Phase 7.1.3 Update Timing
[22:52:31] Phase 7.2 Hold Fix Iter
[22:52:31] Phase 7.2.1 Update Timing
[22:53:01] Phase 7.2.2 Lut RouteThru Assignment for hold
[22:53:01] Phase 7.3 Additional Hold Fix
[22:54:02] Phase 7.4 Global Iteration for Hold
[22:54:02] Phase 7.4.1 Update Timing
[22:55:32] Phase 8 Route finalize
[22:55:32] Phase 9 Verifying routed nets
[22:55:32] Phase 10 Depositing Routes
[22:56:02] Phase 11 Resolve XTalk
[22:56:02] Phase 12 Post Router Timing
[22:56:32] Phase 13 Physical Synthesis in Router
[22:56:32] Phase 13.1 Physical Synthesis Initialization
[22:57:03] Phase 13.2 Critical Path Optimization
[22:57:33] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 21m 36s 

[22:57:33] Starting bitstream generation..
[23:03:05] Creating bitmap...
Check VPL, containing 1 checks, has run: 0 errors
[23:06:34] Run vpl: Step impl: Completed
[23:06:34] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[23:06:34] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 09m 01s 
[23:06:34] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [23:06:34] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:24 ; elapsed = 01:14:24 . Memory (MB): peak = 434.980 ; gain = 0.000 ; free physical = 490766 ; free virtual = 508641
INFO: [v++ 60-1443] [23:06:34] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/run_link
INFO: [v++ 60-991] clock name 'blp_s_aclk_kernel_ref_clk_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'blp_s_aclk_kernel2_ref_clk_00' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: blp_s_aclk_kernel_ref_clk_00 = 292, Kernel (KERNEL) clock: blp_s_aclk_kernel2_ref_clk_00 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/address_map.xml -sdsl /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/sdsl.dat -xclbin /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/xclbin_orig.xml -rtd /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/computePointHLS.rtd -o /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/computePointHLS.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [23:06:37] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 434.980 ; gain = 0.000 ; free physical = 490762 ; free virtual = 508637
INFO: [v++ 60-1443] [23:06:37] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/computePointHLS.rtd --append-section :JSON:/home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/computePointHLS_xml.rtd --add-section BUILD_METADATA:JSON:/home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/computePointHLS_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/computePointHLS.xml --add-section SYSTEM_METADATA:RAW:/home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u2_gen3x4_xdma_gc_2_202110_1 --output /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.xclbin
INFO: [v++ 60-1454] Run Directory: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 21827452 bytes
Format : RAW
File   : '/home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 274 bytes
Format : JSON
File   : '/home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/computePointHLS_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2349 bytes
Format : JSON
File   : '/home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/computePointHLS_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 7018 bytes
Format : RAW
File   : '/home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/computePointHLS.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 10168 bytes
Format : RAW
File   : '/home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (21855690 bytes) to the output file: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [23:06:37] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.25 . Memory (MB): peak = 434.980 ; gain = 0.000 ; free physical = 490759 ; free virtual = 508636
INFO: [v++ 60-1443] [23:06:37] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.xclbin.info --input /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.xclbin
INFO: [v++ 60-1454] Run Directory: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/run_link
INFO: [v++ 60-1441] [23:06:38] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.35 . Memory (MB): peak = 434.980 ; gain = 0.000 ; free physical = 490758 ; free virtual = 508635
INFO: [v++ 60-1443] [23:06:38] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/link/run_link
INFO: [v++ 60-1441] [23:06:38] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 434.980 ; gain = 0.000 ; free physical = 490758 ; free virtual = 508635
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/reports/link/system_estimate_computePointHLS.xtxt
INFO: [v++ 60-586] Created /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.ltx
INFO: [v++ 60-586] Created computePointHLS.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/reports/link/link_guidance.html
	Timing Report: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/logs/link/vivado.log
	Steps Log File: /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.build/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/Jake/Desktop/cpre563/workspace/smartssd_system_hw_link/Hardware/computePointHLS.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 15m 1s
INFO: [v++ 60-1653] Closing dispatch client.

23:06:48 Build Finished (took 1h:15m:13s.321ms)

