Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Lui\Documents\Facultad\séptimo semestre\VLSI\p4\clockd.qsys" --block-symbol-file --output-directory="C:\Users\Lui\Documents\Facultad\séptimo semestre\VLSI\p4\clockd" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading p4/clockd.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: clockd.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Lui\Documents\Facultad\séptimo semestre\VLSI\p4\clockd.qsys" --synthesis=VERILOG --output-directory="C:\Users\Lui\Documents\Facultad\séptimo semestre\VLSI\p4\clockd\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading p4/clockd.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: clockd.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: clockd: Generating clockd "clockd" for QUARTUS_SYNTH
Info: altpll_0: "clockd" instantiated altpll "altpll_0"
Info: clockd: Done "clockd" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
