# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z010clg400-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/sorina/Desktop/Laboratory/cern_winter_school/2018/Peripherals/Peripherals.cache/wt [current_project]
set_property parent.project_path /home/sorina/Desktop/Laboratory/cern_winter_school/2018/Peripherals/Peripherals.xpr [current_project]
set_property XPM_LIBRARIES XPM_CDC [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property board_part myir.com:mys-7z010:part0:2.1 [current_project]
set_property ip_repo_paths /home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/ip_repo [current_project]
set_property ip_output_repo /home/sorina/Desktop/Laboratory/cern_winter_school/2018/Peripherals/Peripherals.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_vhdl -library xil_defaultlib /home/sorina/Desktop/Laboratory/cern_winter_school/2018/Peripherals/Peripherals.srcs/sources_1/bd/Peripherals/hdl/Peripherals_wrapper.vhd
add_files /home/sorina/Desktop/Laboratory/cern_winter_school/2018/Peripherals/Peripherals.srcs/sources_1/bd/Peripherals/Peripherals.bd
set_property used_in_implementation false [get_files -all /home/sorina/Desktop/Laboratory/cern_winter_school/2018/Peripherals/Peripherals.srcs/sources_1/bd/Peripherals/ip/Peripherals_processing_system7_0_2/Peripherals_processing_system7_0_2.xdc]
set_property used_in_implementation false [get_files -all /home/sorina/Desktop/Laboratory/cern_winter_school/2018/Peripherals/Peripherals.srcs/sources_1/bd/Peripherals/ip/Peripherals_rst_ps7_0_50M_0/Peripherals_rst_ps7_0_50M_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/sorina/Desktop/Laboratory/cern_winter_school/2018/Peripherals/Peripherals.srcs/sources_1/bd/Peripherals/ip/Peripherals_rst_ps7_0_50M_0/Peripherals_rst_ps7_0_50M_0.xdc]
set_property used_in_implementation false [get_files -all /home/sorina/Desktop/Laboratory/cern_winter_school/2018/Peripherals/Peripherals.srcs/sources_1/bd/Peripherals/ip/Peripherals_rst_ps7_0_50M_0/Peripherals_rst_ps7_0_50M_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sorina/Desktop/Laboratory/cern_winter_school/2018/Peripherals/Peripherals.srcs/sources_1/bd/Peripherals/ip/Peripherals_auto_pc_0/Peripherals_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sorina/Desktop/Laboratory/cern_winter_school/2018/Peripherals/Peripherals.srcs/sources_1/bd/Peripherals/Peripherals_ooc.xdc]
set_property is_locked true [get_files /home/sorina/Desktop/Laboratory/cern_winter_school/2018/Peripherals/Peripherals.srcs/sources_1/bd/Peripherals/Peripherals.bd]

foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/sorina/Desktop/Laboratory/cern_winter_school/2018/Peripherals/Peripherals.srcs/constrs_1/new/nets.xdc
set_property used_in_implementation false [get_files /home/sorina/Desktop/Laboratory/cern_winter_school/2018/Peripherals/Peripherals.srcs/constrs_1/new/nets.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]

synth_design -top Peripherals_wrapper -part xc7z010clg400-1


write_checkpoint -force -noxdef Peripherals_wrapper.dcp

catch { report_utilization -file Peripherals_wrapper_utilization_synth.rpt -pb Peripherals_wrapper_utilization_synth.pb }
