example-0: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
_______________________________________________________________1_
																																																																																																																																						
================================================================
example-1: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
________________________________________________________________________________________________________________________________________________________________________________________________________
================================================================
example-2: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
____________________________________________________________________5,                                                                                                                                  
================================================================
example-3: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
______________________________________________________________________________________________________________________________________________________________________________________1:
															
================================================================
example-4: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
_______________________________________																																																																																																																																																																	
================================================================
example-5: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
__________________________________________________________1_Z__________________________1_Z___								=																																																																																																		
================================================================
example-6: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
________________________________C_C_CMP_C_C_C_C_CMP_C_CMP_C_CMP_C_CMP_C_C_CMP_C_C_CMP_C_C_CMP_C_C_C_C_CMP_C_C_C_C_C_C_CMP_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_C_
================================================================
example-7: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
________________________________________________________		                                                                                                                                              
================================================================
example-8: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
_______________________________________________________																																																																																																																																																	
================================================================
example-9: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
________________________________________________________________________________________________________________________________________________________________________________________________________
================================================================
