\hypertarget{struct__hw__usbdcd}{}\section{\+\_\+hw\+\_\+usbdcd Struct Reference}
\label{struct__hw__usbdcd}\index{\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}}


All U\+S\+B\+D\+CD module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+usbdcd.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__usbdcd__control}{hw\+\_\+usbdcd\+\_\+control\+\_\+t} \hyperlink{struct__hw__usbdcd_a511e70165ada6f6bce404f7e67b01eb3}{C\+O\+N\+T\+R\+OL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__usbdcd__clock}{hw\+\_\+usbdcd\+\_\+clock\+\_\+t} \hyperlink{struct__hw__usbdcd_afd5f2fb1b08175e06933005876fb237c}{C\+L\+O\+CK}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__usbdcd__status}{hw\+\_\+usbdcd\+\_\+status\+\_\+t} \hyperlink{struct__hw__usbdcd_ae8291d0846f31f11fddd634ff490b87c}{S\+T\+A\+T\+US}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved0} \mbox{[}4\mbox{]}\hypertarget{struct__hw__usbdcd_a8568a2312935a9d220eb7f4ea2ff409f}{}\label{struct__hw__usbdcd_a8568a2312935a9d220eb7f4ea2ff409f}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__usbdcd__timer0}{hw\+\_\+usbdcd\+\_\+timer0\+\_\+t} \hyperlink{struct__hw__usbdcd_ae5ff6451ffa4731fa90fc26d9e75e289}{T\+I\+M\+E\+R0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__usbdcd__timer1}{hw\+\_\+usbdcd\+\_\+timer1\+\_\+t} \hyperlink{struct__hw__usbdcd_ad63cc9e587f35c927ca09ff525f3ea97}{T\+I\+M\+E\+R1}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__usbdcd__timer2__bc11}{hw\_usbdcd\_timer2\_bc11\_t} \hyperlink{struct__hw__usbdcd_a54053d63141dd3a056b4b70c97455871}{TIMER2\_BC11}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__usbdcd__timer2__bc12}{hw\_usbdcd\_timer2\_bc12\_t} \hyperlink{struct__hw__usbdcd_ac27d45a3e7202a08ea04c42126f4c20c}{TIMER2\_BC12}\\
\}; \hypertarget{struct__hw__usbdcd_ae35b1dbac0f57d32dafd9be400399970}{}\label{struct__hw__usbdcd_ae35b1dbac0f57d32dafd9be400399970}
\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
All U\+S\+B\+D\+CD module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}!C\+L\+O\+CK@{C\+L\+O\+CK}}
\index{C\+L\+O\+CK@{C\+L\+O\+CK}!\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}}
\subsubsection[{\texorpdfstring{C\+L\+O\+CK}{CLOCK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+usbdcd\+\_\+clock\+\_\+t} \+\_\+hw\+\_\+usbdcd\+::\+C\+L\+O\+CK}\hypertarget{struct__hw__usbdcd_afd5f2fb1b08175e06933005876fb237c}{}\label{struct__hw__usbdcd_afd5f2fb1b08175e06933005876fb237c}
\mbox{[}0x4\mbox{]} Clock register \index{\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}!C\+O\+N\+T\+R\+OL@{C\+O\+N\+T\+R\+OL}}
\index{C\+O\+N\+T\+R\+OL@{C\+O\+N\+T\+R\+OL}!\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}}
\subsubsection[{\texorpdfstring{C\+O\+N\+T\+R\+OL}{CONTROL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+usbdcd\+\_\+control\+\_\+t} \+\_\+hw\+\_\+usbdcd\+::\+C\+O\+N\+T\+R\+OL}\hypertarget{struct__hw__usbdcd_a511e70165ada6f6bce404f7e67b01eb3}{}\label{struct__hw__usbdcd_a511e70165ada6f6bce404f7e67b01eb3}
\mbox{[}0x0\mbox{]} Control register \index{\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}!S\+T\+A\+T\+US@{S\+T\+A\+T\+US}}
\index{S\+T\+A\+T\+US@{S\+T\+A\+T\+US}!\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+US}{STATUS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+usbdcd\+\_\+status\+\_\+t} \+\_\+hw\+\_\+usbdcd\+::\+S\+T\+A\+T\+US}\hypertarget{struct__hw__usbdcd_ae8291d0846f31f11fddd634ff490b87c}{}\label{struct__hw__usbdcd_ae8291d0846f31f11fddd634ff490b87c}
\mbox{[}0x8\mbox{]} Status register \index{\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}!T\+I\+M\+E\+R0@{T\+I\+M\+E\+R0}}
\index{T\+I\+M\+E\+R0@{T\+I\+M\+E\+R0}!\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R0}{TIMER0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+usbdcd\+\_\+timer0\+\_\+t} \+\_\+hw\+\_\+usbdcd\+::\+T\+I\+M\+E\+R0}\hypertarget{struct__hw__usbdcd_ae5ff6451ffa4731fa90fc26d9e75e289}{}\label{struct__hw__usbdcd_ae5ff6451ffa4731fa90fc26d9e75e289}
\mbox{[}0x10\mbox{]} T\+I\+M\+E\+R0 register \index{\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}!T\+I\+M\+E\+R1@{T\+I\+M\+E\+R1}}
\index{T\+I\+M\+E\+R1@{T\+I\+M\+E\+R1}!\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R1}{TIMER1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+usbdcd\+\_\+timer1\+\_\+t} \+\_\+hw\+\_\+usbdcd\+::\+T\+I\+M\+E\+R1}\hypertarget{struct__hw__usbdcd_ad63cc9e587f35c927ca09ff525f3ea97}{}\label{struct__hw__usbdcd_ad63cc9e587f35c927ca09ff525f3ea97}
\mbox{[}0x14\mbox{]} T\+I\+M\+E\+R1 register \index{\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}!T\+I\+M\+E\+R2\+\_\+\+B\+C11@{T\+I\+M\+E\+R2\+\_\+\+B\+C11}}
\index{T\+I\+M\+E\+R2\+\_\+\+B\+C11@{T\+I\+M\+E\+R2\+\_\+\+B\+C11}!\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R2\+\_\+\+B\+C11}{TIMER2_BC11}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+usbdcd\+\_\+timer2\+\_\+bc11\+\_\+t} \+\_\+hw\+\_\+usbdcd\+::\+T\+I\+M\+E\+R2\+\_\+\+B\+C11}\hypertarget{struct__hw__usbdcd_a54053d63141dd3a056b4b70c97455871}{}\label{struct__hw__usbdcd_a54053d63141dd3a056b4b70c97455871}
\mbox{[}0x18\mbox{]} T\+I\+M\+E\+R2\+\_\+\+B\+C11 register \index{\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}!T\+I\+M\+E\+R2\+\_\+\+B\+C12@{T\+I\+M\+E\+R2\+\_\+\+B\+C12}}
\index{T\+I\+M\+E\+R2\+\_\+\+B\+C12@{T\+I\+M\+E\+R2\+\_\+\+B\+C12}!\+\_\+hw\+\_\+usbdcd@{\+\_\+hw\+\_\+usbdcd}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R2\+\_\+\+B\+C12}{TIMER2_BC12}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+usbdcd\+\_\+timer2\+\_\+bc12\+\_\+t} \+\_\+hw\+\_\+usbdcd\+::\+T\+I\+M\+E\+R2\+\_\+\+B\+C12}\hypertarget{struct__hw__usbdcd_ac27d45a3e7202a08ea04c42126f4c20c}{}\label{struct__hw__usbdcd_ac27d45a3e7202a08ea04c42126f4c20c}
\mbox{[}0x18\mbox{]} T\+I\+M\+E\+R2\+\_\+\+B\+C12 register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+usbdcd.\+h\end{DoxyCompactItemize}
