---
{}
---
A module is the basic building block in Verilog. Typically, elements are grouped into modules to provide common functionality that is used at many places in the design.
>Typically, elements are grouped into modules to provide common functionality to the higher-level block through its port interface (input and output), but hides the internal implementation.

