// Seed: 4042172384
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_5, id_6;
  tri1 id_7;
  assign id_7 = id_1 == 1;
  assign module_1.type_2 = 0;
  initial
    if (1) begin : LABEL_0
      id_5[1] = 1;
    end
endmodule
module module_1 (
    output wire id_0,
    output logic id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply0 id_4
    , id_6
);
  always @(posedge id_3) id_1 <= 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_0 = 1;
endmodule
