INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented_old_version/Uncommented_old_version.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/blk_mem_ascii_rom/sim/blk_mem_ascii_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_ascii_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/blk_mem_bootrom/sim/blk_mem_bootrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_bootrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/peripheral/sram_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/intomips_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intomips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/util/seg7_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/if/pc_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/if/if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/id/id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/id/id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/ex/ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/ex/ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/mem/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/mem/mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/id/id_type.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_type
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/hilo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/id/branch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/peripheral/flash_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_controller
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/peripheral/flash_controller.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/cp0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/mmu/mmu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/peripheral/serial_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/peripheral/vga_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/peripheral/ext_serial_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_serial_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/mmu/tlb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/mmu/tlb_lookup.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlb_lookup
WARNING: [VRFC 10-998] macro TLB_GET_ENTRY_LO1 redefined [/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/mmu/tlb_lookup.sv:17]
WARNING: [VRFC 10-998] macro TLB_GET_ENTRY_LO2 redefined [/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/mmu/tlb_lookup.sv:20]
WARNING: [VRFC 10-998] macro TLB_GET_ENTRY_HI redefined [/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/mmu/tlb_lookup.sv:23]
WARNING: [VRFC 10-998] macro TLB_GET_ENTRY_I redefined [/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/cpu/mmu/tlb_lookup.sv:26]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/peripheral/async.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/peripheral/bootrom_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bootrom_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/blk_mem_graphics/sim/blk_mem_graphics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_graphics
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/src/peripheral/usb_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/blk_mem_color/sim/blk_mem_color.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_color
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/testbench/peripheral/fake_sram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fake_sram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/testbench/top/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/testbench/top/fake_sram0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fake_sram0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/testbench/model/28F640P30.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented/testbench/model/sram_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp7/Uncommented_old_version/Uncommented_old_version.sim/sim_top/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
