Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne14.ecn.purdue.edu, pid 6190
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/bodytrack/butter_donut_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/bodytrack --router_map_file configs/topologies/paper_solutions/butter_donut_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/butter_donut_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f65e630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f6656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f66d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f6786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f6806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f60a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f6126a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f61b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f6256a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f62d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f6376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f63f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5c96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5d16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5db6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5e36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5ee6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5f66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5fe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5906a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f59a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5a36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5ae6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5b66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5bf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5486a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f55b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5636a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f56d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5756a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f57f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5876a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5196a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5236a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f52c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5356a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f53e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4d16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4d96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4e26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4eb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4f56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4fe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f5076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4906a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4996a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4a26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4ab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4b56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4be6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4c76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4506a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f46b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4736a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f47d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4856a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f40f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f963f4176a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f422390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f422dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f428860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f4332e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f433d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f43a7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f445240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f445c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3cb710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3d8198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3d8be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3de668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3e80f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3e8b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3ee5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3fa048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3faa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f404518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f404f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f38e9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f391470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f391eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f39d940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3a83c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3a8e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3b1898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3ba320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3bad68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3c07f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f34c278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f34ccc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f354748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f35f1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f35fc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3646a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f36f128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f36fb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3795f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f382080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f382ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f30b550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f30bf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f316a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f31e4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f31eef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f324978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f32f400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f32fe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f3368d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f341358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f341da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f2c9828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f2d22b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f2d2cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f2d9780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f2e6208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f2e6c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f2ed6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96403a5080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f96403a5b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f2fd5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f307048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f307a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f963f290518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f290e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f2970b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f2972e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f297518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f297748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f297978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f297ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f297dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f2a4048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f2a4278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f2a44a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f2a46d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f2a4908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f2a4b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f2a4d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f963f2a4f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f963f256eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f963f25f518>]
others(0)=[]
ingesting configs/topologies/nr_list/butter_donut_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/butter_donut_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 33496762329000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 33550608630500 because a thread reached the max instruction count
