Replace Part A1 antenna in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with antenna from RSL10_SchLib.SchLib
Replace Part C1 CapCer in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with CapCer from RSL10_SchLib.SchLib
Replace Part C2 CapCer in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with CapCer from RSL10_SchLib.SchLib
Replace Part C3 CapCer in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with CapCer from RSL10_SchLib.SchLib
Replace Part C4 CapCer in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with CapCer from RSL10_SchLib.SchLib
Replace Part C5 CapCer in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with CapCer from RSL10_SchLib.SchLib
Replace Part C6 CapCer in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with CapCer from RSL10_SchLib.SchLib
Replace Part C7 CapCer in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with CapCer from RSL10_SchLib.SchLib
Replace Part C8 CapCer in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with CapCer from RSL10_SchLib.SchLib
Replace Part C9 CapCer in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with CapCer from RSL10_SchLib.SchLib
Replace Part C10 CapCer in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with CapCer from RSL10_SchLib.SchLib
Replace Part C11 CapCer in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with CapCer from RSL10_SchLib.SchLib
Replace Part DA1 RSL10 in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with RSL10 from RSL10_SchLib.SchLib
Replace Part G1 XTAL48 in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with XTAL48 from RSL10_SchLib.SchLib
Replace Part L1 Ind in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with Ind from RSL10_SchLib.SchLib
Replace Part L2 Ind in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with Ind from RSL10_SchLib.SchLib
Replace Part L3 Ind in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with Ind from RSL10_SchLib.SchLib
Replace Part R1 Res in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with Res from RSL10_SchLib.SchLib
Replace Part R2 Res in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with Res from RSL10_SchLib.SchLib
Replace Part R3 Res in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with Res from RSL10_SchLib.SchLib
Replace Part R4 Res in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with Res from RSL10_SchLib.SchLib
Replace Part R5 Res in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with Res from RSL10_SchLib.SchLib
Replace Part R6 Res in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with Res from RSL10_SchLib.SchLib
Replace Part X1 PSL4 in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with PSL4 from RSL10_SchLib.SchLib
Replace Part X2 FFC8 in C:\Users\retin\Desktop\My_Git\RSL10\Altium\AntDig\AntDig\AntDig.SchDoc with FFC8 from RSL10_SchLib.SchLib
