/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell HVT periphery */
/*# Library Name   : ts1n28hpcphvtb32768x9m16sso (user specify : TS1N28HPCPHVTB32768X9M16SSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/10, 14:04:29										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcphvtb32768x9m16sso_tt1v85c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 85.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v85c" ) {
        process : 1 ;
        temperature : 85 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v85c ;
    default_max_transition : 0.363000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
        index_2 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_14_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 15 ;
    bit_from : 14 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_8_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 9 ;
    bit_from : 8 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPHVTB32768X9M16SSO ) {
    memory () {
        type : ram ;
        address_width : 15 ;
        word_width : 9 ;
    }
    area : 67339.494750 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002708 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "2.456840" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "117.051000" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "9.057335, 9.066235, 9.065435, 9.072835, 9.085335" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.679252, 0.679588, 0.673652, 0.665812, 1.134375" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "9.057335, 9.066235, 9.065435, 9.072835, 9.085335" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000959 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "1.030580" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "9.763720" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.909713, 0.914013, 0.918813, 0.925612, 0.946712" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.679252, 0.679588, 0.673652, 0.665812, 1.134375" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.909713, 0.914013, 0.918813, 0.925612, 0.946712" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_8_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[8:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.010500, 0.010500, 0.010500, 0.010500, 0.010500" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.007400, 0.007400, 0.007400, 0.007400, 0.007400" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "4.828409, 4.856209, 4.893609, 5.042209, 5.414709",\
              "4.834809, 4.862609, 4.900009, 5.048609, 5.421109",\
              "4.841809, 4.869609, 4.907009, 5.055609, 5.428109",\
              "4.854409, 4.882209, 4.919609, 5.068209, 5.440709",\
              "4.891009, 4.918809, 4.956209, 5.104809, 5.477309"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.012700, 0.021800, 0.034500, 0.096400, 0.247600" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "4.234249, 4.262049, 4.299449, 4.448049, 4.820549",\
              "4.240649, 4.268449, 4.305849, 4.454449, 4.826949",\
              "4.247649, 4.275449, 4.312849, 4.461449, 4.833949",\
              "4.260249, 4.288049, 4.325449, 4.474049, 4.846549",\
              "4.296849, 4.324649, 4.362049, 4.510649, 4.883149"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.011900, 0.021200, 0.034100, 0.095200, 0.244600" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.413228, 0.423938, 0.434557, 0.477218, 0.583958",\
              "0.416917, 0.427627, 0.438248, 0.480907, 0.587647",\
              "0.419527, 0.430237, 0.440858, 0.483517, 0.590257",\
              "0.421237, 0.431947, 0.442568, 0.485227, 0.591967",\
              "0.419888, 0.430598, 0.441217, 0.483878, 0.590618"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.413228, 0.423938, 0.434557, 0.477218, 0.583958",\
              "0.416917, 0.427627, 0.438248, 0.480907, 0.587647",\
              "0.419527, 0.430237, 0.440858, 0.483517, 0.590257",\
              "0.421237, 0.431947, 0.442568, 0.485227, 0.591967",\
              "0.419888, 0.430598, 0.441217, 0.483878, 0.590618"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.009500, 0.027700, 0.053000, 0.152600, 0.404100" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.009500, 0.027700, 0.053000, 0.152600, 0.404100" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.656142, 0.670290, 0.696426, 0.792978, 1.035762",\
              "0.659166, 0.673314, 0.699450, 0.796002, 1.038786",\
              "0.662622, 0.676770, 0.702906, 0.799458, 1.042242",\
              "0.665430, 0.679578, 0.705714, 0.802266, 1.045050",\
              "0.664782, 0.678930, 0.705066, 0.801618, 1.044402"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.012700, 0.047700, 0.096800, 0.289500, 0.764700" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.656142, 0.670290, 0.696426, 0.792978, 1.035762",\
              "0.659166, 0.673314, 0.699450, 0.796002, 1.038786",\
              "0.662622, 0.676770, 0.702906, 0.799458, 1.042242",\
              "0.665430, 0.679578, 0.705714, 0.802266, 1.045050",\
              "0.664782, 0.678930, 0.705066, 0.801618, 1.044402"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.012700, 0.047700, 0.096800, 0.289500, 0.764700" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.363000 ;
        capacitance : 0.046926 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.116054, 0.120086, 0.122550, 0.147500, 0.453750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.137057, 0.142993, 0.150161, 0.160913, 0.453750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.679252, 0.679588, 0.673652, 0.665812, 1.134375" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.679252, 0.679588, 0.673652, 0.665812, 1.134375" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "7.664050" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "8.021370" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.085900" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000888 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.051100" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.051500" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.113874, 0.120279, 0.126684, 0.135294, 0.154089",\
              "0.113979, 0.120384, 0.126789, 0.135399, 0.154194",\
              "0.113874, 0.120279, 0.126684, 0.135294, 0.154089",\
              "0.113874, 0.120279, 0.126684, 0.135294, 0.154089",\
              "0.113979, 0.120384, 0.126789, 0.135399, 0.154194"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.113874, 0.120279, 0.126684, 0.135294, 0.154089",\
              "0.113979, 0.120384, 0.126789, 0.135399, 0.154194",\
              "0.113874, 0.120279, 0.126684, 0.135294, 0.154089",\
              "0.113874, 0.120279, 0.126684, 0.135294, 0.154089",\
              "0.113979, 0.120384, 0.126789, 0.135399, 0.154194"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080001, 0.074171, 0.069001, 0.062731, 0.051401",\
              "0.084511, 0.078681, 0.073511, 0.067241, 0.055911",\
              "0.087371, 0.081541, 0.076371, 0.070101, 0.058771",\
              "0.090231, 0.084401, 0.079231, 0.072961, 0.061631",\
              "0.088471, 0.082641, 0.077471, 0.071201, 0.059871"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080001, 0.074171, 0.069001, 0.062731, 0.051401",\
              "0.084511, 0.078681, 0.073511, 0.067241, 0.055911",\
              "0.087371, 0.081541, 0.076371, 0.070101, 0.058771",\
              "0.090231, 0.084401, 0.079231, 0.072961, 0.061631",\
              "0.088471, 0.082641, 0.077471, 0.071201, 0.059871"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001101 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.022700" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.025100" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.063416, 0.068771, 0.073916, 0.080006, 0.094181",\
              "0.063311, 0.068666, 0.073811, 0.079901, 0.094076",\
              "0.063311, 0.068666, 0.073811, 0.079901, 0.094076",\
              "0.063206, 0.068561, 0.073706, 0.079796, 0.093971",\
              "0.063311, 0.068666, 0.073811, 0.079901, 0.094076"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.063416, 0.068771, 0.073916, 0.080006, 0.094181",\
              "0.063311, 0.068666, 0.073811, 0.079901, 0.094076",\
              "0.063311, 0.068666, 0.073811, 0.079901, 0.094076",\
              "0.063206, 0.068561, 0.073706, 0.079796, 0.093971",\
              "0.063311, 0.068666, 0.073811, 0.079901, 0.094076"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082846, 0.078116, 0.074156, 0.069976, 0.062496",\
              "0.087466, 0.082736, 0.078776, 0.074596, 0.067116",\
              "0.090216, 0.085486, 0.081526, 0.077346, 0.069866",\
              "0.093076, 0.088346, 0.084386, 0.080206, 0.072726",\
              "0.091316, 0.086586, 0.082626, 0.078446, 0.070966"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082846, 0.078116, 0.074156, 0.069976, 0.062496",\
              "0.087466, 0.082736, 0.078776, 0.074596, 0.067116",\
              "0.090216, 0.085486, 0.081526, 0.077346, 0.069866",\
              "0.093076, 0.088346, 0.084386, 0.080206, 0.072726",\
              "0.091316, 0.086586, 0.082626, 0.078446, 0.070966"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_14_to_0 ;
        direction : input ;
        capacitance : 0.000831 ;
        pin ( A[14:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.010200" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.012400" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.084792, 0.090357, 0.095292, 0.102327, 0.118497",\
              "0.084792, 0.090357, 0.095292, 0.102327, 0.118497",\
              "0.084792, 0.090357, 0.095292, 0.102327, 0.118497",\
              "0.084792, 0.090357, 0.095292, 0.102327, 0.118497",\
              "0.084897, 0.090462, 0.095397, 0.102432, 0.118602"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.084792, 0.090357, 0.095292, 0.102327, 0.118497",\
              "0.084792, 0.090357, 0.095292, 0.102327, 0.118497",\
              "0.084792, 0.090357, 0.095292, 0.102327, 0.118497",\
              "0.084792, 0.090357, 0.095292, 0.102327, 0.118497",\
              "0.084897, 0.090462, 0.095397, 0.102432, 0.118602"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.084370, 0.081290, 0.079200, 0.077330, 0.078100",\
              "0.088990, 0.085910, 0.083820, 0.081950, 0.082720",\
              "0.091850, 0.088770, 0.086680, 0.084810, 0.085580",\
              "0.094710, 0.091630, 0.089540, 0.087670, 0.088440",\
              "0.092840, 0.089760, 0.087670, 0.085800, 0.086570"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.084370, 0.081290, 0.079200, 0.077330, 0.078100",\
              "0.088990, 0.085910, 0.083820, 0.081950, 0.082720",\
              "0.091850, 0.088770, 0.086680, 0.084810, 0.085580",\
              "0.094710, 0.091630, 0.089540, 0.087670, 0.088440",\
              "0.092840, 0.089760, 0.087670, 0.085800, 0.086570"\
               ) ;
            }
        }
    }
    bus ( D ) {
        bus_type : Q_bus_8_to_0 ;
        direction : input ;
        capacitance : 0.000913 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[8:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.011400" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.012800" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.063706, 0.068881, 0.073711, 0.081071, 0.097976",\
              "0.057956, 0.063131, 0.067961, 0.075321, 0.092226",\
              "0.050251, 0.055426, 0.060256, 0.067616, 0.084521",\
              "0.039096, 0.044271, 0.049101, 0.056461, 0.073366",\
              "0.031500, 0.031500, 0.031500, 0.038521, 0.055426"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.063706, 0.068881, 0.073711, 0.081071, 0.097976",\
              "0.057956, 0.063131, 0.067961, 0.075321, 0.092226",\
              "0.050251, 0.055426, 0.060256, 0.067616, 0.084521",\
              "0.039096, 0.044271, 0.049101, 0.056461, 0.073366",\
              "0.031500, 0.031500, 0.031500, 0.038521, 0.055426"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.070693, 0.065403, 0.060918, 0.054823, 0.042288",\
              "0.076673, 0.071383, 0.066898, 0.060803, 0.048268",\
              "0.084493, 0.079203, 0.074718, 0.068623, 0.056088",\
              "0.096338, 0.091048, 0.086563, 0.080468, 0.067933",\
              "0.115428, 0.110138, 0.105653, 0.099558, 0.087023"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.070693, 0.065403, 0.060918, 0.054823, 0.042288",\
              "0.076673, 0.071383, 0.066898, 0.060803, 0.048268",\
              "0.084493, 0.079203, 0.074718, 0.068623, 0.056088",\
              "0.096338, 0.091048, 0.086563, 0.080468, 0.067933",\
              "0.115428, 0.110138, 0.105653, 0.099558, 0.087023"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 46.162300 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 367.685000 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 429.761000 ;
    }
}
}
