{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700455980427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700455980428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 22:53:00 2023 " "Processing started: Sun Nov 19 22:53:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700455980428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700455980428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Filtro-de-imagenes -c Filtro-de-imagenes " "Command: quartus_sta Filtro-de-imagenes -c Filtro-de-imagenes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700455980428 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700455980526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700455981104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700455981104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455981139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455981139 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1700455981607 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Filtro-de-imagenes.sdc " "Synopsys Design Constraints File file not found: 'Filtro-de-imagenes.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700455981663 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455981664 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " "create_clock -period 1.000 -name video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700455981675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700455981675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name topRam:topR\|hhclock:hhclock\|seconds topRam:topR\|hhclock:hhclock\|seconds " "create_clock -period 1.000 -name topRam:topR\|hhclock:hhclock\|seconds topRam:topR\|hhclock:hhclock\|seconds" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700455981675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name btn\[0\] btn\[0\] " "create_clock -period 1.000 -name btn\[0\] btn\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700455981675 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700455981675 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700455981690 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700455981690 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700455981697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700455981707 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700455981709 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700455981717 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700455981835 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700455981835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.269 " "Worst-case setup slack is -5.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.269            -200.397 clk  " "   -5.269            -200.397 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.139          -11751.089 topRam:topR\|hhclock:hhclock\|seconds  " "   -5.139          -11751.089 topRam:topR\|hhclock:hhclock\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.083              -8.127 btn\[0\]  " "   -4.083              -8.127 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.957             -91.146 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -1.957             -91.146 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455981837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.238 " "Worst-case hold slack is 0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 clk  " "    0.238               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 topRam:topR\|hhclock:hhclock\|seconds  " "    0.277               0.000 topRam:topR\|hhclock:hhclock\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "    0.285               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.470               0.000 btn\[0\]  " "    1.470               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455981849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700455981881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700455981884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25715.356 topRam:topR\|hhclock:hhclock\|seconds  " "   -2.174          -25715.356 topRam:topR\|hhclock:hhclock\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.517             -41.824 clk  " "   -0.517             -41.824 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494             -41.470 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -0.494             -41.470 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.200              -0.664 btn\[0\]  " "   -0.200              -0.664 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455981889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455981889 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700455981961 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700455981990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700455983645 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700455983786 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700455983786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700455983796 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700455983827 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700455983827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.313 " "Worst-case setup slack is -5.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.313            -196.919 clk  " "   -5.313            -196.919 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.954          -11139.451 topRam:topR\|hhclock:hhclock\|seconds  " "   -4.954          -11139.451 topRam:topR\|hhclock:hhclock\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.073              -8.070 btn\[0\]  " "   -4.073              -8.070 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.926             -89.504 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -1.926             -89.504 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455983829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.223 " "Worst-case hold slack is 0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 clk  " "    0.223               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 topRam:topR\|hhclock:hhclock\|seconds  " "    0.239               0.000 topRam:topR\|hhclock:hhclock\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "    0.287               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.329               0.000 btn\[0\]  " "    1.329               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455983839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700455983845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700455983857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25743.484 topRam:topR\|hhclock:hhclock\|seconds  " "   -2.174          -25743.484 topRam:topR\|hhclock:hhclock\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.526             -45.006 clk  " "   -0.526             -45.006 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.506             -42.252 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -0.506             -42.252 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194              -0.590 btn\[0\]  " "   -0.194              -0.590 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455983862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455983862 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700455983933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700455984073 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700455985598 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700455985745 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700455985745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700455985761 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700455985772 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700455985772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.396 " "Worst-case setup slack is -3.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.396           -7270.700 topRam:topR\|hhclock:hhclock\|seconds  " "   -3.396           -7270.700 topRam:topR\|hhclock:hhclock\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.132             -84.558 clk  " "   -3.132             -84.558 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.354              -4.653 btn\[0\]  " "   -2.354              -4.653 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.905             -38.536 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -0.905             -38.536 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455985774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "    0.098               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 topRam:topR\|hhclock:hhclock\|seconds  " "    0.120               0.000 topRam:topR\|hhclock:hhclock\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 clk  " "    0.133               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780               0.000 btn\[0\]  " "    0.780               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455985786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700455985792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700455985795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25636.318 topRam:topR\|hhclock:hhclock\|seconds  " "   -2.174          -25636.318 topRam:topR\|hhclock:hhclock\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.503              -8.124 clk  " "   -0.503              -8.124 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350              -1.686 btn\[0\]  " "   -0.350              -1.686 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.229              -9.996 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -0.229              -9.996 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455985803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455985803 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700455985877 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700455986082 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700455986082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700455986092 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700455986102 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700455986102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.144 " "Worst-case setup slack is -3.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.144           -6598.495 topRam:topR\|hhclock:hhclock\|seconds  " "   -3.144           -6598.495 topRam:topR\|hhclock:hhclock\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.817             -73.086 clk  " "   -2.817             -73.086 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.990              -3.952 btn\[0\]  " "   -1.990              -3.952 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.781             -33.620 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -0.781             -33.620 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455986104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "    0.085               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 topRam:topR\|hhclock:hhclock\|seconds  " "    0.122               0.000 topRam:topR\|hhclock:hhclock\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk  " "    0.125               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 btn\[0\]  " "    0.640               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455986114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700455986119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700455986122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25602.462 topRam:topR\|hhclock:hhclock\|seconds  " "   -2.174          -25602.462 topRam:topR\|hhclock:hhclock\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494              -7.892 clk  " "   -0.494              -7.892 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -1.472 btn\[0\]  " "   -0.306              -1.472 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188              -8.280 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -0.188              -8.280 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700455986128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700455986128 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700455987730 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700455987743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5239 " "Peak virtual memory: 5239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700455987812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 22:53:07 2023 " "Processing ended: Sun Nov 19 22:53:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700455987812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700455987812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700455987812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700455987812 ""}
