
# Program: Catapult Ultra Synthesis
# Version: 10.5c/896140
#    File: Nlview netlist

module new "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-2 -attr oid 1 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-3 -attr oid 2 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-4 -attr oid 3 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wten}
load port {run:rsci.biwt} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-5 -attr oid 4 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load port {run:rsci.bdwt} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-6 -attr oid 5 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-7 -attr oid 6 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-8 -attr oid 7 -attr vt d
load net {run:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-9 -attr oid 8 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-10 -attr oid 9 -attr vt d
load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-11 -attr oid 10 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-12 -attr oid 11 -attr vt d
load net {run:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-13 -attr oid 12 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-14 -attr oid 13 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load net {run:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-15 -attr oid 14 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-16 -attr oid 15 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:and" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-17 -attr oid 16 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {run:rsci.oswt} -pin  "if:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {core.wen} -pin  "if:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wen}
load net {run:rsci.bdwt} -pin  "if:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:not" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-18 -attr oid 17 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "if:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wten}
load net {if:not.itm} -pin  "if:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not.itm}
load inst "if:and#2" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-19 -attr oid 18 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {if:not.itm} -pin  "if:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not.itm}
load net {run:rsci.oswt} -pin  "if:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {run:rsci.biwt} -pin  "if:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-20 -attr oid 19 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-21 -attr oid 20 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/rst}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-22 -attr oid 21 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load port {run:rsci.ivld} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-23 -attr oid 22 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load port {run:rsci.biwt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-24 -attr oid 23 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load port {run:rsci.bdwt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-25 -attr oid 24 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-26 -attr oid 25 -attr vt d
load net {clk} -port {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-27 -attr oid 26 -attr vt d
load net {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-28 -attr oid 27 -attr vt d
load net {rst} -port {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-29 -attr oid 28 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-30 -attr oid 29 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-31 -attr oid 30 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-32 -attr oid 31 -attr vt d
load net {run:rsci.ivld} -port {run:rsci.ivld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-33 -attr oid 32 -attr vt d
load net {run:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-34 -attr oid 33 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-35 -attr oid 34 -attr vt d
load net {run:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-36 -attr oid 35 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-37 -attr oid 36 -attr vt d
load inst "if:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-38 -attr oid 37 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {run:rsci.bcwt} -pin  "if:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.biwt} -pin  "if:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {if:nor#1.itm} -pin  "if:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1.itm}
load inst "if:nor" "nor(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-39 -attr oid 38 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {if:nor#1.itm} -pin  "if:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1.itm}
load net {run:rsci.bdwt} -pin  "if:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load net {if:nor.itm} -pin  "if:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor.itm}
load inst "reg(run:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-40 -attr oid 39 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor.itm} -pin  "reg(run:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor.itm}
load net {GND} -pin  "reg(run:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/0#1}
load net {clk} -pin  "reg(run:rsci.bcwt)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-41 -attr oid 40 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load net {rst} -pin  "reg(run:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/rst}
load net {run:rsci.bcwt} -pin  "reg(run:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load inst "reg(run:rsci.ivld.bfwt)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-42 -attr oid 41 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {run:rsci.ivld} -pin  "reg(run:rsci.ivld.bfwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {clk} -pin  "reg(run:rsci.ivld.bfwt)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-43 -attr oid 42 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load net {run:rsci.biwt} -pin  "reg(run:rsci.ivld.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {run:rsci.ivld.bfwt} -pin  "reg(run:rsci.ivld.bfwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load inst "if:mux#1" "mux(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-44 -attr oid 43 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:mux#1} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {run:rsci.ivld} -pin  "if:mux#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {run:rsci.ivld.bfwt} -pin  "if:mux#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load net {run:rsci.bcwt} -pin  "if:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.ivld.mxwt} -pin  "if:mux#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" \
 -symlib {27b9b454-9e0a-4fc1-8160-00725ba97864-11 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v13} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-46 -attr oid 44 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-47 -attr oid 45 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-48 -attr oid 46 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-49 -attr oid 47 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-50 -attr oid 48 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-51 -attr oid 49 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-52 -attr oid 50 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wten}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-53 -attr oid 51 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load symbol "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(12)" EXT boxcolor 0 \
     port {vld} input \
     port {rdy} output \
     port {ivld} output \
     port {irdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.biwt} output \
     port {run:rsci.bdwt} output \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsci.ivld.mxwt} output \
     port {run:rsci.ivld} input \
     port {run:rsci.biwt} input \
     port {run:rsci.bdwt} input \

load net {run:rsci.ivld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-54 -attr oid 52 -attr vt d
load net {run:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-55 -attr oid 53 -attr vt d
load net {run:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-56 -attr oid 54 -attr vt d
load net {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-57 -attr oid 55 -attr vt d
load net {clk} -port {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-58 -attr oid 56 -attr vt d
load net {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-59 -attr oid 57 -attr vt d
load net {rst} -port {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-60 -attr oid 58 -attr vt d
load net {run:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-61 -attr oid 59 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-62 -attr oid 60 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-63 -attr oid 61 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-64 -attr oid 62 -attr vt d
load net {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-65 -attr oid 63 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-66 -attr oid 64 -attr vt d
load net {run:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-67 -attr oid 65 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-68 -attr oid 66 -attr vt d
load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-69 -attr oid 67 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-70 -attr oid 68 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-71 -attr oid 69 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-72 -attr oid 70 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-73 -attr oid 71 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst} -attr area 2.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-74 -attr oid 72 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wen}
load net {run:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-75 -attr oid 73 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.oswt}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-76 -attr oid 74 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wten}
load net {run:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-77 -attr oid 75 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-78 -attr oid 76 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.bdwt}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-79 -attr oid 77 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst} -attr area 3.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-80 -attr oid 78 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-81 -attr oid 79 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/rst}
load net {run:rsci.ivld.mxwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld.mxwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-82 -attr oid 80 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-83 -attr oid 81 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-84 -attr oid 82 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-85 -attr oid 83 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.bdwt}
load inst "run:rsci" "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(12)" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-86 -attr oid 84 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci} -attr qmod "ccs_ioport.ccs_sync_in_wait(12)"
load net {run:rsc.vld} -pin  "run:rsci" {vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-87 -attr oid 85 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.vld}
load net {run:rsc.rdy} -pin  "run:rsci" {rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-88 -attr oid 86 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load net {run:rsci.ivld} -pin  "run:rsci" {ivld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-89 -attr oid 87 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "run:rsci" {irdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-90 -attr oid 88 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {ensig.cgo_iro} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-91 -attr oid 89 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro}
load port {ensig.cgo_iro#1} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-92 -attr oid 90 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro#1}
load port {core.wen} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-93 -attr oid 91 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load port {ensig.cgo} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-94 -attr oid 92 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo}
load port {mult():cmp.ccs_ccore_en} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-95 -attr oid 93 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/mult():cmp.ccs_ccore_en}
load port {ensig.cgo#1} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-96 -attr oid 94 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo#1}
load port {modulo_sub():cmp.ccs_ccore_en} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-97 -attr oid 95 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en}
load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {ensig.cgo_iro} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-98 -attr oid 96 -attr vt d
load net {ensig.cgo_iro} -port {ensig.cgo_iro} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-99 -attr oid 97 -attr vt d
load net {ensig.cgo_iro#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-100 -attr oid 98 -attr vt d
load net {ensig.cgo_iro#1} -port {ensig.cgo_iro#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-101 -attr oid 99 -attr vt d
load net {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-102 -attr oid 100 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-103 -attr oid 101 -attr vt d
load net {ensig.cgo} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-104 -attr oid 102 -attr vt d
load net {ensig.cgo} -port {ensig.cgo} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-105 -attr oid 103 -attr vt d
load net {mult():cmp.ccs_ccore_en} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-106 -attr oid 104 -attr vt d
load net {mult():cmp.ccs_ccore_en} -port {mult():cmp.ccs_ccore_en} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-107 -attr oid 105 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/mult():cmp.ccs_ccore_en}
load net {ensig.cgo#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-108 -attr oid 106 -attr vt d
load net {ensig.cgo#1} -port {ensig.cgo#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-109 -attr oid 107 -attr vt d
load net {modulo_sub():cmp.ccs_ccore_en} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-110 -attr oid 108 -attr vt d
load net {modulo_sub():cmp.ccs_ccore_en} -port {modulo_sub():cmp.ccs_ccore_en} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-111 -attr oid 109 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en}
load inst "VEC_LOOP:or#4" "or(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-112 -attr oid 110 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {ensig.cgo} -pin  "VEC_LOOP:or#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo}
load net {ensig.cgo_iro} -pin  "VEC_LOOP:or#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro}
load net {VEC_LOOP:or#4.itm} -pin  "VEC_LOOP:or#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#4.itm}
load inst "VEC_LOOP:and#15" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-113 -attr oid 111 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#15} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and#15" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load net {VEC_LOOP:or#4.itm} -pin  "VEC_LOOP:and#15" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#4.itm}
load net {mult():cmp.ccs_ccore_en} -pin  "VEC_LOOP:and#15" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/mult():cmp.ccs_ccore_en}
load inst "VEC_LOOP:or#5" "or(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-114 -attr oid 112 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#5} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {ensig.cgo#1} -pin  "VEC_LOOP:or#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo#1}
load net {ensig.cgo_iro#1} -pin  "VEC_LOOP:or#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro#1}
load net {VEC_LOOP:or#5.itm} -pin  "VEC_LOOP:or#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#5.itm}
load inst "VEC_LOOP:and#16" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-115 -attr oid 113 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#16} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and#16" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load net {VEC_LOOP:or#5.itm} -pin  "VEC_LOOP:and#16" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#5.itm}
load net {modulo_sub():cmp.ccs_ccore_en} -pin  "VEC_LOOP:and#16" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-116 -attr oid 114 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/core.wen}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-117 -attr oid 115 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-118 -attr oid 116 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load port {vec:rsci.biwt} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-119 -attr oid 117 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load port {vec:rsci.bdwt} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-120 -attr oid 118 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load port {vec:rsci.bcwt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-121 -attr oid 119 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bcwt}
load port {vec:rsci.m_re.core.sct} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-122 -attr oid 120 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.m_re.core.sct}
load port {vec:rsci.biwt#1} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-123 -attr oid 121 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-124 -attr oid 122 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load port {vec:rsci.bcwt#1} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-125 -attr oid 123 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bcwt#1}
load port {vec:rsci.m_we.core.sct} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-126 -attr oid 124 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.m_we.core.sct}
load port {vec:rsci.m_wrdy} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-127 -attr oid 125 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.m_wrdy}
load port {vec:rsci.m_rrdy} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-128 -attr oid 126 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.m_rrdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-129 -attr oid 127 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-130 -attr oid 128 -attr vt d
load net {vec:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-131 -attr oid 129 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-132 -attr oid 130 -attr vt d
load net {vec:rsci.oswt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-133 -attr oid 131 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-134 -attr oid 132 -attr vt d
load net {vec:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-135 -attr oid 133 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-136 -attr oid 134 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load net {vec:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-137 -attr oid 135 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-138 -attr oid 136 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load net {vec:rsci.bcwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-139 -attr oid 137 -attr vt d
load net {vec:rsci.bcwt} -port {vec:rsci.bcwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-140 -attr oid 138 -attr vt d
load net {vec:rsci.m_re.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-141 -attr oid 139 -attr vt d
load net {vec:rsci.ogwt} -port {vec:rsci.m_re.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-142 -attr oid 140 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.m_re.core.sct}
load net {vec:rsci.biwt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-143 -attr oid 141 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-144 -attr oid 142 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-145 -attr oid 143 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-146 -attr oid 144 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load net {vec:rsci.bcwt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-147 -attr oid 145 -attr vt d
load net {vec:rsci.bcwt#1} -port {vec:rsci.bcwt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-148 -attr oid 146 -attr vt d
load net {vec:rsci.m_we.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-149 -attr oid 147 -attr vt d
load net {vec:rsci.ogwt#1} -port {vec:rsci.m_we.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-150 -attr oid 148 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.m_we.core.sct}
load net {vec:rsci.m_wrdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-151 -attr oid 149 -attr vt d
load net {vec:rsci.m_wrdy} -port {vec:rsci.m_wrdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-152 -attr oid 150 -attr vt d
load net {vec:rsci.m_rrdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-153 -attr oid 151 -attr vt d
load net {vec:rsci.m_rrdy} -port {vec:rsci.m_rrdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-154 -attr oid 152 -attr vt d
load inst "VEC_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-155 -attr oid 153 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/VEC_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.oswt} -pin  "VEC_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {core.wen} -pin  "VEC_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt} -pin  "VEC_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load inst "VEC_LOOP:and#1" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-156 -attr oid 154 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/VEC_LOOP:and#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.ogwt} -pin  "VEC_LOOP:and#1" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.ogwt}
load net {vec:rsci.m_rrdy} -pin  "VEC_LOOP:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.m_rrdy}
load net {vec:rsci.biwt} -pin  "VEC_LOOP:and#1" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load inst "VEC_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-157 -attr oid 155 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {vec:rsci.bcwt} -pin  "VEC_LOOP:not#1" {A(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bcwt}
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:not#1" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1.itm}
load inst "VEC_LOOP:and#3" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-158 -attr oid 156 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/VEC_LOOP:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.oswt} -pin  "VEC_LOOP:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:and#3" {A1(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1.itm}
load net {vec:rsci.ogwt} -pin  "VEC_LOOP:and#3" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.ogwt}
load inst "VEC_LOOP:and#5" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-159 -attr oid 157 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/VEC_LOOP:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {core.wen} -pin  "VEC_LOOP:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt#2} -pin  "VEC_LOOP:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load inst "VEC_LOOP:and#6" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-160 -attr oid 158 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/VEC_LOOP:and#6} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.ogwt#1} -pin  "VEC_LOOP:and#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.ogwt#1}
load net {vec:rsci.m_wrdy} -pin  "VEC_LOOP:and#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.m_wrdy}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:and#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load inst "VEC_LOOP:not#4" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-161 -attr oid 159 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/VEC_LOOP:not#4} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:not#4" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bcwt#1}
load net {VEC_LOOP:not#4.itm} -pin  "VEC_LOOP:not#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/VEC_LOOP:not#4.itm}
load inst "VEC_LOOP:and#8" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-162 -attr oid 160 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/VEC_LOOP:and#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {VEC_LOOP:not#4.itm} -pin  "VEC_LOOP:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/VEC_LOOP:not#4.itm}
load net {vec:rsci.ogwt#1} -pin  "VEC_LOOP:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.ogwt#1}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-163 -attr oid 161 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-164 -attr oid 162 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/rst}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-165 -attr oid 163 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.oswt}
load port {vec:rsci.wen_comp} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-166 -attr oid 164 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-167 -attr oid 165 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.oswt#1}
load port {vec:rsci.wen_comp#1} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-168 -attr oid 166 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp#1}
load portBus vec:rsci.m_waddr.core(9:0) input 10 {vec:rsci.m_waddr.core(9)} {vec:rsci.m_waddr.core(8)} {vec:rsci.m_waddr.core(7)} {vec:rsci.m_waddr.core(6)} {vec:rsci.m_waddr.core(5)} {vec:rsci.m_waddr.core(4)} {vec:rsci.m_waddr.core(3)} {vec:rsci.m_waddr.core(2)} {vec:rsci.m_waddr.core(1)} {vec:rsci.m_waddr.core(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-169 -attr oid 167 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr.core}
load portBus vec:rsci.m_raddr.core(9:0) input 10 {vec:rsci.m_raddr.core(9)} {vec:rsci.m_raddr.core(8)} {vec:rsci.m_raddr.core(7)} {vec:rsci.m_raddr.core(6)} {vec:rsci.m_raddr.core(5)} {vec:rsci.m_raddr.core(4)} {vec:rsci.m_raddr.core(3)} {vec:rsci.m_raddr.core(2)} {vec:rsci.m_raddr.core(1)} {vec:rsci.m_raddr.core(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-170 -attr oid 168 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr.core}
load portBus vec:rsci.m_din.mxwt(31:0) output 32 {vec:rsci.m_din.mxwt(31)} {vec:rsci.m_din.mxwt(30)} {vec:rsci.m_din.mxwt(29)} {vec:rsci.m_din.mxwt(28)} {vec:rsci.m_din.mxwt(27)} {vec:rsci.m_din.mxwt(26)} {vec:rsci.m_din.mxwt(25)} {vec:rsci.m_din.mxwt(24)} {vec:rsci.m_din.mxwt(23)} {vec:rsci.m_din.mxwt(22)} {vec:rsci.m_din.mxwt(21)} {vec:rsci.m_din.mxwt(20)} {vec:rsci.m_din.mxwt(19)} {vec:rsci.m_din.mxwt(18)} {vec:rsci.m_din.mxwt(17)} {vec:rsci.m_din.mxwt(16)} {vec:rsci.m_din.mxwt(15)} {vec:rsci.m_din.mxwt(14)} {vec:rsci.m_din.mxwt(13)} {vec:rsci.m_din.mxwt(12)} {vec:rsci.m_din.mxwt(11)} {vec:rsci.m_din.mxwt(10)} {vec:rsci.m_din.mxwt(9)} {vec:rsci.m_din.mxwt(8)} {vec:rsci.m_din.mxwt(7)} {vec:rsci.m_din.mxwt(6)} {vec:rsci.m_din.mxwt(5)} {vec:rsci.m_din.mxwt(4)} {vec:rsci.m_din.mxwt(3)} {vec:rsci.m_din.mxwt(2)} {vec:rsci.m_din.mxwt(1)} {vec:rsci.m_din.mxwt(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-171 -attr oid 169 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load portBus vec:rsci.m_dout.core(31:0) input 32 {vec:rsci.m_dout.core(31)} {vec:rsci.m_dout.core(30)} {vec:rsci.m_dout.core(29)} {vec:rsci.m_dout.core(28)} {vec:rsci.m_dout.core(27)} {vec:rsci.m_dout.core(26)} {vec:rsci.m_dout.core(25)} {vec:rsci.m_dout.core(24)} {vec:rsci.m_dout.core(23)} {vec:rsci.m_dout.core(22)} {vec:rsci.m_dout.core(21)} {vec:rsci.m_dout.core(20)} {vec:rsci.m_dout.core(19)} {vec:rsci.m_dout.core(18)} {vec:rsci.m_dout.core(17)} {vec:rsci.m_dout.core(16)} {vec:rsci.m_dout.core(15)} {vec:rsci.m_dout.core(14)} {vec:rsci.m_dout.core(13)} {vec:rsci.m_dout.core(12)} {vec:rsci.m_dout.core(11)} {vec:rsci.m_dout.core(10)} {vec:rsci.m_dout.core(9)} {vec:rsci.m_dout.core(8)} {vec:rsci.m_dout.core(7)} {vec:rsci.m_dout.core(6)} {vec:rsci.m_dout.core(5)} {vec:rsci.m_dout.core(4)} {vec:rsci.m_dout.core(3)} {vec:rsci.m_dout.core(2)} {vec:rsci.m_dout.core(1)} {vec:rsci.m_dout.core(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-172 -attr oid 170 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load port {vec:rsci.biwt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-173 -attr oid 171 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt}
load port {vec:rsci.bdwt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-174 -attr oid 172 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load port {vec:rsci.bcwt} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-175 -attr oid 173 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load port {vec:rsci.biwt#1} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-176 -attr oid 174 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-177 -attr oid 175 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load port {vec:rsci.bcwt#1} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-178 -attr oid 176 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load portBus vec:rsci.m_waddr(9:0) output 10 {vec:rsci.m_waddr(9)} {vec:rsci.m_waddr(8)} {vec:rsci.m_waddr(7)} {vec:rsci.m_waddr(6)} {vec:rsci.m_waddr(5)} {vec:rsci.m_waddr(4)} {vec:rsci.m_waddr(3)} {vec:rsci.m_waddr(2)} {vec:rsci.m_waddr(1)} {vec:rsci.m_waddr(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-179 -attr oid 177 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load port {vec:rsci.m_waddr.core.sct} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-180 -attr oid 178 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr.core.sct}
load portBus vec:rsci.m_raddr(9:0) output 10 {vec:rsci.m_raddr(9)} {vec:rsci.m_raddr(8)} {vec:rsci.m_raddr(7)} {vec:rsci.m_raddr(6)} {vec:rsci.m_raddr(5)} {vec:rsci.m_raddr(4)} {vec:rsci.m_raddr(3)} {vec:rsci.m_raddr(2)} {vec:rsci.m_raddr(1)} {vec:rsci.m_raddr(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-181 -attr oid 179 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load port {vec:rsci.m_raddr.core.sct} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-182 -attr oid 180 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr.core.sct}
load portBus vec:rsci.m_din(31:0) input 32 {vec:rsci.m_din(31)} {vec:rsci.m_din(30)} {vec:rsci.m_din(29)} {vec:rsci.m_din(28)} {vec:rsci.m_din(27)} {vec:rsci.m_din(26)} {vec:rsci.m_din(25)} {vec:rsci.m_din(24)} {vec:rsci.m_din(23)} {vec:rsci.m_din(22)} {vec:rsci.m_din(21)} {vec:rsci.m_din(20)} {vec:rsci.m_din(19)} {vec:rsci.m_din(18)} {vec:rsci.m_din(17)} {vec:rsci.m_din(16)} {vec:rsci.m_din(15)} {vec:rsci.m_din(14)} {vec:rsci.m_din(13)} {vec:rsci.m_din(12)} {vec:rsci.m_din(11)} {vec:rsci.m_din(10)} {vec:rsci.m_din(9)} {vec:rsci.m_din(8)} {vec:rsci.m_din(7)} {vec:rsci.m_din(6)} {vec:rsci.m_din(5)} {vec:rsci.m_din(4)} {vec:rsci.m_din(3)} {vec:rsci.m_din(2)} {vec:rsci.m_din(1)} {vec:rsci.m_din(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-183 -attr oid 181 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load portBus vec:rsci.m_dout(31:0) output 32 {vec:rsci.m_dout(31)} {vec:rsci.m_dout(30)} {vec:rsci.m_dout(29)} {vec:rsci.m_dout(28)} {vec:rsci.m_dout(27)} {vec:rsci.m_dout(26)} {vec:rsci.m_dout(25)} {vec:rsci.m_dout(24)} {vec:rsci.m_dout(23)} {vec:rsci.m_dout(22)} {vec:rsci.m_dout(21)} {vec:rsci.m_dout(20)} {vec:rsci.m_dout(19)} {vec:rsci.m_dout(18)} {vec:rsci.m_dout(17)} {vec:rsci.m_dout(16)} {vec:rsci.m_dout(15)} {vec:rsci.m_dout(14)} {vec:rsci.m_dout(13)} {vec:rsci.m_dout(12)} {vec:rsci.m_dout(11)} {vec:rsci.m_dout(10)} {vec:rsci.m_dout(9)} {vec:rsci.m_dout(8)} {vec:rsci.m_dout(7)} {vec:rsci.m_dout(6)} {vec:rsci.m_dout(5)} {vec:rsci.m_dout(4)} {vec:rsci.m_dout(3)} {vec:rsci.m_dout(2)} {vec:rsci.m_dout(1)} {vec:rsci.m_dout(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-184 -attr oid 182 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,32)" "INTERFACE" AND boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {vec:rsci.m_din.bfwt(0)} -attr vt d
load net {vec:rsci.m_din.bfwt(1)} -attr vt d
load net {vec:rsci.m_din.bfwt(2)} -attr vt d
load net {vec:rsci.m_din.bfwt(3)} -attr vt d
load net {vec:rsci.m_din.bfwt(4)} -attr vt d
load net {vec:rsci.m_din.bfwt(5)} -attr vt d
load net {vec:rsci.m_din.bfwt(6)} -attr vt d
load net {vec:rsci.m_din.bfwt(7)} -attr vt d
load net {vec:rsci.m_din.bfwt(8)} -attr vt d
load net {vec:rsci.m_din.bfwt(9)} -attr vt d
load net {vec:rsci.m_din.bfwt(10)} -attr vt d
load net {vec:rsci.m_din.bfwt(11)} -attr vt d
load net {vec:rsci.m_din.bfwt(12)} -attr vt d
load net {vec:rsci.m_din.bfwt(13)} -attr vt d
load net {vec:rsci.m_din.bfwt(14)} -attr vt d
load net {vec:rsci.m_din.bfwt(15)} -attr vt d
load net {vec:rsci.m_din.bfwt(16)} -attr vt d
load net {vec:rsci.m_din.bfwt(17)} -attr vt d
load net {vec:rsci.m_din.bfwt(18)} -attr vt d
load net {vec:rsci.m_din.bfwt(19)} -attr vt d
load net {vec:rsci.m_din.bfwt(20)} -attr vt d
load net {vec:rsci.m_din.bfwt(21)} -attr vt d
load net {vec:rsci.m_din.bfwt(22)} -attr vt d
load net {vec:rsci.m_din.bfwt(23)} -attr vt d
load net {vec:rsci.m_din.bfwt(24)} -attr vt d
load net {vec:rsci.m_din.bfwt(25)} -attr vt d
load net {vec:rsci.m_din.bfwt(26)} -attr vt d
load net {vec:rsci.m_din.bfwt(27)} -attr vt d
load net {vec:rsci.m_din.bfwt(28)} -attr vt d
load net {vec:rsci.m_din.bfwt(29)} -attr vt d
load net {vec:rsci.m_din.bfwt(30)} -attr vt d
load net {vec:rsci.m_din.bfwt(31)} -attr vt d
load netBundle {vec:rsci.m_din.bfwt} 32 {vec:rsci.m_din.bfwt(0)} {vec:rsci.m_din.bfwt(1)} {vec:rsci.m_din.bfwt(2)} {vec:rsci.m_din.bfwt(3)} {vec:rsci.m_din.bfwt(4)} {vec:rsci.m_din.bfwt(5)} {vec:rsci.m_din.bfwt(6)} {vec:rsci.m_din.bfwt(7)} {vec:rsci.m_din.bfwt(8)} {vec:rsci.m_din.bfwt(9)} {vec:rsci.m_din.bfwt(10)} {vec:rsci.m_din.bfwt(11)} {vec:rsci.m_din.bfwt(12)} {vec:rsci.m_din.bfwt(13)} {vec:rsci.m_din.bfwt(14)} {vec:rsci.m_din.bfwt(15)} {vec:rsci.m_din.bfwt(16)} {vec:rsci.m_din.bfwt(17)} {vec:rsci.m_din.bfwt(18)} {vec:rsci.m_din.bfwt(19)} {vec:rsci.m_din.bfwt(20)} {vec:rsci.m_din.bfwt(21)} {vec:rsci.m_din.bfwt(22)} {vec:rsci.m_din.bfwt(23)} {vec:rsci.m_din.bfwt(24)} {vec:rsci.m_din.bfwt(25)} {vec:rsci.m_din.bfwt(26)} {vec:rsci.m_din.bfwt(27)} {vec:rsci.m_din.bfwt(28)} {vec:rsci.m_din.bfwt(29)} {vec:rsci.m_din.bfwt(30)} {vec:rsci.m_din.bfwt(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-185 -attr oid 183 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {VEC_LOOP:exs.itm(0)} -attr vt d
load net {VEC_LOOP:exs.itm(1)} -attr vt d
load net {VEC_LOOP:exs.itm(2)} -attr vt d
load net {VEC_LOOP:exs.itm(3)} -attr vt d
load net {VEC_LOOP:exs.itm(4)} -attr vt d
load net {VEC_LOOP:exs.itm(5)} -attr vt d
load net {VEC_LOOP:exs.itm(6)} -attr vt d
load net {VEC_LOOP:exs.itm(7)} -attr vt d
load net {VEC_LOOP:exs.itm(8)} -attr vt d
load net {VEC_LOOP:exs.itm(9)} -attr vt d
load netBundle {VEC_LOOP:exs.itm} 10 {VEC_LOOP:exs.itm(0)} {VEC_LOOP:exs.itm(1)} {VEC_LOOP:exs.itm(2)} {VEC_LOOP:exs.itm(3)} {VEC_LOOP:exs.itm(4)} {VEC_LOOP:exs.itm(5)} {VEC_LOOP:exs.itm(6)} {VEC_LOOP:exs.itm(7)} {VEC_LOOP:exs.itm(8)} {VEC_LOOP:exs.itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-186 -attr oid 184 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs.itm}
load net {VEC_LOOP:exs#1.itm(0)} -attr vt d
load net {VEC_LOOP:exs#1.itm(1)} -attr vt d
load net {VEC_LOOP:exs#1.itm(2)} -attr vt d
load net {VEC_LOOP:exs#1.itm(3)} -attr vt d
load net {VEC_LOOP:exs#1.itm(4)} -attr vt d
load net {VEC_LOOP:exs#1.itm(5)} -attr vt d
load net {VEC_LOOP:exs#1.itm(6)} -attr vt d
load net {VEC_LOOP:exs#1.itm(7)} -attr vt d
load net {VEC_LOOP:exs#1.itm(8)} -attr vt d
load net {VEC_LOOP:exs#1.itm(9)} -attr vt d
load netBundle {VEC_LOOP:exs#1.itm} 10 {VEC_LOOP:exs#1.itm(0)} {VEC_LOOP:exs#1.itm(1)} {VEC_LOOP:exs#1.itm(2)} {VEC_LOOP:exs#1.itm(3)} {VEC_LOOP:exs#1.itm(4)} {VEC_LOOP:exs#1.itm(5)} {VEC_LOOP:exs#1.itm(6)} {VEC_LOOP:exs#1.itm(7)} {VEC_LOOP:exs#1.itm(8)} {VEC_LOOP:exs#1.itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-187 -attr oid 185 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#1.itm}
load net {VEC_LOOP:exs#2.itm(0)} -attr vt d
load net {VEC_LOOP:exs#2.itm(1)} -attr vt d
load net {VEC_LOOP:exs#2.itm(2)} -attr vt d
load net {VEC_LOOP:exs#2.itm(3)} -attr vt d
load net {VEC_LOOP:exs#2.itm(4)} -attr vt d
load net {VEC_LOOP:exs#2.itm(5)} -attr vt d
load net {VEC_LOOP:exs#2.itm(6)} -attr vt d
load net {VEC_LOOP:exs#2.itm(7)} -attr vt d
load net {VEC_LOOP:exs#2.itm(8)} -attr vt d
load net {VEC_LOOP:exs#2.itm(9)} -attr vt d
load net {VEC_LOOP:exs#2.itm(10)} -attr vt d
load net {VEC_LOOP:exs#2.itm(11)} -attr vt d
load net {VEC_LOOP:exs#2.itm(12)} -attr vt d
load net {VEC_LOOP:exs#2.itm(13)} -attr vt d
load net {VEC_LOOP:exs#2.itm(14)} -attr vt d
load net {VEC_LOOP:exs#2.itm(15)} -attr vt d
load net {VEC_LOOP:exs#2.itm(16)} -attr vt d
load net {VEC_LOOP:exs#2.itm(17)} -attr vt d
load net {VEC_LOOP:exs#2.itm(18)} -attr vt d
load net {VEC_LOOP:exs#2.itm(19)} -attr vt d
load net {VEC_LOOP:exs#2.itm(20)} -attr vt d
load net {VEC_LOOP:exs#2.itm(21)} -attr vt d
load net {VEC_LOOP:exs#2.itm(22)} -attr vt d
load net {VEC_LOOP:exs#2.itm(23)} -attr vt d
load net {VEC_LOOP:exs#2.itm(24)} -attr vt d
load net {VEC_LOOP:exs#2.itm(25)} -attr vt d
load net {VEC_LOOP:exs#2.itm(26)} -attr vt d
load net {VEC_LOOP:exs#2.itm(27)} -attr vt d
load net {VEC_LOOP:exs#2.itm(28)} -attr vt d
load net {VEC_LOOP:exs#2.itm(29)} -attr vt d
load net {VEC_LOOP:exs#2.itm(30)} -attr vt d
load net {VEC_LOOP:exs#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:exs#2.itm} 32 {VEC_LOOP:exs#2.itm(0)} {VEC_LOOP:exs#2.itm(1)} {VEC_LOOP:exs#2.itm(2)} {VEC_LOOP:exs#2.itm(3)} {VEC_LOOP:exs#2.itm(4)} {VEC_LOOP:exs#2.itm(5)} {VEC_LOOP:exs#2.itm(6)} {VEC_LOOP:exs#2.itm(7)} {VEC_LOOP:exs#2.itm(8)} {VEC_LOOP:exs#2.itm(9)} {VEC_LOOP:exs#2.itm(10)} {VEC_LOOP:exs#2.itm(11)} {VEC_LOOP:exs#2.itm(12)} {VEC_LOOP:exs#2.itm(13)} {VEC_LOOP:exs#2.itm(14)} {VEC_LOOP:exs#2.itm(15)} {VEC_LOOP:exs#2.itm(16)} {VEC_LOOP:exs#2.itm(17)} {VEC_LOOP:exs#2.itm(18)} {VEC_LOOP:exs#2.itm(19)} {VEC_LOOP:exs#2.itm(20)} {VEC_LOOP:exs#2.itm(21)} {VEC_LOOP:exs#2.itm(22)} {VEC_LOOP:exs#2.itm(23)} {VEC_LOOP:exs#2.itm(24)} {VEC_LOOP:exs#2.itm(25)} {VEC_LOOP:exs#2.itm(26)} {VEC_LOOP:exs#2.itm(27)} {VEC_LOOP:exs#2.itm(28)} {VEC_LOOP:exs#2.itm(29)} {VEC_LOOP:exs#2.itm(30)} {VEC_LOOP:exs#2.itm(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-188 -attr oid 186 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-189 -attr oid 187 -attr vt d
load net {clk} -port {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-190 -attr oid 188 -attr vt d
load net {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-191 -attr oid 189 -attr vt d
load net {rst} -port {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-192 -attr oid 190 -attr vt d
load net {vec:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-193 -attr oid 191 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-194 -attr oid 192 -attr vt d
load net {vec:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-195 -attr oid 193 -attr vt d
load net {vec:rsci.wen_comp} -port {vec:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-196 -attr oid 194 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp}
load net {vec:rsci.oswt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-197 -attr oid 195 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-198 -attr oid 196 -attr vt d
load net {vec:rsci.wen_comp#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-199 -attr oid 197 -attr vt d
load net {vec:rsci.wen_comp#1} -port {vec:rsci.wen_comp#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-200 -attr oid 198 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp#1}
load net {vec:rsci.m_waddr.core(0)} -attr vt d
load net {vec:rsci.m_waddr.core(1)} -attr vt d
load net {vec:rsci.m_waddr.core(2)} -attr vt d
load net {vec:rsci.m_waddr.core(3)} -attr vt d
load net {vec:rsci.m_waddr.core(4)} -attr vt d
load net {vec:rsci.m_waddr.core(5)} -attr vt d
load net {vec:rsci.m_waddr.core(6)} -attr vt d
load net {vec:rsci.m_waddr.core(7)} -attr vt d
load net {vec:rsci.m_waddr.core(8)} -attr vt d
load net {vec:rsci.m_waddr.core(9)} -attr vt d
load netBundle {vec:rsci.m_waddr.core} 10 {vec:rsci.m_waddr.core(0)} {vec:rsci.m_waddr.core(1)} {vec:rsci.m_waddr.core(2)} {vec:rsci.m_waddr.core(3)} {vec:rsci.m_waddr.core(4)} {vec:rsci.m_waddr.core(5)} {vec:rsci.m_waddr.core(6)} {vec:rsci.m_waddr.core(7)} {vec:rsci.m_waddr.core(8)} {vec:rsci.m_waddr.core(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-201 -attr oid 199 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(0)} -port {vec:rsci.m_waddr.core(0)} -attr vt d
load net {vec:rsci.m_waddr.core(1)} -port {vec:rsci.m_waddr.core(1)} -attr vt d
load net {vec:rsci.m_waddr.core(2)} -port {vec:rsci.m_waddr.core(2)} -attr vt d
load net {vec:rsci.m_waddr.core(3)} -port {vec:rsci.m_waddr.core(3)} -attr vt d
load net {vec:rsci.m_waddr.core(4)} -port {vec:rsci.m_waddr.core(4)} -attr vt d
load net {vec:rsci.m_waddr.core(5)} -port {vec:rsci.m_waddr.core(5)} -attr vt d
load net {vec:rsci.m_waddr.core(6)} -port {vec:rsci.m_waddr.core(6)} -attr vt d
load net {vec:rsci.m_waddr.core(7)} -port {vec:rsci.m_waddr.core(7)} -attr vt d
load net {vec:rsci.m_waddr.core(8)} -port {vec:rsci.m_waddr.core(8)} -attr vt d
load net {vec:rsci.m_waddr.core(9)} -port {vec:rsci.m_waddr.core(9)} -attr vt d
load netBundle {vec:rsci.m_waddr.core} 10 {vec:rsci.m_waddr.core(0)} {vec:rsci.m_waddr.core(1)} {vec:rsci.m_waddr.core(2)} {vec:rsci.m_waddr.core(3)} {vec:rsci.m_waddr.core(4)} {vec:rsci.m_waddr.core(5)} {vec:rsci.m_waddr.core(6)} {vec:rsci.m_waddr.core(7)} {vec:rsci.m_waddr.core(8)} {vec:rsci.m_waddr.core(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-202 -attr oid 200 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr.core}
load net {vec:rsci.m_raddr.core(0)} -attr vt d
load net {vec:rsci.m_raddr.core(1)} -attr vt d
load net {vec:rsci.m_raddr.core(2)} -attr vt d
load net {vec:rsci.m_raddr.core(3)} -attr vt d
load net {vec:rsci.m_raddr.core(4)} -attr vt d
load net {vec:rsci.m_raddr.core(5)} -attr vt d
load net {vec:rsci.m_raddr.core(6)} -attr vt d
load net {vec:rsci.m_raddr.core(7)} -attr vt d
load net {vec:rsci.m_raddr.core(8)} -attr vt d
load net {vec:rsci.m_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.m_raddr.core} 10 {vec:rsci.m_raddr.core(0)} {vec:rsci.m_raddr.core(1)} {vec:rsci.m_raddr.core(2)} {vec:rsci.m_raddr.core(3)} {vec:rsci.m_raddr.core(4)} {vec:rsci.m_raddr.core(5)} {vec:rsci.m_raddr.core(6)} {vec:rsci.m_raddr.core(7)} {vec:rsci.m_raddr.core(8)} {vec:rsci.m_raddr.core(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-203 -attr oid 201 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(0)} -port {vec:rsci.m_raddr.core(0)} -attr vt d
load net {vec:rsci.m_raddr.core(1)} -port {vec:rsci.m_raddr.core(1)} -attr vt d
load net {vec:rsci.m_raddr.core(2)} -port {vec:rsci.m_raddr.core(2)} -attr vt d
load net {vec:rsci.m_raddr.core(3)} -port {vec:rsci.m_raddr.core(3)} -attr vt d
load net {vec:rsci.m_raddr.core(4)} -port {vec:rsci.m_raddr.core(4)} -attr vt d
load net {vec:rsci.m_raddr.core(5)} -port {vec:rsci.m_raddr.core(5)} -attr vt d
load net {vec:rsci.m_raddr.core(6)} -port {vec:rsci.m_raddr.core(6)} -attr vt d
load net {vec:rsci.m_raddr.core(7)} -port {vec:rsci.m_raddr.core(7)} -attr vt d
load net {vec:rsci.m_raddr.core(8)} -port {vec:rsci.m_raddr.core(8)} -attr vt d
load net {vec:rsci.m_raddr.core(9)} -port {vec:rsci.m_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.m_raddr.core} 10 {vec:rsci.m_raddr.core(0)} {vec:rsci.m_raddr.core(1)} {vec:rsci.m_raddr.core(2)} {vec:rsci.m_raddr.core(3)} {vec:rsci.m_raddr.core(4)} {vec:rsci.m_raddr.core(5)} {vec:rsci.m_raddr.core(6)} {vec:rsci.m_raddr.core(7)} {vec:rsci.m_raddr.core(8)} {vec:rsci.m_raddr.core(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-204 -attr oid 202 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr.core}
load net {vec:rsci.m_din.mxwt(0)} -attr vt d
load net {vec:rsci.m_din.mxwt(1)} -attr vt d
load net {vec:rsci.m_din.mxwt(2)} -attr vt d
load net {vec:rsci.m_din.mxwt(3)} -attr vt d
load net {vec:rsci.m_din.mxwt(4)} -attr vt d
load net {vec:rsci.m_din.mxwt(5)} -attr vt d
load net {vec:rsci.m_din.mxwt(6)} -attr vt d
load net {vec:rsci.m_din.mxwt(7)} -attr vt d
load net {vec:rsci.m_din.mxwt(8)} -attr vt d
load net {vec:rsci.m_din.mxwt(9)} -attr vt d
load net {vec:rsci.m_din.mxwt(10)} -attr vt d
load net {vec:rsci.m_din.mxwt(11)} -attr vt d
load net {vec:rsci.m_din.mxwt(12)} -attr vt d
load net {vec:rsci.m_din.mxwt(13)} -attr vt d
load net {vec:rsci.m_din.mxwt(14)} -attr vt d
load net {vec:rsci.m_din.mxwt(15)} -attr vt d
load net {vec:rsci.m_din.mxwt(16)} -attr vt d
load net {vec:rsci.m_din.mxwt(17)} -attr vt d
load net {vec:rsci.m_din.mxwt(18)} -attr vt d
load net {vec:rsci.m_din.mxwt(19)} -attr vt d
load net {vec:rsci.m_din.mxwt(20)} -attr vt d
load net {vec:rsci.m_din.mxwt(21)} -attr vt d
load net {vec:rsci.m_din.mxwt(22)} -attr vt d
load net {vec:rsci.m_din.mxwt(23)} -attr vt d
load net {vec:rsci.m_din.mxwt(24)} -attr vt d
load net {vec:rsci.m_din.mxwt(25)} -attr vt d
load net {vec:rsci.m_din.mxwt(26)} -attr vt d
load net {vec:rsci.m_din.mxwt(27)} -attr vt d
load net {vec:rsci.m_din.mxwt(28)} -attr vt d
load net {vec:rsci.m_din.mxwt(29)} -attr vt d
load net {vec:rsci.m_din.mxwt(30)} -attr vt d
load net {vec:rsci.m_din.mxwt(31)} -attr vt d
load netBundle {vec:rsci.m_din.mxwt} 32 {vec:rsci.m_din.mxwt(0)} {vec:rsci.m_din.mxwt(1)} {vec:rsci.m_din.mxwt(2)} {vec:rsci.m_din.mxwt(3)} {vec:rsci.m_din.mxwt(4)} {vec:rsci.m_din.mxwt(5)} {vec:rsci.m_din.mxwt(6)} {vec:rsci.m_din.mxwt(7)} {vec:rsci.m_din.mxwt(8)} {vec:rsci.m_din.mxwt(9)} {vec:rsci.m_din.mxwt(10)} {vec:rsci.m_din.mxwt(11)} {vec:rsci.m_din.mxwt(12)} {vec:rsci.m_din.mxwt(13)} {vec:rsci.m_din.mxwt(14)} {vec:rsci.m_din.mxwt(15)} {vec:rsci.m_din.mxwt(16)} {vec:rsci.m_din.mxwt(17)} {vec:rsci.m_din.mxwt(18)} {vec:rsci.m_din.mxwt(19)} {vec:rsci.m_din.mxwt(20)} {vec:rsci.m_din.mxwt(21)} {vec:rsci.m_din.mxwt(22)} {vec:rsci.m_din.mxwt(23)} {vec:rsci.m_din.mxwt(24)} {vec:rsci.m_din.mxwt(25)} {vec:rsci.m_din.mxwt(26)} {vec:rsci.m_din.mxwt(27)} {vec:rsci.m_din.mxwt(28)} {vec:rsci.m_din.mxwt(29)} {vec:rsci.m_din.mxwt(30)} {vec:rsci.m_din.mxwt(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-205 -attr oid 203 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(0)} -port {vec:rsci.m_din.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(1)} -port {vec:rsci.m_din.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(2)} -port {vec:rsci.m_din.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(3)} -port {vec:rsci.m_din.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(4)} -port {vec:rsci.m_din.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(5)} -port {vec:rsci.m_din.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(6)} -port {vec:rsci.m_din.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(7)} -port {vec:rsci.m_din.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(8)} -port {vec:rsci.m_din.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(9)} -port {vec:rsci.m_din.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(10)} -port {vec:rsci.m_din.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(11)} -port {vec:rsci.m_din.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(12)} -port {vec:rsci.m_din.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(13)} -port {vec:rsci.m_din.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(14)} -port {vec:rsci.m_din.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(15)} -port {vec:rsci.m_din.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(16)} -port {vec:rsci.m_din.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(17)} -port {vec:rsci.m_din.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(18)} -port {vec:rsci.m_din.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(19)} -port {vec:rsci.m_din.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(20)} -port {vec:rsci.m_din.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(21)} -port {vec:rsci.m_din.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(22)} -port {vec:rsci.m_din.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(23)} -port {vec:rsci.m_din.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(24)} -port {vec:rsci.m_din.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(25)} -port {vec:rsci.m_din.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(26)} -port {vec:rsci.m_din.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(27)} -port {vec:rsci.m_din.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(28)} -port {vec:rsci.m_din.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(29)} -port {vec:rsci.m_din.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(30)} -port {vec:rsci.m_din.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(31)} -port {vec:rsci.m_din.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_dout.core(0)} -attr vt d
load net {vec:rsci.m_dout.core(1)} -attr vt d
load net {vec:rsci.m_dout.core(2)} -attr vt d
load net {vec:rsci.m_dout.core(3)} -attr vt d
load net {vec:rsci.m_dout.core(4)} -attr vt d
load net {vec:rsci.m_dout.core(5)} -attr vt d
load net {vec:rsci.m_dout.core(6)} -attr vt d
load net {vec:rsci.m_dout.core(7)} -attr vt d
load net {vec:rsci.m_dout.core(8)} -attr vt d
load net {vec:rsci.m_dout.core(9)} -attr vt d
load net {vec:rsci.m_dout.core(10)} -attr vt d
load net {vec:rsci.m_dout.core(11)} -attr vt d
load net {vec:rsci.m_dout.core(12)} -attr vt d
load net {vec:rsci.m_dout.core(13)} -attr vt d
load net {vec:rsci.m_dout.core(14)} -attr vt d
load net {vec:rsci.m_dout.core(15)} -attr vt d
load net {vec:rsci.m_dout.core(16)} -attr vt d
load net {vec:rsci.m_dout.core(17)} -attr vt d
load net {vec:rsci.m_dout.core(18)} -attr vt d
load net {vec:rsci.m_dout.core(19)} -attr vt d
load net {vec:rsci.m_dout.core(20)} -attr vt d
load net {vec:rsci.m_dout.core(21)} -attr vt d
load net {vec:rsci.m_dout.core(22)} -attr vt d
load net {vec:rsci.m_dout.core(23)} -attr vt d
load net {vec:rsci.m_dout.core(24)} -attr vt d
load net {vec:rsci.m_dout.core(25)} -attr vt d
load net {vec:rsci.m_dout.core(26)} -attr vt d
load net {vec:rsci.m_dout.core(27)} -attr vt d
load net {vec:rsci.m_dout.core(28)} -attr vt d
load net {vec:rsci.m_dout.core(29)} -attr vt d
load net {vec:rsci.m_dout.core(30)} -attr vt d
load net {vec:rsci.m_dout.core(31)} -attr vt d
load netBundle {vec:rsci.m_dout.core} 32 {vec:rsci.m_dout.core(0)} {vec:rsci.m_dout.core(1)} {vec:rsci.m_dout.core(2)} {vec:rsci.m_dout.core(3)} {vec:rsci.m_dout.core(4)} {vec:rsci.m_dout.core(5)} {vec:rsci.m_dout.core(6)} {vec:rsci.m_dout.core(7)} {vec:rsci.m_dout.core(8)} {vec:rsci.m_dout.core(9)} {vec:rsci.m_dout.core(10)} {vec:rsci.m_dout.core(11)} {vec:rsci.m_dout.core(12)} {vec:rsci.m_dout.core(13)} {vec:rsci.m_dout.core(14)} {vec:rsci.m_dout.core(15)} {vec:rsci.m_dout.core(16)} {vec:rsci.m_dout.core(17)} {vec:rsci.m_dout.core(18)} {vec:rsci.m_dout.core(19)} {vec:rsci.m_dout.core(20)} {vec:rsci.m_dout.core(21)} {vec:rsci.m_dout.core(22)} {vec:rsci.m_dout.core(23)} {vec:rsci.m_dout.core(24)} {vec:rsci.m_dout.core(25)} {vec:rsci.m_dout.core(26)} {vec:rsci.m_dout.core(27)} {vec:rsci.m_dout.core(28)} {vec:rsci.m_dout.core(29)} {vec:rsci.m_dout.core(30)} {vec:rsci.m_dout.core(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-206 -attr oid 204 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(0)} -port {vec:rsci.m_dout.core(0)} -attr vt d
load net {vec:rsci.m_dout.core(1)} -port {vec:rsci.m_dout.core(1)} -attr vt d
load net {vec:rsci.m_dout.core(2)} -port {vec:rsci.m_dout.core(2)} -attr vt d
load net {vec:rsci.m_dout.core(3)} -port {vec:rsci.m_dout.core(3)} -attr vt d
load net {vec:rsci.m_dout.core(4)} -port {vec:rsci.m_dout.core(4)} -attr vt d
load net {vec:rsci.m_dout.core(5)} -port {vec:rsci.m_dout.core(5)} -attr vt d
load net {vec:rsci.m_dout.core(6)} -port {vec:rsci.m_dout.core(6)} -attr vt d
load net {vec:rsci.m_dout.core(7)} -port {vec:rsci.m_dout.core(7)} -attr vt d
load net {vec:rsci.m_dout.core(8)} -port {vec:rsci.m_dout.core(8)} -attr vt d
load net {vec:rsci.m_dout.core(9)} -port {vec:rsci.m_dout.core(9)} -attr vt d
load net {vec:rsci.m_dout.core(10)} -port {vec:rsci.m_dout.core(10)} -attr vt d
load net {vec:rsci.m_dout.core(11)} -port {vec:rsci.m_dout.core(11)} -attr vt d
load net {vec:rsci.m_dout.core(12)} -port {vec:rsci.m_dout.core(12)} -attr vt d
load net {vec:rsci.m_dout.core(13)} -port {vec:rsci.m_dout.core(13)} -attr vt d
load net {vec:rsci.m_dout.core(14)} -port {vec:rsci.m_dout.core(14)} -attr vt d
load net {vec:rsci.m_dout.core(15)} -port {vec:rsci.m_dout.core(15)} -attr vt d
load net {vec:rsci.m_dout.core(16)} -port {vec:rsci.m_dout.core(16)} -attr vt d
load net {vec:rsci.m_dout.core(17)} -port {vec:rsci.m_dout.core(17)} -attr vt d
load net {vec:rsci.m_dout.core(18)} -port {vec:rsci.m_dout.core(18)} -attr vt d
load net {vec:rsci.m_dout.core(19)} -port {vec:rsci.m_dout.core(19)} -attr vt d
load net {vec:rsci.m_dout.core(20)} -port {vec:rsci.m_dout.core(20)} -attr vt d
load net {vec:rsci.m_dout.core(21)} -port {vec:rsci.m_dout.core(21)} -attr vt d
load net {vec:rsci.m_dout.core(22)} -port {vec:rsci.m_dout.core(22)} -attr vt d
load net {vec:rsci.m_dout.core(23)} -port {vec:rsci.m_dout.core(23)} -attr vt d
load net {vec:rsci.m_dout.core(24)} -port {vec:rsci.m_dout.core(24)} -attr vt d
load net {vec:rsci.m_dout.core(25)} -port {vec:rsci.m_dout.core(25)} -attr vt d
load net {vec:rsci.m_dout.core(26)} -port {vec:rsci.m_dout.core(26)} -attr vt d
load net {vec:rsci.m_dout.core(27)} -port {vec:rsci.m_dout.core(27)} -attr vt d
load net {vec:rsci.m_dout.core(28)} -port {vec:rsci.m_dout.core(28)} -attr vt d
load net {vec:rsci.m_dout.core(29)} -port {vec:rsci.m_dout.core(29)} -attr vt d
load net {vec:rsci.m_dout.core(30)} -port {vec:rsci.m_dout.core(30)} -attr vt d
load net {vec:rsci.m_dout.core(31)} -port {vec:rsci.m_dout.core(31)} -attr vt d
load netBundle {vec:rsci.m_dout.core} 32 {vec:rsci.m_dout.core(0)} {vec:rsci.m_dout.core(1)} {vec:rsci.m_dout.core(2)} {vec:rsci.m_dout.core(3)} {vec:rsci.m_dout.core(4)} {vec:rsci.m_dout.core(5)} {vec:rsci.m_dout.core(6)} {vec:rsci.m_dout.core(7)} {vec:rsci.m_dout.core(8)} {vec:rsci.m_dout.core(9)} {vec:rsci.m_dout.core(10)} {vec:rsci.m_dout.core(11)} {vec:rsci.m_dout.core(12)} {vec:rsci.m_dout.core(13)} {vec:rsci.m_dout.core(14)} {vec:rsci.m_dout.core(15)} {vec:rsci.m_dout.core(16)} {vec:rsci.m_dout.core(17)} {vec:rsci.m_dout.core(18)} {vec:rsci.m_dout.core(19)} {vec:rsci.m_dout.core(20)} {vec:rsci.m_dout.core(21)} {vec:rsci.m_dout.core(22)} {vec:rsci.m_dout.core(23)} {vec:rsci.m_dout.core(24)} {vec:rsci.m_dout.core(25)} {vec:rsci.m_dout.core(26)} {vec:rsci.m_dout.core(27)} {vec:rsci.m_dout.core(28)} {vec:rsci.m_dout.core(29)} {vec:rsci.m_dout.core(30)} {vec:rsci.m_dout.core(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-207 -attr oid 205 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-208 -attr oid 206 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-209 -attr oid 207 -attr vt d
load net {vec:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-210 -attr oid 208 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-211 -attr oid 209 -attr vt d
load net {vec:rsci.bcwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-212 -attr oid 210 -attr vt d
load net {vec:rsci.bcwt} -port {vec:rsci.bcwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-213 -attr oid 211 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.biwt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-214 -attr oid 212 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-215 -attr oid 213 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-216 -attr oid 214 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-217 -attr oid 215 -attr vt d
load net {vec:rsci.bcwt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-218 -attr oid 216 -attr vt d
load net {vec:rsci.bcwt#1} -port {vec:rsci.bcwt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-219 -attr oid 217 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {vec:rsci.m_waddr(0)} -attr vt d
load net {vec:rsci.m_waddr(1)} -attr vt d
load net {vec:rsci.m_waddr(2)} -attr vt d
load net {vec:rsci.m_waddr(3)} -attr vt d
load net {vec:rsci.m_waddr(4)} -attr vt d
load net {vec:rsci.m_waddr(5)} -attr vt d
load net {vec:rsci.m_waddr(6)} -attr vt d
load net {vec:rsci.m_waddr(7)} -attr vt d
load net {vec:rsci.m_waddr(8)} -attr vt d
load net {vec:rsci.m_waddr(9)} -attr vt d
load netBundle {vec:rsci.m_waddr} 10 {vec:rsci.m_waddr(0)} {vec:rsci.m_waddr(1)} {vec:rsci.m_waddr(2)} {vec:rsci.m_waddr(3)} {vec:rsci.m_waddr(4)} {vec:rsci.m_waddr(5)} {vec:rsci.m_waddr(6)} {vec:rsci.m_waddr(7)} {vec:rsci.m_waddr(8)} {vec:rsci.m_waddr(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-220 -attr oid 218 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(0)} -port {vec:rsci.m_waddr(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(1)} -port {vec:rsci.m_waddr(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(2)} -port {vec:rsci.m_waddr(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(3)} -port {vec:rsci.m_waddr(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(4)} -port {vec:rsci.m_waddr(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(5)} -port {vec:rsci.m_waddr(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(6)} -port {vec:rsci.m_waddr(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(7)} -port {vec:rsci.m_waddr(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(8)} -port {vec:rsci.m_waddr(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(9)} -port {vec:rsci.m_waddr(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-221 -attr oid 219 -attr vt d
load net {vec:rsci.m_waddr.core.sct} -port {vec:rsci.m_waddr.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-222 -attr oid 220 -attr vt d
load net {vec:rsci.m_raddr(0)} -attr vt d
load net {vec:rsci.m_raddr(1)} -attr vt d
load net {vec:rsci.m_raddr(2)} -attr vt d
load net {vec:rsci.m_raddr(3)} -attr vt d
load net {vec:rsci.m_raddr(4)} -attr vt d
load net {vec:rsci.m_raddr(5)} -attr vt d
load net {vec:rsci.m_raddr(6)} -attr vt d
load net {vec:rsci.m_raddr(7)} -attr vt d
load net {vec:rsci.m_raddr(8)} -attr vt d
load net {vec:rsci.m_raddr(9)} -attr vt d
load netBundle {vec:rsci.m_raddr} 10 {vec:rsci.m_raddr(0)} {vec:rsci.m_raddr(1)} {vec:rsci.m_raddr(2)} {vec:rsci.m_raddr(3)} {vec:rsci.m_raddr(4)} {vec:rsci.m_raddr(5)} {vec:rsci.m_raddr(6)} {vec:rsci.m_raddr(7)} {vec:rsci.m_raddr(8)} {vec:rsci.m_raddr(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-223 -attr oid 221 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(0)} -port {vec:rsci.m_raddr(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(1)} -port {vec:rsci.m_raddr(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(2)} -port {vec:rsci.m_raddr(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(3)} -port {vec:rsci.m_raddr(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(4)} -port {vec:rsci.m_raddr(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(5)} -port {vec:rsci.m_raddr(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(6)} -port {vec:rsci.m_raddr(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(7)} -port {vec:rsci.m_raddr(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(8)} -port {vec:rsci.m_raddr(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(9)} -port {vec:rsci.m_raddr(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-224 -attr oid 222 -attr vt d
load net {vec:rsci.m_raddr.core.sct} -port {vec:rsci.m_raddr.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-225 -attr oid 223 -attr vt d
load net {vec:rsci.m_din(0)} -attr vt d
load net {vec:rsci.m_din(1)} -attr vt d
load net {vec:rsci.m_din(2)} -attr vt d
load net {vec:rsci.m_din(3)} -attr vt d
load net {vec:rsci.m_din(4)} -attr vt d
load net {vec:rsci.m_din(5)} -attr vt d
load net {vec:rsci.m_din(6)} -attr vt d
load net {vec:rsci.m_din(7)} -attr vt d
load net {vec:rsci.m_din(8)} -attr vt d
load net {vec:rsci.m_din(9)} -attr vt d
load net {vec:rsci.m_din(10)} -attr vt d
load net {vec:rsci.m_din(11)} -attr vt d
load net {vec:rsci.m_din(12)} -attr vt d
load net {vec:rsci.m_din(13)} -attr vt d
load net {vec:rsci.m_din(14)} -attr vt d
load net {vec:rsci.m_din(15)} -attr vt d
load net {vec:rsci.m_din(16)} -attr vt d
load net {vec:rsci.m_din(17)} -attr vt d
load net {vec:rsci.m_din(18)} -attr vt d
load net {vec:rsci.m_din(19)} -attr vt d
load net {vec:rsci.m_din(20)} -attr vt d
load net {vec:rsci.m_din(21)} -attr vt d
load net {vec:rsci.m_din(22)} -attr vt d
load net {vec:rsci.m_din(23)} -attr vt d
load net {vec:rsci.m_din(24)} -attr vt d
load net {vec:rsci.m_din(25)} -attr vt d
load net {vec:rsci.m_din(26)} -attr vt d
load net {vec:rsci.m_din(27)} -attr vt d
load net {vec:rsci.m_din(28)} -attr vt d
load net {vec:rsci.m_din(29)} -attr vt d
load net {vec:rsci.m_din(30)} -attr vt d
load net {vec:rsci.m_din(31)} -attr vt d
load netBundle {vec:rsci.m_din} 32 {vec:rsci.m_din(0)} {vec:rsci.m_din(1)} {vec:rsci.m_din(2)} {vec:rsci.m_din(3)} {vec:rsci.m_din(4)} {vec:rsci.m_din(5)} {vec:rsci.m_din(6)} {vec:rsci.m_din(7)} {vec:rsci.m_din(8)} {vec:rsci.m_din(9)} {vec:rsci.m_din(10)} {vec:rsci.m_din(11)} {vec:rsci.m_din(12)} {vec:rsci.m_din(13)} {vec:rsci.m_din(14)} {vec:rsci.m_din(15)} {vec:rsci.m_din(16)} {vec:rsci.m_din(17)} {vec:rsci.m_din(18)} {vec:rsci.m_din(19)} {vec:rsci.m_din(20)} {vec:rsci.m_din(21)} {vec:rsci.m_din(22)} {vec:rsci.m_din(23)} {vec:rsci.m_din(24)} {vec:rsci.m_din(25)} {vec:rsci.m_din(26)} {vec:rsci.m_din(27)} {vec:rsci.m_din(28)} {vec:rsci.m_din(29)} {vec:rsci.m_din(30)} {vec:rsci.m_din(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-226 -attr oid 224 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(0)} -port {vec:rsci.m_din(0)} -attr vt d
load net {vec:rsci.m_din(1)} -port {vec:rsci.m_din(1)} -attr vt d
load net {vec:rsci.m_din(2)} -port {vec:rsci.m_din(2)} -attr vt d
load net {vec:rsci.m_din(3)} -port {vec:rsci.m_din(3)} -attr vt d
load net {vec:rsci.m_din(4)} -port {vec:rsci.m_din(4)} -attr vt d
load net {vec:rsci.m_din(5)} -port {vec:rsci.m_din(5)} -attr vt d
load net {vec:rsci.m_din(6)} -port {vec:rsci.m_din(6)} -attr vt d
load net {vec:rsci.m_din(7)} -port {vec:rsci.m_din(7)} -attr vt d
load net {vec:rsci.m_din(8)} -port {vec:rsci.m_din(8)} -attr vt d
load net {vec:rsci.m_din(9)} -port {vec:rsci.m_din(9)} -attr vt d
load net {vec:rsci.m_din(10)} -port {vec:rsci.m_din(10)} -attr vt d
load net {vec:rsci.m_din(11)} -port {vec:rsci.m_din(11)} -attr vt d
load net {vec:rsci.m_din(12)} -port {vec:rsci.m_din(12)} -attr vt d
load net {vec:rsci.m_din(13)} -port {vec:rsci.m_din(13)} -attr vt d
load net {vec:rsci.m_din(14)} -port {vec:rsci.m_din(14)} -attr vt d
load net {vec:rsci.m_din(15)} -port {vec:rsci.m_din(15)} -attr vt d
load net {vec:rsci.m_din(16)} -port {vec:rsci.m_din(16)} -attr vt d
load net {vec:rsci.m_din(17)} -port {vec:rsci.m_din(17)} -attr vt d
load net {vec:rsci.m_din(18)} -port {vec:rsci.m_din(18)} -attr vt d
load net {vec:rsci.m_din(19)} -port {vec:rsci.m_din(19)} -attr vt d
load net {vec:rsci.m_din(20)} -port {vec:rsci.m_din(20)} -attr vt d
load net {vec:rsci.m_din(21)} -port {vec:rsci.m_din(21)} -attr vt d
load net {vec:rsci.m_din(22)} -port {vec:rsci.m_din(22)} -attr vt d
load net {vec:rsci.m_din(23)} -port {vec:rsci.m_din(23)} -attr vt d
load net {vec:rsci.m_din(24)} -port {vec:rsci.m_din(24)} -attr vt d
load net {vec:rsci.m_din(25)} -port {vec:rsci.m_din(25)} -attr vt d
load net {vec:rsci.m_din(26)} -port {vec:rsci.m_din(26)} -attr vt d
load net {vec:rsci.m_din(27)} -port {vec:rsci.m_din(27)} -attr vt d
load net {vec:rsci.m_din(28)} -port {vec:rsci.m_din(28)} -attr vt d
load net {vec:rsci.m_din(29)} -port {vec:rsci.m_din(29)} -attr vt d
load net {vec:rsci.m_din(30)} -port {vec:rsci.m_din(30)} -attr vt d
load net {vec:rsci.m_din(31)} -port {vec:rsci.m_din(31)} -attr vt d
load netBundle {vec:rsci.m_din} 32 {vec:rsci.m_din(0)} {vec:rsci.m_din(1)} {vec:rsci.m_din(2)} {vec:rsci.m_din(3)} {vec:rsci.m_din(4)} {vec:rsci.m_din(5)} {vec:rsci.m_din(6)} {vec:rsci.m_din(7)} {vec:rsci.m_din(8)} {vec:rsci.m_din(9)} {vec:rsci.m_din(10)} {vec:rsci.m_din(11)} {vec:rsci.m_din(12)} {vec:rsci.m_din(13)} {vec:rsci.m_din(14)} {vec:rsci.m_din(15)} {vec:rsci.m_din(16)} {vec:rsci.m_din(17)} {vec:rsci.m_din(18)} {vec:rsci.m_din(19)} {vec:rsci.m_din(20)} {vec:rsci.m_din(21)} {vec:rsci.m_din(22)} {vec:rsci.m_din(23)} {vec:rsci.m_din(24)} {vec:rsci.m_din(25)} {vec:rsci.m_din(26)} {vec:rsci.m_din(27)} {vec:rsci.m_din(28)} {vec:rsci.m_din(29)} {vec:rsci.m_din(30)} {vec:rsci.m_din(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-227 -attr oid 225 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_dout(0)} -attr vt d
load net {vec:rsci.m_dout(1)} -attr vt d
load net {vec:rsci.m_dout(2)} -attr vt d
load net {vec:rsci.m_dout(3)} -attr vt d
load net {vec:rsci.m_dout(4)} -attr vt d
load net {vec:rsci.m_dout(5)} -attr vt d
load net {vec:rsci.m_dout(6)} -attr vt d
load net {vec:rsci.m_dout(7)} -attr vt d
load net {vec:rsci.m_dout(8)} -attr vt d
load net {vec:rsci.m_dout(9)} -attr vt d
load net {vec:rsci.m_dout(10)} -attr vt d
load net {vec:rsci.m_dout(11)} -attr vt d
load net {vec:rsci.m_dout(12)} -attr vt d
load net {vec:rsci.m_dout(13)} -attr vt d
load net {vec:rsci.m_dout(14)} -attr vt d
load net {vec:rsci.m_dout(15)} -attr vt d
load net {vec:rsci.m_dout(16)} -attr vt d
load net {vec:rsci.m_dout(17)} -attr vt d
load net {vec:rsci.m_dout(18)} -attr vt d
load net {vec:rsci.m_dout(19)} -attr vt d
load net {vec:rsci.m_dout(20)} -attr vt d
load net {vec:rsci.m_dout(21)} -attr vt d
load net {vec:rsci.m_dout(22)} -attr vt d
load net {vec:rsci.m_dout(23)} -attr vt d
load net {vec:rsci.m_dout(24)} -attr vt d
load net {vec:rsci.m_dout(25)} -attr vt d
load net {vec:rsci.m_dout(26)} -attr vt d
load net {vec:rsci.m_dout(27)} -attr vt d
load net {vec:rsci.m_dout(28)} -attr vt d
load net {vec:rsci.m_dout(29)} -attr vt d
load net {vec:rsci.m_dout(30)} -attr vt d
load net {vec:rsci.m_dout(31)} -attr vt d
load netBundle {vec:rsci.m_dout} 32 {vec:rsci.m_dout(0)} {vec:rsci.m_dout(1)} {vec:rsci.m_dout(2)} {vec:rsci.m_dout(3)} {vec:rsci.m_dout(4)} {vec:rsci.m_dout(5)} {vec:rsci.m_dout(6)} {vec:rsci.m_dout(7)} {vec:rsci.m_dout(8)} {vec:rsci.m_dout(9)} {vec:rsci.m_dout(10)} {vec:rsci.m_dout(11)} {vec:rsci.m_dout(12)} {vec:rsci.m_dout(13)} {vec:rsci.m_dout(14)} {vec:rsci.m_dout(15)} {vec:rsci.m_dout(16)} {vec:rsci.m_dout(17)} {vec:rsci.m_dout(18)} {vec:rsci.m_dout(19)} {vec:rsci.m_dout(20)} {vec:rsci.m_dout(21)} {vec:rsci.m_dout(22)} {vec:rsci.m_dout(23)} {vec:rsci.m_dout(24)} {vec:rsci.m_dout(25)} {vec:rsci.m_dout(26)} {vec:rsci.m_dout(27)} {vec:rsci.m_dout(28)} {vec:rsci.m_dout(29)} {vec:rsci.m_dout(30)} {vec:rsci.m_dout(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-228 -attr oid 226 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(0)} -port {vec:rsci.m_dout(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(1)} -port {vec:rsci.m_dout(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(2)} -port {vec:rsci.m_dout(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(3)} -port {vec:rsci.m_dout(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(4)} -port {vec:rsci.m_dout(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(5)} -port {vec:rsci.m_dout(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(6)} -port {vec:rsci.m_dout(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(7)} -port {vec:rsci.m_dout(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(8)} -port {vec:rsci.m_dout(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(9)} -port {vec:rsci.m_dout(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(10)} -port {vec:rsci.m_dout(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(11)} -port {vec:rsci.m_dout(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(12)} -port {vec:rsci.m_dout(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(13)} -port {vec:rsci.m_dout(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(14)} -port {vec:rsci.m_dout(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(15)} -port {vec:rsci.m_dout(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(16)} -port {vec:rsci.m_dout(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(17)} -port {vec:rsci.m_dout(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(18)} -port {vec:rsci.m_dout(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(19)} -port {vec:rsci.m_dout(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(20)} -port {vec:rsci.m_dout(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(21)} -port {vec:rsci.m_dout(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(22)} -port {vec:rsci.m_dout(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(23)} -port {vec:rsci.m_dout(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(24)} -port {vec:rsci.m_dout(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(25)} -port {vec:rsci.m_dout(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(26)} -port {vec:rsci.m_dout(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(27)} -port {vec:rsci.m_dout(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(28)} -port {vec:rsci.m_dout(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(29)} -port {vec:rsci.m_dout(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(30)} -port {vec:rsci.m_dout(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(31)} -port {vec:rsci.m_dout(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load inst "VEC_LOOP:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-229 -attr oid 227 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt} -pin  "VEC_LOOP:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.biwt} -pin  "VEC_LOOP:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:nor#1.itm}
load inst "VEC_LOOP:nor" "nor(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-230 -attr oid 228 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:nor#1.itm}
load net {vec:rsci.bdwt} -pin  "VEC_LOOP:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load net {VEC_LOOP:nor.itm} -pin  "VEC_LOOP:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:nor.itm}
load inst "reg(vec:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-231 -attr oid 229 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {VEC_LOOP:nor.itm} -pin  "reg(vec:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:nor.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(vec:rsci.bcwt)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-232 -attr oid 230 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt} -pin  "reg(vec:rsci.bcwt)" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load inst "VEC_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-233 -attr oid 231 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {vec:rsci.oswt} -pin  "VEC_LOOP:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.oswt}
load net {VEC_LOOP:not#2.itm} -pin  "VEC_LOOP:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:not#2.itm}
load inst "VEC_LOOP:or#1" "or(3,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-234 -attr oid 232 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:or#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {VEC_LOOP:not#2.itm} -pin  "VEC_LOOP:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:not#2.itm}
load net {vec:rsci.biwt} -pin  "VEC_LOOP:or#1" {A1(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {vec:rsci.bcwt} -pin  "VEC_LOOP:or#1" {A2(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.wen_comp} -pin  "VEC_LOOP:or#1" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp}
load inst "VEC_LOOP:nor#4" "nor(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-235 -attr oid 233 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {VEC_LOOP:nor#4.itm} -pin  "VEC_LOOP:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:nor#4.itm}
load inst "VEC_LOOP:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-236 -attr oid 234 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:nor#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {VEC_LOOP:nor#4.itm} -pin  "VEC_LOOP:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:nor#4.itm}
load net {vec:rsci.bdwt#2} -pin  "VEC_LOOP:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:nor#3.itm}
load inst "reg(vec:rsci.bcwt#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-237 -attr oid 235 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {VEC_LOOP:nor#3.itm} -pin  "reg(vec:rsci.bcwt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:nor#3.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(vec:rsci.bcwt#1)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-238 -attr oid 236 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt#1} -pin  "reg(vec:rsci.bcwt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load inst "VEC_LOOP:not#5" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-239 -attr oid 237 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:not#5} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:not#5" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.oswt#1}
load net {VEC_LOOP:not#5.itm} -pin  "VEC_LOOP:not#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:not#5.itm}
load inst "VEC_LOOP:or#3" "or(3,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-240 -attr oid 238 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:or#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {VEC_LOOP:not#5.itm} -pin  "VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:not#5.itm}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:or#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {vec:rsci.wen_comp#1} -pin  "VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp#1}
load inst "VEC_LOOP:VEC_LOOP:and" "and(2,10)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-241 -attr oid 239 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:VEC_LOOP:and} -attr area 10.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(10,2)"
load net {vec:rsci.m_waddr.core(0)} -pin  "VEC_LOOP:VEC_LOOP:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(1)} -pin  "VEC_LOOP:VEC_LOOP:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(2)} -pin  "VEC_LOOP:VEC_LOOP:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(3)} -pin  "VEC_LOOP:VEC_LOOP:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(4)} -pin  "VEC_LOOP:VEC_LOOP:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(5)} -pin  "VEC_LOOP:VEC_LOOP:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(6)} -pin  "VEC_LOOP:VEC_LOOP:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(7)} -pin  "VEC_LOOP:VEC_LOOP:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(8)} -pin  "VEC_LOOP:VEC_LOOP:and" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(9)} -pin  "VEC_LOOP:VEC_LOOP:and" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs.itm}
load net {vec:rsci.m_waddr(0)} -pin  "VEC_LOOP:VEC_LOOP:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(1)} -pin  "VEC_LOOP:VEC_LOOP:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(2)} -pin  "VEC_LOOP:VEC_LOOP:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(3)} -pin  "VEC_LOOP:VEC_LOOP:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(4)} -pin  "VEC_LOOP:VEC_LOOP:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(5)} -pin  "VEC_LOOP:VEC_LOOP:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(6)} -pin  "VEC_LOOP:VEC_LOOP:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(7)} -pin  "VEC_LOOP:VEC_LOOP:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(8)} -pin  "VEC_LOOP:VEC_LOOP:and" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(9)} -pin  "VEC_LOOP:VEC_LOOP:and" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_waddr}
load inst "VEC_LOOP:VEC_LOOP:and#1" "and(2,10)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-242 -attr oid 240 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:VEC_LOOP:and#1} -attr area 10.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(10,2)"
load net {vec:rsci.m_raddr.core(0)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(1)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(2)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(3)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(4)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(5)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(6)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(7)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(8)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(9)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#1.itm}
load net {vec:rsci.m_raddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#1.itm}
load net {vec:rsci.m_raddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#1.itm}
load net {vec:rsci.m_raddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#1.itm}
load net {vec:rsci.m_raddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#1.itm}
load net {vec:rsci.m_raddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#1.itm}
load net {vec:rsci.m_raddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#1.itm}
load net {vec:rsci.m_raddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#1.itm}
load net {vec:rsci.m_raddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#1.itm}
load net {vec:rsci.m_raddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#1.itm}
load net {vec:rsci.m_raddr(0)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(1)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(2)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(3)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(4)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(5)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(6)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(7)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(8)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(9)} -pin  "VEC_LOOP:VEC_LOOP:and#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_raddr}
load inst "reg(vec:rsci.m_din.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-243 -attr oid 241 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.m_din.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.m_din(0)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(1)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(2)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(3)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(4)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(5)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(6)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(7)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(8)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(9)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(10)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(11)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(12)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(13)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(14)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(15)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(16)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(17)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(18)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(19)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(20)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(21)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(22)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(23)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(24)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(25)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(26)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(27)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(28)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(29)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(30)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(31)} -pin  "reg(vec:rsci.m_din.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {clk} -pin  "reg(vec:rsci.m_din.bfwt)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-244 -attr oid 242 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/clk}
load net {vec:rsci.biwt} -pin  "reg(vec:rsci.m_din.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {vec:rsci.m_din.bfwt(0)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(1)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(2)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(3)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(4)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(5)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(6)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(7)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(8)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(9)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(10)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(11)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(12)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(13)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(14)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(15)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(16)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(17)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(18)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(19)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(20)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(21)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(22)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(23)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(24)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(25)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(26)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(27)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(28)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(29)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(30)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(31)} -pin  "reg(vec:rsci.m_din.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load inst "VEC_LOOP:mux#1" "mux(2,32)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-245 -attr oid 243 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:mux#1} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.m_din(0)} -pin  "VEC_LOOP:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(1)} -pin  "VEC_LOOP:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(2)} -pin  "VEC_LOOP:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(3)} -pin  "VEC_LOOP:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(4)} -pin  "VEC_LOOP:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(5)} -pin  "VEC_LOOP:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(6)} -pin  "VEC_LOOP:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(7)} -pin  "VEC_LOOP:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(8)} -pin  "VEC_LOOP:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(9)} -pin  "VEC_LOOP:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(10)} -pin  "VEC_LOOP:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(11)} -pin  "VEC_LOOP:mux#1" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(12)} -pin  "VEC_LOOP:mux#1" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(13)} -pin  "VEC_LOOP:mux#1" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(14)} -pin  "VEC_LOOP:mux#1" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(15)} -pin  "VEC_LOOP:mux#1" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(16)} -pin  "VEC_LOOP:mux#1" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(17)} -pin  "VEC_LOOP:mux#1" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(18)} -pin  "VEC_LOOP:mux#1" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(19)} -pin  "VEC_LOOP:mux#1" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(20)} -pin  "VEC_LOOP:mux#1" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(21)} -pin  "VEC_LOOP:mux#1" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(22)} -pin  "VEC_LOOP:mux#1" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(23)} -pin  "VEC_LOOP:mux#1" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(24)} -pin  "VEC_LOOP:mux#1" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(25)} -pin  "VEC_LOOP:mux#1" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(26)} -pin  "VEC_LOOP:mux#1" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(27)} -pin  "VEC_LOOP:mux#1" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(28)} -pin  "VEC_LOOP:mux#1" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(29)} -pin  "VEC_LOOP:mux#1" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(30)} -pin  "VEC_LOOP:mux#1" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din(31)} -pin  "VEC_LOOP:mux#1" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din}
load net {vec:rsci.m_din.bfwt(0)} -pin  "VEC_LOOP:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(1)} -pin  "VEC_LOOP:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(2)} -pin  "VEC_LOOP:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(3)} -pin  "VEC_LOOP:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(4)} -pin  "VEC_LOOP:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(5)} -pin  "VEC_LOOP:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(6)} -pin  "VEC_LOOP:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(7)} -pin  "VEC_LOOP:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(8)} -pin  "VEC_LOOP:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(9)} -pin  "VEC_LOOP:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(10)} -pin  "VEC_LOOP:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(11)} -pin  "VEC_LOOP:mux#1" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(12)} -pin  "VEC_LOOP:mux#1" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(13)} -pin  "VEC_LOOP:mux#1" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(14)} -pin  "VEC_LOOP:mux#1" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(15)} -pin  "VEC_LOOP:mux#1" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(16)} -pin  "VEC_LOOP:mux#1" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(17)} -pin  "VEC_LOOP:mux#1" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(18)} -pin  "VEC_LOOP:mux#1" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(19)} -pin  "VEC_LOOP:mux#1" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(20)} -pin  "VEC_LOOP:mux#1" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(21)} -pin  "VEC_LOOP:mux#1" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(22)} -pin  "VEC_LOOP:mux#1" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(23)} -pin  "VEC_LOOP:mux#1" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(24)} -pin  "VEC_LOOP:mux#1" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(25)} -pin  "VEC_LOOP:mux#1" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(26)} -pin  "VEC_LOOP:mux#1" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(27)} -pin  "VEC_LOOP:mux#1" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(28)} -pin  "VEC_LOOP:mux#1" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(29)} -pin  "VEC_LOOP:mux#1" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(30)} -pin  "VEC_LOOP:mux#1" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.m_din.bfwt(31)} -pin  "VEC_LOOP:mux#1" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.bfwt}
load net {vec:rsci.bcwt} -pin  "VEC_LOOP:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.m_din.mxwt(0)} -pin  "VEC_LOOP:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(1)} -pin  "VEC_LOOP:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(2)} -pin  "VEC_LOOP:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(3)} -pin  "VEC_LOOP:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(4)} -pin  "VEC_LOOP:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(5)} -pin  "VEC_LOOP:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(6)} -pin  "VEC_LOOP:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(7)} -pin  "VEC_LOOP:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(8)} -pin  "VEC_LOOP:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(9)} -pin  "VEC_LOOP:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(10)} -pin  "VEC_LOOP:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(11)} -pin  "VEC_LOOP:mux#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(12)} -pin  "VEC_LOOP:mux#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(13)} -pin  "VEC_LOOP:mux#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(14)} -pin  "VEC_LOOP:mux#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(15)} -pin  "VEC_LOOP:mux#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(16)} -pin  "VEC_LOOP:mux#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(17)} -pin  "VEC_LOOP:mux#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(18)} -pin  "VEC_LOOP:mux#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(19)} -pin  "VEC_LOOP:mux#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(20)} -pin  "VEC_LOOP:mux#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(21)} -pin  "VEC_LOOP:mux#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(22)} -pin  "VEC_LOOP:mux#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(23)} -pin  "VEC_LOOP:mux#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(24)} -pin  "VEC_LOOP:mux#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(25)} -pin  "VEC_LOOP:mux#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(26)} -pin  "VEC_LOOP:mux#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(27)} -pin  "VEC_LOOP:mux#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(28)} -pin  "VEC_LOOP:mux#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(29)} -pin  "VEC_LOOP:mux#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(30)} -pin  "VEC_LOOP:mux#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(31)} -pin  "VEC_LOOP:mux#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_din.mxwt}
load inst "VEC_LOOP:VEC_LOOP:and#2" "and(2,32)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-246 -attr oid 244 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:VEC_LOOP:and#2} -attr area 32.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(32,2)"
load net {vec:rsci.m_dout.core(0)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(1)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(2)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(3)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(4)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(5)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(6)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(7)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(8)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(9)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(10)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(11)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(12)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(13)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(14)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(15)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(16)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(17)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(18)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(19)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(20)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(21)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(22)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(23)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(24)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(25)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(26)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(27)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(28)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(29)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(30)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(31)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout.core}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_waddr.core.sct} -pin  "VEC_LOOP:VEC_LOOP:and#2" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/VEC_LOOP:exs#2.itm}
load net {vec:rsci.m_dout(0)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(1)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(2)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(3)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(4)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(5)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(6)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(7)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(8)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(9)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(10)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(11)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(12)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(13)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(14)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(15)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(16)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(17)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(18)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(19)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(20)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(21)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(22)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(23)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(24)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(25)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(26)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(27)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(28)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(29)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(30)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
load net {vec:rsci.m_dout(31)} -pin  "VEC_LOOP:VEC_LOOP:and#2" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.m_dout}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci" "orig" \
 -symlib {27b9b454-9e0a-4fc1-8160-00725ba97864-12 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v13} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-248 -attr oid 245 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-249 -attr oid 246 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/rst}
load portBus vec:rsc.m_wstate(2:0) output 3 {vec:rsc.m_wstate(2)} {vec:rsc.m_wstate(1)} {vec:rsc.m_wstate(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-250 -attr oid 247 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.m_wstate}
load port {vec:rsc.m_wCaughtUp} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-251 -attr oid 248 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.m_wCaughtUp}
load port {vec:rsc.RREADY} input -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-252 -attr oid 249 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RREADY}
load port {vec:rsc.RVALID} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-253 -attr oid 250 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RVALID}
load port {vec:rsc.RUSER} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-254 -attr oid 251 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RUSER}
load port {vec:rsc.RLAST} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-255 -attr oid 252 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RLAST}
load portBus vec:rsc.RRESP(1:0) input 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-256 -attr oid 253 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RRESP}
load portBus vec:rsc.RDATA(31:0) input 32 {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-257 -attr oid 254 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load port {vec:rsc.RID} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-258 -attr oid 255 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RID}
load port {vec:rsc.ARREADY} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-259 -attr oid 256 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARREADY}
load port {vec:rsc.ARVALID} input -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-260 -attr oid 257 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARVALID}
load port {vec:rsc.ARUSER} input -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-261 -attr oid 258 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARUSER}
load portBus vec:rsc.ARREGION(3:0) input 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-262 -attr oid 259 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARREGION}
load portBus vec:rsc.ARQOS(3:0) input 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-263 -attr oid 260 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARQOS}
load portBus vec:rsc.ARPROT(2:0) input 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-264 -attr oid 261 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARPROT}
load portBus vec:rsc.ARCACHE(3:0) input 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-265 -attr oid 262 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load port {vec:rsc.ARLOCK} input -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-266 -attr oid 263 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLOCK}
load portBus vec:rsc.ARBURST(1:0) input 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-267 -attr oid 264 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARBURST}
load portBus vec:rsc.ARSIZE(2:0) input 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-268 -attr oid 265 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARSIZE}
load portBus vec:rsc.ARLEN(7:0) input 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-269 -attr oid 266 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load portBus vec:rsc.ARADDR(31:0) input 32 {vec:rsc.ARADDR(31)} {vec:rsc.ARADDR(30)} {vec:rsc.ARADDR(29)} {vec:rsc.ARADDR(28)} {vec:rsc.ARADDR(27)} {vec:rsc.ARADDR(26)} {vec:rsc.ARADDR(25)} {vec:rsc.ARADDR(24)} {vec:rsc.ARADDR(23)} {vec:rsc.ARADDR(22)} {vec:rsc.ARADDR(21)} {vec:rsc.ARADDR(20)} {vec:rsc.ARADDR(19)} {vec:rsc.ARADDR(18)} {vec:rsc.ARADDR(17)} {vec:rsc.ARADDR(16)} {vec:rsc.ARADDR(15)} {vec:rsc.ARADDR(14)} {vec:rsc.ARADDR(13)} {vec:rsc.ARADDR(12)} {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-270 -attr oid 267 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load port {vec:rsc.ARID} input -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-271 -attr oid 268 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARID}
load port {vec:rsc.BREADY} input -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-272 -attr oid 269 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.BREADY}
load port {vec:rsc.BVALID} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-273 -attr oid 270 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.BVALID}
load port {vec:rsc.BUSER} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-274 -attr oid 271 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.BUSER}
load portBus vec:rsc.BRESP(1:0) input 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-275 -attr oid 272 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.BRESP}
load port {vec:rsc.BID} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-276 -attr oid 273 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.BID}
load port {vec:rsc.WREADY} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-277 -attr oid 274 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WREADY}
load port {vec:rsc.WVALID} input -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-278 -attr oid 275 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WVALID}
load port {vec:rsc.WUSER} input -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-279 -attr oid 276 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WUSER}
load port {vec:rsc.WLAST} input -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-280 -attr oid 277 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WLAST}
load portBus vec:rsc.WSTRB(3:0) input 4 {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-281 -attr oid 278 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WSTRB}
load portBus vec:rsc.WDATA(31:0) input 32 {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-282 -attr oid 279 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load port {vec:rsc.AWREADY} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-283 -attr oid 280 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWREADY}
load port {vec:rsc.AWVALID} input -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-284 -attr oid 281 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWVALID}
load port {vec:rsc.AWUSER} input -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-285 -attr oid 282 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWUSER}
load portBus vec:rsc.AWREGION(3:0) input 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-286 -attr oid 283 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWREGION}
load portBus vec:rsc.AWQOS(3:0) input 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-287 -attr oid 284 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWQOS}
load portBus vec:rsc.AWPROT(2:0) input 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-288 -attr oid 285 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWPROT}
load portBus vec:rsc.AWCACHE(3:0) input 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-289 -attr oid 286 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load port {vec:rsc.AWLOCK} input -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-290 -attr oid 287 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLOCK}
load portBus vec:rsc.AWBURST(1:0) input 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-291 -attr oid 288 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWBURST}
load portBus vec:rsc.AWSIZE(2:0) input 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-292 -attr oid 289 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWSIZE}
load portBus vec:rsc.AWLEN(7:0) input 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-293 -attr oid 290 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load portBus vec:rsc.AWADDR(31:0) input 32 {vec:rsc.AWADDR(31)} {vec:rsc.AWADDR(30)} {vec:rsc.AWADDR(29)} {vec:rsc.AWADDR(28)} {vec:rsc.AWADDR(27)} {vec:rsc.AWADDR(26)} {vec:rsc.AWADDR(25)} {vec:rsc.AWADDR(24)} {vec:rsc.AWADDR(23)} {vec:rsc.AWADDR(22)} {vec:rsc.AWADDR(21)} {vec:rsc.AWADDR(20)} {vec:rsc.AWADDR(19)} {vec:rsc.AWADDR(18)} {vec:rsc.AWADDR(17)} {vec:rsc.AWADDR(16)} {vec:rsc.AWADDR(15)} {vec:rsc.AWADDR(14)} {vec:rsc.AWADDR(13)} {vec:rsc.AWADDR(12)} {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-294 -attr oid 291 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load port {vec:rsc.AWID} input -symbol left_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-295 -attr oid 292 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWID}
load port {core.wen} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-296 -attr oid 293 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/core.wen}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-297 -attr oid 294 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.oswt}
load port {vec:rsci.wen_comp} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-298 -attr oid 295 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.wen_comp}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-299 -attr oid 296 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.oswt#1}
load port {vec:rsci.wen_comp#1} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-300 -attr oid 297 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.wen_comp#1}
load portBus vec:rsci.m_waddr.core(9:0) input 10 {vec:rsci.m_waddr.core(9)} {vec:rsci.m_waddr.core(8)} {vec:rsci.m_waddr.core(7)} {vec:rsci.m_waddr.core(6)} {vec:rsci.m_waddr.core(5)} {vec:rsci.m_waddr.core(4)} {vec:rsci.m_waddr.core(3)} {vec:rsci.m_waddr.core(2)} {vec:rsci.m_waddr.core(1)} {vec:rsci.m_waddr.core(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-301 -attr oid 298 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr.core}
load portBus vec:rsci.m_raddr.core(9:0) input 10 {vec:rsci.m_raddr.core(9)} {vec:rsci.m_raddr.core(8)} {vec:rsci.m_raddr.core(7)} {vec:rsci.m_raddr.core(6)} {vec:rsci.m_raddr.core(5)} {vec:rsci.m_raddr.core(4)} {vec:rsci.m_raddr.core(3)} {vec:rsci.m_raddr.core(2)} {vec:rsci.m_raddr.core(1)} {vec:rsci.m_raddr.core(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-302 -attr oid 299 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr.core}
load portBus vec:rsci.m_din.mxwt(31:0) output 32 {vec:rsci.m_din.mxwt(31)} {vec:rsci.m_din.mxwt(30)} {vec:rsci.m_din.mxwt(29)} {vec:rsci.m_din.mxwt(28)} {vec:rsci.m_din.mxwt(27)} {vec:rsci.m_din.mxwt(26)} {vec:rsci.m_din.mxwt(25)} {vec:rsci.m_din.mxwt(24)} {vec:rsci.m_din.mxwt(23)} {vec:rsci.m_din.mxwt(22)} {vec:rsci.m_din.mxwt(21)} {vec:rsci.m_din.mxwt(20)} {vec:rsci.m_din.mxwt(19)} {vec:rsci.m_din.mxwt(18)} {vec:rsci.m_din.mxwt(17)} {vec:rsci.m_din.mxwt(16)} {vec:rsci.m_din.mxwt(15)} {vec:rsci.m_din.mxwt(14)} {vec:rsci.m_din.mxwt(13)} {vec:rsci.m_din.mxwt(12)} {vec:rsci.m_din.mxwt(11)} {vec:rsci.m_din.mxwt(10)} {vec:rsci.m_din.mxwt(9)} {vec:rsci.m_din.mxwt(8)} {vec:rsci.m_din.mxwt(7)} {vec:rsci.m_din.mxwt(6)} {vec:rsci.m_din.mxwt(5)} {vec:rsci.m_din.mxwt(4)} {vec:rsci.m_din.mxwt(3)} {vec:rsci.m_din.mxwt(2)} {vec:rsci.m_din.mxwt(1)} {vec:rsci.m_din.mxwt(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-303 -attr oid 300 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load portBus vec:rsci.m_dout.core(31:0) input 32 {vec:rsci.m_dout.core(31)} {vec:rsci.m_dout.core(30)} {vec:rsci.m_dout.core(29)} {vec:rsci.m_dout.core(28)} {vec:rsci.m_dout.core(27)} {vec:rsci.m_dout.core(26)} {vec:rsci.m_dout.core(25)} {vec:rsci.m_dout.core(24)} {vec:rsci.m_dout.core(23)} {vec:rsci.m_dout.core(22)} {vec:rsci.m_dout.core(21)} {vec:rsci.m_dout.core(20)} {vec:rsci.m_dout.core(19)} {vec:rsci.m_dout.core(18)} {vec:rsci.m_dout.core(17)} {vec:rsci.m_dout.core(16)} {vec:rsci.m_dout.core(15)} {vec:rsci.m_dout.core(14)} {vec:rsci.m_dout.core(13)} {vec:rsci.m_dout.core(12)} {vec:rsci.m_dout.core(11)} {vec:rsci.m_dout.core(10)} {vec:rsci.m_dout.core(9)} {vec:rsci.m_dout.core(8)} {vec:rsci.m_dout.core(7)} {vec:rsci.m_dout.core(6)} {vec:rsci.m_dout.core(5)} {vec:rsci.m_dout.core(4)} {vec:rsci.m_dout.core(3)} {vec:rsci.m_dout.core(2)} {vec:rsci.m_dout.core(1)} {vec:rsci.m_dout.core(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-304 -attr oid 301 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load symbol "amba.ccs_axi4_master" "amba.ccs_axi4_master(13,0,1024,32,32,10,0,0,0,0,32,32,1,1,1,0,0,0,0)" EXT boxcolor 0 \
     port {ACLK} input \
     port {ARESETn} input \
     portBus AWID output 1 {AWID(0)} \
     portBus AWADDR output 32 {AWADDR(31)} {AWADDR(30)} {AWADDR(29)} {AWADDR(28)} {AWADDR(27)} {AWADDR(26)} {AWADDR(25)} {AWADDR(24)} {AWADDR(23)} {AWADDR(22)} {AWADDR(21)} {AWADDR(20)} {AWADDR(19)} {AWADDR(18)} {AWADDR(17)} {AWADDR(16)} {AWADDR(15)} {AWADDR(14)} {AWADDR(13)} {AWADDR(12)} {AWADDR(11)} {AWADDR(10)} {AWADDR(9)} {AWADDR(8)} {AWADDR(7)} {AWADDR(6)} {AWADDR(5)} {AWADDR(4)} {AWADDR(3)} {AWADDR(2)} {AWADDR(1)} {AWADDR(0)} \
     portBus AWLEN output 8 {AWLEN(7)} {AWLEN(6)} {AWLEN(5)} {AWLEN(4)} {AWLEN(3)} {AWLEN(2)} {AWLEN(1)} {AWLEN(0)} \
     portBus AWSIZE output 3 {AWSIZE(2)} {AWSIZE(1)} {AWSIZE(0)} \
     portBus AWBURST output 2 {AWBURST(1)} {AWBURST(0)} \
     port {AWLOCK} output \
     portBus AWCACHE output 4 {AWCACHE(3)} {AWCACHE(2)} {AWCACHE(1)} {AWCACHE(0)} \
     portBus AWPROT output 3 {AWPROT(2)} {AWPROT(1)} {AWPROT(0)} \
     portBus AWQOS output 4 {AWQOS(3)} {AWQOS(2)} {AWQOS(1)} {AWQOS(0)} \
     portBus AWREGION output 4 {AWREGION(3)} {AWREGION(2)} {AWREGION(1)} {AWREGION(0)} \
     portBus AWUSER output 1 {AWUSER(0)} \
     port {AWVALID} output \
     port {AWREADY} input \
     portBus WDATA output 32 {WDATA(31)} {WDATA(30)} {WDATA(29)} {WDATA(28)} {WDATA(27)} {WDATA(26)} {WDATA(25)} {WDATA(24)} {WDATA(23)} {WDATA(22)} {WDATA(21)} {WDATA(20)} {WDATA(19)} {WDATA(18)} {WDATA(17)} {WDATA(16)} {WDATA(15)} {WDATA(14)} {WDATA(13)} {WDATA(12)} {WDATA(11)} {WDATA(10)} {WDATA(9)} {WDATA(8)} {WDATA(7)} {WDATA(6)} {WDATA(5)} {WDATA(4)} {WDATA(3)} {WDATA(2)} {WDATA(1)} {WDATA(0)} \
     portBus WSTRB output 4 {WSTRB(3)} {WSTRB(2)} {WSTRB(1)} {WSTRB(0)} \
     port {WLAST} output \
     portBus WUSER output 1 {WUSER(0)} \
     port {WVALID} output \
     port {WREADY} input \
     portBus BID input 1 {BID(0)} \
     portBus BRESP input 2 {BRESP(1)} {BRESP(0)} \
     portBus BUSER input 1 {BUSER(0)} \
     port {BVALID} input \
     port {BREADY} output \
     portBus ARID output 1 {ARID(0)} \
     portBus ARADDR output 32 {ARADDR(31)} {ARADDR(30)} {ARADDR(29)} {ARADDR(28)} {ARADDR(27)} {ARADDR(26)} {ARADDR(25)} {ARADDR(24)} {ARADDR(23)} {ARADDR(22)} {ARADDR(21)} {ARADDR(20)} {ARADDR(19)} {ARADDR(18)} {ARADDR(17)} {ARADDR(16)} {ARADDR(15)} {ARADDR(14)} {ARADDR(13)} {ARADDR(12)} {ARADDR(11)} {ARADDR(10)} {ARADDR(9)} {ARADDR(8)} {ARADDR(7)} {ARADDR(6)} {ARADDR(5)} {ARADDR(4)} {ARADDR(3)} {ARADDR(2)} {ARADDR(1)} {ARADDR(0)} \
     portBus ARLEN output 8 {ARLEN(7)} {ARLEN(6)} {ARLEN(5)} {ARLEN(4)} {ARLEN(3)} {ARLEN(2)} {ARLEN(1)} {ARLEN(0)} \
     portBus ARSIZE output 3 {ARSIZE(2)} {ARSIZE(1)} {ARSIZE(0)} \
     portBus ARBURST output 2 {ARBURST(1)} {ARBURST(0)} \
     port {ARLOCK} output \
     portBus ARCACHE output 4 {ARCACHE(3)} {ARCACHE(2)} {ARCACHE(1)} {ARCACHE(0)} \
     portBus ARPROT output 3 {ARPROT(2)} {ARPROT(1)} {ARPROT(0)} \
     portBus ARQOS output 4 {ARQOS(3)} {ARQOS(2)} {ARQOS(1)} {ARQOS(0)} \
     portBus ARREGION output 4 {ARREGION(3)} {ARREGION(2)} {ARREGION(1)} {ARREGION(0)} \
     portBus ARUSER output 1 {ARUSER(0)} \
     port {ARVALID} output \
     port {ARREADY} input \
     portBus RID input 1 {RID(0)} \
     portBus RDATA input 32 {RDATA(31)} {RDATA(30)} {RDATA(29)} {RDATA(28)} {RDATA(27)} {RDATA(26)} {RDATA(25)} {RDATA(24)} {RDATA(23)} {RDATA(22)} {RDATA(21)} {RDATA(20)} {RDATA(19)} {RDATA(18)} {RDATA(17)} {RDATA(16)} {RDATA(15)} {RDATA(14)} {RDATA(13)} {RDATA(12)} {RDATA(11)} {RDATA(10)} {RDATA(9)} {RDATA(8)} {RDATA(7)} {RDATA(6)} {RDATA(5)} {RDATA(4)} {RDATA(3)} {RDATA(2)} {RDATA(1)} {RDATA(0)} \
     portBus RRESP input 2 {RRESP(1)} {RRESP(0)} \
     port {RLAST} input \
     portBus RUSER input 1 {RUSER(0)} \
     port {RVALID} input \
     port {RREADY} output \
     port {m_re} input \
     port {m_we} input \
     portBus m_waddr input 10 {m_waddr(9)} {m_waddr(8)} {m_waddr(7)} {m_waddr(6)} {m_waddr(5)} {m_waddr(4)} {m_waddr(3)} {m_waddr(2)} {m_waddr(1)} {m_waddr(0)} \
     portBus m_raddr input 10 {m_raddr(9)} {m_raddr(8)} {m_raddr(7)} {m_raddr(6)} {m_raddr(5)} {m_raddr(4)} {m_raddr(3)} {m_raddr(2)} {m_raddr(1)} {m_raddr(0)} \
     portBus m_wburst input 32 {m_wburst(31)} {m_wburst(30)} {m_wburst(29)} {m_wburst(28)} {m_wburst(27)} {m_wburst(26)} {m_wburst(25)} {m_wburst(24)} {m_wburst(23)} {m_wburst(22)} {m_wburst(21)} {m_wburst(20)} {m_wburst(19)} {m_wburst(18)} {m_wburst(17)} {m_wburst(16)} {m_wburst(15)} {m_wburst(14)} {m_wburst(13)} {m_wburst(12)} {m_wburst(11)} {m_wburst(10)} {m_wburst(9)} {m_wburst(8)} {m_wburst(7)} {m_wburst(6)} {m_wburst(5)} {m_wburst(4)} {m_wburst(3)} {m_wburst(2)} {m_wburst(1)} {m_wburst(0)} \
     portBus m_rburst input 32 {m_rburst(31)} {m_rburst(30)} {m_rburst(29)} {m_rburst(28)} {m_rburst(27)} {m_rburst(26)} {m_rburst(25)} {m_rburst(24)} {m_rburst(23)} {m_rburst(22)} {m_rburst(21)} {m_rburst(20)} {m_rburst(19)} {m_rburst(18)} {m_rburst(17)} {m_rburst(16)} {m_rburst(15)} {m_rburst(14)} {m_rburst(13)} {m_rburst(12)} {m_rburst(11)} {m_rburst(10)} {m_rburst(9)} {m_rburst(8)} {m_rburst(7)} {m_rburst(6)} {m_rburst(5)} {m_rburst(4)} {m_rburst(3)} {m_rburst(2)} {m_rburst(1)} {m_rburst(0)} \
     portBus m_din output 32 {m_din(31)} {m_din(30)} {m_din(29)} {m_din(28)} {m_din(27)} {m_din(26)} {m_din(25)} {m_din(24)} {m_din(23)} {m_din(22)} {m_din(21)} {m_din(20)} {m_din(19)} {m_din(18)} {m_din(17)} {m_din(16)} {m_din(15)} {m_din(14)} {m_din(13)} {m_din(12)} {m_din(11)} {m_din(10)} {m_din(9)} {m_din(8)} {m_din(7)} {m_din(6)} {m_din(5)} {m_din(4)} {m_din(3)} {m_din(2)} {m_din(1)} {m_din(0)} \
     portBus m_dout input 32 {m_dout(31)} {m_dout(30)} {m_dout(29)} {m_dout(28)} {m_dout(27)} {m_dout(26)} {m_dout(25)} {m_dout(24)} {m_dout(23)} {m_dout(22)} {m_dout(21)} {m_dout(20)} {m_dout(19)} {m_dout(18)} {m_dout(17)} {m_dout(16)} {m_dout(15)} {m_dout(14)} {m_dout(13)} {m_dout(12)} {m_dout(11)} {m_dout(10)} {m_dout(9)} {m_dout(8)} {m_dout(7)} {m_dout(6)} {m_dout(5)} {m_dout(4)} {m_dout(3)} {m_dout(2)} {m_dout(1)} {m_dout(0)} \
     port {m_wrdy} output \
     port {m_rrdy} output \
     port {is_idle} output \
     port {m_wCaughtUp} output \
     portBus m_wstate output 3 {m_wstate(2)} {m_wstate(1)} {m_wstate(0)} \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.oswt#1} input \
     port {vec:rsci.biwt} output \
     port {vec:rsci.bdwt} output \
     port {vec:rsci.bcwt} input \
     port {vec:rsci.m_re.core.sct} output \
     port {vec:rsci.biwt#1} output \
     port {vec:rsci.bdwt#2} output \
     port {vec:rsci.bcwt#1} input \
     port {vec:rsci.m_we.core.sct} output \
     port {vec:rsci.m_wrdy} input \
     port {vec:rsci.m_rrdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.wen_comp} output \
     port {vec:rsci.oswt#1} input \
     port {vec:rsci.wen_comp#1} output \
     portBus vec:rsci.m_waddr.core input 10 {vec:rsci.m_waddr.core(9)} {vec:rsci.m_waddr.core(8)} {vec:rsci.m_waddr.core(7)} {vec:rsci.m_waddr.core(6)} {vec:rsci.m_waddr.core(5)} {vec:rsci.m_waddr.core(4)} {vec:rsci.m_waddr.core(3)} {vec:rsci.m_waddr.core(2)} {vec:rsci.m_waddr.core(1)} {vec:rsci.m_waddr.core(0)} \
     portBus vec:rsci.m_raddr.core input 10 {vec:rsci.m_raddr.core(9)} {vec:rsci.m_raddr.core(8)} {vec:rsci.m_raddr.core(7)} {vec:rsci.m_raddr.core(6)} {vec:rsci.m_raddr.core(5)} {vec:rsci.m_raddr.core(4)} {vec:rsci.m_raddr.core(3)} {vec:rsci.m_raddr.core(2)} {vec:rsci.m_raddr.core(1)} {vec:rsci.m_raddr.core(0)} \
     portBus vec:rsci.m_din.mxwt output 32 {vec:rsci.m_din.mxwt(31)} {vec:rsci.m_din.mxwt(30)} {vec:rsci.m_din.mxwt(29)} {vec:rsci.m_din.mxwt(28)} {vec:rsci.m_din.mxwt(27)} {vec:rsci.m_din.mxwt(26)} {vec:rsci.m_din.mxwt(25)} {vec:rsci.m_din.mxwt(24)} {vec:rsci.m_din.mxwt(23)} {vec:rsci.m_din.mxwt(22)} {vec:rsci.m_din.mxwt(21)} {vec:rsci.m_din.mxwt(20)} {vec:rsci.m_din.mxwt(19)} {vec:rsci.m_din.mxwt(18)} {vec:rsci.m_din.mxwt(17)} {vec:rsci.m_din.mxwt(16)} {vec:rsci.m_din.mxwt(15)} {vec:rsci.m_din.mxwt(14)} {vec:rsci.m_din.mxwt(13)} {vec:rsci.m_din.mxwt(12)} {vec:rsci.m_din.mxwt(11)} {vec:rsci.m_din.mxwt(10)} {vec:rsci.m_din.mxwt(9)} {vec:rsci.m_din.mxwt(8)} {vec:rsci.m_din.mxwt(7)} {vec:rsci.m_din.mxwt(6)} {vec:rsci.m_din.mxwt(5)} {vec:rsci.m_din.mxwt(4)} {vec:rsci.m_din.mxwt(3)} {vec:rsci.m_din.mxwt(2)} {vec:rsci.m_din.mxwt(1)} {vec:rsci.m_din.mxwt(0)} \
     portBus vec:rsci.m_dout.core input 32 {vec:rsci.m_dout.core(31)} {vec:rsci.m_dout.core(30)} {vec:rsci.m_dout.core(29)} {vec:rsci.m_dout.core(28)} {vec:rsci.m_dout.core(27)} {vec:rsci.m_dout.core(26)} {vec:rsci.m_dout.core(25)} {vec:rsci.m_dout.core(24)} {vec:rsci.m_dout.core(23)} {vec:rsci.m_dout.core(22)} {vec:rsci.m_dout.core(21)} {vec:rsci.m_dout.core(20)} {vec:rsci.m_dout.core(19)} {vec:rsci.m_dout.core(18)} {vec:rsci.m_dout.core(17)} {vec:rsci.m_dout.core(16)} {vec:rsci.m_dout.core(15)} {vec:rsci.m_dout.core(14)} {vec:rsci.m_dout.core(13)} {vec:rsci.m_dout.core(12)} {vec:rsci.m_dout.core(11)} {vec:rsci.m_dout.core(10)} {vec:rsci.m_dout.core(9)} {vec:rsci.m_dout.core(8)} {vec:rsci.m_dout.core(7)} {vec:rsci.m_dout.core(6)} {vec:rsci.m_dout.core(5)} {vec:rsci.m_dout.core(4)} {vec:rsci.m_dout.core(3)} {vec:rsci.m_dout.core(2)} {vec:rsci.m_dout.core(1)} {vec:rsci.m_dout.core(0)} \
     port {vec:rsci.biwt} input \
     port {vec:rsci.bdwt} input \
     port {vec:rsci.bcwt} output \
     port {vec:rsci.biwt#1} input \
     port {vec:rsci.bdwt#2} input \
     port {vec:rsci.bcwt#1} output \
     portBus vec:rsci.m_waddr output 10 {vec:rsci.m_waddr(9)} {vec:rsci.m_waddr(8)} {vec:rsci.m_waddr(7)} {vec:rsci.m_waddr(6)} {vec:rsci.m_waddr(5)} {vec:rsci.m_waddr(4)} {vec:rsci.m_waddr(3)} {vec:rsci.m_waddr(2)} {vec:rsci.m_waddr(1)} {vec:rsci.m_waddr(0)} \
     port {vec:rsci.m_waddr.core.sct} input \
     portBus vec:rsci.m_raddr output 10 {vec:rsci.m_raddr(9)} {vec:rsci.m_raddr(8)} {vec:rsci.m_raddr(7)} {vec:rsci.m_raddr(6)} {vec:rsci.m_raddr(5)} {vec:rsci.m_raddr(4)} {vec:rsci.m_raddr(3)} {vec:rsci.m_raddr(2)} {vec:rsci.m_raddr(1)} {vec:rsci.m_raddr(0)} \
     port {vec:rsci.m_raddr.core.sct} input \
     portBus vec:rsci.m_din input 32 {vec:rsci.m_din(31)} {vec:rsci.m_din(30)} {vec:rsci.m_din(29)} {vec:rsci.m_din(28)} {vec:rsci.m_din(27)} {vec:rsci.m_din(26)} {vec:rsci.m_din(25)} {vec:rsci.m_din(24)} {vec:rsci.m_din(23)} {vec:rsci.m_din(22)} {vec:rsci.m_din(21)} {vec:rsci.m_din(20)} {vec:rsci.m_din(19)} {vec:rsci.m_din(18)} {vec:rsci.m_din(17)} {vec:rsci.m_din(16)} {vec:rsci.m_din(15)} {vec:rsci.m_din(14)} {vec:rsci.m_din(13)} {vec:rsci.m_din(12)} {vec:rsci.m_din(11)} {vec:rsci.m_din(10)} {vec:rsci.m_din(9)} {vec:rsci.m_din(8)} {vec:rsci.m_din(7)} {vec:rsci.m_din(6)} {vec:rsci.m_din(5)} {vec:rsci.m_din(4)} {vec:rsci.m_din(3)} {vec:rsci.m_din(2)} {vec:rsci.m_din(1)} {vec:rsci.m_din(0)} \
     portBus vec:rsci.m_dout output 32 {vec:rsci.m_dout(31)} {vec:rsci.m_dout(30)} {vec:rsci.m_dout(29)} {vec:rsci.m_dout(28)} {vec:rsci.m_dout(27)} {vec:rsci.m_dout(26)} {vec:rsci.m_dout(25)} {vec:rsci.m_dout(24)} {vec:rsci.m_dout(23)} {vec:rsci.m_dout(22)} {vec:rsci.m_dout(21)} {vec:rsci.m_dout(20)} {vec:rsci.m_dout(19)} {vec:rsci.m_dout(18)} {vec:rsci.m_dout(17)} {vec:rsci.m_dout(16)} {vec:rsci.m_dout(15)} {vec:rsci.m_dout(14)} {vec:rsci.m_dout(13)} {vec:rsci.m_dout(12)} {vec:rsci.m_dout(11)} {vec:rsci.m_dout(10)} {vec:rsci.m_dout(9)} {vec:rsci.m_dout(8)} {vec:rsci.m_dout(7)} {vec:rsci.m_dout(6)} {vec:rsci.m_dout(5)} {vec:rsci.m_dout(4)} {vec:rsci.m_dout(3)} {vec:rsci.m_dout(2)} {vec:rsci.m_dout(1)} {vec:rsci.m_dout(0)} \

load net {vec:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-305 -attr oid 302 -attr vt d
load net {vec:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-306 -attr oid 303 -attr vt d
load net {vec:rsci.bcwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-307 -attr oid 304 -attr vt d
load net {vec:rsci.m_re.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-308 -attr oid 305 -attr vt d
load net {vec:rsci.biwt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-309 -attr oid 306 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-310 -attr oid 307 -attr vt d
load net {vec:rsci.bcwt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-311 -attr oid 308 -attr vt d
load net {vec:rsci.m_we.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-312 -attr oid 309 -attr vt d
load net {vec:rsci.m_waddr(0)} -attr vt d
load net {vec:rsci.m_waddr(1)} -attr vt d
load net {vec:rsci.m_waddr(2)} -attr vt d
load net {vec:rsci.m_waddr(3)} -attr vt d
load net {vec:rsci.m_waddr(4)} -attr vt d
load net {vec:rsci.m_waddr(5)} -attr vt d
load net {vec:rsci.m_waddr(6)} -attr vt d
load net {vec:rsci.m_waddr(7)} -attr vt d
load net {vec:rsci.m_waddr(8)} -attr vt d
load net {vec:rsci.m_waddr(9)} -attr vt d
load netBundle {vec:rsci.m_waddr} 10 {vec:rsci.m_waddr(0)} {vec:rsci.m_waddr(1)} {vec:rsci.m_waddr(2)} {vec:rsci.m_waddr(3)} {vec:rsci.m_waddr(4)} {vec:rsci.m_waddr(5)} {vec:rsci.m_waddr(6)} {vec:rsci.m_waddr(7)} {vec:rsci.m_waddr(8)} {vec:rsci.m_waddr(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-313 -attr oid 310 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_raddr(0)} -attr vt d
load net {vec:rsci.m_raddr(1)} -attr vt d
load net {vec:rsci.m_raddr(2)} -attr vt d
load net {vec:rsci.m_raddr(3)} -attr vt d
load net {vec:rsci.m_raddr(4)} -attr vt d
load net {vec:rsci.m_raddr(5)} -attr vt d
load net {vec:rsci.m_raddr(6)} -attr vt d
load net {vec:rsci.m_raddr(7)} -attr vt d
load net {vec:rsci.m_raddr(8)} -attr vt d
load net {vec:rsci.m_raddr(9)} -attr vt d
load netBundle {vec:rsci.m_raddr} 10 {vec:rsci.m_raddr(0)} {vec:rsci.m_raddr(1)} {vec:rsci.m_raddr(2)} {vec:rsci.m_raddr(3)} {vec:rsci.m_raddr(4)} {vec:rsci.m_raddr(5)} {vec:rsci.m_raddr(6)} {vec:rsci.m_raddr(7)} {vec:rsci.m_raddr(8)} {vec:rsci.m_raddr(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-314 -attr oid 311 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_din(0)} -attr vt d
load net {vec:rsci.m_din(1)} -attr vt d
load net {vec:rsci.m_din(2)} -attr vt d
load net {vec:rsci.m_din(3)} -attr vt d
load net {vec:rsci.m_din(4)} -attr vt d
load net {vec:rsci.m_din(5)} -attr vt d
load net {vec:rsci.m_din(6)} -attr vt d
load net {vec:rsci.m_din(7)} -attr vt d
load net {vec:rsci.m_din(8)} -attr vt d
load net {vec:rsci.m_din(9)} -attr vt d
load net {vec:rsci.m_din(10)} -attr vt d
load net {vec:rsci.m_din(11)} -attr vt d
load net {vec:rsci.m_din(12)} -attr vt d
load net {vec:rsci.m_din(13)} -attr vt d
load net {vec:rsci.m_din(14)} -attr vt d
load net {vec:rsci.m_din(15)} -attr vt d
load net {vec:rsci.m_din(16)} -attr vt d
load net {vec:rsci.m_din(17)} -attr vt d
load net {vec:rsci.m_din(18)} -attr vt d
load net {vec:rsci.m_din(19)} -attr vt d
load net {vec:rsci.m_din(20)} -attr vt d
load net {vec:rsci.m_din(21)} -attr vt d
load net {vec:rsci.m_din(22)} -attr vt d
load net {vec:rsci.m_din(23)} -attr vt d
load net {vec:rsci.m_din(24)} -attr vt d
load net {vec:rsci.m_din(25)} -attr vt d
load net {vec:rsci.m_din(26)} -attr vt d
load net {vec:rsci.m_din(27)} -attr vt d
load net {vec:rsci.m_din(28)} -attr vt d
load net {vec:rsci.m_din(29)} -attr vt d
load net {vec:rsci.m_din(30)} -attr vt d
load net {vec:rsci.m_din(31)} -attr vt d
load netBundle {vec:rsci.m_din} 32 {vec:rsci.m_din(0)} {vec:rsci.m_din(1)} {vec:rsci.m_din(2)} {vec:rsci.m_din(3)} {vec:rsci.m_din(4)} {vec:rsci.m_din(5)} {vec:rsci.m_din(6)} {vec:rsci.m_din(7)} {vec:rsci.m_din(8)} {vec:rsci.m_din(9)} {vec:rsci.m_din(10)} {vec:rsci.m_din(11)} {vec:rsci.m_din(12)} {vec:rsci.m_din(13)} {vec:rsci.m_din(14)} {vec:rsci.m_din(15)} {vec:rsci.m_din(16)} {vec:rsci.m_din(17)} {vec:rsci.m_din(18)} {vec:rsci.m_din(19)} {vec:rsci.m_din(20)} {vec:rsci.m_din(21)} {vec:rsci.m_din(22)} {vec:rsci.m_din(23)} {vec:rsci.m_din(24)} {vec:rsci.m_din(25)} {vec:rsci.m_din(26)} {vec:rsci.m_din(27)} {vec:rsci.m_din(28)} {vec:rsci.m_din(29)} {vec:rsci.m_din(30)} {vec:rsci.m_din(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-315 -attr oid 312 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_dout(0)} -attr vt d
load net {vec:rsci.m_dout(1)} -attr vt d
load net {vec:rsci.m_dout(2)} -attr vt d
load net {vec:rsci.m_dout(3)} -attr vt d
load net {vec:rsci.m_dout(4)} -attr vt d
load net {vec:rsci.m_dout(5)} -attr vt d
load net {vec:rsci.m_dout(6)} -attr vt d
load net {vec:rsci.m_dout(7)} -attr vt d
load net {vec:rsci.m_dout(8)} -attr vt d
load net {vec:rsci.m_dout(9)} -attr vt d
load net {vec:rsci.m_dout(10)} -attr vt d
load net {vec:rsci.m_dout(11)} -attr vt d
load net {vec:rsci.m_dout(12)} -attr vt d
load net {vec:rsci.m_dout(13)} -attr vt d
load net {vec:rsci.m_dout(14)} -attr vt d
load net {vec:rsci.m_dout(15)} -attr vt d
load net {vec:rsci.m_dout(16)} -attr vt d
load net {vec:rsci.m_dout(17)} -attr vt d
load net {vec:rsci.m_dout(18)} -attr vt d
load net {vec:rsci.m_dout(19)} -attr vt d
load net {vec:rsci.m_dout(20)} -attr vt d
load net {vec:rsci.m_dout(21)} -attr vt d
load net {vec:rsci.m_dout(22)} -attr vt d
load net {vec:rsci.m_dout(23)} -attr vt d
load net {vec:rsci.m_dout(24)} -attr vt d
load net {vec:rsci.m_dout(25)} -attr vt d
load net {vec:rsci.m_dout(26)} -attr vt d
load net {vec:rsci.m_dout(27)} -attr vt d
load net {vec:rsci.m_dout(28)} -attr vt d
load net {vec:rsci.m_dout(29)} -attr vt d
load net {vec:rsci.m_dout(30)} -attr vt d
load net {vec:rsci.m_dout(31)} -attr vt d
load netBundle {vec:rsci.m_dout} 32 {vec:rsci.m_dout(0)} {vec:rsci.m_dout(1)} {vec:rsci.m_dout(2)} {vec:rsci.m_dout(3)} {vec:rsci.m_dout(4)} {vec:rsci.m_dout(5)} {vec:rsci.m_dout(6)} {vec:rsci.m_dout(7)} {vec:rsci.m_dout(8)} {vec:rsci.m_dout(9)} {vec:rsci.m_dout(10)} {vec:rsci.m_dout(11)} {vec:rsci.m_dout(12)} {vec:rsci.m_dout(13)} {vec:rsci.m_dout(14)} {vec:rsci.m_dout(15)} {vec:rsci.m_dout(16)} {vec:rsci.m_dout(17)} {vec:rsci.m_dout(18)} {vec:rsci.m_dout(19)} {vec:rsci.m_dout(20)} {vec:rsci.m_dout(21)} {vec:rsci.m_dout(22)} {vec:rsci.m_dout(23)} {vec:rsci.m_dout(24)} {vec:rsci.m_dout(25)} {vec:rsci.m_dout(26)} {vec:rsci.m_dout(27)} {vec:rsci.m_dout(28)} {vec:rsci.m_dout(29)} {vec:rsci.m_dout(30)} {vec:rsci.m_dout(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-316 -attr oid 313 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_wrdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-317 -attr oid 314 -attr vt d
load net {vec:rsci.m_rrdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-318 -attr oid 315 -attr vt d
load net {vec:rsc.is_idle#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-319 -attr oid 316
load net {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-320 -attr oid 317 -attr vt d
load net {clk} -port {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-321 -attr oid 318 -attr vt d
load net {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-322 -attr oid 319 -attr vt d
load net {rst} -port {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-323 -attr oid 320 -attr vt d
load net {vec:rsc.m_wstate(0)} -attr vt d
load net {vec:rsc.m_wstate(1)} -attr vt d
load net {vec:rsc.m_wstate(2)} -attr vt d
load netBundle {vec:rsc.m_wstate} 3 {vec:rsc.m_wstate(0)} {vec:rsc.m_wstate(1)} {vec:rsc.m_wstate(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-324 -attr oid 321 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(0)} -port {vec:rsc.m_wstate(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(1)} -port {vec:rsc.m_wstate(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(2)} -port {vec:rsc.m_wstate(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.m_wstate}
load net {vec:rsc.m_wCaughtUp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-325 -attr oid 322 -attr vt d
load net {vec:rsc.m_wCaughtUp} -port {vec:rsc.m_wCaughtUp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-326 -attr oid 323 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.m_wCaughtUp}
load net {vec:rsc.RREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-327 -attr oid 324 -attr vt d
load net {vec:rsc.RREADY} -port {vec:rsc.RREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-328 -attr oid 325 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RREADY}
load net {vec:rsc.RVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-329 -attr oid 326 -attr vt d
load net {vec:rsc.RVALID} -port {vec:rsc.RVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-330 -attr oid 327 -attr vt d
load net {vec:rsc.RUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-331 -attr oid 328 -attr vt d
load net {vec:rsc.RUSER} -port {vec:rsc.RUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-332 -attr oid 329 -attr vt d
load net {vec:rsc.RLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-333 -attr oid 330 -attr vt d
load net {vec:rsc.RLAST} -port {vec:rsc.RLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-334 -attr oid 331 -attr vt d
load net {vec:rsc.RRESP(0)} -attr vt d
load net {vec:rsc.RRESP(1)} -attr vt d
load netBundle {vec:rsc.RRESP} 2 {vec:rsc.RRESP(0)} {vec:rsc.RRESP(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-335 -attr oid 332 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RRESP}
load net {vec:rsc.RRESP(0)} -port {vec:rsc.RRESP(0)} -attr vt d
load net {vec:rsc.RRESP(1)} -port {vec:rsc.RRESP(1)} -attr vt d
load netBundle {vec:rsc.RRESP} 2 {vec:rsc.RRESP(0)} {vec:rsc.RRESP(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-336 -attr oid 333 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -attr vt d
load net {vec:rsc.RDATA(1)} -attr vt d
load net {vec:rsc.RDATA(2)} -attr vt d
load net {vec:rsc.RDATA(3)} -attr vt d
load net {vec:rsc.RDATA(4)} -attr vt d
load net {vec:rsc.RDATA(5)} -attr vt d
load net {vec:rsc.RDATA(6)} -attr vt d
load net {vec:rsc.RDATA(7)} -attr vt d
load net {vec:rsc.RDATA(8)} -attr vt d
load net {vec:rsc.RDATA(9)} -attr vt d
load net {vec:rsc.RDATA(10)} -attr vt d
load net {vec:rsc.RDATA(11)} -attr vt d
load net {vec:rsc.RDATA(12)} -attr vt d
load net {vec:rsc.RDATA(13)} -attr vt d
load net {vec:rsc.RDATA(14)} -attr vt d
load net {vec:rsc.RDATA(15)} -attr vt d
load net {vec:rsc.RDATA(16)} -attr vt d
load net {vec:rsc.RDATA(17)} -attr vt d
load net {vec:rsc.RDATA(18)} -attr vt d
load net {vec:rsc.RDATA(19)} -attr vt d
load net {vec:rsc.RDATA(20)} -attr vt d
load net {vec:rsc.RDATA(21)} -attr vt d
load net {vec:rsc.RDATA(22)} -attr vt d
load net {vec:rsc.RDATA(23)} -attr vt d
load net {vec:rsc.RDATA(24)} -attr vt d
load net {vec:rsc.RDATA(25)} -attr vt d
load net {vec:rsc.RDATA(26)} -attr vt d
load net {vec:rsc.RDATA(27)} -attr vt d
load net {vec:rsc.RDATA(28)} -attr vt d
load net {vec:rsc.RDATA(29)} -attr vt d
load net {vec:rsc.RDATA(30)} -attr vt d
load net {vec:rsc.RDATA(31)} -attr vt d
load netBundle {vec:rsc.RDATA} 32 {vec:rsc.RDATA(0)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-337 -attr oid 334 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(0)} -port {vec:rsc.RDATA(0)} -attr vt d
load net {vec:rsc.RDATA(1)} -port {vec:rsc.RDATA(1)} -attr vt d
load net {vec:rsc.RDATA(2)} -port {vec:rsc.RDATA(2)} -attr vt d
load net {vec:rsc.RDATA(3)} -port {vec:rsc.RDATA(3)} -attr vt d
load net {vec:rsc.RDATA(4)} -port {vec:rsc.RDATA(4)} -attr vt d
load net {vec:rsc.RDATA(5)} -port {vec:rsc.RDATA(5)} -attr vt d
load net {vec:rsc.RDATA(6)} -port {vec:rsc.RDATA(6)} -attr vt d
load net {vec:rsc.RDATA(7)} -port {vec:rsc.RDATA(7)} -attr vt d
load net {vec:rsc.RDATA(8)} -port {vec:rsc.RDATA(8)} -attr vt d
load net {vec:rsc.RDATA(9)} -port {vec:rsc.RDATA(9)} -attr vt d
load net {vec:rsc.RDATA(10)} -port {vec:rsc.RDATA(10)} -attr vt d
load net {vec:rsc.RDATA(11)} -port {vec:rsc.RDATA(11)} -attr vt d
load net {vec:rsc.RDATA(12)} -port {vec:rsc.RDATA(12)} -attr vt d
load net {vec:rsc.RDATA(13)} -port {vec:rsc.RDATA(13)} -attr vt d
load net {vec:rsc.RDATA(14)} -port {vec:rsc.RDATA(14)} -attr vt d
load net {vec:rsc.RDATA(15)} -port {vec:rsc.RDATA(15)} -attr vt d
load net {vec:rsc.RDATA(16)} -port {vec:rsc.RDATA(16)} -attr vt d
load net {vec:rsc.RDATA(17)} -port {vec:rsc.RDATA(17)} -attr vt d
load net {vec:rsc.RDATA(18)} -port {vec:rsc.RDATA(18)} -attr vt d
load net {vec:rsc.RDATA(19)} -port {vec:rsc.RDATA(19)} -attr vt d
load net {vec:rsc.RDATA(20)} -port {vec:rsc.RDATA(20)} -attr vt d
load net {vec:rsc.RDATA(21)} -port {vec:rsc.RDATA(21)} -attr vt d
load net {vec:rsc.RDATA(22)} -port {vec:rsc.RDATA(22)} -attr vt d
load net {vec:rsc.RDATA(23)} -port {vec:rsc.RDATA(23)} -attr vt d
load net {vec:rsc.RDATA(24)} -port {vec:rsc.RDATA(24)} -attr vt d
load net {vec:rsc.RDATA(25)} -port {vec:rsc.RDATA(25)} -attr vt d
load net {vec:rsc.RDATA(26)} -port {vec:rsc.RDATA(26)} -attr vt d
load net {vec:rsc.RDATA(27)} -port {vec:rsc.RDATA(27)} -attr vt d
load net {vec:rsc.RDATA(28)} -port {vec:rsc.RDATA(28)} -attr vt d
load net {vec:rsc.RDATA(29)} -port {vec:rsc.RDATA(29)} -attr vt d
load net {vec:rsc.RDATA(30)} -port {vec:rsc.RDATA(30)} -attr vt d
load net {vec:rsc.RDATA(31)} -port {vec:rsc.RDATA(31)} -attr vt d
load netBundle {vec:rsc.RDATA} 32 {vec:rsc.RDATA(0)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-338 -attr oid 335 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-339 -attr oid 336 -attr vt d
load net {vec:rsc.RID} -port {vec:rsc.RID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-340 -attr oid 337 -attr vt d
load net {vec:rsc.ARREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-341 -attr oid 338 -attr vt d
load net {vec:rsc.ARREADY} -port {vec:rsc.ARREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-342 -attr oid 339 -attr vt d
load net {vec:rsc.ARVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-343 -attr oid 340 -attr vt d
load net {vec:rsc.ARVALID} -port {vec:rsc.ARVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-344 -attr oid 341 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARVALID}
load net {vec:rsc.ARUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-345 -attr oid 342 -attr vt d
load net {vec:rsc.ARUSER} -port {vec:rsc.ARUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-346 -attr oid 343 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARUSER}
load net {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-347 -attr oid 344 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(0)} -port {vec:rsc.ARREGION(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(1)} -port {vec:rsc.ARREGION(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(2)} -port {vec:rsc.ARREGION(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(3)} -port {vec:rsc.ARREGION(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-348 -attr oid 345 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(0)} -port {vec:rsc.ARQOS(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(1)} -port {vec:rsc.ARQOS(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(2)} -port {vec:rsc.ARQOS(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(3)} -port {vec:rsc.ARQOS(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-349 -attr oid 346 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(0)} -port {vec:rsc.ARPROT(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(1)} -port {vec:rsc.ARPROT(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(2)} -port {vec:rsc.ARPROT(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-350 -attr oid 347 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(0)} -port {vec:rsc.ARCACHE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(1)} -port {vec:rsc.ARCACHE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(2)} -port {vec:rsc.ARCACHE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(3)} -port {vec:rsc.ARCACHE(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-351 -attr oid 348 -attr vt d
load net {vec:rsc.ARLOCK} -port {vec:rsc.ARLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-352 -attr oid 349 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLOCK}
load net {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-353 -attr oid 350 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(0)} -port {vec:rsc.ARBURST(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(1)} -port {vec:rsc.ARBURST(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-354 -attr oid 351 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(0)} -port {vec:rsc.ARSIZE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(1)} -port {vec:rsc.ARSIZE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(2)} -port {vec:rsc.ARSIZE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-355 -attr oid 352 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(0)} -port {vec:rsc.ARLEN(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(1)} -port {vec:rsc.ARLEN(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(2)} -port {vec:rsc.ARLEN(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(3)} -port {vec:rsc.ARLEN(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(4)} -port {vec:rsc.ARLEN(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(5)} -port {vec:rsc.ARLEN(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(6)} -port {vec:rsc.ARLEN(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(7)} -port {vec:rsc.ARLEN(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -attr vt d
load net {vec:rsc.ARADDR(12)} -attr vt d
load net {vec:rsc.ARADDR(13)} -attr vt d
load net {vec:rsc.ARADDR(14)} -attr vt d
load net {vec:rsc.ARADDR(15)} -attr vt d
load net {vec:rsc.ARADDR(16)} -attr vt d
load net {vec:rsc.ARADDR(17)} -attr vt d
load net {vec:rsc.ARADDR(18)} -attr vt d
load net {vec:rsc.ARADDR(19)} -attr vt d
load net {vec:rsc.ARADDR(20)} -attr vt d
load net {vec:rsc.ARADDR(21)} -attr vt d
load net {vec:rsc.ARADDR(22)} -attr vt d
load net {vec:rsc.ARADDR(23)} -attr vt d
load net {vec:rsc.ARADDR(24)} -attr vt d
load net {vec:rsc.ARADDR(25)} -attr vt d
load net {vec:rsc.ARADDR(26)} -attr vt d
load net {vec:rsc.ARADDR(27)} -attr vt d
load net {vec:rsc.ARADDR(28)} -attr vt d
load net {vec:rsc.ARADDR(29)} -attr vt d
load net {vec:rsc.ARADDR(30)} -attr vt d
load net {vec:rsc.ARADDR(31)} -attr vt d
load netBundle {vec:rsc.ARADDR} 32 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(12)} {vec:rsc.ARADDR(13)} {vec:rsc.ARADDR(14)} {vec:rsc.ARADDR(15)} {vec:rsc.ARADDR(16)} {vec:rsc.ARADDR(17)} {vec:rsc.ARADDR(18)} {vec:rsc.ARADDR(19)} {vec:rsc.ARADDR(20)} {vec:rsc.ARADDR(21)} {vec:rsc.ARADDR(22)} {vec:rsc.ARADDR(23)} {vec:rsc.ARADDR(24)} {vec:rsc.ARADDR(25)} {vec:rsc.ARADDR(26)} {vec:rsc.ARADDR(27)} {vec:rsc.ARADDR(28)} {vec:rsc.ARADDR(29)} {vec:rsc.ARADDR(30)} {vec:rsc.ARADDR(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-356 -attr oid 353 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(0)} -port {vec:rsc.ARADDR(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(1)} -port {vec:rsc.ARADDR(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(2)} -port {vec:rsc.ARADDR(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(3)} -port {vec:rsc.ARADDR(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(4)} -port {vec:rsc.ARADDR(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(5)} -port {vec:rsc.ARADDR(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(6)} -port {vec:rsc.ARADDR(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(7)} -port {vec:rsc.ARADDR(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(8)} -port {vec:rsc.ARADDR(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(9)} -port {vec:rsc.ARADDR(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(10)} -port {vec:rsc.ARADDR(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(11)} -port {vec:rsc.ARADDR(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(12)} -port {vec:rsc.ARADDR(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(13)} -port {vec:rsc.ARADDR(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(14)} -port {vec:rsc.ARADDR(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(15)} -port {vec:rsc.ARADDR(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(16)} -port {vec:rsc.ARADDR(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(17)} -port {vec:rsc.ARADDR(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(18)} -port {vec:rsc.ARADDR(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(19)} -port {vec:rsc.ARADDR(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(20)} -port {vec:rsc.ARADDR(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(21)} -port {vec:rsc.ARADDR(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(22)} -port {vec:rsc.ARADDR(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(23)} -port {vec:rsc.ARADDR(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(24)} -port {vec:rsc.ARADDR(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(25)} -port {vec:rsc.ARADDR(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(26)} -port {vec:rsc.ARADDR(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(27)} -port {vec:rsc.ARADDR(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(28)} -port {vec:rsc.ARADDR(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(29)} -port {vec:rsc.ARADDR(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(30)} -port {vec:rsc.ARADDR(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(31)} -port {vec:rsc.ARADDR(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-357 -attr oid 354 -attr vt d
load net {vec:rsc.ARID} -port {vec:rsc.ARID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-358 -attr oid 355 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARID}
load net {vec:rsc.BREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-359 -attr oid 356 -attr vt d
load net {vec:rsc.BREADY} -port {vec:rsc.BREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-360 -attr oid 357 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.BREADY}
load net {vec:rsc.BVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-361 -attr oid 358 -attr vt d
load net {vec:rsc.BVALID} -port {vec:rsc.BVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-362 -attr oid 359 -attr vt d
load net {vec:rsc.BUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-363 -attr oid 360 -attr vt d
load net {vec:rsc.BUSER} -port {vec:rsc.BUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-364 -attr oid 361 -attr vt d
load net {vec:rsc.BRESP(0)} -attr vt d
load net {vec:rsc.BRESP(1)} -attr vt d
load netBundle {vec:rsc.BRESP} 2 {vec:rsc.BRESP(0)} {vec:rsc.BRESP(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-365 -attr oid 362 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.BRESP}
load net {vec:rsc.BRESP(0)} -port {vec:rsc.BRESP(0)} -attr vt d
load net {vec:rsc.BRESP(1)} -port {vec:rsc.BRESP(1)} -attr vt d
load netBundle {vec:rsc.BRESP} 2 {vec:rsc.BRESP(0)} {vec:rsc.BRESP(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-366 -attr oid 363 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.BRESP}
load net {vec:rsc.BID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-367 -attr oid 364 -attr vt d
load net {vec:rsc.BID} -port {vec:rsc.BID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-368 -attr oid 365 -attr vt d
load net {vec:rsc.WREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-369 -attr oid 366 -attr vt d
load net {vec:rsc.WREADY} -port {vec:rsc.WREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-370 -attr oid 367 -attr vt d
load net {vec:rsc.WVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-371 -attr oid 368 -attr vt d
load net {vec:rsc.WVALID} -port {vec:rsc.WVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-372 -attr oid 369 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WVALID}
load net {vec:rsc.WUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-373 -attr oid 370 -attr vt d
load net {vec:rsc.WUSER} -port {vec:rsc.WUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-374 -attr oid 371 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WUSER}
load net {vec:rsc.WLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-375 -attr oid 372 -attr vt d
load net {vec:rsc.WLAST} -port {vec:rsc.WLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-376 -attr oid 373 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WLAST}
load net {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -attr vt d
load netBundle {vec:rsc.WSTRB} 4 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-377 -attr oid 374 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(0)} -port {vec:rsc.WSTRB(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(1)} -port {vec:rsc.WSTRB(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(2)} -port {vec:rsc.WSTRB(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(3)} -port {vec:rsc.WSTRB(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -attr vt d
load netBundle {vec:rsc.WDATA} 32 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-378 -attr oid 375 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(0)} -port {vec:rsc.WDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(1)} -port {vec:rsc.WDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(2)} -port {vec:rsc.WDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(3)} -port {vec:rsc.WDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(4)} -port {vec:rsc.WDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(5)} -port {vec:rsc.WDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(6)} -port {vec:rsc.WDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(7)} -port {vec:rsc.WDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(8)} -port {vec:rsc.WDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(9)} -port {vec:rsc.WDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(10)} -port {vec:rsc.WDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(11)} -port {vec:rsc.WDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(12)} -port {vec:rsc.WDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(13)} -port {vec:rsc.WDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(14)} -port {vec:rsc.WDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(15)} -port {vec:rsc.WDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(16)} -port {vec:rsc.WDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(17)} -port {vec:rsc.WDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(18)} -port {vec:rsc.WDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(19)} -port {vec:rsc.WDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(20)} -port {vec:rsc.WDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(21)} -port {vec:rsc.WDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(22)} -port {vec:rsc.WDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(23)} -port {vec:rsc.WDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(24)} -port {vec:rsc.WDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(25)} -port {vec:rsc.WDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(26)} -port {vec:rsc.WDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(27)} -port {vec:rsc.WDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(28)} -port {vec:rsc.WDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(29)} -port {vec:rsc.WDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(30)} -port {vec:rsc.WDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(31)} -port {vec:rsc.WDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-379 -attr oid 376 -attr vt d
load net {vec:rsc.AWREADY} -port {vec:rsc.AWREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-380 -attr oid 377 -attr vt d
load net {vec:rsc.AWVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-381 -attr oid 378 -attr vt d
load net {vec:rsc.AWVALID} -port {vec:rsc.AWVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-382 -attr oid 379 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWVALID}
load net {vec:rsc.AWUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-383 -attr oid 380 -attr vt d
load net {vec:rsc.AWUSER} -port {vec:rsc.AWUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-384 -attr oid 381 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWUSER}
load net {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-385 -attr oid 382 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(0)} -port {vec:rsc.AWREGION(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(1)} -port {vec:rsc.AWREGION(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(2)} -port {vec:rsc.AWREGION(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(3)} -port {vec:rsc.AWREGION(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-386 -attr oid 383 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(0)} -port {vec:rsc.AWQOS(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(1)} -port {vec:rsc.AWQOS(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(2)} -port {vec:rsc.AWQOS(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(3)} -port {vec:rsc.AWQOS(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-387 -attr oid 384 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(0)} -port {vec:rsc.AWPROT(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(1)} -port {vec:rsc.AWPROT(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(2)} -port {vec:rsc.AWPROT(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-388 -attr oid 385 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(0)} -port {vec:rsc.AWCACHE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(1)} -port {vec:rsc.AWCACHE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(2)} -port {vec:rsc.AWCACHE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(3)} -port {vec:rsc.AWCACHE(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-389 -attr oid 386 -attr vt d
load net {vec:rsc.AWLOCK} -port {vec:rsc.AWLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-390 -attr oid 387 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLOCK}
load net {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-391 -attr oid 388 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(0)} -port {vec:rsc.AWBURST(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(1)} -port {vec:rsc.AWBURST(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-392 -attr oid 389 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(0)} -port {vec:rsc.AWSIZE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(1)} -port {vec:rsc.AWSIZE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(2)} -port {vec:rsc.AWSIZE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-393 -attr oid 390 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(0)} -port {vec:rsc.AWLEN(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(1)} -port {vec:rsc.AWLEN(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(2)} -port {vec:rsc.AWLEN(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(3)} -port {vec:rsc.AWLEN(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(4)} -port {vec:rsc.AWLEN(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(5)} -port {vec:rsc.AWLEN(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(6)} -port {vec:rsc.AWLEN(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(7)} -port {vec:rsc.AWLEN(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -attr vt d
load net {vec:rsc.AWADDR(12)} -attr vt d
load net {vec:rsc.AWADDR(13)} -attr vt d
load net {vec:rsc.AWADDR(14)} -attr vt d
load net {vec:rsc.AWADDR(15)} -attr vt d
load net {vec:rsc.AWADDR(16)} -attr vt d
load net {vec:rsc.AWADDR(17)} -attr vt d
load net {vec:rsc.AWADDR(18)} -attr vt d
load net {vec:rsc.AWADDR(19)} -attr vt d
load net {vec:rsc.AWADDR(20)} -attr vt d
load net {vec:rsc.AWADDR(21)} -attr vt d
load net {vec:rsc.AWADDR(22)} -attr vt d
load net {vec:rsc.AWADDR(23)} -attr vt d
load net {vec:rsc.AWADDR(24)} -attr vt d
load net {vec:rsc.AWADDR(25)} -attr vt d
load net {vec:rsc.AWADDR(26)} -attr vt d
load net {vec:rsc.AWADDR(27)} -attr vt d
load net {vec:rsc.AWADDR(28)} -attr vt d
load net {vec:rsc.AWADDR(29)} -attr vt d
load net {vec:rsc.AWADDR(30)} -attr vt d
load net {vec:rsc.AWADDR(31)} -attr vt d
load netBundle {vec:rsc.AWADDR} 32 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(12)} {vec:rsc.AWADDR(13)} {vec:rsc.AWADDR(14)} {vec:rsc.AWADDR(15)} {vec:rsc.AWADDR(16)} {vec:rsc.AWADDR(17)} {vec:rsc.AWADDR(18)} {vec:rsc.AWADDR(19)} {vec:rsc.AWADDR(20)} {vec:rsc.AWADDR(21)} {vec:rsc.AWADDR(22)} {vec:rsc.AWADDR(23)} {vec:rsc.AWADDR(24)} {vec:rsc.AWADDR(25)} {vec:rsc.AWADDR(26)} {vec:rsc.AWADDR(27)} {vec:rsc.AWADDR(28)} {vec:rsc.AWADDR(29)} {vec:rsc.AWADDR(30)} {vec:rsc.AWADDR(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-394 -attr oid 391 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(0)} -port {vec:rsc.AWADDR(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(1)} -port {vec:rsc.AWADDR(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(2)} -port {vec:rsc.AWADDR(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(3)} -port {vec:rsc.AWADDR(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(4)} -port {vec:rsc.AWADDR(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(5)} -port {vec:rsc.AWADDR(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(6)} -port {vec:rsc.AWADDR(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(7)} -port {vec:rsc.AWADDR(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(8)} -port {vec:rsc.AWADDR(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(9)} -port {vec:rsc.AWADDR(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(10)} -port {vec:rsc.AWADDR(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(11)} -port {vec:rsc.AWADDR(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(12)} -port {vec:rsc.AWADDR(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(13)} -port {vec:rsc.AWADDR(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(14)} -port {vec:rsc.AWADDR(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(15)} -port {vec:rsc.AWADDR(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(16)} -port {vec:rsc.AWADDR(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(17)} -port {vec:rsc.AWADDR(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(18)} -port {vec:rsc.AWADDR(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(19)} -port {vec:rsc.AWADDR(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(20)} -port {vec:rsc.AWADDR(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(21)} -port {vec:rsc.AWADDR(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(22)} -port {vec:rsc.AWADDR(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(23)} -port {vec:rsc.AWADDR(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(24)} -port {vec:rsc.AWADDR(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(25)} -port {vec:rsc.AWADDR(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(26)} -port {vec:rsc.AWADDR(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(27)} -port {vec:rsc.AWADDR(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(28)} -port {vec:rsc.AWADDR(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(29)} -port {vec:rsc.AWADDR(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(30)} -port {vec:rsc.AWADDR(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(31)} -port {vec:rsc.AWADDR(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-395 -attr oid 392 -attr vt d
load net {vec:rsc.AWID} -port {vec:rsc.AWID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-396 -attr oid 393 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWID}
load net {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-397 -attr oid 394 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-398 -attr oid 395 -attr vt d
load net {vec:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-399 -attr oid 396 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-400 -attr oid 397 -attr vt d
load net {vec:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-401 -attr oid 398 -attr vt d
load net {vec:rsci.wen_comp} -port {vec:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-402 -attr oid 399 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.wen_comp}
load net {vec:rsci.oswt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-403 -attr oid 400 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-404 -attr oid 401 -attr vt d
load net {vec:rsci.wen_comp#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-405 -attr oid 402 -attr vt d
load net {vec:rsci.wen_comp#1} -port {vec:rsci.wen_comp#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-406 -attr oid 403 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.wen_comp#1}
load net {vec:rsci.m_waddr.core(0)} -attr vt d
load net {vec:rsci.m_waddr.core(1)} -attr vt d
load net {vec:rsci.m_waddr.core(2)} -attr vt d
load net {vec:rsci.m_waddr.core(3)} -attr vt d
load net {vec:rsci.m_waddr.core(4)} -attr vt d
load net {vec:rsci.m_waddr.core(5)} -attr vt d
load net {vec:rsci.m_waddr.core(6)} -attr vt d
load net {vec:rsci.m_waddr.core(7)} -attr vt d
load net {vec:rsci.m_waddr.core(8)} -attr vt d
load net {vec:rsci.m_waddr.core(9)} -attr vt d
load netBundle {vec:rsci.m_waddr.core} 10 {vec:rsci.m_waddr.core(0)} {vec:rsci.m_waddr.core(1)} {vec:rsci.m_waddr.core(2)} {vec:rsci.m_waddr.core(3)} {vec:rsci.m_waddr.core(4)} {vec:rsci.m_waddr.core(5)} {vec:rsci.m_waddr.core(6)} {vec:rsci.m_waddr.core(7)} {vec:rsci.m_waddr.core(8)} {vec:rsci.m_waddr.core(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-407 -attr oid 404 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(0)} -port {vec:rsci.m_waddr.core(0)} -attr vt d
load net {vec:rsci.m_waddr.core(1)} -port {vec:rsci.m_waddr.core(1)} -attr vt d
load net {vec:rsci.m_waddr.core(2)} -port {vec:rsci.m_waddr.core(2)} -attr vt d
load net {vec:rsci.m_waddr.core(3)} -port {vec:rsci.m_waddr.core(3)} -attr vt d
load net {vec:rsci.m_waddr.core(4)} -port {vec:rsci.m_waddr.core(4)} -attr vt d
load net {vec:rsci.m_waddr.core(5)} -port {vec:rsci.m_waddr.core(5)} -attr vt d
load net {vec:rsci.m_waddr.core(6)} -port {vec:rsci.m_waddr.core(6)} -attr vt d
load net {vec:rsci.m_waddr.core(7)} -port {vec:rsci.m_waddr.core(7)} -attr vt d
load net {vec:rsci.m_waddr.core(8)} -port {vec:rsci.m_waddr.core(8)} -attr vt d
load net {vec:rsci.m_waddr.core(9)} -port {vec:rsci.m_waddr.core(9)} -attr vt d
load netBundle {vec:rsci.m_waddr.core} 10 {vec:rsci.m_waddr.core(0)} {vec:rsci.m_waddr.core(1)} {vec:rsci.m_waddr.core(2)} {vec:rsci.m_waddr.core(3)} {vec:rsci.m_waddr.core(4)} {vec:rsci.m_waddr.core(5)} {vec:rsci.m_waddr.core(6)} {vec:rsci.m_waddr.core(7)} {vec:rsci.m_waddr.core(8)} {vec:rsci.m_waddr.core(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-408 -attr oid 405 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr.core}
load net {vec:rsci.m_raddr.core(0)} -attr vt d
load net {vec:rsci.m_raddr.core(1)} -attr vt d
load net {vec:rsci.m_raddr.core(2)} -attr vt d
load net {vec:rsci.m_raddr.core(3)} -attr vt d
load net {vec:rsci.m_raddr.core(4)} -attr vt d
load net {vec:rsci.m_raddr.core(5)} -attr vt d
load net {vec:rsci.m_raddr.core(6)} -attr vt d
load net {vec:rsci.m_raddr.core(7)} -attr vt d
load net {vec:rsci.m_raddr.core(8)} -attr vt d
load net {vec:rsci.m_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.m_raddr.core} 10 {vec:rsci.m_raddr.core(0)} {vec:rsci.m_raddr.core(1)} {vec:rsci.m_raddr.core(2)} {vec:rsci.m_raddr.core(3)} {vec:rsci.m_raddr.core(4)} {vec:rsci.m_raddr.core(5)} {vec:rsci.m_raddr.core(6)} {vec:rsci.m_raddr.core(7)} {vec:rsci.m_raddr.core(8)} {vec:rsci.m_raddr.core(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-409 -attr oid 406 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(0)} -port {vec:rsci.m_raddr.core(0)} -attr vt d
load net {vec:rsci.m_raddr.core(1)} -port {vec:rsci.m_raddr.core(1)} -attr vt d
load net {vec:rsci.m_raddr.core(2)} -port {vec:rsci.m_raddr.core(2)} -attr vt d
load net {vec:rsci.m_raddr.core(3)} -port {vec:rsci.m_raddr.core(3)} -attr vt d
load net {vec:rsci.m_raddr.core(4)} -port {vec:rsci.m_raddr.core(4)} -attr vt d
load net {vec:rsci.m_raddr.core(5)} -port {vec:rsci.m_raddr.core(5)} -attr vt d
load net {vec:rsci.m_raddr.core(6)} -port {vec:rsci.m_raddr.core(6)} -attr vt d
load net {vec:rsci.m_raddr.core(7)} -port {vec:rsci.m_raddr.core(7)} -attr vt d
load net {vec:rsci.m_raddr.core(8)} -port {vec:rsci.m_raddr.core(8)} -attr vt d
load net {vec:rsci.m_raddr.core(9)} -port {vec:rsci.m_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.m_raddr.core} 10 {vec:rsci.m_raddr.core(0)} {vec:rsci.m_raddr.core(1)} {vec:rsci.m_raddr.core(2)} {vec:rsci.m_raddr.core(3)} {vec:rsci.m_raddr.core(4)} {vec:rsci.m_raddr.core(5)} {vec:rsci.m_raddr.core(6)} {vec:rsci.m_raddr.core(7)} {vec:rsci.m_raddr.core(8)} {vec:rsci.m_raddr.core(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-410 -attr oid 407 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr.core}
load net {vec:rsci.m_din.mxwt(0)} -attr vt d
load net {vec:rsci.m_din.mxwt(1)} -attr vt d
load net {vec:rsci.m_din.mxwt(2)} -attr vt d
load net {vec:rsci.m_din.mxwt(3)} -attr vt d
load net {vec:rsci.m_din.mxwt(4)} -attr vt d
load net {vec:rsci.m_din.mxwt(5)} -attr vt d
load net {vec:rsci.m_din.mxwt(6)} -attr vt d
load net {vec:rsci.m_din.mxwt(7)} -attr vt d
load net {vec:rsci.m_din.mxwt(8)} -attr vt d
load net {vec:rsci.m_din.mxwt(9)} -attr vt d
load net {vec:rsci.m_din.mxwt(10)} -attr vt d
load net {vec:rsci.m_din.mxwt(11)} -attr vt d
load net {vec:rsci.m_din.mxwt(12)} -attr vt d
load net {vec:rsci.m_din.mxwt(13)} -attr vt d
load net {vec:rsci.m_din.mxwt(14)} -attr vt d
load net {vec:rsci.m_din.mxwt(15)} -attr vt d
load net {vec:rsci.m_din.mxwt(16)} -attr vt d
load net {vec:rsci.m_din.mxwt(17)} -attr vt d
load net {vec:rsci.m_din.mxwt(18)} -attr vt d
load net {vec:rsci.m_din.mxwt(19)} -attr vt d
load net {vec:rsci.m_din.mxwt(20)} -attr vt d
load net {vec:rsci.m_din.mxwt(21)} -attr vt d
load net {vec:rsci.m_din.mxwt(22)} -attr vt d
load net {vec:rsci.m_din.mxwt(23)} -attr vt d
load net {vec:rsci.m_din.mxwt(24)} -attr vt d
load net {vec:rsci.m_din.mxwt(25)} -attr vt d
load net {vec:rsci.m_din.mxwt(26)} -attr vt d
load net {vec:rsci.m_din.mxwt(27)} -attr vt d
load net {vec:rsci.m_din.mxwt(28)} -attr vt d
load net {vec:rsci.m_din.mxwt(29)} -attr vt d
load net {vec:rsci.m_din.mxwt(30)} -attr vt d
load net {vec:rsci.m_din.mxwt(31)} -attr vt d
load netBundle {vec:rsci.m_din.mxwt} 32 {vec:rsci.m_din.mxwt(0)} {vec:rsci.m_din.mxwt(1)} {vec:rsci.m_din.mxwt(2)} {vec:rsci.m_din.mxwt(3)} {vec:rsci.m_din.mxwt(4)} {vec:rsci.m_din.mxwt(5)} {vec:rsci.m_din.mxwt(6)} {vec:rsci.m_din.mxwt(7)} {vec:rsci.m_din.mxwt(8)} {vec:rsci.m_din.mxwt(9)} {vec:rsci.m_din.mxwt(10)} {vec:rsci.m_din.mxwt(11)} {vec:rsci.m_din.mxwt(12)} {vec:rsci.m_din.mxwt(13)} {vec:rsci.m_din.mxwt(14)} {vec:rsci.m_din.mxwt(15)} {vec:rsci.m_din.mxwt(16)} {vec:rsci.m_din.mxwt(17)} {vec:rsci.m_din.mxwt(18)} {vec:rsci.m_din.mxwt(19)} {vec:rsci.m_din.mxwt(20)} {vec:rsci.m_din.mxwt(21)} {vec:rsci.m_din.mxwt(22)} {vec:rsci.m_din.mxwt(23)} {vec:rsci.m_din.mxwt(24)} {vec:rsci.m_din.mxwt(25)} {vec:rsci.m_din.mxwt(26)} {vec:rsci.m_din.mxwt(27)} {vec:rsci.m_din.mxwt(28)} {vec:rsci.m_din.mxwt(29)} {vec:rsci.m_din.mxwt(30)} {vec:rsci.m_din.mxwt(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-411 -attr oid 408 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(0)} -port {vec:rsci.m_din.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(1)} -port {vec:rsci.m_din.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(2)} -port {vec:rsci.m_din.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(3)} -port {vec:rsci.m_din.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(4)} -port {vec:rsci.m_din.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(5)} -port {vec:rsci.m_din.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(6)} -port {vec:rsci.m_din.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(7)} -port {vec:rsci.m_din.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(8)} -port {vec:rsci.m_din.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(9)} -port {vec:rsci.m_din.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(10)} -port {vec:rsci.m_din.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(11)} -port {vec:rsci.m_din.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(12)} -port {vec:rsci.m_din.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(13)} -port {vec:rsci.m_din.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(14)} -port {vec:rsci.m_din.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(15)} -port {vec:rsci.m_din.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(16)} -port {vec:rsci.m_din.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(17)} -port {vec:rsci.m_din.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(18)} -port {vec:rsci.m_din.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(19)} -port {vec:rsci.m_din.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(20)} -port {vec:rsci.m_din.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(21)} -port {vec:rsci.m_din.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(22)} -port {vec:rsci.m_din.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(23)} -port {vec:rsci.m_din.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(24)} -port {vec:rsci.m_din.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(25)} -port {vec:rsci.m_din.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(26)} -port {vec:rsci.m_din.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(27)} -port {vec:rsci.m_din.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(28)} -port {vec:rsci.m_din.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(29)} -port {vec:rsci.m_din.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(30)} -port {vec:rsci.m_din.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(31)} -port {vec:rsci.m_din.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_dout.core(0)} -attr vt d
load net {vec:rsci.m_dout.core(1)} -attr vt d
load net {vec:rsci.m_dout.core(2)} -attr vt d
load net {vec:rsci.m_dout.core(3)} -attr vt d
load net {vec:rsci.m_dout.core(4)} -attr vt d
load net {vec:rsci.m_dout.core(5)} -attr vt d
load net {vec:rsci.m_dout.core(6)} -attr vt d
load net {vec:rsci.m_dout.core(7)} -attr vt d
load net {vec:rsci.m_dout.core(8)} -attr vt d
load net {vec:rsci.m_dout.core(9)} -attr vt d
load net {vec:rsci.m_dout.core(10)} -attr vt d
load net {vec:rsci.m_dout.core(11)} -attr vt d
load net {vec:rsci.m_dout.core(12)} -attr vt d
load net {vec:rsci.m_dout.core(13)} -attr vt d
load net {vec:rsci.m_dout.core(14)} -attr vt d
load net {vec:rsci.m_dout.core(15)} -attr vt d
load net {vec:rsci.m_dout.core(16)} -attr vt d
load net {vec:rsci.m_dout.core(17)} -attr vt d
load net {vec:rsci.m_dout.core(18)} -attr vt d
load net {vec:rsci.m_dout.core(19)} -attr vt d
load net {vec:rsci.m_dout.core(20)} -attr vt d
load net {vec:rsci.m_dout.core(21)} -attr vt d
load net {vec:rsci.m_dout.core(22)} -attr vt d
load net {vec:rsci.m_dout.core(23)} -attr vt d
load net {vec:rsci.m_dout.core(24)} -attr vt d
load net {vec:rsci.m_dout.core(25)} -attr vt d
load net {vec:rsci.m_dout.core(26)} -attr vt d
load net {vec:rsci.m_dout.core(27)} -attr vt d
load net {vec:rsci.m_dout.core(28)} -attr vt d
load net {vec:rsci.m_dout.core(29)} -attr vt d
load net {vec:rsci.m_dout.core(30)} -attr vt d
load net {vec:rsci.m_dout.core(31)} -attr vt d
load netBundle {vec:rsci.m_dout.core} 32 {vec:rsci.m_dout.core(0)} {vec:rsci.m_dout.core(1)} {vec:rsci.m_dout.core(2)} {vec:rsci.m_dout.core(3)} {vec:rsci.m_dout.core(4)} {vec:rsci.m_dout.core(5)} {vec:rsci.m_dout.core(6)} {vec:rsci.m_dout.core(7)} {vec:rsci.m_dout.core(8)} {vec:rsci.m_dout.core(9)} {vec:rsci.m_dout.core(10)} {vec:rsci.m_dout.core(11)} {vec:rsci.m_dout.core(12)} {vec:rsci.m_dout.core(13)} {vec:rsci.m_dout.core(14)} {vec:rsci.m_dout.core(15)} {vec:rsci.m_dout.core(16)} {vec:rsci.m_dout.core(17)} {vec:rsci.m_dout.core(18)} {vec:rsci.m_dout.core(19)} {vec:rsci.m_dout.core(20)} {vec:rsci.m_dout.core(21)} {vec:rsci.m_dout.core(22)} {vec:rsci.m_dout.core(23)} {vec:rsci.m_dout.core(24)} {vec:rsci.m_dout.core(25)} {vec:rsci.m_dout.core(26)} {vec:rsci.m_dout.core(27)} {vec:rsci.m_dout.core(28)} {vec:rsci.m_dout.core(29)} {vec:rsci.m_dout.core(30)} {vec:rsci.m_dout.core(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-412 -attr oid 409 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(0)} -port {vec:rsci.m_dout.core(0)} -attr vt d
load net {vec:rsci.m_dout.core(1)} -port {vec:rsci.m_dout.core(1)} -attr vt d
load net {vec:rsci.m_dout.core(2)} -port {vec:rsci.m_dout.core(2)} -attr vt d
load net {vec:rsci.m_dout.core(3)} -port {vec:rsci.m_dout.core(3)} -attr vt d
load net {vec:rsci.m_dout.core(4)} -port {vec:rsci.m_dout.core(4)} -attr vt d
load net {vec:rsci.m_dout.core(5)} -port {vec:rsci.m_dout.core(5)} -attr vt d
load net {vec:rsci.m_dout.core(6)} -port {vec:rsci.m_dout.core(6)} -attr vt d
load net {vec:rsci.m_dout.core(7)} -port {vec:rsci.m_dout.core(7)} -attr vt d
load net {vec:rsci.m_dout.core(8)} -port {vec:rsci.m_dout.core(8)} -attr vt d
load net {vec:rsci.m_dout.core(9)} -port {vec:rsci.m_dout.core(9)} -attr vt d
load net {vec:rsci.m_dout.core(10)} -port {vec:rsci.m_dout.core(10)} -attr vt d
load net {vec:rsci.m_dout.core(11)} -port {vec:rsci.m_dout.core(11)} -attr vt d
load net {vec:rsci.m_dout.core(12)} -port {vec:rsci.m_dout.core(12)} -attr vt d
load net {vec:rsci.m_dout.core(13)} -port {vec:rsci.m_dout.core(13)} -attr vt d
load net {vec:rsci.m_dout.core(14)} -port {vec:rsci.m_dout.core(14)} -attr vt d
load net {vec:rsci.m_dout.core(15)} -port {vec:rsci.m_dout.core(15)} -attr vt d
load net {vec:rsci.m_dout.core(16)} -port {vec:rsci.m_dout.core(16)} -attr vt d
load net {vec:rsci.m_dout.core(17)} -port {vec:rsci.m_dout.core(17)} -attr vt d
load net {vec:rsci.m_dout.core(18)} -port {vec:rsci.m_dout.core(18)} -attr vt d
load net {vec:rsci.m_dout.core(19)} -port {vec:rsci.m_dout.core(19)} -attr vt d
load net {vec:rsci.m_dout.core(20)} -port {vec:rsci.m_dout.core(20)} -attr vt d
load net {vec:rsci.m_dout.core(21)} -port {vec:rsci.m_dout.core(21)} -attr vt d
load net {vec:rsci.m_dout.core(22)} -port {vec:rsci.m_dout.core(22)} -attr vt d
load net {vec:rsci.m_dout.core(23)} -port {vec:rsci.m_dout.core(23)} -attr vt d
load net {vec:rsci.m_dout.core(24)} -port {vec:rsci.m_dout.core(24)} -attr vt d
load net {vec:rsci.m_dout.core(25)} -port {vec:rsci.m_dout.core(25)} -attr vt d
load net {vec:rsci.m_dout.core(26)} -port {vec:rsci.m_dout.core(26)} -attr vt d
load net {vec:rsci.m_dout.core(27)} -port {vec:rsci.m_dout.core(27)} -attr vt d
load net {vec:rsci.m_dout.core(28)} -port {vec:rsci.m_dout.core(28)} -attr vt d
load net {vec:rsci.m_dout.core(29)} -port {vec:rsci.m_dout.core(29)} -attr vt d
load net {vec:rsci.m_dout.core(30)} -port {vec:rsci.m_dout.core(30)} -attr vt d
load net {vec:rsci.m_dout.core(31)} -port {vec:rsci.m_dout.core(31)} -attr vt d
load netBundle {vec:rsci.m_dout.core} 32 {vec:rsci.m_dout.core(0)} {vec:rsci.m_dout.core(1)} {vec:rsci.m_dout.core(2)} {vec:rsci.m_dout.core(3)} {vec:rsci.m_dout.core(4)} {vec:rsci.m_dout.core(5)} {vec:rsci.m_dout.core(6)} {vec:rsci.m_dout.core(7)} {vec:rsci.m_dout.core(8)} {vec:rsci.m_dout.core(9)} {vec:rsci.m_dout.core(10)} {vec:rsci.m_dout.core(11)} {vec:rsci.m_dout.core(12)} {vec:rsci.m_dout.core(13)} {vec:rsci.m_dout.core(14)} {vec:rsci.m_dout.core(15)} {vec:rsci.m_dout.core(16)} {vec:rsci.m_dout.core(17)} {vec:rsci.m_dout.core(18)} {vec:rsci.m_dout.core(19)} {vec:rsci.m_dout.core(20)} {vec:rsci.m_dout.core(21)} {vec:rsci.m_dout.core(22)} {vec:rsci.m_dout.core(23)} {vec:rsci.m_dout.core(24)} {vec:rsci.m_dout.core(25)} {vec:rsci.m_dout.core(26)} {vec:rsci.m_dout.core(27)} {vec:rsci.m_dout.core(28)} {vec:rsci.m_dout.core(29)} {vec:rsci.m_dout.core(30)} {vec:rsci.m_dout.core(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-413 -attr oid 410 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-414 -attr oid 411 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst} -attr area 6.000000 -attr delay 1.100001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-415 -attr oid 412 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/core.wen}
load net {vec:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-416 -attr oid 413 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.oswt}
load net {vec:rsci.oswt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-417 -attr oid 414 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.oswt#1}
load net {vec:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-418 -attr oid 415 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-419 -attr oid 416 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.bdwt}
load net {vec:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bcwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-420 -attr oid 417 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.bcwt}
load net {vec:rsci.m_re.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.m_re.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-421 -attr oid 418 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_re.core.sct}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-422 -attr oid 419 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt#2} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-423 -attr oid 420 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.bdwt#2}
load net {vec:rsci.bcwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bcwt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-424 -attr oid 421 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.bcwt#1}
load net {vec:rsci.m_we.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.m_we.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-425 -attr oid 422 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_we.core.sct}
load net {vec:rsci.m_wrdy} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.m_wrdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-426 -attr oid 423 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_wrdy}
load net {vec:rsci.m_rrdy} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.m_rrdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-427 -attr oid 424 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_rrdy}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-428 -attr oid 425 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst} -attr area 90.004000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-429 -attr oid 426 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-430 -attr oid 427 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/rst}
load net {vec:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-431 -attr oid 428 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.oswt}
load net {vec:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-432 -attr oid 429 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.wen_comp}
load net {vec:rsci.oswt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.oswt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-433 -attr oid 430 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.oswt#1}
load net {vec:rsci.wen_comp#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.wen_comp#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-434 -attr oid 431 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.wen_comp#1}
load net {vec:rsci.m_waddr.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr.core}
load net {vec:rsci.m_raddr.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr.core}
load net {vec:rsci.m_din.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_dout.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout.core(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout.core}
load net {vec:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-435 -attr oid 432 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-436 -attr oid 433 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.bdwt}
load net {vec:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.bcwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-437 -attr oid 434 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.bcwt}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-438 -attr oid 435 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt#2} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-439 -attr oid 436 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.bdwt#2}
load net {vec:rsci.bcwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.bcwt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-440 -attr oid 437 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.bcwt#1}
load net {vec:rsci.m_waddr(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_we.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_waddr.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-441 -attr oid 438 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_we.core.sct}
load net {vec:rsci.m_raddr(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_re.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_raddr.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-442 -attr oid 439 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_re.core.sct}
load net {vec:rsci.m_din(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_din(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_dout(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.m_dout(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load inst "vec:rsci" "amba.ccs_axi4_master" "amba.ccs_axi4_master(13,0,1024,32,32,10,0,0,0,0,32,32,1,1,1,0,0,0,0)" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-443 -attr oid 440 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci} -attr area 9600.000000 -attr delay 0.870000 -attr qmod "amba.ccs_axi4_master(13,0,1024,32,32,10,0,0,0,0,32,32,1,1,1,0,0,0,0)"
load net {clk} -pin  "vec:rsci" {ACLK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-444 -attr oid 441 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/clk}
load net {PWR} -pin  "vec:rsci" {ARESETn} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-445 -attr oid 442 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/1}
load net {vec:rsc.AWID} -pin  "vec:rsci" {AWID(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWID}
load net {vec:rsc.AWADDR(0)} -pin  "vec:rsci" {AWADDR(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(1)} -pin  "vec:rsci" {AWADDR(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(2)} -pin  "vec:rsci" {AWADDR(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(3)} -pin  "vec:rsci" {AWADDR(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(4)} -pin  "vec:rsci" {AWADDR(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(5)} -pin  "vec:rsci" {AWADDR(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(6)} -pin  "vec:rsci" {AWADDR(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(7)} -pin  "vec:rsci" {AWADDR(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(8)} -pin  "vec:rsci" {AWADDR(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(9)} -pin  "vec:rsci" {AWADDR(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(10)} -pin  "vec:rsci" {AWADDR(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(11)} -pin  "vec:rsci" {AWADDR(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(12)} -pin  "vec:rsci" {AWADDR(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(13)} -pin  "vec:rsci" {AWADDR(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(14)} -pin  "vec:rsci" {AWADDR(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(15)} -pin  "vec:rsci" {AWADDR(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(16)} -pin  "vec:rsci" {AWADDR(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(17)} -pin  "vec:rsci" {AWADDR(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(18)} -pin  "vec:rsci" {AWADDR(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(19)} -pin  "vec:rsci" {AWADDR(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(20)} -pin  "vec:rsci" {AWADDR(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(21)} -pin  "vec:rsci" {AWADDR(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(22)} -pin  "vec:rsci" {AWADDR(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(23)} -pin  "vec:rsci" {AWADDR(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(24)} -pin  "vec:rsci" {AWADDR(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(25)} -pin  "vec:rsci" {AWADDR(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(26)} -pin  "vec:rsci" {AWADDR(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(27)} -pin  "vec:rsci" {AWADDR(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(28)} -pin  "vec:rsci" {AWADDR(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(29)} -pin  "vec:rsci" {AWADDR(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(30)} -pin  "vec:rsci" {AWADDR(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(31)} -pin  "vec:rsci" {AWADDR(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWLEN(0)} -pin  "vec:rsci" {AWLEN(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(1)} -pin  "vec:rsci" {AWLEN(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(2)} -pin  "vec:rsci" {AWLEN(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(3)} -pin  "vec:rsci" {AWLEN(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(4)} -pin  "vec:rsci" {AWLEN(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(5)} -pin  "vec:rsci" {AWLEN(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(6)} -pin  "vec:rsci" {AWLEN(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(7)} -pin  "vec:rsci" {AWLEN(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWSIZE(0)} -pin  "vec:rsci" {AWSIZE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(1)} -pin  "vec:rsci" {AWSIZE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(2)} -pin  "vec:rsci" {AWSIZE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWBURST(0)} -pin  "vec:rsci" {AWBURST(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(1)} -pin  "vec:rsci" {AWBURST(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWBURST}
load net {vec:rsc.AWLOCK} -pin  "vec:rsci" {AWLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-446 -attr oid 443 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWLOCK}
load net {vec:rsc.AWCACHE(0)} -pin  "vec:rsci" {AWCACHE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(1)} -pin  "vec:rsci" {AWCACHE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(2)} -pin  "vec:rsci" {AWCACHE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(3)} -pin  "vec:rsci" {AWCACHE(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWPROT(0)} -pin  "vec:rsci" {AWPROT(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(1)} -pin  "vec:rsci" {AWPROT(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(2)} -pin  "vec:rsci" {AWPROT(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWQOS(0)} -pin  "vec:rsci" {AWQOS(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(1)} -pin  "vec:rsci" {AWQOS(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(2)} -pin  "vec:rsci" {AWQOS(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(3)} -pin  "vec:rsci" {AWQOS(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWREGION(0)} -pin  "vec:rsci" {AWREGION(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(1)} -pin  "vec:rsci" {AWREGION(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(2)} -pin  "vec:rsci" {AWREGION(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(3)} -pin  "vec:rsci" {AWREGION(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWUSER} -pin  "vec:rsci" {AWUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWUSER}
load net {vec:rsc.AWVALID} -pin  "vec:rsci" {AWVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-447 -attr oid 444 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWVALID}
load net {vec:rsc.AWREADY} -pin  "vec:rsci" {AWREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-448 -attr oid 445 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.AWREADY}
load net {vec:rsc.WDATA(0)} -pin  "vec:rsci" {WDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(1)} -pin  "vec:rsci" {WDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(2)} -pin  "vec:rsci" {WDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(3)} -pin  "vec:rsci" {WDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(4)} -pin  "vec:rsci" {WDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(5)} -pin  "vec:rsci" {WDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(6)} -pin  "vec:rsci" {WDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(7)} -pin  "vec:rsci" {WDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(8)} -pin  "vec:rsci" {WDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(9)} -pin  "vec:rsci" {WDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(10)} -pin  "vec:rsci" {WDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(11)} -pin  "vec:rsci" {WDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(12)} -pin  "vec:rsci" {WDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(13)} -pin  "vec:rsci" {WDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(14)} -pin  "vec:rsci" {WDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(15)} -pin  "vec:rsci" {WDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(16)} -pin  "vec:rsci" {WDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(17)} -pin  "vec:rsci" {WDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(18)} -pin  "vec:rsci" {WDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(19)} -pin  "vec:rsci" {WDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(20)} -pin  "vec:rsci" {WDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(21)} -pin  "vec:rsci" {WDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(22)} -pin  "vec:rsci" {WDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(23)} -pin  "vec:rsci" {WDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(24)} -pin  "vec:rsci" {WDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(25)} -pin  "vec:rsci" {WDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(26)} -pin  "vec:rsci" {WDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(27)} -pin  "vec:rsci" {WDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(28)} -pin  "vec:rsci" {WDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(29)} -pin  "vec:rsci" {WDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(30)} -pin  "vec:rsci" {WDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(31)} -pin  "vec:rsci" {WDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WSTRB(0)} -pin  "vec:rsci" {WSTRB(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(1)} -pin  "vec:rsci" {WSTRB(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(2)} -pin  "vec:rsci" {WSTRB(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(3)} -pin  "vec:rsci" {WSTRB(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WLAST} -pin  "vec:rsci" {WLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-449 -attr oid 446 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WLAST}
load net {vec:rsc.WUSER} -pin  "vec:rsci" {WUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WUSER}
load net {vec:rsc.WVALID} -pin  "vec:rsci" {WVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-450 -attr oid 447 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WVALID}
load net {vec:rsc.WREADY} -pin  "vec:rsci" {WREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-451 -attr oid 448 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.WREADY}
load net {vec:rsc.BID} -pin  "vec:rsci" {BID(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.BID}
load net {vec:rsc.BRESP(0)} -pin  "vec:rsci" {BRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -pin  "vec:rsci" {BRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.BRESP}
load net {vec:rsc.BUSER} -pin  "vec:rsci" {BUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.BUSER}
load net {vec:rsc.BVALID} -pin  "vec:rsci" {BVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-452 -attr oid 449 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.BVALID}
load net {vec:rsc.BREADY} -pin  "vec:rsci" {BREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-453 -attr oid 450 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.BREADY}
load net {vec:rsc.ARID} -pin  "vec:rsci" {ARID(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARID}
load net {vec:rsc.ARADDR(0)} -pin  "vec:rsci" {ARADDR(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(1)} -pin  "vec:rsci" {ARADDR(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(2)} -pin  "vec:rsci" {ARADDR(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(3)} -pin  "vec:rsci" {ARADDR(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(4)} -pin  "vec:rsci" {ARADDR(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(5)} -pin  "vec:rsci" {ARADDR(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(6)} -pin  "vec:rsci" {ARADDR(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(7)} -pin  "vec:rsci" {ARADDR(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(8)} -pin  "vec:rsci" {ARADDR(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(9)} -pin  "vec:rsci" {ARADDR(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(10)} -pin  "vec:rsci" {ARADDR(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(11)} -pin  "vec:rsci" {ARADDR(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(12)} -pin  "vec:rsci" {ARADDR(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(13)} -pin  "vec:rsci" {ARADDR(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(14)} -pin  "vec:rsci" {ARADDR(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(15)} -pin  "vec:rsci" {ARADDR(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(16)} -pin  "vec:rsci" {ARADDR(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(17)} -pin  "vec:rsci" {ARADDR(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(18)} -pin  "vec:rsci" {ARADDR(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(19)} -pin  "vec:rsci" {ARADDR(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(20)} -pin  "vec:rsci" {ARADDR(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(21)} -pin  "vec:rsci" {ARADDR(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(22)} -pin  "vec:rsci" {ARADDR(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(23)} -pin  "vec:rsci" {ARADDR(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(24)} -pin  "vec:rsci" {ARADDR(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(25)} -pin  "vec:rsci" {ARADDR(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(26)} -pin  "vec:rsci" {ARADDR(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(27)} -pin  "vec:rsci" {ARADDR(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(28)} -pin  "vec:rsci" {ARADDR(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(29)} -pin  "vec:rsci" {ARADDR(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(30)} -pin  "vec:rsci" {ARADDR(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(31)} -pin  "vec:rsci" {ARADDR(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARLEN(0)} -pin  "vec:rsci" {ARLEN(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(1)} -pin  "vec:rsci" {ARLEN(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(2)} -pin  "vec:rsci" {ARLEN(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(3)} -pin  "vec:rsci" {ARLEN(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(4)} -pin  "vec:rsci" {ARLEN(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(5)} -pin  "vec:rsci" {ARLEN(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(6)} -pin  "vec:rsci" {ARLEN(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(7)} -pin  "vec:rsci" {ARLEN(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARSIZE(0)} -pin  "vec:rsci" {ARSIZE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(1)} -pin  "vec:rsci" {ARSIZE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(2)} -pin  "vec:rsci" {ARSIZE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARBURST(0)} -pin  "vec:rsci" {ARBURST(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(1)} -pin  "vec:rsci" {ARBURST(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARBURST}
load net {vec:rsc.ARLOCK} -pin  "vec:rsci" {ARLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-454 -attr oid 451 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARLOCK}
load net {vec:rsc.ARCACHE(0)} -pin  "vec:rsci" {ARCACHE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(1)} -pin  "vec:rsci" {ARCACHE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(2)} -pin  "vec:rsci" {ARCACHE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(3)} -pin  "vec:rsci" {ARCACHE(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARPROT(0)} -pin  "vec:rsci" {ARPROT(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(1)} -pin  "vec:rsci" {ARPROT(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(2)} -pin  "vec:rsci" {ARPROT(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARQOS(0)} -pin  "vec:rsci" {ARQOS(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(1)} -pin  "vec:rsci" {ARQOS(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(2)} -pin  "vec:rsci" {ARQOS(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(3)} -pin  "vec:rsci" {ARQOS(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARREGION(0)} -pin  "vec:rsci" {ARREGION(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(1)} -pin  "vec:rsci" {ARREGION(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(2)} -pin  "vec:rsci" {ARREGION(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(3)} -pin  "vec:rsci" {ARREGION(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARUSER} -pin  "vec:rsci" {ARUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARUSER}
load net {vec:rsc.ARVALID} -pin  "vec:rsci" {ARVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-455 -attr oid 452 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARVALID}
load net {vec:rsc.ARREADY} -pin  "vec:rsci" {ARREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-456 -attr oid 453 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.ARREADY}
load net {vec:rsc.RID} -pin  "vec:rsci" {RID(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RID}
load net {vec:rsc.RDATA(0)} -pin  "vec:rsci" {RDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -pin  "vec:rsci" {RDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -pin  "vec:rsci" {RDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -pin  "vec:rsci" {RDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -pin  "vec:rsci" {RDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -pin  "vec:rsci" {RDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -pin  "vec:rsci" {RDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -pin  "vec:rsci" {RDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -pin  "vec:rsci" {RDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -pin  "vec:rsci" {RDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -pin  "vec:rsci" {RDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -pin  "vec:rsci" {RDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -pin  "vec:rsci" {RDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -pin  "vec:rsci" {RDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -pin  "vec:rsci" {RDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -pin  "vec:rsci" {RDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -pin  "vec:rsci" {RDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -pin  "vec:rsci" {RDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -pin  "vec:rsci" {RDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -pin  "vec:rsci" {RDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -pin  "vec:rsci" {RDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -pin  "vec:rsci" {RDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -pin  "vec:rsci" {RDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -pin  "vec:rsci" {RDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -pin  "vec:rsci" {RDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -pin  "vec:rsci" {RDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -pin  "vec:rsci" {RDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -pin  "vec:rsci" {RDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -pin  "vec:rsci" {RDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -pin  "vec:rsci" {RDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -pin  "vec:rsci" {RDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -pin  "vec:rsci" {RDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RRESP(0)} -pin  "vec:rsci" {RRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -pin  "vec:rsci" {RRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RRESP}
load net {vec:rsc.RLAST} -pin  "vec:rsci" {RLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-457 -attr oid 454 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RLAST}
load net {vec:rsc.RUSER} -pin  "vec:rsci" {RUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RUSER}
load net {vec:rsc.RVALID} -pin  "vec:rsci" {RVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-458 -attr oid 455 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RVALID}
load net {vec:rsc.RREADY} -pin  "vec:rsci" {RREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-459 -attr oid 456 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.RREADY}
load net {vec:rsci.m_re.core.sct} -pin  "vec:rsci" {m_re} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-460 -attr oid 457 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_re.core.sct}
load net {vec:rsci.m_we.core.sct} -pin  "vec:rsci" {m_we} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-461 -attr oid 458 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_we.core.sct}
load net {vec:rsci.m_waddr(0)} -pin  "vec:rsci" {m_waddr(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(1)} -pin  "vec:rsci" {m_waddr(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(2)} -pin  "vec:rsci" {m_waddr(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(3)} -pin  "vec:rsci" {m_waddr(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(4)} -pin  "vec:rsci" {m_waddr(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(5)} -pin  "vec:rsci" {m_waddr(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(6)} -pin  "vec:rsci" {m_waddr(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(7)} -pin  "vec:rsci" {m_waddr(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(8)} -pin  "vec:rsci" {m_waddr(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_waddr(9)} -pin  "vec:rsci" {m_waddr(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_waddr}
load net {vec:rsci.m_raddr(0)} -pin  "vec:rsci" {m_raddr(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(1)} -pin  "vec:rsci" {m_raddr(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(2)} -pin  "vec:rsci" {m_raddr(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(3)} -pin  "vec:rsci" {m_raddr(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(4)} -pin  "vec:rsci" {m_raddr(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(5)} -pin  "vec:rsci" {m_raddr(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(6)} -pin  "vec:rsci" {m_raddr(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(7)} -pin  "vec:rsci" {m_raddr(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(8)} -pin  "vec:rsci" {m_raddr(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {vec:rsci.m_raddr(9)} -pin  "vec:rsci" {m_raddr(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_raddr}
load net {GND} -pin  "vec:rsci" {m_wburst(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(13)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(15)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(16)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(17)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(18)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(19)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(20)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(21)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(22)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(23)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(24)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(25)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(26)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(27)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(28)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(29)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(30)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_wburst(31)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(13)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(15)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(16)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(17)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(18)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(19)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(20)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(21)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(22)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(23)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(24)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(25)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(26)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(27)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(28)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(29)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(30)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {GND} -pin  "vec:rsci" {m_rburst(31)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/0#19}
load net {vec:rsci.m_din(0)} -pin  "vec:rsci" {m_din(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(1)} -pin  "vec:rsci" {m_din(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(2)} -pin  "vec:rsci" {m_din(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(3)} -pin  "vec:rsci" {m_din(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(4)} -pin  "vec:rsci" {m_din(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(5)} -pin  "vec:rsci" {m_din(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(6)} -pin  "vec:rsci" {m_din(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(7)} -pin  "vec:rsci" {m_din(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(8)} -pin  "vec:rsci" {m_din(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(9)} -pin  "vec:rsci" {m_din(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(10)} -pin  "vec:rsci" {m_din(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(11)} -pin  "vec:rsci" {m_din(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(12)} -pin  "vec:rsci" {m_din(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(13)} -pin  "vec:rsci" {m_din(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(14)} -pin  "vec:rsci" {m_din(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(15)} -pin  "vec:rsci" {m_din(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(16)} -pin  "vec:rsci" {m_din(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(17)} -pin  "vec:rsci" {m_din(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(18)} -pin  "vec:rsci" {m_din(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(19)} -pin  "vec:rsci" {m_din(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(20)} -pin  "vec:rsci" {m_din(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(21)} -pin  "vec:rsci" {m_din(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(22)} -pin  "vec:rsci" {m_din(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(23)} -pin  "vec:rsci" {m_din(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(24)} -pin  "vec:rsci" {m_din(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(25)} -pin  "vec:rsci" {m_din(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(26)} -pin  "vec:rsci" {m_din(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(27)} -pin  "vec:rsci" {m_din(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(28)} -pin  "vec:rsci" {m_din(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(29)} -pin  "vec:rsci" {m_din(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(30)} -pin  "vec:rsci" {m_din(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_din(31)} -pin  "vec:rsci" {m_din(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_din}
load net {vec:rsci.m_dout(0)} -pin  "vec:rsci" {m_dout(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(1)} -pin  "vec:rsci" {m_dout(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(2)} -pin  "vec:rsci" {m_dout(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(3)} -pin  "vec:rsci" {m_dout(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(4)} -pin  "vec:rsci" {m_dout(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(5)} -pin  "vec:rsci" {m_dout(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(6)} -pin  "vec:rsci" {m_dout(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(7)} -pin  "vec:rsci" {m_dout(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(8)} -pin  "vec:rsci" {m_dout(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(9)} -pin  "vec:rsci" {m_dout(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(10)} -pin  "vec:rsci" {m_dout(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(11)} -pin  "vec:rsci" {m_dout(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(12)} -pin  "vec:rsci" {m_dout(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(13)} -pin  "vec:rsci" {m_dout(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(14)} -pin  "vec:rsci" {m_dout(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(15)} -pin  "vec:rsci" {m_dout(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(16)} -pin  "vec:rsci" {m_dout(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(17)} -pin  "vec:rsci" {m_dout(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(18)} -pin  "vec:rsci" {m_dout(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(19)} -pin  "vec:rsci" {m_dout(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(20)} -pin  "vec:rsci" {m_dout(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(21)} -pin  "vec:rsci" {m_dout(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(22)} -pin  "vec:rsci" {m_dout(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(23)} -pin  "vec:rsci" {m_dout(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(24)} -pin  "vec:rsci" {m_dout(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(25)} -pin  "vec:rsci" {m_dout(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(26)} -pin  "vec:rsci" {m_dout(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(27)} -pin  "vec:rsci" {m_dout(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(28)} -pin  "vec:rsci" {m_dout(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(29)} -pin  "vec:rsci" {m_dout(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(30)} -pin  "vec:rsci" {m_dout(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_dout(31)} -pin  "vec:rsci" {m_dout(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_dout}
load net {vec:rsci.m_wrdy} -pin  "vec:rsci" {m_wrdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-462 -attr oid 459 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_wrdy}
load net {vec:rsci.m_rrdy} -pin  "vec:rsci" {m_rrdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-463 -attr oid 460 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsci.m_rrdy}
load net {vec:rsc.is_idle#1} -pin  "vec:rsci" {is_idle} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-464 -attr oid 461 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.is_idle#1}
load net {vec:rsc.m_wCaughtUp} -pin  "vec:rsci" {m_wCaughtUp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-465 -attr oid 462 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.m_wCaughtUp}
load net {vec:rsc.m_wstate(0)} -pin  "vec:rsci" {m_wstate(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(1)} -pin  "vec:rsci" {m_wstate(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(2)} -pin  "vec:rsci" {m_wstate(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci/vec:rsc.m_wstate}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-466 -attr oid 463 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-467 -attr oid 464 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-468 -attr oid 465 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load port {twiddle:rsci.biwt} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-469 -attr oid 466 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-470 -attr oid 467 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-471 -attr oid 468 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load port {twiddle:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-472 -attr oid 469 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-473 -attr oid 470 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-474 -attr oid 471 -attr vt d
load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-475 -attr oid 472 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-476 -attr oid 473 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-477 -attr oid 474 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-478 -attr oid 475 -attr vt d
load net {twiddle:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-479 -attr oid 476 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-480 -attr oid 477 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-481 -attr oid 478 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-482 -attr oid 479 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-483 -attr oid 480 -attr vt d
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-484 -attr oid 481 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.oswt.pff} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-485 -attr oid 482 -attr vt d
load net {twiddle:rsci.oswt.pff} -port {twiddle:rsci.oswt.pff} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-486 -attr oid 483 -attr vt d
load inst "COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-487 -attr oid 484 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:twiddle_f:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:twiddle_f:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load inst "COMP_LOOP:twiddle_f:not" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-488 -attr oid 485 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_f:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_f:not.itm} -pin  "COMP_LOOP:twiddle_f:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not.itm}
load inst "COMP_LOOP:twiddle_f:and#2" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-489 -attr oid 486 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:not.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not.itm}
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:twiddle_f:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:twiddle_f:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load inst "COMP_LOOP:twiddle_f:and#4" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-490 -attr oid 487 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt.pff} -pin  "COMP_LOOP:twiddle_f:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt.pff}
load net {core.wen} -pin  "COMP_LOOP:twiddle_f:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "COMP_LOOP:twiddle_f:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-491 -attr oid 488 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-492 -attr oid 489 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-493 -attr oid 490 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load portBus twiddle:rsci.qb_d.mxwt(31:0) output 32 {twiddle:rsci.qb_d.mxwt(31)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-494 -attr oid 491 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load port {twiddle:rsci.biwt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-495 -attr oid 492 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-496 -attr oid 493 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle:rsci.qb_d.bfwt(0)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(1)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(2)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(3)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(4)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(5)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(6)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(7)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(8)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(9)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(10)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(11)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(12)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(13)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(14)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(15)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(16)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(17)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(18)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(19)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(20)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(21)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(22)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(23)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(24)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(25)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(26)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(27)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(28)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(29)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(30)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d.bfwt} 32 {twiddle:rsci.qb_d.bfwt(0)} {twiddle:rsci.qb_d.bfwt(1)} {twiddle:rsci.qb_d.bfwt(2)} {twiddle:rsci.qb_d.bfwt(3)} {twiddle:rsci.qb_d.bfwt(4)} {twiddle:rsci.qb_d.bfwt(5)} {twiddle:rsci.qb_d.bfwt(6)} {twiddle:rsci.qb_d.bfwt(7)} {twiddle:rsci.qb_d.bfwt(8)} {twiddle:rsci.qb_d.bfwt(9)} {twiddle:rsci.qb_d.bfwt(10)} {twiddle:rsci.qb_d.bfwt(11)} {twiddle:rsci.qb_d.bfwt(12)} {twiddle:rsci.qb_d.bfwt(13)} {twiddle:rsci.qb_d.bfwt(14)} {twiddle:rsci.qb_d.bfwt(15)} {twiddle:rsci.qb_d.bfwt(16)} {twiddle:rsci.qb_d.bfwt(17)} {twiddle:rsci.qb_d.bfwt(18)} {twiddle:rsci.qb_d.bfwt(19)} {twiddle:rsci.qb_d.bfwt(20)} {twiddle:rsci.qb_d.bfwt(21)} {twiddle:rsci.qb_d.bfwt(22)} {twiddle:rsci.qb_d.bfwt(23)} {twiddle:rsci.qb_d.bfwt(24)} {twiddle:rsci.qb_d.bfwt(25)} {twiddle:rsci.qb_d.bfwt(26)} {twiddle:rsci.qb_d.bfwt(27)} {twiddle:rsci.qb_d.bfwt(28)} {twiddle:rsci.qb_d.bfwt(29)} {twiddle:rsci.qb_d.bfwt(30)} {twiddle:rsci.qb_d.bfwt(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-497 -attr oid 494 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-498 -attr oid 495 -attr vt d
load net {clk} -port {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-499 -attr oid 496 -attr vt d
load net {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-500 -attr oid 497 -attr vt d
load net {rst} -port {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-501 -attr oid 498 -attr vt d
load net {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-502 -attr oid 499 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(0)} -port {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -port {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -port {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -port {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -port {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -port {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -port {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -port {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -port {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -port {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -port {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -port {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -port {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -port {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -port {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -port {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -port {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -port {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -port {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -port {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -port {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -port {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -port {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -port {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -port {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -port {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -port {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -port {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -port {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -port {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -port {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -port {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-503 -attr oid 500 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d.mxwt} 32 {twiddle:rsci.qb_d.mxwt(0)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-504 -attr oid 501 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(0)} -port {twiddle:rsci.qb_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -port {twiddle:rsci.qb_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -port {twiddle:rsci.qb_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -port {twiddle:rsci.qb_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -port {twiddle:rsci.qb_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -port {twiddle:rsci.qb_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -port {twiddle:rsci.qb_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -port {twiddle:rsci.qb_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -port {twiddle:rsci.qb_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -port {twiddle:rsci.qb_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -port {twiddle:rsci.qb_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -port {twiddle:rsci.qb_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -port {twiddle:rsci.qb_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -port {twiddle:rsci.qb_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -port {twiddle:rsci.qb_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -port {twiddle:rsci.qb_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -port {twiddle:rsci.qb_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -port {twiddle:rsci.qb_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -port {twiddle:rsci.qb_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -port {twiddle:rsci.qb_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -port {twiddle:rsci.qb_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -port {twiddle:rsci.qb_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -port {twiddle:rsci.qb_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -port {twiddle:rsci.qb_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -port {twiddle:rsci.qb_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -port {twiddle:rsci.qb_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -port {twiddle:rsci.qb_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -port {twiddle:rsci.qb_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -port {twiddle:rsci.qb_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -port {twiddle:rsci.qb_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -port {twiddle:rsci.qb_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -port {twiddle:rsci.qb_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-505 -attr oid 502 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-506 -attr oid 503 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-507 -attr oid 504 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-508 -attr oid 505 -attr vt d
load inst "COMP_LOOP:twiddle_f:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-509 -attr oid 506 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:twiddle_f:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:twiddle_f:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1.itm}
load inst "COMP_LOOP:twiddle_f:nor" "nor(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-510 -attr oid 507 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1.itm}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:twiddle_f:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor.itm}
load inst "reg(twiddle:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-511 -attr oid 508 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "reg(twiddle:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor.itm}
load net {GND} -pin  "reg(twiddle:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle:rsci.bcwt)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-512 -attr oid 509 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load net {twiddle:rsci.bcwt} -pin  "reg(twiddle:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load inst "reg(twiddle:rsci.qb_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-513 -attr oid 510 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qb_d.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.qb_d(0)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {clk} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-514 -attr oid 511 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {twiddle:rsci.biwt} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {twiddle:rsci.qb_d.bfwt(0)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(1)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(2)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(3)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(4)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(5)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(6)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(7)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(8)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(9)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(10)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(11)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(12)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(13)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(14)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(15)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(16)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(17)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(18)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(19)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(20)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(21)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(22)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(23)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(24)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(25)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(26)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(27)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(28)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(29)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(30)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(31)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load inst "COMP_LOOP:twiddle_f:mux#1" "mux(2,32)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-515 -attr oid 512 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#1} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle:rsci.qb_d(0)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d.bfwt(0)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(1)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(2)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(3)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(4)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(5)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(6)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(7)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(8)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(9)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(10)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(11)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(12)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(13)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(14)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(15)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(16)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(17)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(18)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(19)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(20)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(21)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(22)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(23)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(24)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(25)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(26)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(27)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(28)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(29)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(30)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(31)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:twiddle_f:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.qb_d.mxwt(0)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-516 -attr oid 513 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-517 -attr oid 514 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/rst}
load portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-518 -attr oid 515 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-519 -attr oid 516 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-520 -attr oid 517 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-521 -attr oid 518 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-522 -attr oid 519 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt}
load portBus twiddle:rsci.qb_d.mxwt(31:0) output 32 {twiddle:rsci.qb_d.mxwt(31)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-523 -attr oid 520 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load port {twiddle:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-524 -attr oid 521 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt.pff}
load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle:rsci.oswt} input \
     port {twiddle:rsci.biwt} output \
     port {twiddle:rsci.bdwt} output \
     port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} output \
     port {twiddle:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} \
     portBus twiddle:rsci.qb_d.mxwt(31:0) output 32 {twiddle:rsci.qb_d.mxwt(31)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(0)} \
     port {twiddle:rsci.biwt} input \
     port {twiddle:rsci.bdwt} input \

load net {twiddle:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-525 -attr oid 522 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-526 -attr oid 523 -attr vt d
load net {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-527 -attr oid 524 -attr vt d
load net {clk} -port {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-528 -attr oid 525 -attr vt d
load net {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-529 -attr oid 526 -attr vt d
load net {rst} -port {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-530 -attr oid 527 -attr vt d
load net {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-531 -attr oid 528 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(0)} -port {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -port {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -port {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -port {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -port {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -port {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -port {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -port {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -port {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -port {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -port {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -port {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -port {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -port {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -port {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -port {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -port {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -port {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -port {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -port {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -port {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -port {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -port {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -port {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -port {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -port {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -port {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -port {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -port {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -port {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -port {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -port {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-532 -attr oid 529 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-533 -attr oid 530 -attr vt d
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-534 -attr oid 531 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-535 -attr oid 532 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-536 -attr oid 533 -attr vt d
load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-537 -attr oid 534 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-538 -attr oid 535 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-539 -attr oid 536 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-540 -attr oid 537 -attr vt d
load net {twiddle:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d.mxwt} 32 {twiddle:rsci.qb_d.mxwt(0)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-541 -attr oid 538 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(0)} -port {twiddle:rsci.qb_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -port {twiddle:rsci.qb_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -port {twiddle:rsci.qb_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -port {twiddle:rsci.qb_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -port {twiddle:rsci.qb_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -port {twiddle:rsci.qb_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -port {twiddle:rsci.qb_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -port {twiddle:rsci.qb_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -port {twiddle:rsci.qb_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -port {twiddle:rsci.qb_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -port {twiddle:rsci.qb_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -port {twiddle:rsci.qb_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -port {twiddle:rsci.qb_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -port {twiddle:rsci.qb_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -port {twiddle:rsci.qb_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -port {twiddle:rsci.qb_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -port {twiddle:rsci.qb_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -port {twiddle:rsci.qb_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -port {twiddle:rsci.qb_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -port {twiddle:rsci.qb_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -port {twiddle:rsci.qb_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -port {twiddle:rsci.qb_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -port {twiddle:rsci.qb_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -port {twiddle:rsci.qb_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -port {twiddle:rsci.qb_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -port {twiddle:rsci.qb_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -port {twiddle:rsci.qb_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -port {twiddle:rsci.qb_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -port {twiddle:rsci.qb_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -port {twiddle:rsci.qb_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -port {twiddle:rsci.qb_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -port {twiddle:rsci.qb_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.oswt.pff} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-542 -attr oid 539 -attr vt d
load net {twiddle:rsci.oswt.pff} -port {twiddle:rsci.oswt.pff} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-543 -attr oid 540 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-544 -attr oid 541 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-545 -attr oid 542 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-546 -attr oid 543 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten}
load net {twiddle:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-547 -attr oid 544 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-548 -attr oid 545 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-549 -attr oid 546 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-550 -attr oid 547 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt.pff} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-551 -attr oid 548 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt.pff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-552 -attr oid 549 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst} -attr area 34.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-553 -attr oid 550 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-554 -attr oid 551 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/rst}
load net {twiddle:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-555 -attr oid 552 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-556 -attr oid 553 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-557 -attr oid 554 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-558 -attr oid 555 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-559 -attr oid 556 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load port {twiddle_h:rsci.biwt} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-560 -attr oid 557 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-561 -attr oid 558 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-562 -attr oid 559 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load port {twiddle_h:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-563 -attr oid 560 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-564 -attr oid 561 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-565 -attr oid 562 -attr vt d
load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-566 -attr oid 563 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-567 -attr oid 564 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-568 -attr oid 565 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-569 -attr oid 566 -attr vt d
load net {twiddle_h:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-570 -attr oid 567 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-571 -attr oid 568 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-572 -attr oid 569 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-573 -attr oid 570 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-574 -attr oid 571 -attr vt d
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-575 -attr oid 572 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.oswt.pff} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-576 -attr oid 573 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -port {twiddle_h:rsci.oswt.pff} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-577 -attr oid 574 -attr vt d
load inst "COMP_LOOP:twiddle_help:and" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-578 -attr oid 575 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.oswt} -pin  "COMP_LOOP:twiddle_help:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:twiddle_help:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load net {twiddle_h:rsci.bdwt} -pin  "COMP_LOOP:twiddle_help:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load inst "COMP_LOOP:twiddle_help:not" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-579 -attr oid 576 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_help:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_help:not.itm} -pin  "COMP_LOOP:twiddle_help:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not.itm}
load inst "COMP_LOOP:twiddle_help:and#2" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-580 -attr oid 577 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_help:not.itm} -pin  "COMP_LOOP:twiddle_help:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not.itm}
load net {twiddle_h:rsci.oswt} -pin  "COMP_LOOP:twiddle_help:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.biwt} -pin  "COMP_LOOP:twiddle_help:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load inst "COMP_LOOP:twiddle_help:and#4" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-581 -attr oid 578 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.oswt.pff} -pin  "COMP_LOOP:twiddle_help:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt.pff}
load net {core.wen} -pin  "COMP_LOOP:twiddle_help:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "COMP_LOOP:twiddle_help:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-582 -attr oid 579 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-583 -attr oid 580 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-584 -attr oid 581 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load portBus twiddle_h:rsci.qb_d.mxwt(31:0) output 32 {twiddle_h:rsci.qb_d.mxwt(31)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-585 -attr oid 582 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load port {twiddle_h:rsci.biwt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-586 -attr oid 583 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-587 -attr oid 584 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle_h:rsci.qb_d.bfwt(0)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(1)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(2)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(3)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(4)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(5)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(6)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(7)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(8)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(9)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(10)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(11)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(12)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(13)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(14)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(15)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(16)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(17)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(18)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(19)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(20)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(21)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(22)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(23)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(24)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(25)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(26)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(27)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(28)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(29)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(30)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d.bfwt} 32 {twiddle_h:rsci.qb_d.bfwt(0)} {twiddle_h:rsci.qb_d.bfwt(1)} {twiddle_h:rsci.qb_d.bfwt(2)} {twiddle_h:rsci.qb_d.bfwt(3)} {twiddle_h:rsci.qb_d.bfwt(4)} {twiddle_h:rsci.qb_d.bfwt(5)} {twiddle_h:rsci.qb_d.bfwt(6)} {twiddle_h:rsci.qb_d.bfwt(7)} {twiddle_h:rsci.qb_d.bfwt(8)} {twiddle_h:rsci.qb_d.bfwt(9)} {twiddle_h:rsci.qb_d.bfwt(10)} {twiddle_h:rsci.qb_d.bfwt(11)} {twiddle_h:rsci.qb_d.bfwt(12)} {twiddle_h:rsci.qb_d.bfwt(13)} {twiddle_h:rsci.qb_d.bfwt(14)} {twiddle_h:rsci.qb_d.bfwt(15)} {twiddle_h:rsci.qb_d.bfwt(16)} {twiddle_h:rsci.qb_d.bfwt(17)} {twiddle_h:rsci.qb_d.bfwt(18)} {twiddle_h:rsci.qb_d.bfwt(19)} {twiddle_h:rsci.qb_d.bfwt(20)} {twiddle_h:rsci.qb_d.bfwt(21)} {twiddle_h:rsci.qb_d.bfwt(22)} {twiddle_h:rsci.qb_d.bfwt(23)} {twiddle_h:rsci.qb_d.bfwt(24)} {twiddle_h:rsci.qb_d.bfwt(25)} {twiddle_h:rsci.qb_d.bfwt(26)} {twiddle_h:rsci.qb_d.bfwt(27)} {twiddle_h:rsci.qb_d.bfwt(28)} {twiddle_h:rsci.qb_d.bfwt(29)} {twiddle_h:rsci.qb_d.bfwt(30)} {twiddle_h:rsci.qb_d.bfwt(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-588 -attr oid 585 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-589 -attr oid 586 -attr vt d
load net {clk} -port {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-590 -attr oid 587 -attr vt d
load net {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-591 -attr oid 588 -attr vt d
load net {rst} -port {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-592 -attr oid 589 -attr vt d
load net {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-593 -attr oid 590 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(0)} -port {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -port {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -port {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -port {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -port {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -port {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -port {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -port {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -port {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -port {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -port {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -port {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -port {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -port {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -port {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -port {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -port {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -port {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -port {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -port {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -port {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -port {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -port {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -port {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -port {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -port {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -port {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -port {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -port {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -port {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -port {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -port {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-594 -attr oid 591 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d.mxwt} 32 {twiddle_h:rsci.qb_d.mxwt(0)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-595 -attr oid 592 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -port {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -port {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -port {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -port {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -port {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -port {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -port {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -port {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -port {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -port {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -port {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -port {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -port {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -port {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -port {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -port {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -port {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -port {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -port {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -port {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -port {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -port {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -port {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -port {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -port {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -port {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -port {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -port {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -port {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -port {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -port {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -port {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-596 -attr oid 593 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-597 -attr oid 594 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-598 -attr oid 595 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-599 -attr oid 596 -attr vt d
load inst "COMP_LOOP:twiddle_help:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-600 -attr oid 597 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {twiddle_h:rsci.bcwt} -pin  "COMP_LOOP:twiddle_help:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.biwt} -pin  "COMP_LOOP:twiddle_help:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {COMP_LOOP:twiddle_help:nor#1.itm} -pin  "COMP_LOOP:twiddle_help:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1.itm}
load inst "COMP_LOOP:twiddle_help:nor" "nor(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-601 -attr oid 598 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_help:nor#1.itm} -pin  "COMP_LOOP:twiddle_help:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1.itm}
load net {twiddle_h:rsci.bdwt} -pin  "COMP_LOOP:twiddle_help:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load net {COMP_LOOP:twiddle_help:nor.itm} -pin  "COMP_LOOP:twiddle_help:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor.itm}
load inst "reg(twiddle_h:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-602 -attr oid 599 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_help:nor.itm} -pin  "reg(twiddle_h:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor.itm}
load net {GND} -pin  "reg(twiddle_h:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle_h:rsci.bcwt)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-603 -attr oid 600 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle_h:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load net {twiddle_h:rsci.bcwt} -pin  "reg(twiddle_h:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load inst "reg(twiddle_h:rsci.qb_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-604 -attr oid 601 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qb_d.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.qb_d(0)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {clk} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-605 -attr oid 602 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {twiddle_h:rsci.biwt} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.qb_d.bfwt(0)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(1)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(2)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(3)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(4)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(5)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(6)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(7)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(8)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(9)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(10)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(11)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(12)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(13)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(14)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(15)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(16)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(17)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(18)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(19)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(20)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(21)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(22)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(23)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(24)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(25)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(26)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(27)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(28)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(29)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(30)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(31)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load inst "COMP_LOOP:twiddle_help:mux#1" "mux(2,32)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-606 -attr oid 603 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#1} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle_h:rsci.qb_d(0)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d.bfwt(0)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(1)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(2)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(3)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(4)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(5)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(6)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(7)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(8)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(9)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(10)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(11)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(12)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(13)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(14)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(15)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(16)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(17)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(18)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(19)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(20)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(21)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(22)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(23)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(24)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(25)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(26)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(27)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(28)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(29)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(30)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(31)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.bcwt} -pin  "COMP_LOOP:twiddle_help:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-607 -attr oid 604 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-608 -attr oid 605 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/rst}
load portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-609 -attr oid 606 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-610 -attr oid 607 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-611 -attr oid 608 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-612 -attr oid 609 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-613 -attr oid 610 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt}
load portBus twiddle_h:rsci.qb_d.mxwt(31:0) output 32 {twiddle_h:rsci.qb_d.mxwt(31)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-614 -attr oid 611 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load port {twiddle_h:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-615 -attr oid 612 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt.pff}
load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle_h:rsci.oswt} input \
     port {twiddle_h:rsci.biwt} output \
     port {twiddle_h:rsci.bdwt} output \
     port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} output \
     port {twiddle_h:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} \
     portBus twiddle_h:rsci.qb_d.mxwt(31:0) output 32 {twiddle_h:rsci.qb_d.mxwt(31)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(0)} \
     port {twiddle_h:rsci.biwt} input \
     port {twiddle_h:rsci.bdwt} input \

load net {twiddle_h:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-616 -attr oid 613 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-617 -attr oid 614 -attr vt d
load net {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-618 -attr oid 615 -attr vt d
load net {clk} -port {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-619 -attr oid 616 -attr vt d
load net {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-620 -attr oid 617 -attr vt d
load net {rst} -port {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-621 -attr oid 618 -attr vt d
load net {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-622 -attr oid 619 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(0)} -port {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -port {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -port {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -port {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -port {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -port {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -port {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -port {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -port {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -port {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -port {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -port {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -port {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -port {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -port {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -port {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -port {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -port {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -port {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -port {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -port {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -port {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -port {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -port {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -port {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -port {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -port {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -port {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -port {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -port {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -port {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -port {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-623 -attr oid 620 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-624 -attr oid 621 -attr vt d
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-625 -attr oid 622 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-626 -attr oid 623 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-627 -attr oid 624 -attr vt d
load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-628 -attr oid 625 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-629 -attr oid 626 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-630 -attr oid 627 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-631 -attr oid 628 -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d.mxwt} 32 {twiddle_h:rsci.qb_d.mxwt(0)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-632 -attr oid 629 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -port {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -port {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -port {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -port {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -port {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -port {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -port {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -port {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -port {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -port {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -port {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -port {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -port {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -port {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -port {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -port {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -port {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -port {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -port {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -port {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -port {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -port {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -port {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -port {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -port {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -port {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -port {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -port {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -port {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -port {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -port {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -port {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.oswt.pff} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-633 -attr oid 630 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -port {twiddle_h:rsci.oswt.pff} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-634 -attr oid 631 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-635 -attr oid 632 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-636 -attr oid 633 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-637 -attr oid 634 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten}
load net {twiddle_h:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-638 -attr oid 635 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-639 -attr oid 636 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-640 -attr oid 637 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-641 -attr oid 638 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt.pff} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-642 -attr oid 639 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt.pff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-643 -attr oid 640 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst} -attr area 34.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-644 -attr oid 641 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-645 -attr oid 642 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/rst}
load net {twiddle_h:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-646 -attr oid 643 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-647 -attr oid 644 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-648 -attr oid 645 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-649 -attr oid 646 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load port {complete:rsci.biwt} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-650 -attr oid 647 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load port {complete:rsci.bdwt} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-651 -attr oid 648 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load port {complete:rsci.bcwt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-652 -attr oid 649 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load port {complete:rsci.ivld.core.sct} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-653 -attr oid 650 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load port {complete:rsci.irdy} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-654 -attr oid 651 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-655 -attr oid 652 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-656 -attr oid 653 -attr vt d
load net {complete:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-657 -attr oid 654 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-658 -attr oid 655 -attr vt d
load net {complete:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-659 -attr oid 656 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-660 -attr oid 657 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load net {complete:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-661 -attr oid 658 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-662 -attr oid 659 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-663 -attr oid 660 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-664 -attr oid 661 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-665 -attr oid 662 -attr vt d
load net {complete:rsci.ogwt} -port {complete:rsci.ivld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-666 -attr oid 663 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-667 -attr oid 664 -attr vt d
load net {complete:rsci.irdy} -port {complete:rsci.irdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-668 -attr oid 665 -attr vt d
load inst "if:and#4" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-669 -attr oid 666 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {core.wen} -pin  "if:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/core.wen}
load net {complete:rsci.bdwt} -pin  "if:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load inst "if:and#5" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-670 -attr oid 667 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.ogwt} -pin  "if:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
load net {complete:rsci.irdy} -pin  "if:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load net {complete:rsci.biwt} -pin  "if:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load inst "if:not#2" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-671 -attr oid 668 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.bcwt} -pin  "if:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load net {if:not#2.itm} -pin  "if:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load inst "if:and#7" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-672 -attr oid 669 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {if:not#2.itm} -pin  "if:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load net {complete:rsci.ogwt} -pin  "if:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-673 -attr oid 670 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-674 -attr oid 671 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/rst}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-675 -attr oid 672 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-676 -attr oid 673 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load port {complete:rsci.biwt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-677 -attr oid 674 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load port {complete:rsci.bdwt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-678 -attr oid 675 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load port {complete:rsci.bcwt} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-679 -attr oid 676 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-680 -attr oid 677 -attr vt d
load net {clk} -port {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-681 -attr oid 678 -attr vt d
load net {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-682 -attr oid 679 -attr vt d
load net {rst} -port {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-683 -attr oid 680 -attr vt d
load net {complete:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-684 -attr oid 681 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-685 -attr oid 682 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-686 -attr oid 683 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-687 -attr oid 684 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-688 -attr oid 685 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-689 -attr oid 686 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-690 -attr oid 687 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-691 -attr oid 688 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-692 -attr oid 689 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-693 -attr oid 690 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:nor#4" "nor(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-694 -attr oid 691 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {complete:rsci.bcwt} -pin  "if:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.biwt} -pin  "if:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {if:nor#4.itm} -pin  "if:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load inst "if:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-695 -attr oid 692 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {if:nor#4.itm} -pin  "if:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load net {complete:rsci.bdwt} -pin  "if:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load net {if:nor#3.itm} -pin  "if:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load inst "reg(complete:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-696 -attr oid 693 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor#3.itm} -pin  "reg(complete:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load net {GND} -pin  "reg(complete:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/0#1}
load net {clk} -pin  "reg(complete:rsci.bcwt)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-697 -attr oid 694 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/clk}
load net {rst} -pin  "reg(complete:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/rst}
load net {complete:rsci.bcwt} -pin  "reg(complete:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:not#3" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-698 -attr oid 695 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.oswt} -pin  "if:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load net {if:not#3.itm} -pin  "if:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load inst "if:or#2" "or(3,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-699 -attr oid 696 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {if:not#3.itm} -pin  "if:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load net {complete:rsci.biwt} -pin  "if:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {complete:rsci.bcwt} -pin  "if:or#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.wen_comp} -pin  "if:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" \
 -symlib {27b9b454-9e0a-4fc1-8160-00725ba97864-11 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v13} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-700 -attr oid 697 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-701 -attr oid 698 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/rst}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-702 -attr oid 699 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-703 -attr oid 700 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-704 -attr oid 701 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-705 -attr oid 702 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-706 -attr oid 703 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load symbol "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(18)" EXT boxcolor 0 \
     port {vld} output \
     port {rdy} input \
     port {ivld} input \
     port {irdy} output \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.biwt} output \
     port {complete:rsci.bdwt} output \
     port {complete:rsci.bcwt} input \
     port {complete:rsci.ivld.core.sct} output \
     port {complete:rsci.irdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \
     port {complete:rsci.biwt} input \
     port {complete:rsci.bdwt} input \
     port {complete:rsci.bcwt} output \

load net {complete:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-707 -attr oid 704 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-708 -attr oid 705 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-709 -attr oid 706 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-710 -attr oid 707 -attr vt d
load net {complete:rsci.irdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-711 -attr oid 708 -attr vt d
load net {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-712 -attr oid 709 -attr vt d
load net {clk} -port {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-713 -attr oid 710 -attr vt d
load net {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-714 -attr oid 711 -attr vt d
load net {rst} -port {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-715 -attr oid 712 -attr vt d
load net {complete:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-716 -attr oid 713 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-717 -attr oid 714 -attr vt d
load net {complete:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-718 -attr oid 715 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-719 -attr oid 716 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load net {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-720 -attr oid 717 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-721 -attr oid 718 -attr vt d
load net {complete:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-722 -attr oid 719 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-723 -attr oid 720 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-724 -attr oid 721 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-725 -attr oid 722 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-726 -attr oid 723 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst} -attr area 3.000000 -attr delay 1.100001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-727 -attr oid 724 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/core.wen}
load net {complete:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-728 -attr oid 725 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-729 -attr oid 726 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-730 -attr oid 727 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bcwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-731 -attr oid 728 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt}
load net {complete:rsci.ivld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.ivld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-732 -attr oid 729 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.irdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-733 -attr oid 730 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.irdy}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-734 -attr oid 731 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst} -attr area 3.001000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-735 -attr oid 732 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-736 -attr oid 733 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/rst}
load net {complete:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-737 -attr oid 734 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-738 -attr oid 735 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.biwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-739 -attr oid 736 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bdwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-740 -attr oid 737 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bcwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-741 -attr oid 738 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt}
load inst "complete:rsci" "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(18)" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-742 -attr oid 739 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci} -attr qmod "ccs_ioport.ccs_sync_out_wait(18)"
load net {complete:rsc.vld} -pin  "complete:rsci" {vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-743 -attr oid 740 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load net {complete:rsc.rdy} -pin  "complete:rsci" {rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-744 -attr oid 741 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.rdy}
load net {complete:rsci.ivld.core.sct} -pin  "complete:rsci" {ivld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-745 -attr oid 742 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "complete:rsci" {irdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-746 -attr oid 743 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.irdy}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-747 -attr oid 744 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-748 -attr oid 745 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load port {vec:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-749 -attr oid 746 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-750 -attr oid 747 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-751 -attr oid 748 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-752 -attr oid 749 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-753 -attr oid 750 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-754 -attr oid 751 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -port {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-755 -attr oid 752 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:not" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-756 -attr oid 753 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "vec:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load net {vec:not.itm} -pin  "vec:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load inst "vec:and#3" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-757 -attr oid 754 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsc.triosy:obj.iswt0} -pin  "vec:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load net {vec:not.itm} -pin  "vec:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" \
 -symlib {27b9b454-9e0a-4fc1-8160-00725ba97864-13 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v13} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-759 -attr oid 755 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-760 -attr oid 756 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-761 -attr oid 757 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \
     port {vec:rsc.triosy:obj.ld.core.sct} output \

load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-762 -attr oid 758 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-763 -attr oid 759 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-764 -attr oid 760 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-765 -attr oid 761 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-766 -attr oid 762 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-767 -attr oid 763 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-768 -attr oid 764 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-769 -attr oid 765 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-770 -attr oid 766 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/core.wten}
load net {vec:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-771 -attr oid 767 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-772 -attr oid 768 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-773 -attr oid 769 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:rsc.triosy:obj" {ld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-774 -attr oid 770 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load net {vec:rsc.triosy.lz} -pin  "vec:rsc.triosy:obj" {lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-775 -attr oid 771 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-776 -attr oid 772 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-777 -attr oid 773 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load port {p:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-778 -attr oid 774 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-779 -attr oid 775 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-780 -attr oid 776 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-781 -attr oid 777 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-782 -attr oid 778 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-783 -attr oid 779 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -port {p:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-784 -attr oid 780 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load inst "p:not" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-785 -attr oid 781 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "p:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load net {p:not.itm} -pin  "p:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load inst "p:and#3" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-786 -attr oid 782 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {p:rsc.triosy:obj.iswt0} -pin  "p:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load net {p:not.itm} -pin  "p:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" \
 -symlib {27b9b454-9e0a-4fc1-8160-00725ba97864-13 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v13} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-787 -attr oid 783 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-788 -attr oid 784 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-789 -attr oid 785 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \
     port {p:rsc.triosy:obj.ld.core.sct} output \

load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-790 -attr oid 786 -attr vt d
load net {p:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-791 -attr oid 787 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-792 -attr oid 788 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-793 -attr oid 789 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-794 -attr oid 790 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-795 -attr oid 791 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-796 -attr oid 792 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-797 -attr oid 793 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-798 -attr oid 794 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/core.wten}
load net {p:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-799 -attr oid 795 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-800 -attr oid 796 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load inst "p:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-801 -attr oid 797 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:rsc.triosy:obj" {ld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-802 -attr oid 798 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load net {p:rsc.triosy.lz} -pin  "p:rsc.triosy:obj" {lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-803 -attr oid 799 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-804 -attr oid 800 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-805 -attr oid 801 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load port {r:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-806 -attr oid 802 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-807 -attr oid 803 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-808 -attr oid 804 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-809 -attr oid 805 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-810 -attr oid 806 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-811 -attr oid 807 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -port {r:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-812 -attr oid 808 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load inst "r:not" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-813 -attr oid 809 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "r:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load net {r:not.itm} -pin  "r:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load inst "r:and#3" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-814 -attr oid 810 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {r:rsc.triosy:obj.iswt0} -pin  "r:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load net {r:not.itm} -pin  "r:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" \
 -symlib {27b9b454-9e0a-4fc1-8160-00725ba97864-13 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v13} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-815 -attr oid 811 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-816 -attr oid 812 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-817 -attr oid 813 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \
     port {r:rsc.triosy:obj.ld.core.sct} output \

load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-818 -attr oid 814 -attr vt d
load net {r:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-819 -attr oid 815 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-820 -attr oid 816 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-821 -attr oid 817 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-822 -attr oid 818 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-823 -attr oid 819 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-824 -attr oid 820 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-825 -attr oid 821 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-826 -attr oid 822 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/core.wten}
load net {r:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-827 -attr oid 823 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-828 -attr oid 824 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load inst "r:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-829 -attr oid 825 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:rsc.triosy:obj" {ld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-830 -attr oid 826 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load net {r:rsc.triosy.lz} -pin  "r:rsc.triosy:obj" {lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-831 -attr oid 827 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-832 -attr oid 828 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-833 -attr oid 829 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load port {twiddle:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-834 -attr oid 830 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-835 -attr oid 831 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-836 -attr oid 832 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-837 -attr oid 833 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-838 -attr oid 834 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-839 -attr oid 835 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -port {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-840 -attr oid 836 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:not" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-841 -attr oid 837 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle:not.itm} -pin  "twiddle:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load inst "twiddle:and#3" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-842 -attr oid 838 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "twiddle:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:not.itm} -pin  "twiddle:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" \
 -symlib {27b9b454-9e0a-4fc1-8160-00725ba97864-13 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v13} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-843 -attr oid 839 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-844 -attr oid 840 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-845 -attr oid 841 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \
     port {twiddle:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-846 -attr oid 842 -attr vt d
load net {twiddle:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-847 -attr oid 843 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-848 -attr oid 844 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-849 -attr oid 845 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-850 -attr oid 846 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-851 -attr oid 847 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-852 -attr oid 848 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-853 -attr oid 849 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-854 -attr oid 850 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-855 -attr oid 851 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-856 -attr oid 852 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-857 -attr oid 853 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:rsc.triosy:obj" {ld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-858 -attr oid 854 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load net {twiddle:rsc.triosy.lz} -pin  "twiddle:rsc.triosy:obj" {lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-859 -attr oid 855 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-860 -attr oid 856 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-861 -attr oid 857 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load port {twiddle_h:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-862 -attr oid 858 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-863 -attr oid 859 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-864 -attr oid 860 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-865 -attr oid 861 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-866 -attr oid 862 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-867 -attr oid 863 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -port {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-868 -attr oid 864 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:not" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-869 -attr oid 865 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle_h:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle_h:not.itm} -pin  "twiddle_h:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load inst "twiddle_h:and#3" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-870 -attr oid 866 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "twiddle_h:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:not.itm} -pin  "twiddle_h:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" \
 -symlib {27b9b454-9e0a-4fc1-8160-00725ba97864-13 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v13} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-871 -attr oid 867 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-872 -attr oid 868 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-873 -attr oid 869 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \
     port {twiddle_h:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-874 -attr oid 870 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-875 -attr oid 871 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-876 -attr oid 872 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-877 -attr oid 873 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-878 -attr oid 874 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-879 -attr oid 875 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-880 -attr oid 876 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-881 -attr oid 877 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-882 -attr oid 878 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/core.wten}
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-883 -attr oid 879 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-884 -attr oid 880 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-885 -attr oid 881 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:rsc.triosy:obj" {ld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-886 -attr oid 882 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load net {twiddle_h:rsc.triosy.lz} -pin  "twiddle_h:rsc.triosy:obj" {lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-887 -attr oid 883 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-888 -attr oid 884 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/clk}
load port {rst} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-889 -attr oid 885 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/rst}
load port {core.wen} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-890 -attr oid 886 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wen}
load port {core.wten} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-891 -attr oid 887 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten}
load port {vec:rsci.wen_comp} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-892 -attr oid 888 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/vec:rsci.wen_comp}
load port {vec:rsci.wen_comp#1} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-893 -attr oid 889 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/vec:rsci.wen_comp#1}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-894 -attr oid 890 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-895 -attr oid 891 -attr vt d
load net {clk} -port {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-896 -attr oid 892 -attr vt d
load net {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-897 -attr oid 893 -attr vt d
load net {rst} -port {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-898 -attr oid 894 -attr vt d
load net {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-899 -attr oid 895 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-900 -attr oid 896 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wen}
load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-901 -attr oid 897 -attr vt d
load net {core.wten.reg} -port {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-902 -attr oid 898 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten}
load net {vec:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-903 -attr oid 899 -attr vt d
load net {vec:rsci.wen_comp} -port {vec:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-904 -attr oid 900 -attr vt d
load net {vec:rsci.wen_comp#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-905 -attr oid 901 -attr vt d
load net {vec:rsci.wen_comp#1} -port {vec:rsci.wen_comp#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-906 -attr oid 902 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-907 -attr oid 903 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-908 -attr oid 904 -attr vt d
load inst "and" "and(3,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-909 -attr oid 905 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/and} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {vec:rsci.wen_comp} -pin  "and" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/vec:rsci.wen_comp}
load net {vec:rsci.wen_comp#1} -pin  "and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/vec:rsci.wen_comp#1}
load net {complete:rsci.wen_comp} -pin  "and" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load net {core.wen} -pin  "and" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wen}
load inst "not" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-910 -attr oid 906 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wen} -pin  "not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wen}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not.itm}
load inst "reg(core.wten)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-911 -attr oid 907 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {not.itm} -pin  "reg(core.wten)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not.itm}
load net {GND} -pin  "reg(core.wten)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/0#1}
load net {clk} -pin  "reg(core.wten)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-912 -attr oid 908 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/clk}
load net {rst} -pin  "reg(core.wten)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/rst}
load net {core.wten.reg} -pin  "reg(core.wten)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.reg}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-913 -attr oid 909 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-914 -attr oid 910 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/rst}
load port {core.wen} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-915 -attr oid 911 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/core.wen}
load portBus fsm_output(15:0) output 16 {fsm_output(15)} {fsm_output(14)} {fsm_output(13)} {fsm_output(12)} {fsm_output(11)} {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-916 -attr oid 912 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load port {main.C#0_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/main.C#0_tr0}
load port {VEC_LOOP.C#7_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/VEC_LOOP.C#7_tr0}
load port {COMP_LOOP.C#2_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#2_tr0}
load port {STAGE_LOOP.C#1_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/STAGE_LOOP.C#1_tr0}
load net {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-917 -attr oid 913 -attr vt d
load net {clk} -port {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-918 -attr oid 914
load net {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-919 -attr oid 915 -attr vt d
load net {rst} -port {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-920 -attr oid 916
load net {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-921 -attr oid 917 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-922 -attr oid 918
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load net {fsm_output(7)} -attr vt d
load net {fsm_output(8)} -attr vt d
load net {fsm_output(9)} -attr vt d
load net {fsm_output(10)} -attr vt d
load net {fsm_output(11)} -attr vt d
load net {fsm_output(12)} -attr vt d
load net {fsm_output(13)} -attr vt d
load net {fsm_output(14)} -attr vt d
load net {fsm_output(15)} -attr vt d
load netBundle {fsm_output} 16 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} {fsm_output(7)} {fsm_output(8)} {fsm_output(9)} {fsm_output(10)} {fsm_output(11)} {fsm_output(12)} {fsm_output(13)} {fsm_output(14)} {fsm_output(15)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-923 -attr oid 919 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(7)} -port {fsm_output(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(8)} -port {fsm_output(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(9)} -port {fsm_output(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(10)} -port {fsm_output(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(11)} -port {fsm_output(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(12)} -port {fsm_output(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(13)} -port {fsm_output(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(14)} -port {fsm_output(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(15)} -port {fsm_output(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {main.C#0_tr0} -attr vt d
load net {main.C#0_tr0} -port {main.C#0_tr0}
load net {VEC_LOOP.C#7_tr0} -attr vt d
load net {VEC_LOOP.C#7_tr0} -port {VEC_LOOP.C#7_tr0}
load net {COMP_LOOP.C#2_tr0} -attr vt d
load net {COMP_LOOP.C#2_tr0} -port {COMP_LOOP.C#2_tr0}
load net {STAGE_LOOP.C#1_tr0} -attr vt d
load net {STAGE_LOOP.C#1_tr0} -port {STAGE_LOOP.C#1_tr0}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core" "orig" \
 -symlib {27b9b454-9e0a-4fc1-8160-00725ba97864-11 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v13} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-924 -attr oid 920 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-925 -attr oid 921 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-926 -attr oid 922 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-927 -attr oid 923 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.vld}
load portBus vec:rsc.m_wstate(2:0) output 3 {vec:rsc.m_wstate(2)} {vec:rsc.m_wstate(1)} {vec:rsc.m_wstate(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-928 -attr oid 924 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.m_wstate}
load port {vec:rsc.m_wCaughtUp} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-929 -attr oid 925 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.m_wCaughtUp}
load port {vec:rsc.RREADY} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-930 -attr oid 926 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RREADY}
load port {vec:rsc.RVALID} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-931 -attr oid 927 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RVALID}
load port {vec:rsc.RUSER} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-932 -attr oid 928 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RUSER}
load port {vec:rsc.RLAST} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-933 -attr oid 929 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RLAST}
load portBus vec:rsc.RRESP(1:0) input 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-934 -attr oid 930 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RRESP}
load portBus vec:rsc.RDATA(31:0) input 32 {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-935 -attr oid 931 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load port {vec:rsc.RID} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-936 -attr oid 932 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RID}
load port {vec:rsc.ARREADY} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-937 -attr oid 933 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARREADY}
load port {vec:rsc.ARVALID} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-938 -attr oid 934 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARVALID}
load port {vec:rsc.ARUSER} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-939 -attr oid 935 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARUSER}
load portBus vec:rsc.ARREGION(3:0) output 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-940 -attr oid 936 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARREGION}
load portBus vec:rsc.ARQOS(3:0) output 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-941 -attr oid 937 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARQOS}
load portBus vec:rsc.ARPROT(2:0) output 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-942 -attr oid 938 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARPROT}
load portBus vec:rsc.ARCACHE(3:0) output 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-943 -attr oid 939 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARCACHE}
load port {vec:rsc.ARLOCK} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-944 -attr oid 940 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLOCK}
load portBus vec:rsc.ARBURST(1:0) output 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-945 -attr oid 941 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARBURST}
load portBus vec:rsc.ARSIZE(2:0) output 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-946 -attr oid 942 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARSIZE}
load portBus vec:rsc.ARLEN(7:0) output 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-947 -attr oid 943 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load portBus vec:rsc.ARADDR(31:0) output 32 {vec:rsc.ARADDR(31)} {vec:rsc.ARADDR(30)} {vec:rsc.ARADDR(29)} {vec:rsc.ARADDR(28)} {vec:rsc.ARADDR(27)} {vec:rsc.ARADDR(26)} {vec:rsc.ARADDR(25)} {vec:rsc.ARADDR(24)} {vec:rsc.ARADDR(23)} {vec:rsc.ARADDR(22)} {vec:rsc.ARADDR(21)} {vec:rsc.ARADDR(20)} {vec:rsc.ARADDR(19)} {vec:rsc.ARADDR(18)} {vec:rsc.ARADDR(17)} {vec:rsc.ARADDR(16)} {vec:rsc.ARADDR(15)} {vec:rsc.ARADDR(14)} {vec:rsc.ARADDR(13)} {vec:rsc.ARADDR(12)} {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-948 -attr oid 944 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load port {vec:rsc.ARID} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-949 -attr oid 945 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARID}
load port {vec:rsc.BREADY} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-950 -attr oid 946 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.BREADY}
load port {vec:rsc.BVALID} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-951 -attr oid 947 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.BVALID}
load port {vec:rsc.BUSER} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-952 -attr oid 948 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.BUSER}
load portBus vec:rsc.BRESP(1:0) input 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-953 -attr oid 949 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.BRESP}
load port {vec:rsc.BID} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-954 -attr oid 950 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.BID}
load port {vec:rsc.WREADY} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-955 -attr oid 951 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WREADY}
load port {vec:rsc.WVALID} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-956 -attr oid 952 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WVALID}
load port {vec:rsc.WUSER} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-957 -attr oid 953 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WUSER}
load port {vec:rsc.WLAST} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-958 -attr oid 954 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WLAST}
load portBus vec:rsc.WSTRB(3:0) output 4 {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-959 -attr oid 955 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WSTRB}
load portBus vec:rsc.WDATA(31:0) output 32 {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-960 -attr oid 956 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load port {vec:rsc.AWREADY} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-961 -attr oid 957 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWREADY}
load port {vec:rsc.AWVALID} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-962 -attr oid 958 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWVALID}
load port {vec:rsc.AWUSER} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-963 -attr oid 959 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWUSER}
load portBus vec:rsc.AWREGION(3:0) output 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-964 -attr oid 960 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWREGION}
load portBus vec:rsc.AWQOS(3:0) output 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-965 -attr oid 961 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWQOS}
load portBus vec:rsc.AWPROT(2:0) output 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-966 -attr oid 962 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWPROT}
load portBus vec:rsc.AWCACHE(3:0) output 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-967 -attr oid 963 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWCACHE}
load port {vec:rsc.AWLOCK} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-968 -attr oid 964 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLOCK}
load portBus vec:rsc.AWBURST(1:0) output 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-969 -attr oid 965 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWBURST}
load portBus vec:rsc.AWSIZE(2:0) output 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-970 -attr oid 966 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWSIZE}
load portBus vec:rsc.AWLEN(7:0) output 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-971 -attr oid 967 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load portBus vec:rsc.AWADDR(31:0) output 32 {vec:rsc.AWADDR(31)} {vec:rsc.AWADDR(30)} {vec:rsc.AWADDR(29)} {vec:rsc.AWADDR(28)} {vec:rsc.AWADDR(27)} {vec:rsc.AWADDR(26)} {vec:rsc.AWADDR(25)} {vec:rsc.AWADDR(24)} {vec:rsc.AWADDR(23)} {vec:rsc.AWADDR(22)} {vec:rsc.AWADDR(21)} {vec:rsc.AWADDR(20)} {vec:rsc.AWADDR(19)} {vec:rsc.AWADDR(18)} {vec:rsc.AWADDR(17)} {vec:rsc.AWADDR(16)} {vec:rsc.AWADDR(15)} {vec:rsc.AWADDR(14)} {vec:rsc.AWADDR(13)} {vec:rsc.AWADDR(12)} {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-972 -attr oid 968 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load port {vec:rsc.AWID} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-973 -attr oid 969 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWID}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-974 -attr oid 970 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-975 -attr oid 971 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-976 -attr oid 972 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-977 -attr oid 973 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-978 -attr oid 974 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-979 -attr oid 975 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-980 -attr oid 976 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-981 -attr oid 977 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-982 -attr oid 978 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-983 -attr oid 979 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-984 -attr oid 980 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-985 -attr oid 981 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load portBus twiddle:rsci.adrb_d.pff(9:0) output 10 {twiddle:rsci.adrb_d.pff(9)} {twiddle:rsci.adrb_d.pff(8)} {twiddle:rsci.adrb_d.pff(7)} {twiddle:rsci.adrb_d.pff(6)} {twiddle:rsci.adrb_d.pff(5)} {twiddle:rsci.adrb_d.pff(4)} {twiddle:rsci.adrb_d.pff(3)} {twiddle:rsci.adrb_d.pff(2)} {twiddle:rsci.adrb_d.pff(1)} {twiddle:rsci.adrb_d.pff(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-986 -attr oid 982 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load symbol "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(14,32)" EXT boxcolor 0 \
     portBus dat input 32 {dat(31)} {dat(30)} {dat(29)} {dat(28)} {dat(27)} {dat(26)} {dat(25)} {dat(24)} {dat(23)} {dat(22)} {dat(21)} {dat(20)} {dat(19)} {dat(18)} {dat(17)} {dat(16)} {dat(15)} {dat(14)} {dat(13)} {dat(12)} {dat(11)} {dat(10)} {dat(9)} {dat(8)} {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     portBus idat output 32 {idat(31)} {idat(30)} {idat(29)} {idat(28)} {idat(27)} {idat(26)} {idat(25)} {idat(24)} {idat(23)} {idat(22)} {idat(21)} {idat(20)} {idat(19)} {idat(18)} {idat(17)} {idat(16)} {idat(15)} {idat(14)} {idat(13)} {idat(12)} {idat(11)} {idat(10)} {idat(9)} {idat(8)} {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "cluster.mult_f73ea71ea7ffbd1e4fbfa712b6b85de770f1()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus x_rsc_dat(31:0) input 32 {x_rsc_dat(31)} {x_rsc_dat(30)} {x_rsc_dat(29)} {x_rsc_dat(28)} {x_rsc_dat(27)} {x_rsc_dat(26)} {x_rsc_dat(25)} {x_rsc_dat(24)} {x_rsc_dat(23)} {x_rsc_dat(22)} {x_rsc_dat(21)} {x_rsc_dat(20)} {x_rsc_dat(19)} {x_rsc_dat(18)} {x_rsc_dat(17)} {x_rsc_dat(16)} {x_rsc_dat(15)} {x_rsc_dat(14)} {x_rsc_dat(13)} {x_rsc_dat(12)} {x_rsc_dat(11)} {x_rsc_dat(10)} {x_rsc_dat(9)} {x_rsc_dat(8)} {x_rsc_dat(7)} {x_rsc_dat(6)} {x_rsc_dat(5)} {x_rsc_dat(4)} {x_rsc_dat(3)} {x_rsc_dat(2)} {x_rsc_dat(1)} {x_rsc_dat(0)} \
     portBus y_rsc_dat(31:0) input 32 {y_rsc_dat(31)} {y_rsc_dat(30)} {y_rsc_dat(29)} {y_rsc_dat(28)} {y_rsc_dat(27)} {y_rsc_dat(26)} {y_rsc_dat(25)} {y_rsc_dat(24)} {y_rsc_dat(23)} {y_rsc_dat(22)} {y_rsc_dat(21)} {y_rsc_dat(20)} {y_rsc_dat(19)} {y_rsc_dat(18)} {y_rsc_dat(17)} {y_rsc_dat(16)} {y_rsc_dat(15)} {y_rsc_dat(14)} {y_rsc_dat(13)} {y_rsc_dat(12)} {y_rsc_dat(11)} {y_rsc_dat(10)} {y_rsc_dat(9)} {y_rsc_dat(8)} {y_rsc_dat(7)} {y_rsc_dat(6)} {y_rsc_dat(5)} {y_rsc_dat(4)} {y_rsc_dat(3)} {y_rsc_dat(2)} {y_rsc_dat(1)} {y_rsc_dat(0)} \
     portBus y_rsc_dat_1(31:0) input 32 {y_rsc_dat_1(31)} {y_rsc_dat_1(30)} {y_rsc_dat_1(29)} {y_rsc_dat_1(28)} {y_rsc_dat_1(27)} {y_rsc_dat_1(26)} {y_rsc_dat_1(25)} {y_rsc_dat_1(24)} {y_rsc_dat_1(23)} {y_rsc_dat_1(22)} {y_rsc_dat_1(21)} {y_rsc_dat_1(20)} {y_rsc_dat_1(19)} {y_rsc_dat_1(18)} {y_rsc_dat_1(17)} {y_rsc_dat_1(16)} {y_rsc_dat_1(15)} {y_rsc_dat_1(14)} {y_rsc_dat_1(13)} {y_rsc_dat_1(12)} {y_rsc_dat_1(11)} {y_rsc_dat_1(10)} {y_rsc_dat_1(9)} {y_rsc_dat_1(8)} {y_rsc_dat_1(7)} {y_rsc_dat_1(6)} {y_rsc_dat_1(5)} {y_rsc_dat_1(4)} {y_rsc_dat_1(3)} {y_rsc_dat_1(2)} {y_rsc_dat_1(1)} {y_rsc_dat_1(0)} \
     portBus p_rsc_dat(31:0) input 32 {p_rsc_dat(31)} {p_rsc_dat(30)} {p_rsc_dat(29)} {p_rsc_dat(28)} {p_rsc_dat(27)} {p_rsc_dat(26)} {p_rsc_dat(25)} {p_rsc_dat(24)} {p_rsc_dat(23)} {p_rsc_dat(22)} {p_rsc_dat(21)} {p_rsc_dat(20)} {p_rsc_dat(19)} {p_rsc_dat(18)} {p_rsc_dat(17)} {p_rsc_dat(16)} {p_rsc_dat(15)} {p_rsc_dat(14)} {p_rsc_dat(13)} {p_rsc_dat(12)} {p_rsc_dat(11)} {p_rsc_dat(10)} {p_rsc_dat(9)} {p_rsc_dat(8)} {p_rsc_dat(7)} {p_rsc_dat(6)} {p_rsc_dat(5)} {p_rsc_dat(4)} {p_rsc_dat(3)} {p_rsc_dat(2)} {p_rsc_dat(1)} {p_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "cluster.modulo_sub_07838c82f6990156c8a5816c10673c6c6382()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus base_rsc_dat(31:0) input 32 {base_rsc_dat(31)} {base_rsc_dat(30)} {base_rsc_dat(29)} {base_rsc_dat(28)} {base_rsc_dat(27)} {base_rsc_dat(26)} {base_rsc_dat(25)} {base_rsc_dat(24)} {base_rsc_dat(23)} {base_rsc_dat(22)} {base_rsc_dat(21)} {base_rsc_dat(20)} {base_rsc_dat(19)} {base_rsc_dat(18)} {base_rsc_dat(17)} {base_rsc_dat(16)} {base_rsc_dat(15)} {base_rsc_dat(14)} {base_rsc_dat(13)} {base_rsc_dat(12)} {base_rsc_dat(11)} {base_rsc_dat(10)} {base_rsc_dat(9)} {base_rsc_dat(8)} {base_rsc_dat(7)} {base_rsc_dat(6)} {base_rsc_dat(5)} {base_rsc_dat(4)} {base_rsc_dat(3)} {base_rsc_dat(2)} {base_rsc_dat(1)} {base_rsc_dat(0)} \
     portBus m_rsc_dat(31:0) input 32 {m_rsc_dat(31)} {m_rsc_dat(30)} {m_rsc_dat(29)} {m_rsc_dat(28)} {m_rsc_dat(27)} {m_rsc_dat(26)} {m_rsc_dat(25)} {m_rsc_dat(24)} {m_rsc_dat(23)} {m_rsc_dat(22)} {m_rsc_dat(21)} {m_rsc_dat(20)} {m_rsc_dat(19)} {m_rsc_dat(18)} {m_rsc_dat(17)} {m_rsc_dat(16)} {m_rsc_dat(15)} {m_rsc_dat(14)} {m_rsc_dat(13)} {m_rsc_dat(12)} {m_rsc_dat(11)} {m_rsc_dat(10)} {m_rsc_dat(9)} {m_rsc_dat(8)} {m_rsc_dat(7)} {m_rsc_dat(6)} {m_rsc_dat(5)} {m_rsc_dat(4)} {m_rsc_dat(3)} {m_rsc_dat(2)} {m_rsc_dat(1)} {m_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "cluster.modulo_add_47661927f6b7de2843654159756fee1660f9()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus base_rsc_dat(31:0) input 32 {base_rsc_dat(31)} {base_rsc_dat(30)} {base_rsc_dat(29)} {base_rsc_dat(28)} {base_rsc_dat(27)} {base_rsc_dat(26)} {base_rsc_dat(25)} {base_rsc_dat(24)} {base_rsc_dat(23)} {base_rsc_dat(22)} {base_rsc_dat(21)} {base_rsc_dat(20)} {base_rsc_dat(19)} {base_rsc_dat(18)} {base_rsc_dat(17)} {base_rsc_dat(16)} {base_rsc_dat(15)} {base_rsc_dat(14)} {base_rsc_dat(13)} {base_rsc_dat(12)} {base_rsc_dat(11)} {base_rsc_dat(10)} {base_rsc_dat(9)} {base_rsc_dat(8)} {base_rsc_dat(7)} {base_rsc_dat(6)} {base_rsc_dat(5)} {base_rsc_dat(4)} {base_rsc_dat(3)} {base_rsc_dat(2)} {base_rsc_dat(1)} {base_rsc_dat(0)} \
     portBus m_rsc_dat(31:0) input 32 {m_rsc_dat(31)} {m_rsc_dat(30)} {m_rsc_dat(29)} {m_rsc_dat(28)} {m_rsc_dat(27)} {m_rsc_dat(26)} {m_rsc_dat(25)} {m_rsc_dat(24)} {m_rsc_dat(23)} {m_rsc_dat(22)} {m_rsc_dat(21)} {m_rsc_dat(20)} {m_rsc_dat(19)} {m_rsc_dat(18)} {m_rsc_dat(17)} {m_rsc_dat(16)} {m_rsc_dat(15)} {m_rsc_dat(14)} {m_rsc_dat(13)} {m_rsc_dat(12)} {m_rsc_dat(11)} {m_rsc_dat(10)} {m_rsc_dat(9)} {m_rsc_dat(8)} {m_rsc_dat(7)} {m_rsc_dat(6)} {m_rsc_dat(5)} {m_rsc_dat(4)} {m_rsc_dat(3)} {m_rsc_dat(2)} {m_rsc_dat(1)} {m_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,11)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,11,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(10:0) input 11 {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(10:0) input 11 {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,2,1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(9:0) input 10 {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(1:0) input 2 {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.ivld.mxwt} output \

load symbol "inPlaceNTT_DIF_precomp:core:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {ensig.cgo_iro} input \
     port {ensig.cgo_iro#1} input \
     port {core.wen} input \
     port {ensig.cgo} input \
     port {mult():cmp.ccs_ccore_en} output \
     port {ensig.cgo#1} input \
     port {modulo_sub():cmp.ccs_ccore_en} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus vec:rsc.m_wstate(2:0) output 3 {vec:rsc.m_wstate(2)} {vec:rsc.m_wstate(1)} {vec:rsc.m_wstate(0)} \
     port {vec:rsc.m_wCaughtUp} output.right \
     port {vec:rsc.RREADY} input.left \
     port {vec:rsc.RVALID} input.left \
     port {vec:rsc.RUSER} input.left \
     port {vec:rsc.RLAST} input.left \
     portBus vec:rsc.RRESP(1:0) input 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} \
     portBus vec:rsc.RDATA(31:0) input 32 {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} \
     port {vec:rsc.RID} input.left \
     port {vec:rsc.ARREADY} input.left \
     port {vec:rsc.ARVALID} input.left \
     port {vec:rsc.ARUSER} input.left \
     portBus vec:rsc.ARREGION(3:0) input 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} \
     portBus vec:rsc.ARQOS(3:0) input 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} \
     portBus vec:rsc.ARPROT(2:0) input 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} \
     portBus vec:rsc.ARCACHE(3:0) input 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} \
     port {vec:rsc.ARLOCK} input.left \
     portBus vec:rsc.ARBURST(1:0) input 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} \
     portBus vec:rsc.ARSIZE(2:0) input 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} \
     portBus vec:rsc.ARLEN(7:0) input 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} \
     portBus vec:rsc.ARADDR(31:0) input 32 {vec:rsc.ARADDR(31)} {vec:rsc.ARADDR(30)} {vec:rsc.ARADDR(29)} {vec:rsc.ARADDR(28)} {vec:rsc.ARADDR(27)} {vec:rsc.ARADDR(26)} {vec:rsc.ARADDR(25)} {vec:rsc.ARADDR(24)} {vec:rsc.ARADDR(23)} {vec:rsc.ARADDR(22)} {vec:rsc.ARADDR(21)} {vec:rsc.ARADDR(20)} {vec:rsc.ARADDR(19)} {vec:rsc.ARADDR(18)} {vec:rsc.ARADDR(17)} {vec:rsc.ARADDR(16)} {vec:rsc.ARADDR(15)} {vec:rsc.ARADDR(14)} {vec:rsc.ARADDR(13)} {vec:rsc.ARADDR(12)} {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} \
     port {vec:rsc.ARID} input.left \
     port {vec:rsc.BREADY} input.left \
     port {vec:rsc.BVALID} input.left \
     port {vec:rsc.BUSER} input.left \
     portBus vec:rsc.BRESP(1:0) input 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} \
     port {vec:rsc.BID} input.left \
     port {vec:rsc.WREADY} input.left \
     port {vec:rsc.WVALID} input.left \
     port {vec:rsc.WUSER} input.left \
     port {vec:rsc.WLAST} input.left \
     portBus vec:rsc.WSTRB(3:0) input 4 {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} \
     portBus vec:rsc.WDATA(31:0) input 32 {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} \
     port {vec:rsc.AWREADY} input.left \
     port {vec:rsc.AWVALID} input.left \
     port {vec:rsc.AWUSER} input.left \
     portBus vec:rsc.AWREGION(3:0) input 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} \
     portBus vec:rsc.AWQOS(3:0) input 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} \
     portBus vec:rsc.AWPROT(2:0) input 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} \
     portBus vec:rsc.AWCACHE(3:0) input 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} \
     port {vec:rsc.AWLOCK} input.left \
     portBus vec:rsc.AWBURST(1:0) input 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} \
     portBus vec:rsc.AWSIZE(2:0) input 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} \
     portBus vec:rsc.AWLEN(7:0) input 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} \
     portBus vec:rsc.AWADDR(31:0) input 32 {vec:rsc.AWADDR(31)} {vec:rsc.AWADDR(30)} {vec:rsc.AWADDR(29)} {vec:rsc.AWADDR(28)} {vec:rsc.AWADDR(27)} {vec:rsc.AWADDR(26)} {vec:rsc.AWADDR(25)} {vec:rsc.AWADDR(24)} {vec:rsc.AWADDR(23)} {vec:rsc.AWADDR(22)} {vec:rsc.AWADDR(21)} {vec:rsc.AWADDR(20)} {vec:rsc.AWADDR(19)} {vec:rsc.AWADDR(18)} {vec:rsc.AWADDR(17)} {vec:rsc.AWADDR(16)} {vec:rsc.AWADDR(15)} {vec:rsc.AWADDR(14)} {vec:rsc.AWADDR(13)} {vec:rsc.AWADDR(12)} {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} \
     port {vec:rsc.AWID} input.left \
     port {core.wen} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.wen_comp} output \
     port {vec:rsci.oswt#1} input \
     port {vec:rsci.wen_comp#1} output \
     portBus vec:rsci.m_waddr.core(9:0) input 10 {vec:rsci.m_waddr.core(9)} {vec:rsci.m_waddr.core(8)} {vec:rsci.m_waddr.core(7)} {vec:rsci.m_waddr.core(6)} {vec:rsci.m_waddr.core(5)} {vec:rsci.m_waddr.core(4)} {vec:rsci.m_waddr.core(3)} {vec:rsci.m_waddr.core(2)} {vec:rsci.m_waddr.core(1)} {vec:rsci.m_waddr.core(0)} \
     portBus vec:rsci.m_raddr.core(9:0) input 10 {vec:rsci.m_raddr.core(9)} {vec:rsci.m_raddr.core(8)} {vec:rsci.m_raddr.core(7)} {vec:rsci.m_raddr.core(6)} {vec:rsci.m_raddr.core(5)} {vec:rsci.m_raddr.core(4)} {vec:rsci.m_raddr.core(3)} {vec:rsci.m_raddr.core(2)} {vec:rsci.m_raddr.core(1)} {vec:rsci.m_raddr.core(0)} \
     portBus vec:rsci.m_din.mxwt(31:0) output 32 {vec:rsci.m_din.mxwt(31)} {vec:rsci.m_din.mxwt(30)} {vec:rsci.m_din.mxwt(29)} {vec:rsci.m_din.mxwt(28)} {vec:rsci.m_din.mxwt(27)} {vec:rsci.m_din.mxwt(26)} {vec:rsci.m_din.mxwt(25)} {vec:rsci.m_din.mxwt(24)} {vec:rsci.m_din.mxwt(23)} {vec:rsci.m_din.mxwt(22)} {vec:rsci.m_din.mxwt(21)} {vec:rsci.m_din.mxwt(20)} {vec:rsci.m_din.mxwt(19)} {vec:rsci.m_din.mxwt(18)} {vec:rsci.m_din.mxwt(17)} {vec:rsci.m_din.mxwt(16)} {vec:rsci.m_din.mxwt(15)} {vec:rsci.m_din.mxwt(14)} {vec:rsci.m_din.mxwt(13)} {vec:rsci.m_din.mxwt(12)} {vec:rsci.m_din.mxwt(11)} {vec:rsci.m_din.mxwt(10)} {vec:rsci.m_din.mxwt(9)} {vec:rsci.m_din.mxwt(8)} {vec:rsci.m_din.mxwt(7)} {vec:rsci.m_din.mxwt(6)} {vec:rsci.m_din.mxwt(5)} {vec:rsci.m_din.mxwt(4)} {vec:rsci.m_din.mxwt(3)} {vec:rsci.m_din.mxwt(2)} {vec:rsci.m_din.mxwt(1)} {vec:rsci.m_din.mxwt(0)} \
     portBus vec:rsci.m_dout.core(31:0) input 32 {vec:rsci.m_dout.core(31)} {vec:rsci.m_dout.core(30)} {vec:rsci.m_dout.core(29)} {vec:rsci.m_dout.core(28)} {vec:rsci.m_dout.core(27)} {vec:rsci.m_dout.core(26)} {vec:rsci.m_dout.core(25)} {vec:rsci.m_dout.core(24)} {vec:rsci.m_dout.core(23)} {vec:rsci.m_dout.core(22)} {vec:rsci.m_dout.core(21)} {vec:rsci.m_dout.core(20)} {vec:rsci.m_dout.core(19)} {vec:rsci.m_dout.core(18)} {vec:rsci.m_dout.core(17)} {vec:rsci.m_dout.core(16)} {vec:rsci.m_dout.core(15)} {vec:rsci.m_dout.core(14)} {vec:rsci.m_dout.core(13)} {vec:rsci.m_dout.core(12)} {vec:rsci.m_dout.core(11)} {vec:rsci.m_dout.core(10)} {vec:rsci.m_dout.core(9)} {vec:rsci.m_dout.core(8)} {vec:rsci.m_dout.core(7)} {vec:rsci.m_dout.core(6)} {vec:rsci.m_dout.core(5)} {vec:rsci.m_dout.core(4)} {vec:rsci.m_dout.core(3)} {vec:rsci.m_dout.core(2)} {vec:rsci.m_dout.core(1)} {vec:rsci.m_dout.core(0)} \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} \
     port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} output \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle:rsci.oswt} input \
     portBus twiddle:rsci.qb_d.mxwt(31:0) output 32 {twiddle:rsci.qb_d.mxwt(31)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(0)} \
     port {twiddle:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} \
     port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} output \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle_h:rsci.oswt} input \
     portBus twiddle_h:rsci.qb_d.mxwt(31:0) output 32 {twiddle_h:rsci.qb_d.mxwt(31)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(0)} \
     port {twiddle_h:rsci.oswt.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {vec:rsc.triosy.lz} output \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {p:rsc.triosy.lz} output \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {r:rsc.triosy.lz} output \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle_h:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:staller" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wen} output \
     port {core.wten} output \
     port {vec:rsci.wen_comp} input \
     port {vec:rsci.wen_comp#1} input \
     port {complete:rsci.wen_comp} input \

load symbol "inPlaceNTT_DIF_precomp:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wen} input \
     portBus fsm_output(15:0) output 16 {fsm_output(15)} {fsm_output(14)} {fsm_output(13)} {fsm_output(12)} {fsm_output(11)} {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {main.C#0_tr0} input \
     port {VEC_LOOP.C#7_tr0} input \
     port {COMP_LOOP.C#2_tr0} input \
     port {STAGE_LOOP.C#1_tr0} input \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,10)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(9:0) input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(5,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(11,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(6,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(10,-1,10,-1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(9:0) input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(11,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(10:0) input 11 {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(4)" "INTERFACE" INV boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,-1,1,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(4:0) input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mul(10,-1,10,-1,10)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(9:0) input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(32)" "INTERFACE" INV boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add_ci(32,-1,32,-1,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(31:0) input 32 {B(31)} {B(30)} {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(0:0) input 1 {C(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(32,-1,32,-1,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(31:0) input 32 {B(31)} {B(30)} {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,4,-1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(3:0) input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,11)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-987 -attr oid 983 -attr vt d
load net {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-988 -attr oid 984 -attr vt d
load net {vec:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-989 -attr oid 985 -attr vt d
load net {vec:rsci.wen_comp#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-990 -attr oid 986 -attr vt d
load net {vec:rsci.m_waddr.core(0)} -attr vt d
load net {vec:rsci.m_waddr.core(1)} -attr vt d
load net {vec:rsci.m_waddr.core(2)} -attr vt d
load net {vec:rsci.m_waddr.core(3)} -attr vt d
load net {vec:rsci.m_waddr.core(4)} -attr vt d
load net {vec:rsci.m_waddr.core(5)} -attr vt d
load net {vec:rsci.m_waddr.core(6)} -attr vt d
load net {vec:rsci.m_waddr.core(7)} -attr vt d
load net {vec:rsci.m_waddr.core(8)} -attr vt d
load net {vec:rsci.m_waddr.core(9)} -attr vt d
load netBundle {vec:rsci.m_waddr.core} 10 {vec:rsci.m_waddr.core(0)} {vec:rsci.m_waddr.core(1)} {vec:rsci.m_waddr.core(2)} {vec:rsci.m_waddr.core(3)} {vec:rsci.m_waddr.core(4)} {vec:rsci.m_waddr.core(5)} {vec:rsci.m_waddr.core(6)} {vec:rsci.m_waddr.core(7)} {vec:rsci.m_waddr.core(8)} {vec:rsci.m_waddr.core(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-991 -attr oid 987 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_raddr.core(0)} -attr vt d
load net {vec:rsci.m_raddr.core(1)} -attr vt d
load net {vec:rsci.m_raddr.core(2)} -attr vt d
load net {vec:rsci.m_raddr.core(3)} -attr vt d
load net {vec:rsci.m_raddr.core(4)} -attr vt d
load net {vec:rsci.m_raddr.core(5)} -attr vt d
load net {vec:rsci.m_raddr.core(6)} -attr vt d
load net {vec:rsci.m_raddr.core(7)} -attr vt d
load net {vec:rsci.m_raddr.core(8)} -attr vt d
load net {vec:rsci.m_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.m_raddr.core} 10 {vec:rsci.m_raddr.core(0)} {vec:rsci.m_raddr.core(1)} {vec:rsci.m_raddr.core(2)} {vec:rsci.m_raddr.core(3)} {vec:rsci.m_raddr.core(4)} {vec:rsci.m_raddr.core(5)} {vec:rsci.m_raddr.core(6)} {vec:rsci.m_raddr.core(7)} {vec:rsci.m_raddr.core(8)} {vec:rsci.m_raddr.core(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-992 -attr oid 988 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_din.mxwt(0)} -attr vt d
load net {vec:rsci.m_din.mxwt(1)} -attr vt d
load net {vec:rsci.m_din.mxwt(2)} -attr vt d
load net {vec:rsci.m_din.mxwt(3)} -attr vt d
load net {vec:rsci.m_din.mxwt(4)} -attr vt d
load net {vec:rsci.m_din.mxwt(5)} -attr vt d
load net {vec:rsci.m_din.mxwt(6)} -attr vt d
load net {vec:rsci.m_din.mxwt(7)} -attr vt d
load net {vec:rsci.m_din.mxwt(8)} -attr vt d
load net {vec:rsci.m_din.mxwt(9)} -attr vt d
load net {vec:rsci.m_din.mxwt(10)} -attr vt d
load net {vec:rsci.m_din.mxwt(11)} -attr vt d
load net {vec:rsci.m_din.mxwt(12)} -attr vt d
load net {vec:rsci.m_din.mxwt(13)} -attr vt d
load net {vec:rsci.m_din.mxwt(14)} -attr vt d
load net {vec:rsci.m_din.mxwt(15)} -attr vt d
load net {vec:rsci.m_din.mxwt(16)} -attr vt d
load net {vec:rsci.m_din.mxwt(17)} -attr vt d
load net {vec:rsci.m_din.mxwt(18)} -attr vt d
load net {vec:rsci.m_din.mxwt(19)} -attr vt d
load net {vec:rsci.m_din.mxwt(20)} -attr vt d
load net {vec:rsci.m_din.mxwt(21)} -attr vt d
load net {vec:rsci.m_din.mxwt(22)} -attr vt d
load net {vec:rsci.m_din.mxwt(23)} -attr vt d
load net {vec:rsci.m_din.mxwt(24)} -attr vt d
load net {vec:rsci.m_din.mxwt(25)} -attr vt d
load net {vec:rsci.m_din.mxwt(26)} -attr vt d
load net {vec:rsci.m_din.mxwt(27)} -attr vt d
load net {vec:rsci.m_din.mxwt(28)} -attr vt d
load net {vec:rsci.m_din.mxwt(29)} -attr vt d
load net {vec:rsci.m_din.mxwt(30)} -attr vt d
load net {vec:rsci.m_din.mxwt(31)} -attr vt d
load netBundle {vec:rsci.m_din.mxwt} 32 {vec:rsci.m_din.mxwt(0)} {vec:rsci.m_din.mxwt(1)} {vec:rsci.m_din.mxwt(2)} {vec:rsci.m_din.mxwt(3)} {vec:rsci.m_din.mxwt(4)} {vec:rsci.m_din.mxwt(5)} {vec:rsci.m_din.mxwt(6)} {vec:rsci.m_din.mxwt(7)} {vec:rsci.m_din.mxwt(8)} {vec:rsci.m_din.mxwt(9)} {vec:rsci.m_din.mxwt(10)} {vec:rsci.m_din.mxwt(11)} {vec:rsci.m_din.mxwt(12)} {vec:rsci.m_din.mxwt(13)} {vec:rsci.m_din.mxwt(14)} {vec:rsci.m_din.mxwt(15)} {vec:rsci.m_din.mxwt(16)} {vec:rsci.m_din.mxwt(17)} {vec:rsci.m_din.mxwt(18)} {vec:rsci.m_din.mxwt(19)} {vec:rsci.m_din.mxwt(20)} {vec:rsci.m_din.mxwt(21)} {vec:rsci.m_din.mxwt(22)} {vec:rsci.m_din.mxwt(23)} {vec:rsci.m_din.mxwt(24)} {vec:rsci.m_din.mxwt(25)} {vec:rsci.m_din.mxwt(26)} {vec:rsci.m_din.mxwt(27)} {vec:rsci.m_din.mxwt(28)} {vec:rsci.m_din.mxwt(29)} {vec:rsci.m_din.mxwt(30)} {vec:rsci.m_din.mxwt(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-993 -attr oid 989 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_dout.core(0)} -attr vt d
load net {vec:rsci.m_dout.core(1)} -attr vt d
load net {vec:rsci.m_dout.core(2)} -attr vt d
load net {vec:rsci.m_dout.core(3)} -attr vt d
load net {vec:rsci.m_dout.core(4)} -attr vt d
load net {vec:rsci.m_dout.core(5)} -attr vt d
load net {vec:rsci.m_dout.core(6)} -attr vt d
load net {vec:rsci.m_dout.core(7)} -attr vt d
load net {vec:rsci.m_dout.core(8)} -attr vt d
load net {vec:rsci.m_dout.core(9)} -attr vt d
load net {vec:rsci.m_dout.core(10)} -attr vt d
load net {vec:rsci.m_dout.core(11)} -attr vt d
load net {vec:rsci.m_dout.core(12)} -attr vt d
load net {vec:rsci.m_dout.core(13)} -attr vt d
load net {vec:rsci.m_dout.core(14)} -attr vt d
load net {vec:rsci.m_dout.core(15)} -attr vt d
load net {vec:rsci.m_dout.core(16)} -attr vt d
load net {vec:rsci.m_dout.core(17)} -attr vt d
load net {vec:rsci.m_dout.core(18)} -attr vt d
load net {vec:rsci.m_dout.core(19)} -attr vt d
load net {vec:rsci.m_dout.core(20)} -attr vt d
load net {vec:rsci.m_dout.core(21)} -attr vt d
load net {vec:rsci.m_dout.core(22)} -attr vt d
load net {vec:rsci.m_dout.core(23)} -attr vt d
load net {vec:rsci.m_dout.core(24)} -attr vt d
load net {vec:rsci.m_dout.core(25)} -attr vt d
load net {vec:rsci.m_dout.core(26)} -attr vt d
load net {vec:rsci.m_dout.core(27)} -attr vt d
load net {vec:rsci.m_dout.core(28)} -attr vt d
load net {vec:rsci.m_dout.core(29)} -attr vt d
load net {vec:rsci.m_dout.core(30)} -attr vt d
load net {vec:rsci.m_dout.core(31)} -attr vt d
load netBundle {vec:rsci.m_dout.core} 32 {vec:rsci.m_dout.core(0)} {vec:rsci.m_dout.core(1)} {vec:rsci.m_dout.core(2)} {vec:rsci.m_dout.core(3)} {vec:rsci.m_dout.core(4)} {vec:rsci.m_dout.core(5)} {vec:rsci.m_dout.core(6)} {vec:rsci.m_dout.core(7)} {vec:rsci.m_dout.core(8)} {vec:rsci.m_dout.core(9)} {vec:rsci.m_dout.core(10)} {vec:rsci.m_dout.core(11)} {vec:rsci.m_dout.core(12)} {vec:rsci.m_dout.core(13)} {vec:rsci.m_dout.core(14)} {vec:rsci.m_dout.core(15)} {vec:rsci.m_dout.core(16)} {vec:rsci.m_dout.core(17)} {vec:rsci.m_dout.core(18)} {vec:rsci.m_dout.core(19)} {vec:rsci.m_dout.core(20)} {vec:rsci.m_dout.core(21)} {vec:rsci.m_dout.core(22)} {vec:rsci.m_dout.core(23)} {vec:rsci.m_dout.core(24)} {vec:rsci.m_dout.core(25)} {vec:rsci.m_dout.core(26)} {vec:rsci.m_dout.core(27)} {vec:rsci.m_dout.core(28)} {vec:rsci.m_dout.core(29)} {vec:rsci.m_dout.core(30)} {vec:rsci.m_dout.core(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-994 -attr oid 990 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {p:rsci.idat(0)} -attr vt d
load net {p:rsci.idat(1)} -attr vt d
load net {p:rsci.idat(2)} -attr vt d
load net {p:rsci.idat(3)} -attr vt d
load net {p:rsci.idat(4)} -attr vt d
load net {p:rsci.idat(5)} -attr vt d
load net {p:rsci.idat(6)} -attr vt d
load net {p:rsci.idat(7)} -attr vt d
load net {p:rsci.idat(8)} -attr vt d
load net {p:rsci.idat(9)} -attr vt d
load net {p:rsci.idat(10)} -attr vt d
load net {p:rsci.idat(11)} -attr vt d
load net {p:rsci.idat(12)} -attr vt d
load net {p:rsci.idat(13)} -attr vt d
load net {p:rsci.idat(14)} -attr vt d
load net {p:rsci.idat(15)} -attr vt d
load net {p:rsci.idat(16)} -attr vt d
load net {p:rsci.idat(17)} -attr vt d
load net {p:rsci.idat(18)} -attr vt d
load net {p:rsci.idat(19)} -attr vt d
load net {p:rsci.idat(20)} -attr vt d
load net {p:rsci.idat(21)} -attr vt d
load net {p:rsci.idat(22)} -attr vt d
load net {p:rsci.idat(23)} -attr vt d
load net {p:rsci.idat(24)} -attr vt d
load net {p:rsci.idat(25)} -attr vt d
load net {p:rsci.idat(26)} -attr vt d
load net {p:rsci.idat(27)} -attr vt d
load net {p:rsci.idat(28)} -attr vt d
load net {p:rsci.idat(29)} -attr vt d
load net {p:rsci.idat(30)} -attr vt d
load net {p:rsci.idat(31)} -attr vt d
load netBundle {p:rsci.idat} 32 {p:rsci.idat(0)} {p:rsci.idat(1)} {p:rsci.idat(2)} {p:rsci.idat(3)} {p:rsci.idat(4)} {p:rsci.idat(5)} {p:rsci.idat(6)} {p:rsci.idat(7)} {p:rsci.idat(8)} {p:rsci.idat(9)} {p:rsci.idat(10)} {p:rsci.idat(11)} {p:rsci.idat(12)} {p:rsci.idat(13)} {p:rsci.idat(14)} {p:rsci.idat(15)} {p:rsci.idat(16)} {p:rsci.idat(17)} {p:rsci.idat(18)} {p:rsci.idat(19)} {p:rsci.idat(20)} {p:rsci.idat(21)} {p:rsci.idat(22)} {p:rsci.idat(23)} {p:rsci.idat(24)} {p:rsci.idat(25)} {p:rsci.idat(26)} {p:rsci.idat(27)} {p:rsci.idat(28)} {p:rsci.idat(29)} {p:rsci.idat(30)} {p:rsci.idat(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-995 -attr oid 991 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {twiddle:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d.mxwt} 32 {twiddle:rsci.qb_d.mxwt(0)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-996 -attr oid 992 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d.mxwt} 32 {twiddle_h:rsci.qb_d.mxwt(0)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-997 -attr oid 993 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {complete:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-998 -attr oid 994 -attr vt d
load net {mult():cmp.return_rsc_z(0)} -attr vt d
load net {mult():cmp.return_rsc_z(1)} -attr vt d
load net {mult():cmp.return_rsc_z(2)} -attr vt d
load net {mult():cmp.return_rsc_z(3)} -attr vt d
load net {mult():cmp.return_rsc_z(4)} -attr vt d
load net {mult():cmp.return_rsc_z(5)} -attr vt d
load net {mult():cmp.return_rsc_z(6)} -attr vt d
load net {mult():cmp.return_rsc_z(7)} -attr vt d
load net {mult():cmp.return_rsc_z(8)} -attr vt d
load net {mult():cmp.return_rsc_z(9)} -attr vt d
load net {mult():cmp.return_rsc_z(10)} -attr vt d
load net {mult():cmp.return_rsc_z(11)} -attr vt d
load net {mult():cmp.return_rsc_z(12)} -attr vt d
load net {mult():cmp.return_rsc_z(13)} -attr vt d
load net {mult():cmp.return_rsc_z(14)} -attr vt d
load net {mult():cmp.return_rsc_z(15)} -attr vt d
load net {mult():cmp.return_rsc_z(16)} -attr vt d
load net {mult():cmp.return_rsc_z(17)} -attr vt d
load net {mult():cmp.return_rsc_z(18)} -attr vt d
load net {mult():cmp.return_rsc_z(19)} -attr vt d
load net {mult():cmp.return_rsc_z(20)} -attr vt d
load net {mult():cmp.return_rsc_z(21)} -attr vt d
load net {mult():cmp.return_rsc_z(22)} -attr vt d
load net {mult():cmp.return_rsc_z(23)} -attr vt d
load net {mult():cmp.return_rsc_z(24)} -attr vt d
load net {mult():cmp.return_rsc_z(25)} -attr vt d
load net {mult():cmp.return_rsc_z(26)} -attr vt d
load net {mult():cmp.return_rsc_z(27)} -attr vt d
load net {mult():cmp.return_rsc_z(28)} -attr vt d
load net {mult():cmp.return_rsc_z(29)} -attr vt d
load net {mult():cmp.return_rsc_z(30)} -attr vt d
load net {mult():cmp.return_rsc_z(31)} -attr vt d
load netBundle {mult():cmp.return_rsc_z} 32 {mult():cmp.return_rsc_z(0)} {mult():cmp.return_rsc_z(1)} {mult():cmp.return_rsc_z(2)} {mult():cmp.return_rsc_z(3)} {mult():cmp.return_rsc_z(4)} {mult():cmp.return_rsc_z(5)} {mult():cmp.return_rsc_z(6)} {mult():cmp.return_rsc_z(7)} {mult():cmp.return_rsc_z(8)} {mult():cmp.return_rsc_z(9)} {mult():cmp.return_rsc_z(10)} {mult():cmp.return_rsc_z(11)} {mult():cmp.return_rsc_z(12)} {mult():cmp.return_rsc_z(13)} {mult():cmp.return_rsc_z(14)} {mult():cmp.return_rsc_z(15)} {mult():cmp.return_rsc_z(16)} {mult():cmp.return_rsc_z(17)} {mult():cmp.return_rsc_z(18)} {mult():cmp.return_rsc_z(19)} {mult():cmp.return_rsc_z(20)} {mult():cmp.return_rsc_z(21)} {mult():cmp.return_rsc_z(22)} {mult():cmp.return_rsc_z(23)} {mult():cmp.return_rsc_z(24)} {mult():cmp.return_rsc_z(25)} {mult():cmp.return_rsc_z(26)} {mult():cmp.return_rsc_z(27)} {mult():cmp.return_rsc_z(28)} {mult():cmp.return_rsc_z(29)} {mult():cmp.return_rsc_z(30)} {mult():cmp.return_rsc_z(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-999 -attr oid 995 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.ccs_ccore_en} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1000 -attr oid 996 -attr vt d
load net {modulo_sub():cmp.return_rsc_z(0)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(1)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(2)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(3)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(4)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(5)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(6)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(7)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(8)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(9)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(10)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(11)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(12)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(13)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(14)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(15)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(16)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(17)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(18)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(19)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(20)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(21)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(22)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(23)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(24)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(25)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(26)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(27)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(28)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(29)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(30)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(31)} -attr vt d
load netBundle {modulo_sub():cmp.return_rsc_z} 32 {modulo_sub():cmp.return_rsc_z(0)} {modulo_sub():cmp.return_rsc_z(1)} {modulo_sub():cmp.return_rsc_z(2)} {modulo_sub():cmp.return_rsc_z(3)} {modulo_sub():cmp.return_rsc_z(4)} {modulo_sub():cmp.return_rsc_z(5)} {modulo_sub():cmp.return_rsc_z(6)} {modulo_sub():cmp.return_rsc_z(7)} {modulo_sub():cmp.return_rsc_z(8)} {modulo_sub():cmp.return_rsc_z(9)} {modulo_sub():cmp.return_rsc_z(10)} {modulo_sub():cmp.return_rsc_z(11)} {modulo_sub():cmp.return_rsc_z(12)} {modulo_sub():cmp.return_rsc_z(13)} {modulo_sub():cmp.return_rsc_z(14)} {modulo_sub():cmp.return_rsc_z(15)} {modulo_sub():cmp.return_rsc_z(16)} {modulo_sub():cmp.return_rsc_z(17)} {modulo_sub():cmp.return_rsc_z(18)} {modulo_sub():cmp.return_rsc_z(19)} {modulo_sub():cmp.return_rsc_z(20)} {modulo_sub():cmp.return_rsc_z(21)} {modulo_sub():cmp.return_rsc_z(22)} {modulo_sub():cmp.return_rsc_z(23)} {modulo_sub():cmp.return_rsc_z(24)} {modulo_sub():cmp.return_rsc_z(25)} {modulo_sub():cmp.return_rsc_z(26)} {modulo_sub():cmp.return_rsc_z(27)} {modulo_sub():cmp.return_rsc_z(28)} {modulo_sub():cmp.return_rsc_z(29)} {modulo_sub():cmp.return_rsc_z(30)} {modulo_sub():cmp.return_rsc_z(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1001 -attr oid 997 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.ccs_ccore_en} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1002 -attr oid 998 -attr vt d
load net {modulo_add():cmp.return_rsc_z(0)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(1)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(2)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(3)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(4)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(5)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(6)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(7)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(8)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(9)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(10)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(11)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(12)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(13)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(14)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(15)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(16)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(17)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(18)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(19)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(20)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(21)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(22)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(23)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(24)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(25)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(26)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(27)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(28)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(29)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(30)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(31)} -attr vt d
load netBundle {modulo_add():cmp.return_rsc_z} 32 {modulo_add():cmp.return_rsc_z(0)} {modulo_add():cmp.return_rsc_z(1)} {modulo_add():cmp.return_rsc_z(2)} {modulo_add():cmp.return_rsc_z(3)} {modulo_add():cmp.return_rsc_z(4)} {modulo_add():cmp.return_rsc_z(5)} {modulo_add():cmp.return_rsc_z(6)} {modulo_add():cmp.return_rsc_z(7)} {modulo_add():cmp.return_rsc_z(8)} {modulo_add():cmp.return_rsc_z(9)} {modulo_add():cmp.return_rsc_z(10)} {modulo_add():cmp.return_rsc_z(11)} {modulo_add():cmp.return_rsc_z(12)} {modulo_add():cmp.return_rsc_z(13)} {modulo_add():cmp.return_rsc_z(14)} {modulo_add():cmp.return_rsc_z(15)} {modulo_add():cmp.return_rsc_z(16)} {modulo_add():cmp.return_rsc_z(17)} {modulo_add():cmp.return_rsc_z(18)} {modulo_add():cmp.return_rsc_z(19)} {modulo_add():cmp.return_rsc_z(20)} {modulo_add():cmp.return_rsc_z(21)} {modulo_add():cmp.return_rsc_z(22)} {modulo_add():cmp.return_rsc_z(23)} {modulo_add():cmp.return_rsc_z(24)} {modulo_add():cmp.return_rsc_z(25)} {modulo_add():cmp.return_rsc_z(26)} {modulo_add():cmp.return_rsc_z(27)} {modulo_add():cmp.return_rsc_z(28)} {modulo_add():cmp.return_rsc_z(29)} {modulo_add():cmp.return_rsc_z(30)} {modulo_add():cmp.return_rsc_z(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1003 -attr oid 999 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {VEC_LOOP:acc#1.cse.sva(0)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(1)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(2)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(3)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(4)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(5)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(6)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(7)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(8)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(9)} -attr vt d
load netBundle {VEC_LOOP:acc#1.cse.sva} 10 {VEC_LOOP:acc#1.cse.sva(0)} {VEC_LOOP:acc#1.cse.sva(1)} {VEC_LOOP:acc#1.cse.sva(2)} {VEC_LOOP:acc#1.cse.sva(3)} {VEC_LOOP:acc#1.cse.sva(4)} {VEC_LOOP:acc#1.cse.sva(5)} {VEC_LOOP:acc#1.cse.sva(6)} {VEC_LOOP:acc#1.cse.sva(7)} {VEC_LOOP:acc#1.cse.sva(8)} {VEC_LOOP:acc#1.cse.sva(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1004 -attr oid 1000 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {STAGE_LOOP:lshift.psp.sva(0)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(1)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(2)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(3)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(4)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(5)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(6)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(7)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(8)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(9)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(10)} -attr vt d
load netBundle {STAGE_LOOP:lshift.psp.sva} 11 {STAGE_LOOP:lshift.psp.sva(0)} {STAGE_LOOP:lshift.psp.sva(1)} {STAGE_LOOP:lshift.psp.sva(2)} {STAGE_LOOP:lshift.psp.sva(3)} {STAGE_LOOP:lshift.psp.sva(4)} {STAGE_LOOP:lshift.psp.sva(5)} {STAGE_LOOP:lshift.psp.sva(6)} {STAGE_LOOP:lshift.psp.sva(7)} {STAGE_LOOP:lshift.psp.sva(8)} {STAGE_LOOP:lshift.psp.sva(9)} {STAGE_LOOP:lshift.psp.sva(10)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1005 -attr oid 1001 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {VEC_LOOP:j(10:0).sva#1(0)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(1)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(2)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(3)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(4)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(5)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(6)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(7)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(8)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(9)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(10)} -attr vt d
load netBundle {VEC_LOOP:j(10:0).sva#1} 11 {VEC_LOOP:j(10:0).sva#1(0)} {VEC_LOOP:j(10:0).sva#1(1)} {VEC_LOOP:j(10:0).sva#1(2)} {VEC_LOOP:j(10:0).sva#1(3)} {VEC_LOOP:j(10:0).sva#1(4)} {VEC_LOOP:j(10:0).sva#1(5)} {VEC_LOOP:j(10:0).sva#1(6)} {VEC_LOOP:j(10:0).sva#1(7)} {VEC_LOOP:j(10:0).sva#1(8)} {VEC_LOOP:j(10:0).sva#1(9)} {VEC_LOOP:j(10:0).sva#1(10)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1006 -attr oid 1002 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {COMP_LOOP:twiddle_f.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f.sva} 32 {COMP_LOOP:twiddle_f.sva(0)} {COMP_LOOP:twiddle_f.sva(1)} {COMP_LOOP:twiddle_f.sva(2)} {COMP_LOOP:twiddle_f.sva(3)} {COMP_LOOP:twiddle_f.sva(4)} {COMP_LOOP:twiddle_f.sva(5)} {COMP_LOOP:twiddle_f.sva(6)} {COMP_LOOP:twiddle_f.sva(7)} {COMP_LOOP:twiddle_f.sva(8)} {COMP_LOOP:twiddle_f.sva(9)} {COMP_LOOP:twiddle_f.sva(10)} {COMP_LOOP:twiddle_f.sva(11)} {COMP_LOOP:twiddle_f.sva(12)} {COMP_LOOP:twiddle_f.sva(13)} {COMP_LOOP:twiddle_f.sva(14)} {COMP_LOOP:twiddle_f.sva(15)} {COMP_LOOP:twiddle_f.sva(16)} {COMP_LOOP:twiddle_f.sva(17)} {COMP_LOOP:twiddle_f.sva(18)} {COMP_LOOP:twiddle_f.sva(19)} {COMP_LOOP:twiddle_f.sva(20)} {COMP_LOOP:twiddle_f.sva(21)} {COMP_LOOP:twiddle_f.sva(22)} {COMP_LOOP:twiddle_f.sva(23)} {COMP_LOOP:twiddle_f.sva(24)} {COMP_LOOP:twiddle_f.sva(25)} {COMP_LOOP:twiddle_f.sva(26)} {COMP_LOOP:twiddle_f.sva(27)} {COMP_LOOP:twiddle_f.sva(28)} {COMP_LOOP:twiddle_f.sva(29)} {COMP_LOOP:twiddle_f.sva(30)} {COMP_LOOP:twiddle_f.sva(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1007 -attr oid 1003 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_help.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help.sva} 32 {COMP_LOOP:twiddle_help.sva(0)} {COMP_LOOP:twiddle_help.sva(1)} {COMP_LOOP:twiddle_help.sva(2)} {COMP_LOOP:twiddle_help.sva(3)} {COMP_LOOP:twiddle_help.sva(4)} {COMP_LOOP:twiddle_help.sva(5)} {COMP_LOOP:twiddle_help.sva(6)} {COMP_LOOP:twiddle_help.sva(7)} {COMP_LOOP:twiddle_help.sva(8)} {COMP_LOOP:twiddle_help.sva(9)} {COMP_LOOP:twiddle_help.sva(10)} {COMP_LOOP:twiddle_help.sva(11)} {COMP_LOOP:twiddle_help.sva(12)} {COMP_LOOP:twiddle_help.sva(13)} {COMP_LOOP:twiddle_help.sva(14)} {COMP_LOOP:twiddle_help.sva(15)} {COMP_LOOP:twiddle_help.sva(16)} {COMP_LOOP:twiddle_help.sva(17)} {COMP_LOOP:twiddle_help.sva(18)} {COMP_LOOP:twiddle_help.sva(19)} {COMP_LOOP:twiddle_help.sva(20)} {COMP_LOOP:twiddle_help.sva(21)} {COMP_LOOP:twiddle_help.sva(22)} {COMP_LOOP:twiddle_help.sva(23)} {COMP_LOOP:twiddle_help.sva(24)} {COMP_LOOP:twiddle_help.sva(25)} {COMP_LOOP:twiddle_help.sva(26)} {COMP_LOOP:twiddle_help.sva(27)} {COMP_LOOP:twiddle_help.sva(28)} {COMP_LOOP:twiddle_help.sva(29)} {COMP_LOOP:twiddle_help.sva(30)} {COMP_LOOP:twiddle_help.sva(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1008 -attr oid 1004 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {factor2.sva(0)} -attr vt d
load net {factor2.sva(1)} -attr vt d
load net {factor2.sva(2)} -attr vt d
load net {factor2.sva(3)} -attr vt d
load net {factor2.sva(4)} -attr vt d
load net {factor2.sva(5)} -attr vt d
load net {factor2.sva(6)} -attr vt d
load net {factor2.sva(7)} -attr vt d
load net {factor2.sva(8)} -attr vt d
load net {factor2.sva(9)} -attr vt d
load net {factor2.sva(10)} -attr vt d
load net {factor2.sva(11)} -attr vt d
load net {factor2.sva(12)} -attr vt d
load net {factor2.sva(13)} -attr vt d
load net {factor2.sva(14)} -attr vt d
load net {factor2.sva(15)} -attr vt d
load net {factor2.sva(16)} -attr vt d
load net {factor2.sva(17)} -attr vt d
load net {factor2.sva(18)} -attr vt d
load net {factor2.sva(19)} -attr vt d
load net {factor2.sva(20)} -attr vt d
load net {factor2.sva(21)} -attr vt d
load net {factor2.sva(22)} -attr vt d
load net {factor2.sva(23)} -attr vt d
load net {factor2.sva(24)} -attr vt d
load net {factor2.sva(25)} -attr vt d
load net {factor2.sva(26)} -attr vt d
load net {factor2.sva(27)} -attr vt d
load net {factor2.sva(28)} -attr vt d
load net {factor2.sva(29)} -attr vt d
load net {factor2.sva(30)} -attr vt d
load net {factor2.sva(31)} -attr vt d
load netBundle {factor2.sva} 32 {factor2.sva(0)} {factor2.sva(1)} {factor2.sva(2)} {factor2.sva(3)} {factor2.sva(4)} {factor2.sva(5)} {factor2.sva(6)} {factor2.sva(7)} {factor2.sva(8)} {factor2.sva(9)} {factor2.sva(10)} {factor2.sva(11)} {factor2.sva(12)} {factor2.sva(13)} {factor2.sva(14)} {factor2.sva(15)} {factor2.sva(16)} {factor2.sva(17)} {factor2.sva(18)} {factor2.sva(19)} {factor2.sva(20)} {factor2.sva(21)} {factor2.sva(22)} {factor2.sva(23)} {factor2.sva(24)} {factor2.sva(25)} {factor2.sva(26)} {factor2.sva(27)} {factor2.sva(28)} {factor2.sva(29)} {factor2.sva(30)} {factor2.sva(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1009 -attr oid 1005 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {STAGE_LOOP:i(3:0).sva(0)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(1)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(2)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(3)} -attr vt d
load netBundle {STAGE_LOOP:i(3:0).sva} 4 {STAGE_LOOP:i(3:0).sva(0)} {STAGE_LOOP:i(3:0).sva(1)} {STAGE_LOOP:i(3:0).sva(2)} {STAGE_LOOP:i(3:0).sva(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1010 -attr oid 1006 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -attr vt d
load netBundle {COMP_LOOP:k(10:0).sva(9:0)} 10 {COMP_LOOP:k(10:0).sva(9:0)(0)} {COMP_LOOP:k(10:0).sva(9:0)(1)} {COMP_LOOP:k(10:0).sva(9:0)(2)} {COMP_LOOP:k(10:0).sva(9:0)(3)} {COMP_LOOP:k(10:0).sva(9:0)(4)} {COMP_LOOP:k(10:0).sva(9:0)(5)} {COMP_LOOP:k(10:0).sva(9:0)(6)} {COMP_LOOP:k(10:0).sva(9:0)(7)} {COMP_LOOP:k(10:0).sva(9:0)(8)} {COMP_LOOP:k(10:0).sva(9:0)(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1011 -attr oid 1007 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {p.sva(0)} -attr vt d
load net {p.sva(1)} -attr vt d
load net {p.sva(2)} -attr vt d
load net {p.sva(3)} -attr vt d
load net {p.sva(4)} -attr vt d
load net {p.sva(5)} -attr vt d
load net {p.sva(6)} -attr vt d
load net {p.sva(7)} -attr vt d
load net {p.sva(8)} -attr vt d
load net {p.sva(9)} -attr vt d
load net {p.sva(10)} -attr vt d
load net {p.sva(11)} -attr vt d
load net {p.sva(12)} -attr vt d
load net {p.sva(13)} -attr vt d
load net {p.sva(14)} -attr vt d
load net {p.sva(15)} -attr vt d
load net {p.sva(16)} -attr vt d
load net {p.sva(17)} -attr vt d
load net {p.sva(18)} -attr vt d
load net {p.sva(19)} -attr vt d
load net {p.sva(20)} -attr vt d
load net {p.sva(21)} -attr vt d
load net {p.sva(22)} -attr vt d
load net {p.sva(23)} -attr vt d
load net {p.sva(24)} -attr vt d
load net {p.sva(25)} -attr vt d
load net {p.sva(26)} -attr vt d
load net {p.sva(27)} -attr vt d
load net {p.sva(28)} -attr vt d
load net {p.sva(29)} -attr vt d
load net {p.sva(30)} -attr vt d
load net {p.sva(31)} -attr vt d
load netBundle {p.sva} 32 {p.sva(0)} {p.sva(1)} {p.sva(2)} {p.sva(3)} {p.sva(4)} {p.sva(5)} {p.sva(6)} {p.sva(7)} {p.sva(8)} {p.sva(9)} {p.sva(10)} {p.sva(11)} {p.sva(12)} {p.sva(13)} {p.sva(14)} {p.sva(15)} {p.sva(16)} {p.sva(17)} {p.sva(18)} {p.sva(19)} {p.sva(20)} {p.sva(21)} {p.sva(22)} {p.sva(23)} {p.sva(24)} {p.sva(25)} {p.sva(26)} {p.sva(27)} {p.sva(28)} {p.sva(29)} {p.sva(30)} {p.sva(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1012 -attr oid 1008 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load net {z.out(2)} -attr vt d
load net {z.out(3)} -attr vt d
load net {z.out(4)} -attr vt d
load net {z.out(5)} -attr vt d
load net {z.out(6)} -attr vt d
load net {z.out(7)} -attr vt d
load net {z.out(8)} -attr vt d
load net {z.out(9)} -attr vt d
load net {z.out(10)} -attr vt d
load netBundle {z.out} 11 {z.out(0)} {z.out(1)} {z.out(2)} {z.out(3)} {z.out(4)} {z.out(5)} {z.out(6)} {z.out(7)} {z.out(8)} {z.out(9)} {z.out(10)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1013 -attr oid 1009 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load net {z.out#1(2)} -attr vt d
load net {z.out#1(3)} -attr vt d
load net {z.out#1(4)} -attr vt d
load net {z.out#1(5)} -attr vt d
load net {z.out#1(6)} -attr vt d
load net {z.out#1(7)} -attr vt d
load net {z.out#1(8)} -attr vt d
load net {z.out#1(9)} -attr vt d
load net {z.out#1(10)} -attr vt d
load netBundle {z.out#1} 11 {z.out#1(0)} {z.out#1(1)} {z.out#1(2)} {z.out#1(3)} {z.out#1(4)} {z.out#1(5)} {z.out#1(6)} {z.out#1(7)} {z.out#1(8)} {z.out#1(9)} {z.out#1(10)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1014 -attr oid 1010 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load net {z.out#2(4)} -attr vt d
load net {z.out#2(5)} -attr vt d
load net {z.out#2(6)} -attr vt d
load net {z.out#2(7)} -attr vt d
load net {z.out#2(8)} -attr vt d
load net {z.out#2(9)} -attr vt d
load net {z.out#2(10)} -attr vt d
load netBundle {z.out#2} 11 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} {z.out#2(4)} {z.out#2(5)} {z.out#2(6)} {z.out#2(7)} {z.out#2(8)} {z.out#2(9)} {z.out#2(10)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1015 -attr oid 1011 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {VEC_LOOP:acc#10.cse.sva(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse.sva} 10 {VEC_LOOP:acc#10.cse.sva(0)} {VEC_LOOP:acc#10.cse.sva(1)} {VEC_LOOP:acc#10.cse.sva(2)} {VEC_LOOP:acc#10.cse.sva(3)} {VEC_LOOP:acc#10.cse.sva(4)} {VEC_LOOP:acc#10.cse.sva(5)} {VEC_LOOP:acc#10.cse.sva(6)} {VEC_LOOP:acc#10.cse.sva(7)} {VEC_LOOP:acc#10.cse.sva(8)} {VEC_LOOP:acc#10.cse.sva(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1016 -attr oid 1012 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse.sva:mx0w0} 10 {VEC_LOOP:acc#10.cse.sva:mx0w0(0)} {VEC_LOOP:acc#10.cse.sva:mx0w0(1)} {VEC_LOOP:acc#10.cse.sva:mx0w0(2)} {VEC_LOOP:acc#10.cse.sva:mx0w0(3)} {VEC_LOOP:acc#10.cse.sva:mx0w0(4)} {VEC_LOOP:acc#10.cse.sva:mx0w0(5)} {VEC_LOOP:acc#10.cse.sva:mx0w0(6)} {VEC_LOOP:acc#10.cse.sva:mx0w0(7)} {VEC_LOOP:acc#10.cse.sva:mx0w0(8)} {VEC_LOOP:acc#10.cse.sva:mx0w0(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1017 -attr oid 1013 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:mux#3.itm(0)} -attr vt d
load net {VEC_LOOP:mux#3.itm(1)} -attr vt d
load net {VEC_LOOP:mux#3.itm(2)} -attr vt d
load net {VEC_LOOP:mux#3.itm(3)} -attr vt d
load net {VEC_LOOP:mux#3.itm(4)} -attr vt d
load net {VEC_LOOP:mux#3.itm(5)} -attr vt d
load net {VEC_LOOP:mux#3.itm(6)} -attr vt d
load net {VEC_LOOP:mux#3.itm(7)} -attr vt d
load net {VEC_LOOP:mux#3.itm(8)} -attr vt d
load net {VEC_LOOP:mux#3.itm(9)} -attr vt d
load netBundle {VEC_LOOP:mux#3.itm} 10 {VEC_LOOP:mux#3.itm(0)} {VEC_LOOP:mux#3.itm(1)} {VEC_LOOP:mux#3.itm(2)} {VEC_LOOP:mux#3.itm(3)} {VEC_LOOP:mux#3.itm(4)} {VEC_LOOP:mux#3.itm(5)} {VEC_LOOP:mux#3.itm(6)} {VEC_LOOP:mux#3.itm(7)} {VEC_LOOP:mux#3.itm(8)} {VEC_LOOP:mux#3.itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1018 -attr oid 1014 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#4.itm(0)} -attr vt d
load net {VEC_LOOP:mux#4.itm(1)} -attr vt d
load net {VEC_LOOP:mux#4.itm(2)} -attr vt d
load net {VEC_LOOP:mux#4.itm(3)} -attr vt d
load net {VEC_LOOP:mux#4.itm(4)} -attr vt d
load net {VEC_LOOP:mux#4.itm(5)} -attr vt d
load net {VEC_LOOP:mux#4.itm(6)} -attr vt d
load net {VEC_LOOP:mux#4.itm(7)} -attr vt d
load net {VEC_LOOP:mux#4.itm(8)} -attr vt d
load net {VEC_LOOP:mux#4.itm(9)} -attr vt d
load netBundle {VEC_LOOP:mux#4.itm} 10 {VEC_LOOP:mux#4.itm(0)} {VEC_LOOP:mux#4.itm(1)} {VEC_LOOP:mux#4.itm(2)} {VEC_LOOP:mux#4.itm(3)} {VEC_LOOP:mux#4.itm(4)} {VEC_LOOP:mux#4.itm(5)} {VEC_LOOP:mux#4.itm(6)} {VEC_LOOP:mux#4.itm(7)} {VEC_LOOP:mux#4.itm(8)} {VEC_LOOP:mux#4.itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1019 -attr oid 1015 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#5.itm(0)} -attr vt d
load net {VEC_LOOP:mux#5.itm(1)} -attr vt d
load net {VEC_LOOP:mux#5.itm(2)} -attr vt d
load net {VEC_LOOP:mux#5.itm(3)} -attr vt d
load net {VEC_LOOP:mux#5.itm(4)} -attr vt d
load net {VEC_LOOP:mux#5.itm(5)} -attr vt d
load net {VEC_LOOP:mux#5.itm(6)} -attr vt d
load net {VEC_LOOP:mux#5.itm(7)} -attr vt d
load net {VEC_LOOP:mux#5.itm(8)} -attr vt d
load net {VEC_LOOP:mux#5.itm(9)} -attr vt d
load net {VEC_LOOP:mux#5.itm(10)} -attr vt d
load net {VEC_LOOP:mux#5.itm(11)} -attr vt d
load net {VEC_LOOP:mux#5.itm(12)} -attr vt d
load net {VEC_LOOP:mux#5.itm(13)} -attr vt d
load net {VEC_LOOP:mux#5.itm(14)} -attr vt d
load net {VEC_LOOP:mux#5.itm(15)} -attr vt d
load net {VEC_LOOP:mux#5.itm(16)} -attr vt d
load net {VEC_LOOP:mux#5.itm(17)} -attr vt d
load net {VEC_LOOP:mux#5.itm(18)} -attr vt d
load net {VEC_LOOP:mux#5.itm(19)} -attr vt d
load net {VEC_LOOP:mux#5.itm(20)} -attr vt d
load net {VEC_LOOP:mux#5.itm(21)} -attr vt d
load net {VEC_LOOP:mux#5.itm(22)} -attr vt d
load net {VEC_LOOP:mux#5.itm(23)} -attr vt d
load net {VEC_LOOP:mux#5.itm(24)} -attr vt d
load net {VEC_LOOP:mux#5.itm(25)} -attr vt d
load net {VEC_LOOP:mux#5.itm(26)} -attr vt d
load net {VEC_LOOP:mux#5.itm(27)} -attr vt d
load net {VEC_LOOP:mux#5.itm(28)} -attr vt d
load net {VEC_LOOP:mux#5.itm(29)} -attr vt d
load net {VEC_LOOP:mux#5.itm(30)} -attr vt d
load net {VEC_LOOP:mux#5.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#5.itm} 32 {VEC_LOOP:mux#5.itm(0)} {VEC_LOOP:mux#5.itm(1)} {VEC_LOOP:mux#5.itm(2)} {VEC_LOOP:mux#5.itm(3)} {VEC_LOOP:mux#5.itm(4)} {VEC_LOOP:mux#5.itm(5)} {VEC_LOOP:mux#5.itm(6)} {VEC_LOOP:mux#5.itm(7)} {VEC_LOOP:mux#5.itm(8)} {VEC_LOOP:mux#5.itm(9)} {VEC_LOOP:mux#5.itm(10)} {VEC_LOOP:mux#5.itm(11)} {VEC_LOOP:mux#5.itm(12)} {VEC_LOOP:mux#5.itm(13)} {VEC_LOOP:mux#5.itm(14)} {VEC_LOOP:mux#5.itm(15)} {VEC_LOOP:mux#5.itm(16)} {VEC_LOOP:mux#5.itm(17)} {VEC_LOOP:mux#5.itm(18)} {VEC_LOOP:mux#5.itm(19)} {VEC_LOOP:mux#5.itm(20)} {VEC_LOOP:mux#5.itm(21)} {VEC_LOOP:mux#5.itm(22)} {VEC_LOOP:mux#5.itm(23)} {VEC_LOOP:mux#5.itm(24)} {VEC_LOOP:mux#5.itm(25)} {VEC_LOOP:mux#5.itm(26)} {VEC_LOOP:mux#5.itm(27)} {VEC_LOOP:mux#5.itm(28)} {VEC_LOOP:mux#5.itm(29)} {VEC_LOOP:mux#5.itm(30)} {VEC_LOOP:mux#5.itm(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1020 -attr oid 1016 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm} 4 {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1021 -attr oid 1017 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:slc(z.out#2)(3-0).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(z.out#2)(3-0).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(z.out#2)(3-0).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(z.out#2)(3-0).itm(3)} -attr vt d
load netBundle {STAGE_LOOP:slc(z.out#2)(3-0).itm} 4 {STAGE_LOOP:slc(z.out#2)(3-0).itm(0)} {STAGE_LOOP:slc(z.out#2)(3-0).itm(1)} {STAGE_LOOP:slc(z.out#2)(3-0).itm(2)} {STAGE_LOOP:slc(z.out#2)(3-0).itm(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1022 -attr oid 1018 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0).itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:COMP_LOOP:k:and.itm} 10 {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1023 -attr oid 1019 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(0)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(1)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(2)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(3)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(4)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(5)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(6)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(7)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(8)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm} 10 {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(0)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(1)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(2)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(3)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(4)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(5)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(6)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(7)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(8)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1024 -attr oid 1020 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {COMP_LOOP:k:exs.itm(0)} -attr vt d
load net {COMP_LOOP:k:exs.itm(1)} -attr vt d
load net {COMP_LOOP:k:exs.itm(2)} -attr vt d
load net {COMP_LOOP:k:exs.itm(3)} -attr vt d
load net {COMP_LOOP:k:exs.itm(4)} -attr vt d
load net {COMP_LOOP:k:exs.itm(5)} -attr vt d
load net {COMP_LOOP:k:exs.itm(6)} -attr vt d
load net {COMP_LOOP:k:exs.itm(7)} -attr vt d
load net {COMP_LOOP:k:exs.itm(8)} -attr vt d
load net {COMP_LOOP:k:exs.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:exs.itm} 10 {COMP_LOOP:k:exs.itm(0)} {COMP_LOOP:k:exs.itm(1)} {COMP_LOOP:k:exs.itm(2)} {COMP_LOOP:k:exs.itm(3)} {COMP_LOOP:k:exs.itm(4)} {COMP_LOOP:k:exs.itm(5)} {COMP_LOOP:k:exs.itm(6)} {COMP_LOOP:k:exs.itm(7)} {COMP_LOOP:k:exs.itm(8)} {COMP_LOOP:k:exs.itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1025 -attr oid 1021 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(0)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(1)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(2)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(3)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(4)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(5)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(6)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(7)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(8)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:COMP_LOOP:k:and#1.itm} 10 {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(0)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(1)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(2)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(3)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(4)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(5)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(6)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(7)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(8)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1026 -attr oid 1022 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:mux.itm(0)} -attr vt d
load net {COMP_LOOP:k:mux.itm(1)} -attr vt d
load net {COMP_LOOP:k:mux.itm(2)} -attr vt d
load net {COMP_LOOP:k:mux.itm(3)} -attr vt d
load net {COMP_LOOP:k:mux.itm(4)} -attr vt d
load net {COMP_LOOP:k:mux.itm(5)} -attr vt d
load net {COMP_LOOP:k:mux.itm(6)} -attr vt d
load net {COMP_LOOP:k:mux.itm(7)} -attr vt d
load net {COMP_LOOP:k:mux.itm(8)} -attr vt d
load net {COMP_LOOP:k:mux.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:mux.itm} 10 {COMP_LOOP:k:mux.itm(0)} {COMP_LOOP:k:mux.itm(1)} {COMP_LOOP:k:mux.itm(2)} {COMP_LOOP:k:mux.itm(3)} {COMP_LOOP:k:mux.itm(4)} {COMP_LOOP:k:mux.itm(5)} {COMP_LOOP:k:mux.itm(6)} {COMP_LOOP:k:mux.itm(7)} {COMP_LOOP:k:mux.itm(8)} {COMP_LOOP:k:mux.itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1027 -attr oid 1023 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {VEC_LOOP:acc#1.itm(0)} -attr vt d
load net {VEC_LOOP:acc#1.itm(1)} -attr vt d
load net {VEC_LOOP:acc#1.itm(2)} -attr vt d
load net {VEC_LOOP:acc#1.itm(3)} -attr vt d
load net {VEC_LOOP:acc#1.itm(4)} -attr vt d
load net {VEC_LOOP:acc#1.itm(5)} -attr vt d
load net {VEC_LOOP:acc#1.itm(6)} -attr vt d
load net {VEC_LOOP:acc#1.itm(7)} -attr vt d
load net {VEC_LOOP:acc#1.itm(8)} -attr vt d
load net {VEC_LOOP:acc#1.itm(9)} -attr vt d
load netBundle {VEC_LOOP:acc#1.itm} 10 {VEC_LOOP:acc#1.itm(0)} {VEC_LOOP:acc#1.itm(1)} {VEC_LOOP:acc#1.itm(2)} {VEC_LOOP:acc#1.itm(3)} {VEC_LOOP:acc#1.itm(4)} {VEC_LOOP:acc#1.itm(5)} {VEC_LOOP:acc#1.itm(6)} {VEC_LOOP:acc#1.itm(7)} {VEC_LOOP:acc#1.itm(8)} {VEC_LOOP:acc#1.itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1028 -attr oid 1024 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(0)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(1)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(2)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(3)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(4)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(5)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(6)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(7)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(8)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(9)} -attr vt d
load netBundle {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm} 10 {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(0)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(1)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(2)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(3)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(4)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(5)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(6)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(7)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(8)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1029 -attr oid 1025 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {COMP_LOOP:k:exs#1.itm(0)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(1)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(2)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(3)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(4)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(5)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(6)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(7)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(8)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:exs#1.itm} 10 {COMP_LOOP:k:exs#1.itm(0)} {COMP_LOOP:k:exs#1.itm(1)} {COMP_LOOP:k:exs#1.itm(2)} {COMP_LOOP:k:exs#1.itm(3)} {COMP_LOOP:k:exs#1.itm(4)} {COMP_LOOP:k:exs#1.itm(5)} {COMP_LOOP:k:exs#1.itm(6)} {COMP_LOOP:k:exs#1.itm(7)} {COMP_LOOP:k:exs#1.itm(8)} {COMP_LOOP:k:exs#1.itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1030 -attr oid 1026 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:acc.itm(0)} -attr vt d
load net {VEC_LOOP:acc.itm(1)} -attr vt d
load net {VEC_LOOP:acc.itm(2)} -attr vt d
load net {VEC_LOOP:acc.itm(3)} -attr vt d
load net {VEC_LOOP:acc.itm(4)} -attr vt d
load net {VEC_LOOP:acc.itm(5)} -attr vt d
load net {VEC_LOOP:acc.itm(6)} -attr vt d
load net {VEC_LOOP:acc.itm(7)} -attr vt d
load net {VEC_LOOP:acc.itm(8)} -attr vt d
load net {VEC_LOOP:acc.itm(9)} -attr vt d
load netBundle {VEC_LOOP:acc.itm} 10 {VEC_LOOP:acc.itm(0)} {VEC_LOOP:acc.itm(1)} {VEC_LOOP:acc.itm(2)} {VEC_LOOP:acc.itm(3)} {VEC_LOOP:acc.itm(4)} {VEC_LOOP:acc.itm(5)} {VEC_LOOP:acc.itm(6)} {VEC_LOOP:acc.itm(7)} {VEC_LOOP:acc.itm(8)} {VEC_LOOP:acc.itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1031 -attr oid 1027 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm} 10 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1032 -attr oid 1028 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:i:conc#1.itm(0)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(1)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(2)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(3)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(4)} -attr vt d
load netBundle {STAGE_LOOP:i:conc#1.itm} 5 {STAGE_LOOP:i:conc#1.itm(0)} {STAGE_LOOP:i:conc#1.itm(1)} {STAGE_LOOP:i:conc#1.itm(2)} {STAGE_LOOP:i:conc#1.itm(3)} {STAGE_LOOP:i:conc#1.itm(4)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1033 -attr oid 1029 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(0)} -attr vt d
load net {STAGE_LOOP:i:not.itm(1)} -attr vt d
load net {STAGE_LOOP:i:not.itm(2)} -attr vt d
load net {STAGE_LOOP:i:not.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:not.itm} 4 {STAGE_LOOP:i:not.itm(0)} {STAGE_LOOP:i:not.itm(1)} {STAGE_LOOP:i:not.itm(2)} {STAGE_LOOP:i:not.itm(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1034 -attr oid 1030 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm} 4 {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(0)} {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(1)} {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(2)} {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1035 -attr oid 1031 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0)#1.itm}
load net {STAGE_LOOP:slc(z.out)(9-0).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(6)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(7)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(8)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(z.out)(9-0).itm} 10 {STAGE_LOOP:slc(z.out)(9-0).itm(0)} {STAGE_LOOP:slc(z.out)(9-0).itm(1)} {STAGE_LOOP:slc(z.out)(9-0).itm(2)} {STAGE_LOOP:slc(z.out)(9-0).itm(3)} {STAGE_LOOP:slc(z.out)(9-0).itm(4)} {STAGE_LOOP:slc(z.out)(9-0).itm(5)} {STAGE_LOOP:slc(z.out)(9-0).itm(6)} {STAGE_LOOP:slc(z.out)(9-0).itm(7)} {STAGE_LOOP:slc(z.out)(9-0).itm(8)} {STAGE_LOOP:slc(z.out)(9-0).itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1036 -attr oid 1032 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(0)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(1)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(2)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(3)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(4)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(5)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(6)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(7)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(8)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(9)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(10)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(11)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(12)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(13)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(14)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(15)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(16)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(17)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(18)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(19)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(20)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(21)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(22)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(23)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(24)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(25)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(26)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(27)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(28)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(29)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(30)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm} 32 {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(0)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(1)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(2)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(3)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(4)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(5)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(6)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(7)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(8)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(9)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(10)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(11)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(12)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(13)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(14)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(15)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(16)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(17)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(18)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(19)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(20)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(21)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(22)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(23)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(24)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(25)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(26)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(27)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(28)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(29)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(30)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1037 -attr oid 1033 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(0)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(1)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(2)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(3)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(4)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(5)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(6)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(7)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(8)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(9)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(10)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(11)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(12)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(13)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(14)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(15)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(16)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(17)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(18)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(19)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(20)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(21)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(22)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(23)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(24)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(25)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(26)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(27)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(28)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(29)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(30)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm} 32 {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(0)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(1)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(2)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(3)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(4)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(5)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(6)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(7)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(8)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(9)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(10)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(11)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(12)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(13)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(14)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(15)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(16)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(17)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(18)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(19)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(20)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(21)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(22)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(23)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(24)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(25)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(26)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(27)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(28)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(29)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(30)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1038 -attr oid 1034 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm} 32 {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(0)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(1)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(2)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(3)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(4)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(5)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(6)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(7)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(8)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(9)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(10)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(11)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(12)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(13)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(14)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(15)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(16)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(17)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(18)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(19)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(20)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(21)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(22)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(23)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(24)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(25)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(26)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(27)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(28)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(29)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(30)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1039 -attr oid 1035 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {VEC_LOOP:acc#8.itm(0)} -attr vt d
load net {VEC_LOOP:acc#8.itm(1)} -attr vt d
load net {VEC_LOOP:acc#8.itm(2)} -attr vt d
load net {VEC_LOOP:acc#8.itm(3)} -attr vt d
load net {VEC_LOOP:acc#8.itm(4)} -attr vt d
load net {VEC_LOOP:acc#8.itm(5)} -attr vt d
load net {VEC_LOOP:acc#8.itm(6)} -attr vt d
load net {VEC_LOOP:acc#8.itm(7)} -attr vt d
load net {VEC_LOOP:acc#8.itm(8)} -attr vt d
load net {VEC_LOOP:acc#8.itm(9)} -attr vt d
load net {VEC_LOOP:acc#8.itm(10)} -attr vt d
load net {VEC_LOOP:acc#8.itm(11)} -attr vt d
load net {VEC_LOOP:acc#8.itm(12)} -attr vt d
load net {VEC_LOOP:acc#8.itm(13)} -attr vt d
load net {VEC_LOOP:acc#8.itm(14)} -attr vt d
load net {VEC_LOOP:acc#8.itm(15)} -attr vt d
load net {VEC_LOOP:acc#8.itm(16)} -attr vt d
load net {VEC_LOOP:acc#8.itm(17)} -attr vt d
load net {VEC_LOOP:acc#8.itm(18)} -attr vt d
load net {VEC_LOOP:acc#8.itm(19)} -attr vt d
load net {VEC_LOOP:acc#8.itm(20)} -attr vt d
load net {VEC_LOOP:acc#8.itm(21)} -attr vt d
load net {VEC_LOOP:acc#8.itm(22)} -attr vt d
load net {VEC_LOOP:acc#8.itm(23)} -attr vt d
load net {VEC_LOOP:acc#8.itm(24)} -attr vt d
load net {VEC_LOOP:acc#8.itm(25)} -attr vt d
load net {VEC_LOOP:acc#8.itm(26)} -attr vt d
load net {VEC_LOOP:acc#8.itm(27)} -attr vt d
load net {VEC_LOOP:acc#8.itm(28)} -attr vt d
load net {VEC_LOOP:acc#8.itm(29)} -attr vt d
load net {VEC_LOOP:acc#8.itm(30)} -attr vt d
load net {VEC_LOOP:acc#8.itm(31)} -attr vt d
load netBundle {VEC_LOOP:acc#8.itm} 32 {VEC_LOOP:acc#8.itm(0)} {VEC_LOOP:acc#8.itm(1)} {VEC_LOOP:acc#8.itm(2)} {VEC_LOOP:acc#8.itm(3)} {VEC_LOOP:acc#8.itm(4)} {VEC_LOOP:acc#8.itm(5)} {VEC_LOOP:acc#8.itm(6)} {VEC_LOOP:acc#8.itm(7)} {VEC_LOOP:acc#8.itm(8)} {VEC_LOOP:acc#8.itm(9)} {VEC_LOOP:acc#8.itm(10)} {VEC_LOOP:acc#8.itm(11)} {VEC_LOOP:acc#8.itm(12)} {VEC_LOOP:acc#8.itm(13)} {VEC_LOOP:acc#8.itm(14)} {VEC_LOOP:acc#8.itm(15)} {VEC_LOOP:acc#8.itm(16)} {VEC_LOOP:acc#8.itm(17)} {VEC_LOOP:acc#8.itm(18)} {VEC_LOOP:acc#8.itm(19)} {VEC_LOOP:acc#8.itm(20)} {VEC_LOOP:acc#8.itm(21)} {VEC_LOOP:acc#8.itm(22)} {VEC_LOOP:acc#8.itm(23)} {VEC_LOOP:acc#8.itm(24)} {VEC_LOOP:acc#8.itm(25)} {VEC_LOOP:acc#8.itm(26)} {VEC_LOOP:acc#8.itm(27)} {VEC_LOOP:acc#8.itm(28)} {VEC_LOOP:acc#8.itm(29)} {VEC_LOOP:acc#8.itm(30)} {VEC_LOOP:acc#8.itm(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1040 -attr oid 1036 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {factor2:not.itm(0)} -attr vt d
load net {factor2:not.itm(1)} -attr vt d
load net {factor2:not.itm(2)} -attr vt d
load net {factor2:not.itm(3)} -attr vt d
load net {factor2:not.itm(4)} -attr vt d
load net {factor2:not.itm(5)} -attr vt d
load net {factor2:not.itm(6)} -attr vt d
load net {factor2:not.itm(7)} -attr vt d
load net {factor2:not.itm(8)} -attr vt d
load net {factor2:not.itm(9)} -attr vt d
load net {factor2:not.itm(10)} -attr vt d
load net {factor2:not.itm(11)} -attr vt d
load net {factor2:not.itm(12)} -attr vt d
load net {factor2:not.itm(13)} -attr vt d
load net {factor2:not.itm(14)} -attr vt d
load net {factor2:not.itm(15)} -attr vt d
load net {factor2:not.itm(16)} -attr vt d
load net {factor2:not.itm(17)} -attr vt d
load net {factor2:not.itm(18)} -attr vt d
load net {factor2:not.itm(19)} -attr vt d
load net {factor2:not.itm(20)} -attr vt d
load net {factor2:not.itm(21)} -attr vt d
load net {factor2:not.itm(22)} -attr vt d
load net {factor2:not.itm(23)} -attr vt d
load net {factor2:not.itm(24)} -attr vt d
load net {factor2:not.itm(25)} -attr vt d
load net {factor2:not.itm(26)} -attr vt d
load net {factor2:not.itm(27)} -attr vt d
load net {factor2:not.itm(28)} -attr vt d
load net {factor2:not.itm(29)} -attr vt d
load net {factor2:not.itm(30)} -attr vt d
load net {factor2:not.itm(31)} -attr vt d
load netBundle {factor2:not.itm} 32 {factor2:not.itm(0)} {factor2:not.itm(1)} {factor2:not.itm(2)} {factor2:not.itm(3)} {factor2:not.itm(4)} {factor2:not.itm(5)} {factor2:not.itm(6)} {factor2:not.itm(7)} {factor2:not.itm(8)} {factor2:not.itm(9)} {factor2:not.itm(10)} {factor2:not.itm(11)} {factor2:not.itm(12)} {factor2:not.itm(13)} {factor2:not.itm(14)} {factor2:not.itm(15)} {factor2:not.itm(16)} {factor2:not.itm(17)} {factor2:not.itm(18)} {factor2:not.itm(19)} {factor2:not.itm(20)} {factor2:not.itm(21)} {factor2:not.itm(22)} {factor2:not.itm(23)} {factor2:not.itm(24)} {factor2:not.itm(25)} {factor2:not.itm(26)} {factor2:not.itm(27)} {factor2:not.itm(28)} {factor2:not.itm(29)} {factor2:not.itm(30)} {factor2:not.itm(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1041 -attr oid 1037 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm} 32 {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(0)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(1)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(2)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(3)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(4)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(5)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(6)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(7)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(8)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(9)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(10)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(11)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(12)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(13)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(14)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(15)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(16)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(17)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(18)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(19)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(20)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(21)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(22)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(23)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(24)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(25)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(26)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(27)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(28)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(29)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(30)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1042 -attr oid 1038 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {VEC_LOOP:acc#5.itm(0)} -attr vt d
load net {VEC_LOOP:acc#5.itm(1)} -attr vt d
load net {VEC_LOOP:acc#5.itm(2)} -attr vt d
load net {VEC_LOOP:acc#5.itm(3)} -attr vt d
load net {VEC_LOOP:acc#5.itm(4)} -attr vt d
load net {VEC_LOOP:acc#5.itm(5)} -attr vt d
load net {VEC_LOOP:acc#5.itm(6)} -attr vt d
load net {VEC_LOOP:acc#5.itm(7)} -attr vt d
load net {VEC_LOOP:acc#5.itm(8)} -attr vt d
load net {VEC_LOOP:acc#5.itm(9)} -attr vt d
load net {VEC_LOOP:acc#5.itm(10)} -attr vt d
load net {VEC_LOOP:acc#5.itm(11)} -attr vt d
load net {VEC_LOOP:acc#5.itm(12)} -attr vt d
load net {VEC_LOOP:acc#5.itm(13)} -attr vt d
load net {VEC_LOOP:acc#5.itm(14)} -attr vt d
load net {VEC_LOOP:acc#5.itm(15)} -attr vt d
load net {VEC_LOOP:acc#5.itm(16)} -attr vt d
load net {VEC_LOOP:acc#5.itm(17)} -attr vt d
load net {VEC_LOOP:acc#5.itm(18)} -attr vt d
load net {VEC_LOOP:acc#5.itm(19)} -attr vt d
load net {VEC_LOOP:acc#5.itm(20)} -attr vt d
load net {VEC_LOOP:acc#5.itm(21)} -attr vt d
load net {VEC_LOOP:acc#5.itm(22)} -attr vt d
load net {VEC_LOOP:acc#5.itm(23)} -attr vt d
load net {VEC_LOOP:acc#5.itm(24)} -attr vt d
load net {VEC_LOOP:acc#5.itm(25)} -attr vt d
load net {VEC_LOOP:acc#5.itm(26)} -attr vt d
load net {VEC_LOOP:acc#5.itm(27)} -attr vt d
load net {VEC_LOOP:acc#5.itm(28)} -attr vt d
load net {VEC_LOOP:acc#5.itm(29)} -attr vt d
load net {VEC_LOOP:acc#5.itm(30)} -attr vt d
load net {VEC_LOOP:acc#5.itm(31)} -attr vt d
load netBundle {VEC_LOOP:acc#5.itm} 32 {VEC_LOOP:acc#5.itm(0)} {VEC_LOOP:acc#5.itm(1)} {VEC_LOOP:acc#5.itm(2)} {VEC_LOOP:acc#5.itm(3)} {VEC_LOOP:acc#5.itm(4)} {VEC_LOOP:acc#5.itm(5)} {VEC_LOOP:acc#5.itm(6)} {VEC_LOOP:acc#5.itm(7)} {VEC_LOOP:acc#5.itm(8)} {VEC_LOOP:acc#5.itm(9)} {VEC_LOOP:acc#5.itm(10)} {VEC_LOOP:acc#5.itm(11)} {VEC_LOOP:acc#5.itm(12)} {VEC_LOOP:acc#5.itm(13)} {VEC_LOOP:acc#5.itm(14)} {VEC_LOOP:acc#5.itm(15)} {VEC_LOOP:acc#5.itm(16)} {VEC_LOOP:acc#5.itm(17)} {VEC_LOOP:acc#5.itm(18)} {VEC_LOOP:acc#5.itm(19)} {VEC_LOOP:acc#5.itm(20)} {VEC_LOOP:acc#5.itm(21)} {VEC_LOOP:acc#5.itm(22)} {VEC_LOOP:acc#5.itm(23)} {VEC_LOOP:acc#5.itm(24)} {VEC_LOOP:acc#5.itm(25)} {VEC_LOOP:acc#5.itm(26)} {VEC_LOOP:acc#5.itm(27)} {VEC_LOOP:acc#5.itm(28)} {VEC_LOOP:acc#5.itm(29)} {VEC_LOOP:acc#5.itm(30)} {VEC_LOOP:acc#5.itm(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1043 -attr oid 1039 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm} 32 {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(0)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(1)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(2)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(3)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(4)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(5)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(6)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(7)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(8)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(9)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(10)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(11)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(12)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(13)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(14)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(15)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(16)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(17)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(18)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(19)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(20)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(21)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(22)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(23)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(24)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(25)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(26)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(27)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(28)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(29)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(30)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1044 -attr oid 1040 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {STAGE_LOOP:mux#3.itm(0)} -attr vt d
load net {STAGE_LOOP:mux#3.itm(1)} -attr vt d
load net {STAGE_LOOP:mux#3.itm(2)} -attr vt d
load net {STAGE_LOOP:mux#3.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:mux#3.itm} 4 {STAGE_LOOP:mux#3.itm(0)} {STAGE_LOOP:mux#3.itm(1)} {STAGE_LOOP:mux#3.itm(2)} {STAGE_LOOP:mux#3.itm(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1045 -attr oid 1041 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:acc.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:acc.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:acc.itm(3)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:acc.itm} 4 {COMP_LOOP:twiddle_f:acc.itm(0)} {COMP_LOOP:twiddle_f:acc.itm(1)} {COMP_LOOP:twiddle_f:acc.itm(2)} {COMP_LOOP:twiddle_f:acc.itm(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1046 -attr oid 1042 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {STAGE_LOOP:i:not#1.itm(0)} -attr vt d
load net {STAGE_LOOP:i:not#1.itm(1)} -attr vt d
load net {STAGE_LOOP:i:not#1.itm(2)} -attr vt d
load net {STAGE_LOOP:i:not#1.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:not#1.itm} 4 {STAGE_LOOP:i:not#1.itm(0)} {STAGE_LOOP:i:not#1.itm(1)} {STAGE_LOOP:i:not#1.itm(2)} {STAGE_LOOP:i:not#1.itm(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1047 -attr oid 1043 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {VEC_LOOP:mux.itm(0)} -attr vt d
load net {VEC_LOOP:mux.itm(1)} -attr vt d
load net {VEC_LOOP:mux.itm(2)} -attr vt d
load net {VEC_LOOP:mux.itm(3)} -attr vt d
load net {VEC_LOOP:mux.itm(4)} -attr vt d
load net {VEC_LOOP:mux.itm(5)} -attr vt d
load net {VEC_LOOP:mux.itm(6)} -attr vt d
load net {VEC_LOOP:mux.itm(7)} -attr vt d
load net {VEC_LOOP:mux.itm(8)} -attr vt d
load net {VEC_LOOP:mux.itm(9)} -attr vt d
load net {VEC_LOOP:mux.itm(10)} -attr vt d
load netBundle {VEC_LOOP:mux.itm} 11 {VEC_LOOP:mux.itm(0)} {VEC_LOOP:mux.itm(1)} {VEC_LOOP:mux.itm(2)} {VEC_LOOP:mux.itm(3)} {VEC_LOOP:mux.itm(4)} {VEC_LOOP:mux.itm(5)} {VEC_LOOP:mux.itm(6)} {VEC_LOOP:mux.itm(7)} {VEC_LOOP:mux.itm(8)} {VEC_LOOP:mux.itm(9)} {VEC_LOOP:mux.itm(10)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1048 -attr oid 1044 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load net {conc.itm(5)} -attr vt d
load net {conc.itm(6)} -attr vt d
load net {conc.itm(7)} -attr vt d
load net {conc.itm(8)} -attr vt d
load net {conc.itm(9)} -attr vt d
load net {conc.itm(10)} -attr vt d
load netBundle {conc.itm} 11 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} {conc.itm(5)} {conc.itm(6)} {conc.itm(7)} {conc.itm(8)} {conc.itm(9)} {conc.itm(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:mux#14.itm(0)} -attr vt d
load net {VEC_LOOP:mux#14.itm(1)} -attr vt d
load net {VEC_LOOP:mux#14.itm(2)} -attr vt d
load net {VEC_LOOP:mux#14.itm(3)} -attr vt d
load net {VEC_LOOP:mux#14.itm(4)} -attr vt d
load net {VEC_LOOP:mux#14.itm(5)} -attr vt d
load net {VEC_LOOP:mux#14.itm(6)} -attr vt d
load net {VEC_LOOP:mux#14.itm(7)} -attr vt d
load net {VEC_LOOP:mux#14.itm(8)} -attr vt d
load net {VEC_LOOP:mux#14.itm(9)} -attr vt d
load net {VEC_LOOP:mux#14.itm(10)} -attr vt d
load netBundle {VEC_LOOP:mux#14.itm} 11 {VEC_LOOP:mux#14.itm(0)} {VEC_LOOP:mux#14.itm(1)} {VEC_LOOP:mux#14.itm(2)} {VEC_LOOP:mux#14.itm(3)} {VEC_LOOP:mux#14.itm(4)} {VEC_LOOP:mux#14.itm(5)} {VEC_LOOP:mux#14.itm(6)} {VEC_LOOP:mux#14.itm(7)} {VEC_LOOP:mux#14.itm(8)} {VEC_LOOP:mux#14.itm(9)} {VEC_LOOP:mux#14.itm(10)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1049 -attr oid 1045 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {COMP_LOOP:conc.itm(0)} -attr vt d
load net {COMP_LOOP:conc.itm(1)} -attr vt d
load net {COMP_LOOP:conc.itm(2)} -attr vt d
load net {COMP_LOOP:conc.itm(3)} -attr vt d
load net {COMP_LOOP:conc.itm(4)} -attr vt d
load net {COMP_LOOP:conc.itm(5)} -attr vt d
load net {COMP_LOOP:conc.itm(6)} -attr vt d
load net {COMP_LOOP:conc.itm(7)} -attr vt d
load net {COMP_LOOP:conc.itm(8)} -attr vt d
load net {COMP_LOOP:conc.itm(9)} -attr vt d
load net {COMP_LOOP:conc.itm(10)} -attr vt d
load netBundle {COMP_LOOP:conc.itm} 11 {COMP_LOOP:conc.itm(0)} {COMP_LOOP:conc.itm(1)} {COMP_LOOP:conc.itm(2)} {COMP_LOOP:conc.itm(3)} {COMP_LOOP:conc.itm(4)} {COMP_LOOP:conc.itm(5)} {COMP_LOOP:conc.itm(6)} {COMP_LOOP:conc.itm(7)} {COMP_LOOP:conc.itm(8)} {COMP_LOOP:conc.itm(9)} {COMP_LOOP:conc.itm(10)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1050 -attr oid 1046 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(0)} -attr vt d
load net {COMP_LOOP:not#3.itm(1)} -attr vt d
load net {COMP_LOOP:not#3.itm(2)} -attr vt d
load net {COMP_LOOP:not#3.itm(3)} -attr vt d
load net {COMP_LOOP:not#3.itm(4)} -attr vt d
load net {COMP_LOOP:not#3.itm(5)} -attr vt d
load net {COMP_LOOP:not#3.itm(6)} -attr vt d
load net {COMP_LOOP:not#3.itm(7)} -attr vt d
load net {COMP_LOOP:not#3.itm(8)} -attr vt d
load net {COMP_LOOP:not#3.itm(9)} -attr vt d
load netBundle {COMP_LOOP:not#3.itm} 10 {COMP_LOOP:not#3.itm(0)} {COMP_LOOP:not#3.itm(1)} {COMP_LOOP:not#3.itm(2)} {COMP_LOOP:not#3.itm(3)} {COMP_LOOP:not#3.itm(4)} {COMP_LOOP:not#3.itm(5)} {COMP_LOOP:not#3.itm(6)} {COMP_LOOP:not#3.itm(7)} {COMP_LOOP:not#3.itm(8)} {COMP_LOOP:not#3.itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1051 -attr oid 1047 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm} 10 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1052 -attr oid 1048 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:mux#1.itm(0)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(1)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(2)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(3)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(4)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(5)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(6)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(7)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(8)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(9)} -attr vt d
load netBundle {STAGE_LOOP:mux#1.itm} 10 {STAGE_LOOP:mux#1.itm(0)} {STAGE_LOOP:mux#1.itm(1)} {STAGE_LOOP:mux#1.itm(2)} {STAGE_LOOP:mux#1.itm(3)} {STAGE_LOOP:mux#1.itm(4)} {STAGE_LOOP:mux#1.itm(5)} {STAGE_LOOP:mux#1.itm(6)} {STAGE_LOOP:mux#1.itm(7)} {STAGE_LOOP:mux#1.itm(8)} {STAGE_LOOP:mux#1.itm(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1053 -attr oid 1049 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {conc#1.itm(0)} -attr vt d
load net {conc#1.itm(1)} -attr vt d
load net {conc#1.itm(2)} -attr vt d
load net {conc#1.itm(3)} -attr vt d
load net {conc#1.itm(4)} -attr vt d
load net {conc#1.itm(5)} -attr vt d
load net {conc#1.itm(6)} -attr vt d
load net {conc#1.itm(7)} -attr vt d
load net {conc#1.itm(8)} -attr vt d
load net {conc#1.itm(9)} -attr vt d
load netBundle {conc#1.itm} 10 {conc#1.itm(0)} {conc#1.itm(1)} {conc#1.itm(2)} {conc#1.itm(3)} {conc#1.itm(4)} {conc#1.itm(5)} {conc#1.itm(6)} {conc#1.itm(7)} {conc#1.itm(8)} {conc#1.itm(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {STAGE_LOOP:STAGE_LOOP:conc.itm(0)} -attr vt d
load net {STAGE_LOOP:STAGE_LOOP:conc.itm(1)} -attr vt d
load netBundle {STAGE_LOOP:STAGE_LOOP:conc.itm} 2 {STAGE_LOOP:STAGE_LOOP:conc.itm(0)} {STAGE_LOOP:STAGE_LOOP:conc.itm(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1054 -attr oid 1050 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:STAGE_LOOP:conc.itm}
load net {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1055 -attr oid 1051 -attr vt d
load net {clk} -port {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1056 -attr oid 1052 -attr vt d
load net {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1057 -attr oid 1053 -attr vt d
load net {rst} -port {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1058 -attr oid 1054 -attr vt d
load net {run:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1059 -attr oid 1055 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1060 -attr oid 1056 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1061 -attr oid 1057 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1062 -attr oid 1058 -attr vt d
load net {vec:rsc.m_wstate(0)} -attr vt d
load net {vec:rsc.m_wstate(1)} -attr vt d
load net {vec:rsc.m_wstate(2)} -attr vt d
load netBundle {vec:rsc.m_wstate} 3 {vec:rsc.m_wstate(0)} {vec:rsc.m_wstate(1)} {vec:rsc.m_wstate(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1063 -attr oid 1059 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(0)} -port {vec:rsc.m_wstate(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(1)} -port {vec:rsc.m_wstate(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(2)} -port {vec:rsc.m_wstate(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.m_wstate}
load net {vec:rsc.m_wCaughtUp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1064 -attr oid 1060 -attr vt d
load net {vec:rsc.m_wCaughtUp} -port {vec:rsc.m_wCaughtUp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1065 -attr oid 1061 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.m_wCaughtUp}
load net {vec:rsc.RREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1066 -attr oid 1062 -attr vt d
load net {vec:rsc.RREADY} -port {vec:rsc.RREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1067 -attr oid 1063 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RREADY}
load net {vec:rsc.RVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1068 -attr oid 1064 -attr vt d
load net {vec:rsc.RVALID} -port {vec:rsc.RVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1069 -attr oid 1065 -attr vt d
load net {vec:rsc.RUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1070 -attr oid 1066 -attr vt d
load net {vec:rsc.RUSER} -port {vec:rsc.RUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1071 -attr oid 1067 -attr vt d
load net {vec:rsc.RLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1072 -attr oid 1068 -attr vt d
load net {vec:rsc.RLAST} -port {vec:rsc.RLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1073 -attr oid 1069 -attr vt d
load net {vec:rsc.RRESP(0)} -attr vt d
load net {vec:rsc.RRESP(1)} -attr vt d
load netBundle {vec:rsc.RRESP} 2 {vec:rsc.RRESP(0)} {vec:rsc.RRESP(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1074 -attr oid 1070 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RRESP}
load net {vec:rsc.RRESP(0)} -port {vec:rsc.RRESP(0)} -attr vt d
load net {vec:rsc.RRESP(1)} -port {vec:rsc.RRESP(1)} -attr vt d
load netBundle {vec:rsc.RRESP} 2 {vec:rsc.RRESP(0)} {vec:rsc.RRESP(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1075 -attr oid 1071 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -attr vt d
load net {vec:rsc.RDATA(1)} -attr vt d
load net {vec:rsc.RDATA(2)} -attr vt d
load net {vec:rsc.RDATA(3)} -attr vt d
load net {vec:rsc.RDATA(4)} -attr vt d
load net {vec:rsc.RDATA(5)} -attr vt d
load net {vec:rsc.RDATA(6)} -attr vt d
load net {vec:rsc.RDATA(7)} -attr vt d
load net {vec:rsc.RDATA(8)} -attr vt d
load net {vec:rsc.RDATA(9)} -attr vt d
load net {vec:rsc.RDATA(10)} -attr vt d
load net {vec:rsc.RDATA(11)} -attr vt d
load net {vec:rsc.RDATA(12)} -attr vt d
load net {vec:rsc.RDATA(13)} -attr vt d
load net {vec:rsc.RDATA(14)} -attr vt d
load net {vec:rsc.RDATA(15)} -attr vt d
load net {vec:rsc.RDATA(16)} -attr vt d
load net {vec:rsc.RDATA(17)} -attr vt d
load net {vec:rsc.RDATA(18)} -attr vt d
load net {vec:rsc.RDATA(19)} -attr vt d
load net {vec:rsc.RDATA(20)} -attr vt d
load net {vec:rsc.RDATA(21)} -attr vt d
load net {vec:rsc.RDATA(22)} -attr vt d
load net {vec:rsc.RDATA(23)} -attr vt d
load net {vec:rsc.RDATA(24)} -attr vt d
load net {vec:rsc.RDATA(25)} -attr vt d
load net {vec:rsc.RDATA(26)} -attr vt d
load net {vec:rsc.RDATA(27)} -attr vt d
load net {vec:rsc.RDATA(28)} -attr vt d
load net {vec:rsc.RDATA(29)} -attr vt d
load net {vec:rsc.RDATA(30)} -attr vt d
load net {vec:rsc.RDATA(31)} -attr vt d
load netBundle {vec:rsc.RDATA} 32 {vec:rsc.RDATA(0)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1076 -attr oid 1072 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(0)} -port {vec:rsc.RDATA(0)} -attr vt d
load net {vec:rsc.RDATA(1)} -port {vec:rsc.RDATA(1)} -attr vt d
load net {vec:rsc.RDATA(2)} -port {vec:rsc.RDATA(2)} -attr vt d
load net {vec:rsc.RDATA(3)} -port {vec:rsc.RDATA(3)} -attr vt d
load net {vec:rsc.RDATA(4)} -port {vec:rsc.RDATA(4)} -attr vt d
load net {vec:rsc.RDATA(5)} -port {vec:rsc.RDATA(5)} -attr vt d
load net {vec:rsc.RDATA(6)} -port {vec:rsc.RDATA(6)} -attr vt d
load net {vec:rsc.RDATA(7)} -port {vec:rsc.RDATA(7)} -attr vt d
load net {vec:rsc.RDATA(8)} -port {vec:rsc.RDATA(8)} -attr vt d
load net {vec:rsc.RDATA(9)} -port {vec:rsc.RDATA(9)} -attr vt d
load net {vec:rsc.RDATA(10)} -port {vec:rsc.RDATA(10)} -attr vt d
load net {vec:rsc.RDATA(11)} -port {vec:rsc.RDATA(11)} -attr vt d
load net {vec:rsc.RDATA(12)} -port {vec:rsc.RDATA(12)} -attr vt d
load net {vec:rsc.RDATA(13)} -port {vec:rsc.RDATA(13)} -attr vt d
load net {vec:rsc.RDATA(14)} -port {vec:rsc.RDATA(14)} -attr vt d
load net {vec:rsc.RDATA(15)} -port {vec:rsc.RDATA(15)} -attr vt d
load net {vec:rsc.RDATA(16)} -port {vec:rsc.RDATA(16)} -attr vt d
load net {vec:rsc.RDATA(17)} -port {vec:rsc.RDATA(17)} -attr vt d
load net {vec:rsc.RDATA(18)} -port {vec:rsc.RDATA(18)} -attr vt d
load net {vec:rsc.RDATA(19)} -port {vec:rsc.RDATA(19)} -attr vt d
load net {vec:rsc.RDATA(20)} -port {vec:rsc.RDATA(20)} -attr vt d
load net {vec:rsc.RDATA(21)} -port {vec:rsc.RDATA(21)} -attr vt d
load net {vec:rsc.RDATA(22)} -port {vec:rsc.RDATA(22)} -attr vt d
load net {vec:rsc.RDATA(23)} -port {vec:rsc.RDATA(23)} -attr vt d
load net {vec:rsc.RDATA(24)} -port {vec:rsc.RDATA(24)} -attr vt d
load net {vec:rsc.RDATA(25)} -port {vec:rsc.RDATA(25)} -attr vt d
load net {vec:rsc.RDATA(26)} -port {vec:rsc.RDATA(26)} -attr vt d
load net {vec:rsc.RDATA(27)} -port {vec:rsc.RDATA(27)} -attr vt d
load net {vec:rsc.RDATA(28)} -port {vec:rsc.RDATA(28)} -attr vt d
load net {vec:rsc.RDATA(29)} -port {vec:rsc.RDATA(29)} -attr vt d
load net {vec:rsc.RDATA(30)} -port {vec:rsc.RDATA(30)} -attr vt d
load net {vec:rsc.RDATA(31)} -port {vec:rsc.RDATA(31)} -attr vt d
load netBundle {vec:rsc.RDATA} 32 {vec:rsc.RDATA(0)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1077 -attr oid 1073 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1078 -attr oid 1074 -attr vt d
load net {vec:rsc.RID} -port {vec:rsc.RID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1079 -attr oid 1075 -attr vt d
load net {vec:rsc.ARREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1080 -attr oid 1076 -attr vt d
load net {vec:rsc.ARREADY} -port {vec:rsc.ARREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1081 -attr oid 1077 -attr vt d
load net {vec:rsc.ARVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1082 -attr oid 1078 -attr vt d
load net {vec:rsc.ARVALID} -port {vec:rsc.ARVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1083 -attr oid 1079 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARVALID}
load net {vec:rsc.ARUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1084 -attr oid 1080 -attr vt d
load net {vec:rsc.ARUSER} -port {vec:rsc.ARUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1085 -attr oid 1081 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARUSER}
load net {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1086 -attr oid 1082 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(0)} -port {vec:rsc.ARREGION(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(1)} -port {vec:rsc.ARREGION(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(2)} -port {vec:rsc.ARREGION(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(3)} -port {vec:rsc.ARREGION(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1087 -attr oid 1083 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(0)} -port {vec:rsc.ARQOS(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(1)} -port {vec:rsc.ARQOS(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(2)} -port {vec:rsc.ARQOS(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(3)} -port {vec:rsc.ARQOS(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1088 -attr oid 1084 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(0)} -port {vec:rsc.ARPROT(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(1)} -port {vec:rsc.ARPROT(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(2)} -port {vec:rsc.ARPROT(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1089 -attr oid 1085 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(0)} -port {vec:rsc.ARCACHE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(1)} -port {vec:rsc.ARCACHE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(2)} -port {vec:rsc.ARCACHE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(3)} -port {vec:rsc.ARCACHE(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1090 -attr oid 1086 -attr vt d
load net {vec:rsc.ARLOCK} -port {vec:rsc.ARLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1091 -attr oid 1087 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLOCK}
load net {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1092 -attr oid 1088 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(0)} -port {vec:rsc.ARBURST(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(1)} -port {vec:rsc.ARBURST(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1093 -attr oid 1089 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(0)} -port {vec:rsc.ARSIZE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(1)} -port {vec:rsc.ARSIZE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(2)} -port {vec:rsc.ARSIZE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1094 -attr oid 1090 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(0)} -port {vec:rsc.ARLEN(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(1)} -port {vec:rsc.ARLEN(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(2)} -port {vec:rsc.ARLEN(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(3)} -port {vec:rsc.ARLEN(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(4)} -port {vec:rsc.ARLEN(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(5)} -port {vec:rsc.ARLEN(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(6)} -port {vec:rsc.ARLEN(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(7)} -port {vec:rsc.ARLEN(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -attr vt d
load net {vec:rsc.ARADDR(12)} -attr vt d
load net {vec:rsc.ARADDR(13)} -attr vt d
load net {vec:rsc.ARADDR(14)} -attr vt d
load net {vec:rsc.ARADDR(15)} -attr vt d
load net {vec:rsc.ARADDR(16)} -attr vt d
load net {vec:rsc.ARADDR(17)} -attr vt d
load net {vec:rsc.ARADDR(18)} -attr vt d
load net {vec:rsc.ARADDR(19)} -attr vt d
load net {vec:rsc.ARADDR(20)} -attr vt d
load net {vec:rsc.ARADDR(21)} -attr vt d
load net {vec:rsc.ARADDR(22)} -attr vt d
load net {vec:rsc.ARADDR(23)} -attr vt d
load net {vec:rsc.ARADDR(24)} -attr vt d
load net {vec:rsc.ARADDR(25)} -attr vt d
load net {vec:rsc.ARADDR(26)} -attr vt d
load net {vec:rsc.ARADDR(27)} -attr vt d
load net {vec:rsc.ARADDR(28)} -attr vt d
load net {vec:rsc.ARADDR(29)} -attr vt d
load net {vec:rsc.ARADDR(30)} -attr vt d
load net {vec:rsc.ARADDR(31)} -attr vt d
load netBundle {vec:rsc.ARADDR} 32 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(12)} {vec:rsc.ARADDR(13)} {vec:rsc.ARADDR(14)} {vec:rsc.ARADDR(15)} {vec:rsc.ARADDR(16)} {vec:rsc.ARADDR(17)} {vec:rsc.ARADDR(18)} {vec:rsc.ARADDR(19)} {vec:rsc.ARADDR(20)} {vec:rsc.ARADDR(21)} {vec:rsc.ARADDR(22)} {vec:rsc.ARADDR(23)} {vec:rsc.ARADDR(24)} {vec:rsc.ARADDR(25)} {vec:rsc.ARADDR(26)} {vec:rsc.ARADDR(27)} {vec:rsc.ARADDR(28)} {vec:rsc.ARADDR(29)} {vec:rsc.ARADDR(30)} {vec:rsc.ARADDR(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1095 -attr oid 1091 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(0)} -port {vec:rsc.ARADDR(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(1)} -port {vec:rsc.ARADDR(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(2)} -port {vec:rsc.ARADDR(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(3)} -port {vec:rsc.ARADDR(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(4)} -port {vec:rsc.ARADDR(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(5)} -port {vec:rsc.ARADDR(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(6)} -port {vec:rsc.ARADDR(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(7)} -port {vec:rsc.ARADDR(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(8)} -port {vec:rsc.ARADDR(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(9)} -port {vec:rsc.ARADDR(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(10)} -port {vec:rsc.ARADDR(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(11)} -port {vec:rsc.ARADDR(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(12)} -port {vec:rsc.ARADDR(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(13)} -port {vec:rsc.ARADDR(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(14)} -port {vec:rsc.ARADDR(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(15)} -port {vec:rsc.ARADDR(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(16)} -port {vec:rsc.ARADDR(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(17)} -port {vec:rsc.ARADDR(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(18)} -port {vec:rsc.ARADDR(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(19)} -port {vec:rsc.ARADDR(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(20)} -port {vec:rsc.ARADDR(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(21)} -port {vec:rsc.ARADDR(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(22)} -port {vec:rsc.ARADDR(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(23)} -port {vec:rsc.ARADDR(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(24)} -port {vec:rsc.ARADDR(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(25)} -port {vec:rsc.ARADDR(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(26)} -port {vec:rsc.ARADDR(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(27)} -port {vec:rsc.ARADDR(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(28)} -port {vec:rsc.ARADDR(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(29)} -port {vec:rsc.ARADDR(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(30)} -port {vec:rsc.ARADDR(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(31)} -port {vec:rsc.ARADDR(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1096 -attr oid 1092 -attr vt d
load net {vec:rsc.ARID} -port {vec:rsc.ARID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1097 -attr oid 1093 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARID}
load net {vec:rsc.BREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1098 -attr oid 1094 -attr vt d
load net {vec:rsc.BREADY} -port {vec:rsc.BREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1099 -attr oid 1095 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.BREADY}
load net {vec:rsc.BVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1100 -attr oid 1096 -attr vt d
load net {vec:rsc.BVALID} -port {vec:rsc.BVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1101 -attr oid 1097 -attr vt d
load net {vec:rsc.BUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1102 -attr oid 1098 -attr vt d
load net {vec:rsc.BUSER} -port {vec:rsc.BUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1103 -attr oid 1099 -attr vt d
load net {vec:rsc.BRESP(0)} -attr vt d
load net {vec:rsc.BRESP(1)} -attr vt d
load netBundle {vec:rsc.BRESP} 2 {vec:rsc.BRESP(0)} {vec:rsc.BRESP(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1104 -attr oid 1100 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.BRESP}
load net {vec:rsc.BRESP(0)} -port {vec:rsc.BRESP(0)} -attr vt d
load net {vec:rsc.BRESP(1)} -port {vec:rsc.BRESP(1)} -attr vt d
load netBundle {vec:rsc.BRESP} 2 {vec:rsc.BRESP(0)} {vec:rsc.BRESP(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1105 -attr oid 1101 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.BRESP}
load net {vec:rsc.BID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1106 -attr oid 1102 -attr vt d
load net {vec:rsc.BID} -port {vec:rsc.BID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1107 -attr oid 1103 -attr vt d
load net {vec:rsc.WREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1108 -attr oid 1104 -attr vt d
load net {vec:rsc.WREADY} -port {vec:rsc.WREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1109 -attr oid 1105 -attr vt d
load net {vec:rsc.WVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1110 -attr oid 1106 -attr vt d
load net {vec:rsc.WVALID} -port {vec:rsc.WVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1111 -attr oid 1107 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WVALID}
load net {vec:rsc.WUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1112 -attr oid 1108 -attr vt d
load net {vec:rsc.WUSER} -port {vec:rsc.WUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1113 -attr oid 1109 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WUSER}
load net {vec:rsc.WLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1114 -attr oid 1110 -attr vt d
load net {vec:rsc.WLAST} -port {vec:rsc.WLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1115 -attr oid 1111 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WLAST}
load net {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -attr vt d
load netBundle {vec:rsc.WSTRB} 4 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1116 -attr oid 1112 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(0)} -port {vec:rsc.WSTRB(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(1)} -port {vec:rsc.WSTRB(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(2)} -port {vec:rsc.WSTRB(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(3)} -port {vec:rsc.WSTRB(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -attr vt d
load netBundle {vec:rsc.WDATA} 32 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1117 -attr oid 1113 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(0)} -port {vec:rsc.WDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(1)} -port {vec:rsc.WDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(2)} -port {vec:rsc.WDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(3)} -port {vec:rsc.WDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(4)} -port {vec:rsc.WDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(5)} -port {vec:rsc.WDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(6)} -port {vec:rsc.WDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(7)} -port {vec:rsc.WDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(8)} -port {vec:rsc.WDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(9)} -port {vec:rsc.WDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(10)} -port {vec:rsc.WDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(11)} -port {vec:rsc.WDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(12)} -port {vec:rsc.WDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(13)} -port {vec:rsc.WDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(14)} -port {vec:rsc.WDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(15)} -port {vec:rsc.WDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(16)} -port {vec:rsc.WDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(17)} -port {vec:rsc.WDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(18)} -port {vec:rsc.WDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(19)} -port {vec:rsc.WDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(20)} -port {vec:rsc.WDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(21)} -port {vec:rsc.WDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(22)} -port {vec:rsc.WDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(23)} -port {vec:rsc.WDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(24)} -port {vec:rsc.WDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(25)} -port {vec:rsc.WDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(26)} -port {vec:rsc.WDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(27)} -port {vec:rsc.WDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(28)} -port {vec:rsc.WDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(29)} -port {vec:rsc.WDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(30)} -port {vec:rsc.WDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(31)} -port {vec:rsc.WDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1118 -attr oid 1114 -attr vt d
load net {vec:rsc.AWREADY} -port {vec:rsc.AWREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1119 -attr oid 1115 -attr vt d
load net {vec:rsc.AWVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1120 -attr oid 1116 -attr vt d
load net {vec:rsc.AWVALID} -port {vec:rsc.AWVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1121 -attr oid 1117 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWVALID}
load net {vec:rsc.AWUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1122 -attr oid 1118 -attr vt d
load net {vec:rsc.AWUSER} -port {vec:rsc.AWUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1123 -attr oid 1119 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWUSER}
load net {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1124 -attr oid 1120 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(0)} -port {vec:rsc.AWREGION(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(1)} -port {vec:rsc.AWREGION(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(2)} -port {vec:rsc.AWREGION(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(3)} -port {vec:rsc.AWREGION(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1125 -attr oid 1121 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(0)} -port {vec:rsc.AWQOS(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(1)} -port {vec:rsc.AWQOS(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(2)} -port {vec:rsc.AWQOS(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(3)} -port {vec:rsc.AWQOS(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1126 -attr oid 1122 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(0)} -port {vec:rsc.AWPROT(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(1)} -port {vec:rsc.AWPROT(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(2)} -port {vec:rsc.AWPROT(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1127 -attr oid 1123 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(0)} -port {vec:rsc.AWCACHE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(1)} -port {vec:rsc.AWCACHE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(2)} -port {vec:rsc.AWCACHE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(3)} -port {vec:rsc.AWCACHE(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1128 -attr oid 1124 -attr vt d
load net {vec:rsc.AWLOCK} -port {vec:rsc.AWLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1129 -attr oid 1125 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLOCK}
load net {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1130 -attr oid 1126 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(0)} -port {vec:rsc.AWBURST(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(1)} -port {vec:rsc.AWBURST(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1131 -attr oid 1127 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(0)} -port {vec:rsc.AWSIZE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(1)} -port {vec:rsc.AWSIZE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(2)} -port {vec:rsc.AWSIZE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1132 -attr oid 1128 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(0)} -port {vec:rsc.AWLEN(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(1)} -port {vec:rsc.AWLEN(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(2)} -port {vec:rsc.AWLEN(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(3)} -port {vec:rsc.AWLEN(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(4)} -port {vec:rsc.AWLEN(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(5)} -port {vec:rsc.AWLEN(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(6)} -port {vec:rsc.AWLEN(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(7)} -port {vec:rsc.AWLEN(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -attr vt d
load net {vec:rsc.AWADDR(12)} -attr vt d
load net {vec:rsc.AWADDR(13)} -attr vt d
load net {vec:rsc.AWADDR(14)} -attr vt d
load net {vec:rsc.AWADDR(15)} -attr vt d
load net {vec:rsc.AWADDR(16)} -attr vt d
load net {vec:rsc.AWADDR(17)} -attr vt d
load net {vec:rsc.AWADDR(18)} -attr vt d
load net {vec:rsc.AWADDR(19)} -attr vt d
load net {vec:rsc.AWADDR(20)} -attr vt d
load net {vec:rsc.AWADDR(21)} -attr vt d
load net {vec:rsc.AWADDR(22)} -attr vt d
load net {vec:rsc.AWADDR(23)} -attr vt d
load net {vec:rsc.AWADDR(24)} -attr vt d
load net {vec:rsc.AWADDR(25)} -attr vt d
load net {vec:rsc.AWADDR(26)} -attr vt d
load net {vec:rsc.AWADDR(27)} -attr vt d
load net {vec:rsc.AWADDR(28)} -attr vt d
load net {vec:rsc.AWADDR(29)} -attr vt d
load net {vec:rsc.AWADDR(30)} -attr vt d
load net {vec:rsc.AWADDR(31)} -attr vt d
load netBundle {vec:rsc.AWADDR} 32 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(12)} {vec:rsc.AWADDR(13)} {vec:rsc.AWADDR(14)} {vec:rsc.AWADDR(15)} {vec:rsc.AWADDR(16)} {vec:rsc.AWADDR(17)} {vec:rsc.AWADDR(18)} {vec:rsc.AWADDR(19)} {vec:rsc.AWADDR(20)} {vec:rsc.AWADDR(21)} {vec:rsc.AWADDR(22)} {vec:rsc.AWADDR(23)} {vec:rsc.AWADDR(24)} {vec:rsc.AWADDR(25)} {vec:rsc.AWADDR(26)} {vec:rsc.AWADDR(27)} {vec:rsc.AWADDR(28)} {vec:rsc.AWADDR(29)} {vec:rsc.AWADDR(30)} {vec:rsc.AWADDR(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1133 -attr oid 1129 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(0)} -port {vec:rsc.AWADDR(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(1)} -port {vec:rsc.AWADDR(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(2)} -port {vec:rsc.AWADDR(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(3)} -port {vec:rsc.AWADDR(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(4)} -port {vec:rsc.AWADDR(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(5)} -port {vec:rsc.AWADDR(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(6)} -port {vec:rsc.AWADDR(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(7)} -port {vec:rsc.AWADDR(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(8)} -port {vec:rsc.AWADDR(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(9)} -port {vec:rsc.AWADDR(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(10)} -port {vec:rsc.AWADDR(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(11)} -port {vec:rsc.AWADDR(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(12)} -port {vec:rsc.AWADDR(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(13)} -port {vec:rsc.AWADDR(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(14)} -port {vec:rsc.AWADDR(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(15)} -port {vec:rsc.AWADDR(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(16)} -port {vec:rsc.AWADDR(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(17)} -port {vec:rsc.AWADDR(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(18)} -port {vec:rsc.AWADDR(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(19)} -port {vec:rsc.AWADDR(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(20)} -port {vec:rsc.AWADDR(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(21)} -port {vec:rsc.AWADDR(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(22)} -port {vec:rsc.AWADDR(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(23)} -port {vec:rsc.AWADDR(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(24)} -port {vec:rsc.AWADDR(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(25)} -port {vec:rsc.AWADDR(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(26)} -port {vec:rsc.AWADDR(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(27)} -port {vec:rsc.AWADDR(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(28)} -port {vec:rsc.AWADDR(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(29)} -port {vec:rsc.AWADDR(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(30)} -port {vec:rsc.AWADDR(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(31)} -port {vec:rsc.AWADDR(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1134 -attr oid 1130 -attr vt d
load net {vec:rsc.AWID} -port {vec:rsc.AWID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1135 -attr oid 1131 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWID}
load net {vec:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1136 -attr oid 1132 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1137 -attr oid 1133 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1138 -attr oid 1134 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1139 -attr oid 1135 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1140 -attr oid 1136 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1141 -attr oid 1137 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1142 -attr oid 1138 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1143 -attr oid 1139 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load net {twiddle:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1144 -attr oid 1140 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1145 -attr oid 1141 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1146 -attr oid 1142 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1147 -attr oid 1143 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1148 -attr oid 1144 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1149 -attr oid 1145 -attr vt d
load net {complete:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1150 -attr oid 1146 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1151 -attr oid 1147 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load net {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1152 -attr oid 1148 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(0)} -port {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -port {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -port {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -port {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -port {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -port {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -port {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -port {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -port {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -port {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -port {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -port {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -port {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -port {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -port {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -port {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -port {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -port {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -port {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -port {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -port {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -port {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -port {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -port {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -port {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -port {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -port {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -port {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -port {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -port {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -port {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -port {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1153 -attr oid 1149 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1154 -attr oid 1150 -attr vt d
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg} -port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1155 -attr oid 1151 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1156 -attr oid 1152 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(0)} -port {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -port {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -port {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -port {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -port {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -port {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -port {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -port {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -port {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -port {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -port {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -port {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -port {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -port {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -port {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -port {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -port {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -port {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -port {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -port {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -port {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -port {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -port {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -port {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -port {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -port {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -port {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -port {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -port {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -port {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -port {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -port {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1157 -attr oid 1153 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1158 -attr oid 1154 -attr vt d
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg} -port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1159 -attr oid 1155 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.adrb_d.pff(0)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(1)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(2)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(3)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(4)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(5)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(6)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(7)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(8)} -attr vt d
load net {twiddle:rsci.adrb_d.pff(9)} -attr vt d
load netBundle {twiddle:rsci.adrb_d.pff} 10 {twiddle:rsci.adrb_d.pff(0)} {twiddle:rsci.adrb_d.pff(1)} {twiddle:rsci.adrb_d.pff(2)} {twiddle:rsci.adrb_d.pff(3)} {twiddle:rsci.adrb_d.pff(4)} {twiddle:rsci.adrb_d.pff(5)} {twiddle:rsci.adrb_d.pff(6)} {twiddle:rsci.adrb_d.pff(7)} {twiddle:rsci.adrb_d.pff(8)} {twiddle:rsci.adrb_d.pff(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1160 -attr oid 1156 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(0)} -port {twiddle:rsci.adrb_d.pff(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(1)} -port {twiddle:rsci.adrb_d.pff(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(2)} -port {twiddle:rsci.adrb_d.pff(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(3)} -port {twiddle:rsci.adrb_d.pff(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(4)} -port {twiddle:rsci.adrb_d.pff(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(5)} -port {twiddle:rsci.adrb_d.pff(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(6)} -port {twiddle:rsci.adrb_d.pff(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(7)} -port {twiddle:rsci.adrb_d.pff(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(8)} -port {twiddle:rsci.adrb_d.pff(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(9)} -port {twiddle:rsci.adrb_d.pff(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:inst" "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1161 -attr oid 1157 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci:inst} -attr area 5.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1162 -attr oid 1158 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1163 -attr oid 1159 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {run:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1164 -attr oid 1160 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load net {run:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1165 -attr oid 1161 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.vld}
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1166 -attr oid 1162 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {reg(run:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1167 -attr oid 1163 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt).cse}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1168 -attr oid 1164 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {run:rsci.ivld.mxwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsci.ivld.mxwt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1169 -attr oid 1165 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsci.ivld.mxwt}
load inst "inPlaceNTT_DIF_precomp:core:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:wait_dp" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1170 -attr oid 1166 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp:inst} -attr area 4.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp"
load net {or#25.rmff} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo_iro} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#25.rmff}
load net {or.dcpl#6} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo_iro#1} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#6}
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1171 -attr oid 1167 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {reg(ensig.cgo).cse} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1172 -attr oid 1168 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo).cse}
load net {mult():cmp.ccs_ccore_en} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {mult():cmp.ccs_ccore_en} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1173 -attr oid 1169 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.ccs_ccore_en}
load net {reg(ensig.cgo#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1174 -attr oid 1170 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1).cse}
load net {modulo_sub():cmp.ccs_ccore_en} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {modulo_sub():cmp.ccs_ccore_en} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1175 -attr oid 1171 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1176 -attr oid 1172 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci:inst} -attr area 9696.004000 -attr delay 1.970002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1177 -attr oid 1173 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1178 -attr oid 1174 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {vec:rsc.m_wstate(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.m_wstate(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.m_wstate(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.m_wstate(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.m_wstate}
load net {vec:rsc.m_wCaughtUp} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.m_wCaughtUp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1179 -attr oid 1175 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.m_wCaughtUp}
load net {vec:rsc.RREADY} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1180 -attr oid 1176 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RREADY}
load net {vec:rsc.RVALID} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1181 -attr oid 1177 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RVALID}
load net {vec:rsc.RUSER} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1182 -attr oid 1178 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RUSER}
load net {vec:rsc.RLAST} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1183 -attr oid 1179 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RLAST}
load net {vec:rsc.RRESP(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RRESP(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RRESP(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RID} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.RID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1184 -attr oid 1180 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.RID}
load net {vec:rsc.ARREADY} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1185 -attr oid 1181 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARREADY}
load net {vec:rsc.ARVALID} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1186 -attr oid 1182 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARVALID}
load net {vec:rsc.ARUSER} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1187 -attr oid 1183 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARUSER}
load net {vec:rsc.ARREGION(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARREGION(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARREGION(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARREGION(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARREGION(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARQOS(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARQOS(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARQOS(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARQOS(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARPROT(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARPROT(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARPROT(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARCACHE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARCACHE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARCACHE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARCACHE(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1188 -attr oid 1184 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLOCK}
load net {vec:rsc.ARBURST(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARBURST(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARBURST(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARSIZE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARSIZE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARSIZE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.ARID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1189 -attr oid 1185 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.ARID}
load net {vec:rsc.BREADY} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.BREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1190 -attr oid 1186 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.BREADY}
load net {vec:rsc.BVALID} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.BVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1191 -attr oid 1187 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.BVALID}
load net {vec:rsc.BUSER} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.BUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1192 -attr oid 1188 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.BUSER}
load net {vec:rsc.BRESP(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.BRESP(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.BRESP(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.BRESP}
load net {vec:rsc.BID} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.BID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1193 -attr oid 1189 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.BID}
load net {vec:rsc.WREADY} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1194 -attr oid 1190 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WREADY}
load net {vec:rsc.WVALID} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1195 -attr oid 1191 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WVALID}
load net {vec:rsc.WUSER} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1196 -attr oid 1192 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WUSER}
load net {vec:rsc.WLAST} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1197 -attr oid 1193 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WLAST}
load net {vec:rsc.WSTRB(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WSTRB(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WSTRB(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WSTRB(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WSTRB(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1198 -attr oid 1194 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWREADY}
load net {vec:rsc.AWVALID} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1199 -attr oid 1195 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWVALID}
load net {vec:rsc.AWUSER} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1200 -attr oid 1196 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWUSER}
load net {vec:rsc.AWREGION(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWREGION(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWREGION(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWREGION(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWREGION(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWQOS(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWQOS(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWQOS(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWQOS(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWPROT(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWPROT(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWPROT(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWCACHE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWCACHE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWCACHE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWCACHE(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1201 -attr oid 1197 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLOCK}
load net {vec:rsc.AWBURST(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWBURST(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWBURST(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWSIZE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWSIZE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWSIZE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsc.AWID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1202 -attr oid 1198 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.AWID}
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1203 -attr oid 1199 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {reg(vec:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1204 -attr oid 1200 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt).cse}
load net {vec:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1205 -attr oid 1201 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wen_comp}
load net {reg(vec:rsci.oswt#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.oswt#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1206 -attr oid 1202 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1).cse}
load net {vec:rsci.wen_comp#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.wen_comp#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1207 -attr oid 1203 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wen_comp#1}
load net {vec:rsci.m_waddr.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_waddr.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_waddr.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_waddr.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_waddr.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_waddr.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_waddr.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_waddr.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_waddr.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_waddr.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_waddr.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_raddr.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_raddr.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_raddr.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_raddr.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_raddr.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_raddr.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_raddr.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_raddr.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_raddr.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_raddr.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_raddr.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_din.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_din.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_dout.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci:inst" {vec:rsci.m_dout.core(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1208 -attr oid 1204 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst} -attr area 37.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1209 -attr oid 1205 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1210 -attr oid 1206 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {twiddle:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1211 -attr oid 1207 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg}
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1212 -attr oid 1208 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1213 -attr oid 1209 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1214 -attr oid 1210 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {twiddle:rsci.qb_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {fsm_output(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt.pff} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1215 -attr oid 1211 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2).itm}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1216 -attr oid 1212 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst} -attr area 37.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1217 -attr oid 1213 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1218 -attr oid 1214 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {twiddle_h:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1219 -attr oid 1215 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg}
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1220 -attr oid 1216 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1221 -attr oid 1217 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1222 -attr oid 1218 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {fsm_output(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt.pff} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1223 -attr oid 1219 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#2.itm}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1224 -attr oid 1220 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci:inst} -attr area 6.001000 -attr delay 1.970002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1225 -attr oid 1221 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1226 -attr oid 1222 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {complete:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1227 -attr oid 1223 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1228 -attr oid 1224 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1229 -attr oid 1225 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {reg(complete:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsci.oswt} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1230 -attr oid 1226 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1231 -attr oid 1227 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1232 -attr oid 1228 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj"
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1233 -attr oid 1229 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1234 -attr oid 1230 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1235 -attr oid 1231 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1236 -attr oid 1232 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj"
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1237 -attr oid 1233 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1238 -attr oid 1234 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1239 -attr oid 1235 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1240 -attr oid 1236 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj"
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1241 -attr oid 1237 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1242 -attr oid 1238 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1243 -attr oid 1239 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1244 -attr oid 1240 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj"
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1245 -attr oid 1241 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1246 -attr oid 1242 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1247 -attr oid 1243 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1248 -attr oid 1244 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj"
load net {twiddle_h:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1249 -attr oid 1245 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1250 -attr oid 1246 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1251 -attr oid 1247 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:staller:inst" "inPlaceNTT_DIF_precomp:core:staller" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1252 -attr oid 1248 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller:inst} -attr area 1.001000 -attr delay 0.320000 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1253 -attr oid 1249 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1254 -attr oid 1250 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1255 -attr oid 1251 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {core.wten} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1256 -attr oid 1252 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {vec:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {vec:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1257 -attr oid 1253 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wen_comp}
load net {vec:rsci.wen_comp#1} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {vec:rsci.wen_comp#1} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1258 -attr oid 1254 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wen_comp#1}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {complete:rsci.wen_comp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1259 -attr oid 1255 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core_core:fsm:inst" "inPlaceNTT_DIF_precomp:core_core:fsm" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1260 -attr oid 1256 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst} -attr area 5.000000 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1261 -attr oid 1257 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1262 -attr oid 1258 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {core.wen} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1263 -attr oid 1259 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {fsm_output(0)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(1)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(2)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(3)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(4)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(5)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(6)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(7)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(8)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(9)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(11)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(13)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(13)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(15)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(15)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {not#9.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {main.C#0_tr0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#9.itm}
load net {VEC_LOOP:j(10:0).sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {VEC_LOOP.C#7_tr0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1264 -attr oid 1260 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(10)#1.itm}
load net {COMP_LOOP:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#2_tr0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1265 -attr oid 1261 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not.itm}
load net {STAGE_LOOP:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {STAGE_LOOP.C#1_tr0} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1266 -attr oid 1262 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not.itm}
load inst "p:rsci" "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(14,32)" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1267 -attr oid 1263 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci} -attr qmod "ccs_ioport.ccs_in(14,32)"
load net {p:rsc.dat(0)} -pin  "p:rsci" {dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "p:rsci" {dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "p:rsci" {dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "p:rsci" {dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "p:rsci" {dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "p:rsci" {dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "p:rsci" {dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "p:rsci" {dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "p:rsci" {dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "p:rsci" {dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "p:rsci" {dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "p:rsci" {dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "p:rsci" {dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "p:rsci" {dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "p:rsci" {dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "p:rsci" {dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "p:rsci" {dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "p:rsci" {dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "p:rsci" {dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "p:rsci" {dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "p:rsci" {dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "p:rsci" {dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "p:rsci" {dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "p:rsci" {dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "p:rsci" {dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "p:rsci" {dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "p:rsci" {dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "p:rsci" {dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "p:rsci" {dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "p:rsci" {dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "p:rsci" {dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "p:rsci" {dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsci.idat(0)} -pin  "p:rsci" {idat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "p:rsci" {idat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "p:rsci" {idat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "p:rsci" {idat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "p:rsci" {idat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "p:rsci" {idat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "p:rsci" {idat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "p:rsci" {idat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "p:rsci" {idat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "p:rsci" {idat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "p:rsci" {idat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "p:rsci" {idat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "p:rsci" {idat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "p:rsci" {idat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "p:rsci" {idat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "p:rsci" {idat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "p:rsci" {idat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "p:rsci" {idat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "p:rsci" {idat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "p:rsci" {idat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "p:rsci" {idat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "p:rsci" {idat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "p:rsci" {idat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "p:rsci" {idat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "p:rsci" {idat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "p:rsci" {idat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "p:rsci" {idat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "p:rsci" {idat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "p:rsci" {idat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "p:rsci" {idat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "p:rsci" {idat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "p:rsci" {idat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load inst "mult():cmp" "cluster.mult_f73ea71ea7ffbd1e4fbfa712b6b85de770f1()" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1268 -attr oid 1264 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp} -attr area 6293.000000 -attr delay 8.382500 -attr qmod "cluster.mult_f73ea71ea7ffbd1e4fbfa712b6b85de770f1()" -attr @fillcolor {#B43EBE} 
load net {modulo_sub():cmp.return_rsc_z(0)} -pin  "mult():cmp" {x_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(1)} -pin  "mult():cmp" {x_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(2)} -pin  "mult():cmp" {x_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(3)} -pin  "mult():cmp" {x_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(4)} -pin  "mult():cmp" {x_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(5)} -pin  "mult():cmp" {x_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(6)} -pin  "mult():cmp" {x_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(7)} -pin  "mult():cmp" {x_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(8)} -pin  "mult():cmp" {x_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(9)} -pin  "mult():cmp" {x_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(10)} -pin  "mult():cmp" {x_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(11)} -pin  "mult():cmp" {x_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(12)} -pin  "mult():cmp" {x_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(13)} -pin  "mult():cmp" {x_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(14)} -pin  "mult():cmp" {x_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(15)} -pin  "mult():cmp" {x_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(16)} -pin  "mult():cmp" {x_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(17)} -pin  "mult():cmp" {x_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(18)} -pin  "mult():cmp" {x_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(19)} -pin  "mult():cmp" {x_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(20)} -pin  "mult():cmp" {x_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(21)} -pin  "mult():cmp" {x_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(22)} -pin  "mult():cmp" {x_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(23)} -pin  "mult():cmp" {x_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(24)} -pin  "mult():cmp" {x_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(25)} -pin  "mult():cmp" {x_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(26)} -pin  "mult():cmp" {x_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(27)} -pin  "mult():cmp" {x_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(28)} -pin  "mult():cmp" {x_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(29)} -pin  "mult():cmp" {x_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(30)} -pin  "mult():cmp" {x_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(31)} -pin  "mult():cmp" {x_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP:twiddle_f.sva(0)} -pin  "mult():cmp" {y_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(1)} -pin  "mult():cmp" {y_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(2)} -pin  "mult():cmp" {y_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(3)} -pin  "mult():cmp" {y_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(4)} -pin  "mult():cmp" {y_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(5)} -pin  "mult():cmp" {y_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(6)} -pin  "mult():cmp" {y_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(7)} -pin  "mult():cmp" {y_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(8)} -pin  "mult():cmp" {y_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(9)} -pin  "mult():cmp" {y_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(10)} -pin  "mult():cmp" {y_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(11)} -pin  "mult():cmp" {y_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(12)} -pin  "mult():cmp" {y_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(13)} -pin  "mult():cmp" {y_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(14)} -pin  "mult():cmp" {y_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(15)} -pin  "mult():cmp" {y_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(16)} -pin  "mult():cmp" {y_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(17)} -pin  "mult():cmp" {y_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(18)} -pin  "mult():cmp" {y_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(19)} -pin  "mult():cmp" {y_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(20)} -pin  "mult():cmp" {y_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(21)} -pin  "mult():cmp" {y_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(22)} -pin  "mult():cmp" {y_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(23)} -pin  "mult():cmp" {y_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(24)} -pin  "mult():cmp" {y_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(25)} -pin  "mult():cmp" {y_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(26)} -pin  "mult():cmp" {y_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(27)} -pin  "mult():cmp" {y_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(28)} -pin  "mult():cmp" {y_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(29)} -pin  "mult():cmp" {y_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(30)} -pin  "mult():cmp" {y_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(31)} -pin  "mult():cmp" {y_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_help.sva(0)} -pin  "mult():cmp" {y_rsc_dat_1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(1)} -pin  "mult():cmp" {y_rsc_dat_1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(2)} -pin  "mult():cmp" {y_rsc_dat_1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(3)} -pin  "mult():cmp" {y_rsc_dat_1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(4)} -pin  "mult():cmp" {y_rsc_dat_1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(5)} -pin  "mult():cmp" {y_rsc_dat_1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(6)} -pin  "mult():cmp" {y_rsc_dat_1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(7)} -pin  "mult():cmp" {y_rsc_dat_1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(8)} -pin  "mult():cmp" {y_rsc_dat_1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(9)} -pin  "mult():cmp" {y_rsc_dat_1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(10)} -pin  "mult():cmp" {y_rsc_dat_1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(11)} -pin  "mult():cmp" {y_rsc_dat_1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(12)} -pin  "mult():cmp" {y_rsc_dat_1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(13)} -pin  "mult():cmp" {y_rsc_dat_1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(14)} -pin  "mult():cmp" {y_rsc_dat_1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(15)} -pin  "mult():cmp" {y_rsc_dat_1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(16)} -pin  "mult():cmp" {y_rsc_dat_1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(17)} -pin  "mult():cmp" {y_rsc_dat_1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(18)} -pin  "mult():cmp" {y_rsc_dat_1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(19)} -pin  "mult():cmp" {y_rsc_dat_1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(20)} -pin  "mult():cmp" {y_rsc_dat_1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(21)} -pin  "mult():cmp" {y_rsc_dat_1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(22)} -pin  "mult():cmp" {y_rsc_dat_1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(23)} -pin  "mult():cmp" {y_rsc_dat_1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(24)} -pin  "mult():cmp" {y_rsc_dat_1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(25)} -pin  "mult():cmp" {y_rsc_dat_1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(26)} -pin  "mult():cmp" {y_rsc_dat_1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(27)} -pin  "mult():cmp" {y_rsc_dat_1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(28)} -pin  "mult():cmp" {y_rsc_dat_1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(29)} -pin  "mult():cmp" {y_rsc_dat_1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(30)} -pin  "mult():cmp" {y_rsc_dat_1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(31)} -pin  "mult():cmp" {y_rsc_dat_1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {p.sva(0)} -pin  "mult():cmp" {p_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(1)} -pin  "mult():cmp" {p_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(2)} -pin  "mult():cmp" {p_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(3)} -pin  "mult():cmp" {p_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(4)} -pin  "mult():cmp" {p_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(5)} -pin  "mult():cmp" {p_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(6)} -pin  "mult():cmp" {p_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(7)} -pin  "mult():cmp" {p_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(8)} -pin  "mult():cmp" {p_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(9)} -pin  "mult():cmp" {p_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(10)} -pin  "mult():cmp" {p_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(11)} -pin  "mult():cmp" {p_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(12)} -pin  "mult():cmp" {p_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(13)} -pin  "mult():cmp" {p_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(14)} -pin  "mult():cmp" {p_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(15)} -pin  "mult():cmp" {p_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(16)} -pin  "mult():cmp" {p_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(17)} -pin  "mult():cmp" {p_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(18)} -pin  "mult():cmp" {p_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(19)} -pin  "mult():cmp" {p_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(20)} -pin  "mult():cmp" {p_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(21)} -pin  "mult():cmp" {p_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(22)} -pin  "mult():cmp" {p_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(23)} -pin  "mult():cmp" {p_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(24)} -pin  "mult():cmp" {p_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(25)} -pin  "mult():cmp" {p_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(26)} -pin  "mult():cmp" {p_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(27)} -pin  "mult():cmp" {p_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(28)} -pin  "mult():cmp" {p_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(29)} -pin  "mult():cmp" {p_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(30)} -pin  "mult():cmp" {p_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(31)} -pin  "mult():cmp" {p_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {mult():cmp.return_rsc_z(0)} -pin  "mult():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(1)} -pin  "mult():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(2)} -pin  "mult():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(3)} -pin  "mult():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(4)} -pin  "mult():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(5)} -pin  "mult():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(6)} -pin  "mult():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(7)} -pin  "mult():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(8)} -pin  "mult():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(9)} -pin  "mult():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(10)} -pin  "mult():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(11)} -pin  "mult():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(12)} -pin  "mult():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(13)} -pin  "mult():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(14)} -pin  "mult():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(15)} -pin  "mult():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(16)} -pin  "mult():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(17)} -pin  "mult():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(18)} -pin  "mult():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(19)} -pin  "mult():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(20)} -pin  "mult():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(21)} -pin  "mult():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(22)} -pin  "mult():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(23)} -pin  "mult():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(24)} -pin  "mult():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(25)} -pin  "mult():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(26)} -pin  "mult():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(27)} -pin  "mult():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(28)} -pin  "mult():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(29)} -pin  "mult():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(30)} -pin  "mult():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(31)} -pin  "mult():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {fsm_output(7)} -pin  "mult():cmp" {ccs_ccore_start_rsc_dat} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1269 -attr oid 1265 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7).itm}
load net {clk} -pin  "mult():cmp" {ccs_ccore_clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1270 -attr oid 1266 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "mult():cmp" {ccs_ccore_srst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1271 -attr oid 1267 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {mult():cmp.ccs_ccore_en} -pin  "mult():cmp" {ccs_ccore_en} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1272 -attr oid 1268 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.ccs_ccore_en}
load inst "modulo_sub():cmp" "cluster.modulo_sub_07838c82f6990156c8a5816c10673c6c6382()" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1273 -attr oid 1269 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp} -attr area 64.000000 -attr delay 1.445000 -attr qmod "cluster.modulo_sub_07838c82f6990156c8a5816c10673c6c6382()" -attr @fillcolor {#B43EBE} 
load net {VEC_LOOP:acc#8.itm(0)} -pin  "modulo_sub():cmp" {base_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(1)} -pin  "modulo_sub():cmp" {base_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(2)} -pin  "modulo_sub():cmp" {base_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(3)} -pin  "modulo_sub():cmp" {base_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(4)} -pin  "modulo_sub():cmp" {base_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(5)} -pin  "modulo_sub():cmp" {base_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(6)} -pin  "modulo_sub():cmp" {base_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(7)} -pin  "modulo_sub():cmp" {base_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(8)} -pin  "modulo_sub():cmp" {base_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(9)} -pin  "modulo_sub():cmp" {base_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(10)} -pin  "modulo_sub():cmp" {base_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(11)} -pin  "modulo_sub():cmp" {base_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(12)} -pin  "modulo_sub():cmp" {base_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(13)} -pin  "modulo_sub():cmp" {base_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(14)} -pin  "modulo_sub():cmp" {base_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(15)} -pin  "modulo_sub():cmp" {base_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(16)} -pin  "modulo_sub():cmp" {base_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(17)} -pin  "modulo_sub():cmp" {base_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(18)} -pin  "modulo_sub():cmp" {base_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(19)} -pin  "modulo_sub():cmp" {base_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(20)} -pin  "modulo_sub():cmp" {base_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(21)} -pin  "modulo_sub():cmp" {base_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(22)} -pin  "modulo_sub():cmp" {base_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(23)} -pin  "modulo_sub():cmp" {base_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(24)} -pin  "modulo_sub():cmp" {base_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(25)} -pin  "modulo_sub():cmp" {base_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(26)} -pin  "modulo_sub():cmp" {base_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(27)} -pin  "modulo_sub():cmp" {base_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(28)} -pin  "modulo_sub():cmp" {base_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(29)} -pin  "modulo_sub():cmp" {base_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(30)} -pin  "modulo_sub():cmp" {base_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(31)} -pin  "modulo_sub():cmp" {base_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {p.sva(0)} -pin  "modulo_sub():cmp" {m_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(1)} -pin  "modulo_sub():cmp" {m_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(2)} -pin  "modulo_sub():cmp" {m_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(3)} -pin  "modulo_sub():cmp" {m_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(4)} -pin  "modulo_sub():cmp" {m_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(5)} -pin  "modulo_sub():cmp" {m_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(6)} -pin  "modulo_sub():cmp" {m_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(7)} -pin  "modulo_sub():cmp" {m_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(8)} -pin  "modulo_sub():cmp" {m_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(9)} -pin  "modulo_sub():cmp" {m_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(10)} -pin  "modulo_sub():cmp" {m_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(11)} -pin  "modulo_sub():cmp" {m_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(12)} -pin  "modulo_sub():cmp" {m_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(13)} -pin  "modulo_sub():cmp" {m_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(14)} -pin  "modulo_sub():cmp" {m_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(15)} -pin  "modulo_sub():cmp" {m_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(16)} -pin  "modulo_sub():cmp" {m_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(17)} -pin  "modulo_sub():cmp" {m_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(18)} -pin  "modulo_sub():cmp" {m_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(19)} -pin  "modulo_sub():cmp" {m_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(20)} -pin  "modulo_sub():cmp" {m_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(21)} -pin  "modulo_sub():cmp" {m_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(22)} -pin  "modulo_sub():cmp" {m_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(23)} -pin  "modulo_sub():cmp" {m_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(24)} -pin  "modulo_sub():cmp" {m_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(25)} -pin  "modulo_sub():cmp" {m_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(26)} -pin  "modulo_sub():cmp" {m_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(27)} -pin  "modulo_sub():cmp" {m_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(28)} -pin  "modulo_sub():cmp" {m_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(29)} -pin  "modulo_sub():cmp" {m_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(30)} -pin  "modulo_sub():cmp" {m_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(31)} -pin  "modulo_sub():cmp" {m_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {modulo_sub():cmp.return_rsc_z(0)} -pin  "modulo_sub():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(1)} -pin  "modulo_sub():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(2)} -pin  "modulo_sub():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(3)} -pin  "modulo_sub():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(4)} -pin  "modulo_sub():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(5)} -pin  "modulo_sub():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(6)} -pin  "modulo_sub():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(7)} -pin  "modulo_sub():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(8)} -pin  "modulo_sub():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(9)} -pin  "modulo_sub():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(10)} -pin  "modulo_sub():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(11)} -pin  "modulo_sub():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(12)} -pin  "modulo_sub():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(13)} -pin  "modulo_sub():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(14)} -pin  "modulo_sub():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(15)} -pin  "modulo_sub():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(16)} -pin  "modulo_sub():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(17)} -pin  "modulo_sub():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(18)} -pin  "modulo_sub():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(19)} -pin  "modulo_sub():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(20)} -pin  "modulo_sub():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(21)} -pin  "modulo_sub():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(22)} -pin  "modulo_sub():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(23)} -pin  "modulo_sub():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(24)} -pin  "modulo_sub():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(25)} -pin  "modulo_sub():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(26)} -pin  "modulo_sub():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(27)} -pin  "modulo_sub():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(28)} -pin  "modulo_sub():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(29)} -pin  "modulo_sub():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(30)} -pin  "modulo_sub():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(31)} -pin  "modulo_sub():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {fsm_output(6)} -pin  "modulo_sub():cmp" {ccs_ccore_start_rsc_dat} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1274 -attr oid 1270 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#2.itm}
load net {clk} -pin  "modulo_sub():cmp" {ccs_ccore_clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1275 -attr oid 1271 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "modulo_sub():cmp" {ccs_ccore_srst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1276 -attr oid 1272 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {modulo_sub():cmp.ccs_ccore_en} -pin  "modulo_sub():cmp" {ccs_ccore_en} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1277 -attr oid 1273 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en}
load inst "modulo_add():cmp" "cluster.modulo_add_47661927f6b7de2843654159756fee1660f9()" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1278 -attr oid 1274 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp} -attr area 96.000000 -attr delay 1.445000 -attr qmod "cluster.modulo_add_47661927f6b7de2843654159756fee1660f9()" -attr @fillcolor {#B43EBE} 
load net {VEC_LOOP:acc#5.itm(0)} -pin  "modulo_add():cmp" {base_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(1)} -pin  "modulo_add():cmp" {base_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(2)} -pin  "modulo_add():cmp" {base_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(3)} -pin  "modulo_add():cmp" {base_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(4)} -pin  "modulo_add():cmp" {base_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(5)} -pin  "modulo_add():cmp" {base_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(6)} -pin  "modulo_add():cmp" {base_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(7)} -pin  "modulo_add():cmp" {base_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(8)} -pin  "modulo_add():cmp" {base_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(9)} -pin  "modulo_add():cmp" {base_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(10)} -pin  "modulo_add():cmp" {base_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(11)} -pin  "modulo_add():cmp" {base_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(12)} -pin  "modulo_add():cmp" {base_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(13)} -pin  "modulo_add():cmp" {base_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(14)} -pin  "modulo_add():cmp" {base_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(15)} -pin  "modulo_add():cmp" {base_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(16)} -pin  "modulo_add():cmp" {base_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(17)} -pin  "modulo_add():cmp" {base_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(18)} -pin  "modulo_add():cmp" {base_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(19)} -pin  "modulo_add():cmp" {base_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(20)} -pin  "modulo_add():cmp" {base_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(21)} -pin  "modulo_add():cmp" {base_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(22)} -pin  "modulo_add():cmp" {base_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(23)} -pin  "modulo_add():cmp" {base_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(24)} -pin  "modulo_add():cmp" {base_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(25)} -pin  "modulo_add():cmp" {base_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(26)} -pin  "modulo_add():cmp" {base_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(27)} -pin  "modulo_add():cmp" {base_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(28)} -pin  "modulo_add():cmp" {base_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(29)} -pin  "modulo_add():cmp" {base_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(30)} -pin  "modulo_add():cmp" {base_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(31)} -pin  "modulo_add():cmp" {base_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {p.sva(0)} -pin  "modulo_add():cmp" {m_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(1)} -pin  "modulo_add():cmp" {m_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(2)} -pin  "modulo_add():cmp" {m_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(3)} -pin  "modulo_add():cmp" {m_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(4)} -pin  "modulo_add():cmp" {m_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(5)} -pin  "modulo_add():cmp" {m_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(6)} -pin  "modulo_add():cmp" {m_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(7)} -pin  "modulo_add():cmp" {m_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(8)} -pin  "modulo_add():cmp" {m_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(9)} -pin  "modulo_add():cmp" {m_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(10)} -pin  "modulo_add():cmp" {m_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(11)} -pin  "modulo_add():cmp" {m_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(12)} -pin  "modulo_add():cmp" {m_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(13)} -pin  "modulo_add():cmp" {m_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(14)} -pin  "modulo_add():cmp" {m_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(15)} -pin  "modulo_add():cmp" {m_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(16)} -pin  "modulo_add():cmp" {m_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(17)} -pin  "modulo_add():cmp" {m_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(18)} -pin  "modulo_add():cmp" {m_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(19)} -pin  "modulo_add():cmp" {m_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(20)} -pin  "modulo_add():cmp" {m_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(21)} -pin  "modulo_add():cmp" {m_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(22)} -pin  "modulo_add():cmp" {m_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(23)} -pin  "modulo_add():cmp" {m_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(24)} -pin  "modulo_add():cmp" {m_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(25)} -pin  "modulo_add():cmp" {m_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(26)} -pin  "modulo_add():cmp" {m_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(27)} -pin  "modulo_add():cmp" {m_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(28)} -pin  "modulo_add():cmp" {m_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(29)} -pin  "modulo_add():cmp" {m_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(30)} -pin  "modulo_add():cmp" {m_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(31)} -pin  "modulo_add():cmp" {m_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {modulo_add():cmp.return_rsc_z(0)} -pin  "modulo_add():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(1)} -pin  "modulo_add():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(2)} -pin  "modulo_add():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(3)} -pin  "modulo_add():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(4)} -pin  "modulo_add():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(5)} -pin  "modulo_add():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(6)} -pin  "modulo_add():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(7)} -pin  "modulo_add():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(8)} -pin  "modulo_add():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(9)} -pin  "modulo_add():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(10)} -pin  "modulo_add():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(11)} -pin  "modulo_add():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(12)} -pin  "modulo_add():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(13)} -pin  "modulo_add():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(14)} -pin  "modulo_add():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(15)} -pin  "modulo_add():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(16)} -pin  "modulo_add():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(17)} -pin  "modulo_add():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(18)} -pin  "modulo_add():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(19)} -pin  "modulo_add():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(20)} -pin  "modulo_add():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(21)} -pin  "modulo_add():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(22)} -pin  "modulo_add():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(23)} -pin  "modulo_add():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(24)} -pin  "modulo_add():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(25)} -pin  "modulo_add():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(26)} -pin  "modulo_add():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(27)} -pin  "modulo_add():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(28)} -pin  "modulo_add():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(29)} -pin  "modulo_add():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(30)} -pin  "modulo_add():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(31)} -pin  "modulo_add():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {fsm_output(6)} -pin  "modulo_add():cmp" {ccs_ccore_start_rsc_dat} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1279 -attr oid 1275 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#3.itm}
load net {clk} -pin  "modulo_add():cmp" {ccs_ccore_clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1280 -attr oid 1276 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "modulo_add():cmp" {ccs_ccore_srst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1281 -attr oid 1277 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {modulo_sub():cmp.ccs_ccore_en} -pin  "modulo_add():cmp" {ccs_ccore_en} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1282 -attr oid 1278 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en}
load inst "COMP_LOOP:twiddle_f:lshift:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,11)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1283 -attr oid 1279 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift:rg} -attr area 9.595150 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,11)"
load net {PWR} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {STAGE_LOOP:mux#3.itm(0)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {STAGE_LOOP:mux#3.itm(1)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {STAGE_LOOP:mux#3.itm(2)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {STAGE_LOOP:mux#3.itm(3)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {z.out(0)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(1)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(2)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(3)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(4)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(5)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(6)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(7)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(8)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(9)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(10)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load inst "COMP_LOOP:acc:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,11,0,11)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1284 -attr oid 1280 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:acc:rg} -attr area 11.000000 -attr delay 1.050000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,11,0,11)"
load net {VEC_LOOP:mux.itm(0)} -pin  "COMP_LOOP:acc:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(1)} -pin  "COMP_LOOP:acc:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(2)} -pin  "COMP_LOOP:acc:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(3)} -pin  "COMP_LOOP:acc:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(4)} -pin  "COMP_LOOP:acc:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(5)} -pin  "COMP_LOOP:acc:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(6)} -pin  "COMP_LOOP:acc:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(7)} -pin  "COMP_LOOP:acc:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(8)} -pin  "COMP_LOOP:acc:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(9)} -pin  "COMP_LOOP:acc:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(10)} -pin  "COMP_LOOP:acc:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux#14.itm(0)} -pin  "COMP_LOOP:acc:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(1)} -pin  "COMP_LOOP:acc:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(2)} -pin  "COMP_LOOP:acc:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(3)} -pin  "COMP_LOOP:acc:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(4)} -pin  "COMP_LOOP:acc:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(5)} -pin  "COMP_LOOP:acc:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(6)} -pin  "COMP_LOOP:acc:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(7)} -pin  "COMP_LOOP:acc:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(8)} -pin  "COMP_LOOP:acc:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(9)} -pin  "COMP_LOOP:acc:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(10)} -pin  "COMP_LOOP:acc:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:or#1.itm} -pin  "COMP_LOOP:acc:rg" {c(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1.itm}
load net {z.out#1(0)} -pin  "COMP_LOOP:acc:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(1)} -pin  "COMP_LOOP:acc:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(2)} -pin  "COMP_LOOP:acc:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(3)} -pin  "COMP_LOOP:acc:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(4)} -pin  "COMP_LOOP:acc:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(5)} -pin  "COMP_LOOP:acc:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(6)} -pin  "COMP_LOOP:acc:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(7)} -pin  "COMP_LOOP:acc:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(8)} -pin  "COMP_LOOP:acc:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(9)} -pin  "COMP_LOOP:acc:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(10)} -pin  "COMP_LOOP:acc:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load inst "COMP_LOOP:acc#1:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,2,1,11)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1285 -attr oid 1281 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:acc#1:rg} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,2,1,11)"
load net {STAGE_LOOP:mux#1.itm(0)} -pin  "COMP_LOOP:acc#1:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(1)} -pin  "COMP_LOOP:acc#1:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(2)} -pin  "COMP_LOOP:acc#1:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(3)} -pin  "COMP_LOOP:acc#1:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(4)} -pin  "COMP_LOOP:acc#1:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(5)} -pin  "COMP_LOOP:acc#1:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(6)} -pin  "COMP_LOOP:acc#1:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(7)} -pin  "COMP_LOOP:acc#1:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(8)} -pin  "COMP_LOOP:acc#1:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(9)} -pin  "COMP_LOOP:acc#1:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {PWR} -pin  "COMP_LOOP:acc#1:rg" {b(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:STAGE_LOOP:conc.itm}
load net {STAGE_LOOP:not#2.itm} -pin  "COMP_LOOP:acc#1:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:STAGE_LOOP:conc.itm}
load net {GND} -pin  "COMP_LOOP:acc#1:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {z.out#2(0)} -pin  "COMP_LOOP:acc#1:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "COMP_LOOP:acc#1:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "COMP_LOOP:acc#1:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "COMP_LOOP:acc#1:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(4)} -pin  "COMP_LOOP:acc#1:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(5)} -pin  "COMP_LOOP:acc#1:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(6)} -pin  "COMP_LOOP:acc#1:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(7)} -pin  "COMP_LOOP:acc#1:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(8)} -pin  "COMP_LOOP:acc#1:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(9)} -pin  "COMP_LOOP:acc#1:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(10)} -pin  "COMP_LOOP:acc#1:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load inst "reg(run:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1286 -attr oid 1282 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(0)} -pin  "reg(run:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#2.itm}
load net {GND} -pin  "reg(run:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(run:rsci.oswt)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1287 -attr oid 1283 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {core.wen} -pin  "reg(run:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {rst} -pin  "reg(run:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(run:rsci.oswt).cse} -pin  "reg(run:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt).cse}
load inst "or#17" "or(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1288 -attr oid 1284 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#17} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(5)} -pin  "or#17" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#1.itm}
load net {fsm_output(4)} -pin  "or#17" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#2.itm}
load net {or#17.itm} -pin  "or#17" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#17.itm}
load inst "reg(vec:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1289 -attr oid 1285 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#17.itm} -pin  "reg(vec:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#17.itm}
load net {GND} -pin  "reg(vec:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(vec:rsci.oswt)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1290 -attr oid 1286 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {core.wen} -pin  "reg(vec:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {rst} -pin  "reg(vec:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsci.oswt).cse} -pin  "reg(vec:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt).cse}
load inst "or#18" "or(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1291 -attr oid 1287 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#18} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(10)} -pin  "or#18" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(10)#2.itm}
load net {fsm_output(7)} -pin  "or#18" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#1.itm}
load net {or#18.itm} -pin  "or#18" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#18.itm}
load inst "reg(vec:rsci.oswt#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1292 -attr oid 1288 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#18.itm} -pin  "reg(vec:rsci.oswt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#18.itm}
load net {GND} -pin  "reg(vec:rsci.oswt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(vec:rsci.oswt#1)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1293 -attr oid 1289 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {core.wen} -pin  "reg(vec:rsci.oswt#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {rst} -pin  "reg(vec:rsci.oswt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsci.oswt#1).cse} -pin  "reg(vec:rsci.oswt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1).cse}
load inst "VEC_LOOP:mux#3" "mux(2,10)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1294 -attr oid 1290 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3} -attr area 10.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(10,1,2)"
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "VEC_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "VEC_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "VEC_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "VEC_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "VEC_LOOP:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "VEC_LOOP:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "VEC_LOOP:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "VEC_LOOP:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "VEC_LOOP:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "VEC_LOOP:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(0)} -pin  "VEC_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(1)} -pin  "VEC_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(2)} -pin  "VEC_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(3)} -pin  "VEC_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(4)} -pin  "VEC_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(5)} -pin  "VEC_LOOP:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(6)} -pin  "VEC_LOOP:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(7)} -pin  "VEC_LOOP:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(8)} -pin  "VEC_LOOP:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(9)} -pin  "VEC_LOOP:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {fsm_output(10)} -pin  "VEC_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(10)#1.itm}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "VEC_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "VEC_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "VEC_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "VEC_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "VEC_LOOP:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "VEC_LOOP:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "VEC_LOOP:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "VEC_LOOP:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "VEC_LOOP:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "VEC_LOOP:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load inst "reg(vec:rsci.m_waddr.core)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1295 -attr oid 1291 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.m_waddr.core)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {VEC_LOOP:mux#3.itm(0)} -pin  "reg(vec:rsci.m_waddr.core)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "reg(vec:rsci.m_waddr.core)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "reg(vec:rsci.m_waddr.core)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "reg(vec:rsci.m_waddr.core)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "reg(vec:rsci.m_waddr.core)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "reg(vec:rsci.m_waddr.core)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "reg(vec:rsci.m_waddr.core)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "reg(vec:rsci.m_waddr.core)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "reg(vec:rsci.m_waddr.core)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "reg(vec:rsci.m_waddr.core)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {clk} -pin  "reg(vec:rsci.m_waddr.core)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1296 -attr oid 1292 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {core.wen} -pin  "reg(vec:rsci.m_waddr.core)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {vec:rsci.m_waddr.core(0)} -pin  "reg(vec:rsci.m_waddr.core)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(1)} -pin  "reg(vec:rsci.m_waddr.core)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(2)} -pin  "reg(vec:rsci.m_waddr.core)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(3)} -pin  "reg(vec:rsci.m_waddr.core)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(4)} -pin  "reg(vec:rsci.m_waddr.core)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(5)} -pin  "reg(vec:rsci.m_waddr.core)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(6)} -pin  "reg(vec:rsci.m_waddr.core)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(7)} -pin  "reg(vec:rsci.m_waddr.core)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(8)} -pin  "reg(vec:rsci.m_waddr.core)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load net {vec:rsci.m_waddr.core(9)} -pin  "reg(vec:rsci.m_waddr.core)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_waddr.core}
load inst "VEC_LOOP:mux#4" "mux(2,10)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1297 -attr oid 1293 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4} -attr area 10.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(10,1,2)"
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(0)} -pin  "VEC_LOOP:mux#4" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(1)} -pin  "VEC_LOOP:mux#4" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(2)} -pin  "VEC_LOOP:mux#4" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(3)} -pin  "VEC_LOOP:mux#4" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(4)} -pin  "VEC_LOOP:mux#4" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(5)} -pin  "VEC_LOOP:mux#4" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(6)} -pin  "VEC_LOOP:mux#4" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(7)} -pin  "VEC_LOOP:mux#4" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(8)} -pin  "VEC_LOOP:mux#4" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(9)} -pin  "VEC_LOOP:mux#4" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "VEC_LOOP:mux#4" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "VEC_LOOP:mux#4" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "VEC_LOOP:mux#4" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "VEC_LOOP:mux#4" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "VEC_LOOP:mux#4" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "VEC_LOOP:mux#4" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "VEC_LOOP:mux#4" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "VEC_LOOP:mux#4" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "VEC_LOOP:mux#4" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "VEC_LOOP:mux#4" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {fsm_output(5)} -pin  "VEC_LOOP:mux#4" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#3.itm}
load net {VEC_LOOP:mux#4.itm(0)} -pin  "VEC_LOOP:mux#4" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(1)} -pin  "VEC_LOOP:mux#4" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(2)} -pin  "VEC_LOOP:mux#4" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(3)} -pin  "VEC_LOOP:mux#4" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(4)} -pin  "VEC_LOOP:mux#4" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(5)} -pin  "VEC_LOOP:mux#4" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(6)} -pin  "VEC_LOOP:mux#4" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(7)} -pin  "VEC_LOOP:mux#4" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(8)} -pin  "VEC_LOOP:mux#4" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(9)} -pin  "VEC_LOOP:mux#4" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load inst "reg(vec:rsci.m_raddr.core)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1298 -attr oid 1294 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.m_raddr.core)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {VEC_LOOP:mux#4.itm(0)} -pin  "reg(vec:rsci.m_raddr.core)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(1)} -pin  "reg(vec:rsci.m_raddr.core)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(2)} -pin  "reg(vec:rsci.m_raddr.core)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(3)} -pin  "reg(vec:rsci.m_raddr.core)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(4)} -pin  "reg(vec:rsci.m_raddr.core)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(5)} -pin  "reg(vec:rsci.m_raddr.core)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(6)} -pin  "reg(vec:rsci.m_raddr.core)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(7)} -pin  "reg(vec:rsci.m_raddr.core)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(8)} -pin  "reg(vec:rsci.m_raddr.core)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:mux#4.itm(9)} -pin  "reg(vec:rsci.m_raddr.core)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4.itm}
load net {clk} -pin  "reg(vec:rsci.m_raddr.core)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1299 -attr oid 1295 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {core.wen} -pin  "reg(vec:rsci.m_raddr.core)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {vec:rsci.m_raddr.core(0)} -pin  "reg(vec:rsci.m_raddr.core)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(1)} -pin  "reg(vec:rsci.m_raddr.core)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(2)} -pin  "reg(vec:rsci.m_raddr.core)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(3)} -pin  "reg(vec:rsci.m_raddr.core)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(4)} -pin  "reg(vec:rsci.m_raddr.core)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(5)} -pin  "reg(vec:rsci.m_raddr.core)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(6)} -pin  "reg(vec:rsci.m_raddr.core)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(7)} -pin  "reg(vec:rsci.m_raddr.core)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(8)} -pin  "reg(vec:rsci.m_raddr.core)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load net {vec:rsci.m_raddr.core(9)} -pin  "reg(vec:rsci.m_raddr.core)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_raddr.core}
load inst "VEC_LOOP:mux#5" "mux(2,32)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1300 -attr oid 1296 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {modulo_add():cmp.return_rsc_z(0)} -pin  "VEC_LOOP:mux#5" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(1)} -pin  "VEC_LOOP:mux#5" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(2)} -pin  "VEC_LOOP:mux#5" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(3)} -pin  "VEC_LOOP:mux#5" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(4)} -pin  "VEC_LOOP:mux#5" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(5)} -pin  "VEC_LOOP:mux#5" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(6)} -pin  "VEC_LOOP:mux#5" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(7)} -pin  "VEC_LOOP:mux#5" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(8)} -pin  "VEC_LOOP:mux#5" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(9)} -pin  "VEC_LOOP:mux#5" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(10)} -pin  "VEC_LOOP:mux#5" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(11)} -pin  "VEC_LOOP:mux#5" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(12)} -pin  "VEC_LOOP:mux#5" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(13)} -pin  "VEC_LOOP:mux#5" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(14)} -pin  "VEC_LOOP:mux#5" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(15)} -pin  "VEC_LOOP:mux#5" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(16)} -pin  "VEC_LOOP:mux#5" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(17)} -pin  "VEC_LOOP:mux#5" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(18)} -pin  "VEC_LOOP:mux#5" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(19)} -pin  "VEC_LOOP:mux#5" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(20)} -pin  "VEC_LOOP:mux#5" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(21)} -pin  "VEC_LOOP:mux#5" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(22)} -pin  "VEC_LOOP:mux#5" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(23)} -pin  "VEC_LOOP:mux#5" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(24)} -pin  "VEC_LOOP:mux#5" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(25)} -pin  "VEC_LOOP:mux#5" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(26)} -pin  "VEC_LOOP:mux#5" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(27)} -pin  "VEC_LOOP:mux#5" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(28)} -pin  "VEC_LOOP:mux#5" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(29)} -pin  "VEC_LOOP:mux#5" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(30)} -pin  "VEC_LOOP:mux#5" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(31)} -pin  "VEC_LOOP:mux#5" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(0)} -pin  "VEC_LOOP:mux#5" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(1)} -pin  "VEC_LOOP:mux#5" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(2)} -pin  "VEC_LOOP:mux#5" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(3)} -pin  "VEC_LOOP:mux#5" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(4)} -pin  "VEC_LOOP:mux#5" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(5)} -pin  "VEC_LOOP:mux#5" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(6)} -pin  "VEC_LOOP:mux#5" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(7)} -pin  "VEC_LOOP:mux#5" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(8)} -pin  "VEC_LOOP:mux#5" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(9)} -pin  "VEC_LOOP:mux#5" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(10)} -pin  "VEC_LOOP:mux#5" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(11)} -pin  "VEC_LOOP:mux#5" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(12)} -pin  "VEC_LOOP:mux#5" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(13)} -pin  "VEC_LOOP:mux#5" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(14)} -pin  "VEC_LOOP:mux#5" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(15)} -pin  "VEC_LOOP:mux#5" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(16)} -pin  "VEC_LOOP:mux#5" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(17)} -pin  "VEC_LOOP:mux#5" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(18)} -pin  "VEC_LOOP:mux#5" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(19)} -pin  "VEC_LOOP:mux#5" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(20)} -pin  "VEC_LOOP:mux#5" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(21)} -pin  "VEC_LOOP:mux#5" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(22)} -pin  "VEC_LOOP:mux#5" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(23)} -pin  "VEC_LOOP:mux#5" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(24)} -pin  "VEC_LOOP:mux#5" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(25)} -pin  "VEC_LOOP:mux#5" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(26)} -pin  "VEC_LOOP:mux#5" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(27)} -pin  "VEC_LOOP:mux#5" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(28)} -pin  "VEC_LOOP:mux#5" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(29)} -pin  "VEC_LOOP:mux#5" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(30)} -pin  "VEC_LOOP:mux#5" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(31)} -pin  "VEC_LOOP:mux#5" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {fsm_output(10)} -pin  "VEC_LOOP:mux#5" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(10)#3.itm}
load net {VEC_LOOP:mux#5.itm(0)} -pin  "VEC_LOOP:mux#5" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(1)} -pin  "VEC_LOOP:mux#5" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(2)} -pin  "VEC_LOOP:mux#5" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(3)} -pin  "VEC_LOOP:mux#5" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(4)} -pin  "VEC_LOOP:mux#5" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(5)} -pin  "VEC_LOOP:mux#5" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(6)} -pin  "VEC_LOOP:mux#5" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(7)} -pin  "VEC_LOOP:mux#5" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(8)} -pin  "VEC_LOOP:mux#5" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(9)} -pin  "VEC_LOOP:mux#5" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(10)} -pin  "VEC_LOOP:mux#5" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(11)} -pin  "VEC_LOOP:mux#5" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(12)} -pin  "VEC_LOOP:mux#5" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(13)} -pin  "VEC_LOOP:mux#5" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(14)} -pin  "VEC_LOOP:mux#5" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(15)} -pin  "VEC_LOOP:mux#5" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(16)} -pin  "VEC_LOOP:mux#5" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(17)} -pin  "VEC_LOOP:mux#5" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(18)} -pin  "VEC_LOOP:mux#5" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(19)} -pin  "VEC_LOOP:mux#5" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(20)} -pin  "VEC_LOOP:mux#5" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(21)} -pin  "VEC_LOOP:mux#5" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(22)} -pin  "VEC_LOOP:mux#5" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(23)} -pin  "VEC_LOOP:mux#5" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(24)} -pin  "VEC_LOOP:mux#5" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(25)} -pin  "VEC_LOOP:mux#5" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(26)} -pin  "VEC_LOOP:mux#5" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(27)} -pin  "VEC_LOOP:mux#5" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(28)} -pin  "VEC_LOOP:mux#5" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(29)} -pin  "VEC_LOOP:mux#5" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(30)} -pin  "VEC_LOOP:mux#5" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(31)} -pin  "VEC_LOOP:mux#5" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load inst "reg(vec:rsci.m_dout.core)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1301 -attr oid 1297 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.m_dout.core)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {VEC_LOOP:mux#5.itm(0)} -pin  "reg(vec:rsci.m_dout.core)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(1)} -pin  "reg(vec:rsci.m_dout.core)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(2)} -pin  "reg(vec:rsci.m_dout.core)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(3)} -pin  "reg(vec:rsci.m_dout.core)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(4)} -pin  "reg(vec:rsci.m_dout.core)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(5)} -pin  "reg(vec:rsci.m_dout.core)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(6)} -pin  "reg(vec:rsci.m_dout.core)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(7)} -pin  "reg(vec:rsci.m_dout.core)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(8)} -pin  "reg(vec:rsci.m_dout.core)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(9)} -pin  "reg(vec:rsci.m_dout.core)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(10)} -pin  "reg(vec:rsci.m_dout.core)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(11)} -pin  "reg(vec:rsci.m_dout.core)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(12)} -pin  "reg(vec:rsci.m_dout.core)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(13)} -pin  "reg(vec:rsci.m_dout.core)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(14)} -pin  "reg(vec:rsci.m_dout.core)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(15)} -pin  "reg(vec:rsci.m_dout.core)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(16)} -pin  "reg(vec:rsci.m_dout.core)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(17)} -pin  "reg(vec:rsci.m_dout.core)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(18)} -pin  "reg(vec:rsci.m_dout.core)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(19)} -pin  "reg(vec:rsci.m_dout.core)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(20)} -pin  "reg(vec:rsci.m_dout.core)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(21)} -pin  "reg(vec:rsci.m_dout.core)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(22)} -pin  "reg(vec:rsci.m_dout.core)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(23)} -pin  "reg(vec:rsci.m_dout.core)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(24)} -pin  "reg(vec:rsci.m_dout.core)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(25)} -pin  "reg(vec:rsci.m_dout.core)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(26)} -pin  "reg(vec:rsci.m_dout.core)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(27)} -pin  "reg(vec:rsci.m_dout.core)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(28)} -pin  "reg(vec:rsci.m_dout.core)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(29)} -pin  "reg(vec:rsci.m_dout.core)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(30)} -pin  "reg(vec:rsci.m_dout.core)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:mux#5.itm(31)} -pin  "reg(vec:rsci.m_dout.core)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5.itm}
load net {clk} -pin  "reg(vec:rsci.m_dout.core)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1302 -attr oid 1298 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {core.wen} -pin  "reg(vec:rsci.m_dout.core)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {vec:rsci.m_dout.core(0)} -pin  "reg(vec:rsci.m_dout.core)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(1)} -pin  "reg(vec:rsci.m_dout.core)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(2)} -pin  "reg(vec:rsci.m_dout.core)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(3)} -pin  "reg(vec:rsci.m_dout.core)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(4)} -pin  "reg(vec:rsci.m_dout.core)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(5)} -pin  "reg(vec:rsci.m_dout.core)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(6)} -pin  "reg(vec:rsci.m_dout.core)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(7)} -pin  "reg(vec:rsci.m_dout.core)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(8)} -pin  "reg(vec:rsci.m_dout.core)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(9)} -pin  "reg(vec:rsci.m_dout.core)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(10)} -pin  "reg(vec:rsci.m_dout.core)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(11)} -pin  "reg(vec:rsci.m_dout.core)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(12)} -pin  "reg(vec:rsci.m_dout.core)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(13)} -pin  "reg(vec:rsci.m_dout.core)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(14)} -pin  "reg(vec:rsci.m_dout.core)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(15)} -pin  "reg(vec:rsci.m_dout.core)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(16)} -pin  "reg(vec:rsci.m_dout.core)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(17)} -pin  "reg(vec:rsci.m_dout.core)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(18)} -pin  "reg(vec:rsci.m_dout.core)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(19)} -pin  "reg(vec:rsci.m_dout.core)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(20)} -pin  "reg(vec:rsci.m_dout.core)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(21)} -pin  "reg(vec:rsci.m_dout.core)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(22)} -pin  "reg(vec:rsci.m_dout.core)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(23)} -pin  "reg(vec:rsci.m_dout.core)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(24)} -pin  "reg(vec:rsci.m_dout.core)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(25)} -pin  "reg(vec:rsci.m_dout.core)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(26)} -pin  "reg(vec:rsci.m_dout.core)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(27)} -pin  "reg(vec:rsci.m_dout.core)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(28)} -pin  "reg(vec:rsci.m_dout.core)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(29)} -pin  "reg(vec:rsci.m_dout.core)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(30)} -pin  "reg(vec:rsci.m_dout.core)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load net {vec:rsci.m_dout.core(31)} -pin  "reg(vec:rsci.m_dout.core)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_dout.core}
load inst "reg(twiddle:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1303 -attr oid 1299 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(2)} -pin  "reg(twiddle:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#1.itm}
load net {GND} -pin  "reg(twiddle:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(twiddle:rsci.oswt)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1304 -attr oid 1300 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {core.wen} -pin  "reg(twiddle:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {rst} -pin  "reg(twiddle:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(twiddle:rsci.oswt).cse} -pin  "reg(twiddle:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load inst "STAGE_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1305 -attr oid 1301 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm(4)}
load net {STAGE_LOOP:not#1.itm} -pin  "STAGE_LOOP:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#1.itm}
load inst "and#41" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1306 -attr oid 1302 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#41} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {STAGE_LOOP:not#1.itm} -pin  "and#41" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#1.itm}
load net {fsm_output(13)} -pin  "and#41" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(13)#1.itm}
load net {and#41.itm} -pin  "and#41" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#41.itm}
load inst "reg(complete:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1307 -attr oid 1303 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#41.itm} -pin  "reg(complete:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#41.itm}
load net {GND} -pin  "reg(complete:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(complete:rsci.oswt)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1308 -attr oid 1304 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {core.wen} -pin  "reg(complete:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {rst} -pin  "reg(complete:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(complete:rsci.oswt).cse} -pin  "reg(complete:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse}
load inst "reg(vec:rsc.triosy:obj.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1309 -attr oid 1305 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(14)} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#1.itm}
load net {GND} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1310 -attr oid 1306 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {core.wen} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {rst} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "or#25" "or(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1311 -attr oid 1307 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#25} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {or.dcpl#4} -pin  "or#25" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#4}
load net {fsm_output(7)} -pin  "or#25" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#2.itm}
load net {or#25.rmff} -pin  "or#25" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#25.rmff}
load inst "reg(ensig.cgo)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1312 -attr oid 1308 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#25.rmff} -pin  "reg(ensig.cgo)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#25.rmff}
load net {GND} -pin  "reg(ensig.cgo)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(ensig.cgo)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1313 -attr oid 1309 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {core.wen} -pin  "reg(ensig.cgo)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {rst} -pin  "reg(ensig.cgo)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(ensig.cgo).cse} -pin  "reg(ensig.cgo)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo).cse}
load inst "reg(ensig.cgo#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1314 -attr oid 1310 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or.dcpl#6} -pin  "reg(ensig.cgo#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#6}
load net {GND} -pin  "reg(ensig.cgo#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(ensig.cgo#1)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1315 -attr oid 1311 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {core.wen} -pin  "reg(ensig.cgo#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {rst} -pin  "reg(ensig.cgo#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(ensig.cgo#1).cse} -pin  "reg(ensig.cgo#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1).cse}
load inst "STAGE_LOOP:i:STAGE_LOOP:i:mux" "mux(2,4)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1316 -attr oid 1312 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux} -attr area 4.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(4,1,2)"
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {z.out#2(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0).itm}
load net {z.out#2(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0).itm}
load net {z.out#2(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0).itm}
load net {z.out#2(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0).itm}
load net {fsm_output(13)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(13)#4.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load inst "STAGE_LOOP:i:or" "or(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1317 -attr oid 1313 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "STAGE_LOOP:i:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#1.itm}
load net {fsm_output(13)} -pin  "STAGE_LOOP:i:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(13)#6.itm}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or.itm}
load inst "STAGE_LOOP:i:and" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1318 -attr oid 1314 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "STAGE_LOOP:i:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or.itm}
load net {STAGE_LOOP:i:and.itm} -pin  "STAGE_LOOP:i:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and.itm}
load inst "reg(STAGE_LOOP:i(3:0))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1319 -attr oid 1315 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {clk} -pin  "reg(STAGE_LOOP:i(3:0))" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1320 -attr oid 1316 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {STAGE_LOOP:i:and.itm} -pin  "reg(STAGE_LOOP:i(3:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and.itm}
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load inst "or" "or(3,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1321 -attr oid 1317 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(15)} -pin  "or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(15)#1.itm}
load net {fsm_output(14)} -pin  "or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#2.itm}
load net {fsm_output(0)} -pin  "or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#4.itm}
load net {or.itm} -pin  "or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.itm}
load inst "p:and" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1322 -attr oid 1318 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "p:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {or.itm} -pin  "p:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.itm}
load net {p:and.itm} -pin  "p:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and.itm}
load inst "reg(p)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1323 -attr oid 1319 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(p)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {p:rsci.idat(0)} -pin  "reg(p)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "reg(p)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "reg(p)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "reg(p)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "reg(p)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "reg(p)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "reg(p)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "reg(p)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "reg(p)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "reg(p)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "reg(p)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "reg(p)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "reg(p)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "reg(p)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "reg(p)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "reg(p)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "reg(p)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "reg(p)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "reg(p)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "reg(p)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "reg(p)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "reg(p)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "reg(p)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "reg(p)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "reg(p)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "reg(p)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "reg(p)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "reg(p)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "reg(p)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "reg(p)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "reg(p)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "reg(p)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {clk} -pin  "reg(p)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1324 -attr oid 1320 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {p:and.itm} -pin  "reg(p)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and.itm}
load net {p.sva(0)} -pin  "reg(p)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(1)} -pin  "reg(p)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(2)} -pin  "reg(p)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(3)} -pin  "reg(p)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(4)} -pin  "reg(p)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(5)} -pin  "reg(p)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(6)} -pin  "reg(p)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(7)} -pin  "reg(p)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(8)} -pin  "reg(p)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(9)} -pin  "reg(p)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(10)} -pin  "reg(p)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(11)} -pin  "reg(p)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(12)} -pin  "reg(p)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(13)} -pin  "reg(p)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(14)} -pin  "reg(p)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(15)} -pin  "reg(p)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(16)} -pin  "reg(p)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(17)} -pin  "reg(p)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(18)} -pin  "reg(p)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(19)} -pin  "reg(p)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(20)} -pin  "reg(p)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(21)} -pin  "reg(p)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(22)} -pin  "reg(p)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(23)} -pin  "reg(p)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(24)} -pin  "reg(p)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(25)} -pin  "reg(p)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(26)} -pin  "reg(p)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(27)} -pin  "reg(p)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(28)} -pin  "reg(p)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(29)} -pin  "reg(p)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(30)} -pin  "reg(p)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(31)} -pin  "reg(p)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load inst "run:and" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1325 -attr oid 1321 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "run:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {fsm_output(14)} -pin  "run:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#4.itm}
load net {run:and.itm} -pin  "run:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and.itm}
load inst "reg(run_ac_sync_tmp_dobj)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1326 -attr oid 1322 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {run:rsci.ivld.mxwt} -pin  "reg(run_ac_sync_tmp_dobj)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsci.ivld.mxwt}
load net {GND} -pin  "reg(run_ac_sync_tmp_dobj)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0}
load net {clk} -pin  "reg(run_ac_sync_tmp_dobj)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1327 -attr oid 1323 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {run:and.itm} -pin  "reg(run_ac_sync_tmp_dobj)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and.itm}
load net {rst} -pin  "reg(run_ac_sync_tmp_dobj)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {run_ac_sync_tmp_dobj.sva} -pin  "reg(run_ac_sync_tmp_dobj)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run_ac_sync_tmp_dobj.sva}
load inst "reg(STAGE_LOOP:or" "or(5,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1328 -attr oid 1324 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {fsm_output(1)} -pin  "reg(STAGE_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#2.itm}
load net {fsm_output(15)} -pin  "reg(STAGE_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(15)#2.itm}
load net {fsm_output(14)} -pin  "reg(STAGE_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#3.itm}
load net {fsm_output(0)} -pin  "reg(STAGE_LOOP:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#3.itm}
load net {fsm_output(13)} -pin  "reg(STAGE_LOOP:or" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(13)#3.itm}
load net {reg(STAGE_LOOP:or.itm} -pin  "reg(STAGE_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:or.itm}
load inst "STAGE_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1329 -attr oid 1325 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "STAGE_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {reg(STAGE_LOOP:or.itm} -pin  "STAGE_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:or.itm}
load net {STAGE_LOOP:and.itm} -pin  "STAGE_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and.itm}
load inst "reg(STAGE_LOOP:lshift.psp)" "reg(11,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1330 -attr oid 1326 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(11,0,0,0,0,1,1)"
load net {z.out(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(10)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {clk} -pin  "reg(STAGE_LOOP:lshift.psp)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1331 -attr oid 1327 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {STAGE_LOOP:and.itm} -pin  "reg(STAGE_LOOP:lshift.psp)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and.itm}
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load inst "COMP_LOOP:k:not#1" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1332 -attr oid 1328 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "COMP_LOOP:k:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#1.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:not#1.itm}
load inst "COMP_LOOP:k:COMP_LOOP:k:and" "and(2,10)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1333 -attr oid 1329 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and} -attr area 10.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(10,2)"
load net {z.out#2(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load inst "COMP_LOOP:k:or" "or(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1334 -attr oid 1330 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(1)} -pin  "COMP_LOOP:k:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#3.itm}
load net {fsm_output(12)} -pin  "COMP_LOOP:k:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(12)#1.itm}
load net {COMP_LOOP:k:or.itm} -pin  "COMP_LOOP:k:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:or.itm}
load inst "COMP_LOOP:k:and" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1335 -attr oid 1331 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "COMP_LOOP:k:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {COMP_LOOP:k:or.itm} -pin  "COMP_LOOP:k:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:or.itm}
load net {COMP_LOOP:k:and.itm} -pin  "COMP_LOOP:k:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:and.itm}
load inst "reg(COMP_LOOP:k(10:0).sva(9:0))" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1336 -attr oid 1332 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {clk} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1337 -attr oid 1333 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:k:and.itm} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load inst "reg(COMP_LOOP:nor" "nor(6,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1338 -attr oid 1334 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,6)"
load net {or.dcpl#4} -pin  "reg(COMP_LOOP:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#4}
load net {fsm_output(5)} -pin  "reg(COMP_LOOP:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#2.itm}
load net {fsm_output(10)} -pin  "reg(COMP_LOOP:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(10).itm}
load net {fsm_output(11)} -pin  "reg(COMP_LOOP:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(11).itm}
load net {fsm_output(4)} -pin  "reg(COMP_LOOP:nor" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#3.itm}
load net {or.dcpl#6} -pin  "reg(COMP_LOOP:nor" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#6}
load net {reg(COMP_LOOP:nor.itm} -pin  "reg(COMP_LOOP:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:nor.itm}
load inst "COMP_LOOP:twiddle_help:and" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1339 -attr oid 1335 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "COMP_LOOP:twiddle_help:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {reg(COMP_LOOP:nor.itm} -pin  "COMP_LOOP:twiddle_help:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:nor.itm}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "COMP_LOOP:twiddle_help:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load inst "reg(COMP_LOOP:twiddle_help)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1340 -attr oid 1336 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.qb_d.mxwt(0)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_help)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1341 -attr oid 1337 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "reg(COMP_LOOP:twiddle_help)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load net {COMP_LOOP:twiddle_help.sva(0)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(1)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(2)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(3)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(4)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(5)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(6)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(7)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(8)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(9)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(10)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(11)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(12)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(13)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(14)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(15)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(16)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(17)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(18)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(19)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(20)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(21)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(22)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(23)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(24)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(25)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(26)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(27)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(28)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(29)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(30)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(31)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load inst "reg(COMP_LOOP:twiddle_f)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1342 -attr oid 1338 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.qb_d.mxwt(0)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_f)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1343 -attr oid 1339 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "reg(COMP_LOOP:twiddle_f)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load net {COMP_LOOP:twiddle_f.sva(0)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(1)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(2)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(3)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(4)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(5)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(6)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(7)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(8)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(9)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(10)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(11)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(12)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(13)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(14)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(15)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(16)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(17)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(18)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(19)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(20)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(21)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(22)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(23)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(24)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(25)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(26)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(27)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(28)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(29)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(30)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(31)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load inst "VEC_LOOP:acc#1" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1344 -attr oid 1340 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "VEC_LOOP:acc#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "VEC_LOOP:acc#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "VEC_LOOP:acc#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "VEC_LOOP:acc#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "VEC_LOOP:acc#1" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "VEC_LOOP:acc#1" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "VEC_LOOP:acc#1" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "VEC_LOOP:acc#1" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "VEC_LOOP:acc#1" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "VEC_LOOP:acc#1" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -pin  "VEC_LOOP:acc#1" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -pin  "VEC_LOOP:acc#1" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -pin  "VEC_LOOP:acc#1" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -pin  "VEC_LOOP:acc#1" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -pin  "VEC_LOOP:acc#1" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -pin  "VEC_LOOP:acc#1" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -pin  "VEC_LOOP:acc#1" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -pin  "VEC_LOOP:acc#1" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -pin  "VEC_LOOP:acc#1" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -pin  "VEC_LOOP:acc#1" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {VEC_LOOP:acc#1.itm(0)} -pin  "VEC_LOOP:acc#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(1)} -pin  "VEC_LOOP:acc#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(2)} -pin  "VEC_LOOP:acc#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(3)} -pin  "VEC_LOOP:acc#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(4)} -pin  "VEC_LOOP:acc#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(5)} -pin  "VEC_LOOP:acc#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(6)} -pin  "VEC_LOOP:acc#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(7)} -pin  "VEC_LOOP:acc#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(8)} -pin  "VEC_LOOP:acc#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(9)} -pin  "VEC_LOOP:acc#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load inst "COMP_LOOP:k:mux" "mux(2,10)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1345 -attr oid 1341 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux} -attr area 10.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(10,1,2)"
load net {VEC_LOOP:acc#1.itm(0)} -pin  "COMP_LOOP:k:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(1)} -pin  "COMP_LOOP:k:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(2)} -pin  "COMP_LOOP:k:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(3)} -pin  "COMP_LOOP:k:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(4)} -pin  "COMP_LOOP:k:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(5)} -pin  "COMP_LOOP:k:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(6)} -pin  "COMP_LOOP:k:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(7)} -pin  "COMP_LOOP:k:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(8)} -pin  "COMP_LOOP:k:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(9)} -pin  "COMP_LOOP:k:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:j(10:0).sva#1(0)} -pin  "COMP_LOOP:k:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(1)} -pin  "COMP_LOOP:k:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(2)} -pin  "COMP_LOOP:k:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(3)} -pin  "COMP_LOOP:k:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(4)} -pin  "COMP_LOOP:k:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(5)} -pin  "COMP_LOOP:k:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(6)} -pin  "COMP_LOOP:k:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(7)} -pin  "COMP_LOOP:k:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(8)} -pin  "COMP_LOOP:k:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(9)} -pin  "COMP_LOOP:k:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {fsm_output(11)} -pin  "COMP_LOOP:k:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(11)#2.itm}
load net {COMP_LOOP:k:mux.itm(0)} -pin  "COMP_LOOP:k:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(1)} -pin  "COMP_LOOP:k:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(2)} -pin  "COMP_LOOP:k:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(3)} -pin  "COMP_LOOP:k:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(4)} -pin  "COMP_LOOP:k:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(5)} -pin  "COMP_LOOP:k:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(6)} -pin  "COMP_LOOP:k:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(7)} -pin  "COMP_LOOP:k:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(8)} -pin  "COMP_LOOP:k:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(9)} -pin  "COMP_LOOP:k:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load inst "VEC_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1346 -attr oid 1342 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "VEC_LOOP:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3).itm}
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:not#1.itm}
load inst "COMP_LOOP:k:COMP_LOOP:k:and#1" "and(2,10)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1347 -attr oid 1343 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1} -attr area 10.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(10,2)"
load net {COMP_LOOP:k:mux.itm(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load inst "VEC_LOOP:or" "or(3,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1348 -attr oid 1344 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(11)} -pin  "VEC_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(11)#1.itm}
load net {fsm_output(3)} -pin  "VEC_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#1.itm}
load net {fsm_output(4)} -pin  "VEC_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#1.itm}
load net {VEC_LOOP:or.itm} -pin  "VEC_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or.itm}
load inst "VEC_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1349 -attr oid 1345 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {VEC_LOOP:or.itm} -pin  "VEC_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or.itm}
load net {VEC_LOOP:and.itm} -pin  "VEC_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load inst "reg(VEC_LOOP:acc#1)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1350 -attr oid 1346 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(0)} -pin  "reg(VEC_LOOP:acc#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(1)} -pin  "reg(VEC_LOOP:acc#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(2)} -pin  "reg(VEC_LOOP:acc#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(3)} -pin  "reg(VEC_LOOP:acc#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(4)} -pin  "reg(VEC_LOOP:acc#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(5)} -pin  "reg(VEC_LOOP:acc#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(6)} -pin  "reg(VEC_LOOP:acc#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(7)} -pin  "reg(VEC_LOOP:acc#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(8)} -pin  "reg(VEC_LOOP:acc#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(9)} -pin  "reg(VEC_LOOP:acc#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#1)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1351 -attr oid 1347 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:and.itm} -pin  "reg(VEC_LOOP:acc#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "reg(VEC_LOOP:acc#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "reg(VEC_LOOP:acc#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "reg(VEC_LOOP:acc#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "reg(VEC_LOOP:acc#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "reg(VEC_LOOP:acc#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "reg(VEC_LOOP:acc#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "reg(VEC_LOOP:acc#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "reg(VEC_LOOP:acc#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "reg(VEC_LOOP:acc#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "reg(VEC_LOOP:acc#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load inst "VEC_LOOP:j:and" "and(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1352 -attr oid 1348 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:j:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {fsm_output(4)} -pin  "VEC_LOOP:j:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#4.itm}
load net {VEC_LOOP:j:and.cse} -pin  "VEC_LOOP:j:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.cse}
load inst "reg(VEC_LOOP:j(10:0))" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1353 -attr oid 1349 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:0))} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(11,0,0,1,1,1,1)"
load net {z.out#1(0)} -pin  "reg(VEC_LOOP:j(10:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(1)} -pin  "reg(VEC_LOOP:j(10:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(2)} -pin  "reg(VEC_LOOP:j(10:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(3)} -pin  "reg(VEC_LOOP:j(10:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(4)} -pin  "reg(VEC_LOOP:j(10:0))" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(5)} -pin  "reg(VEC_LOOP:j(10:0))" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(6)} -pin  "reg(VEC_LOOP:j(10:0))" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(7)} -pin  "reg(VEC_LOOP:j(10:0))" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(8)} -pin  "reg(VEC_LOOP:j(10:0))" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(9)} -pin  "reg(VEC_LOOP:j(10:0))" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(10)} -pin  "reg(VEC_LOOP:j(10:0))" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#21}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#21}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#21}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#21}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#21}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#21}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#21}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#21}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#21}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#21}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#21}
load net {clk} -pin  "reg(VEC_LOOP:j(10:0))" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1354 -attr oid 1350 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:j:and.cse} -pin  "reg(VEC_LOOP:j(10:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.cse}
load net {rst} -pin  "reg(VEC_LOOP:j(10:0))" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {VEC_LOOP:j(10:0).sva#1(0)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(1)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(2)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(3)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(4)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(5)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(6)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(7)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(8)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(9)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(10)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load inst "reg(VEC_LOOP:acc#10)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1355 -attr oid 1351 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(0)} -pin  "reg(VEC_LOOP:acc#10)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(1)} -pin  "reg(VEC_LOOP:acc#10)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(2)} -pin  "reg(VEC_LOOP:acc#10)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(3)} -pin  "reg(VEC_LOOP:acc#10)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(4)} -pin  "reg(VEC_LOOP:acc#10)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(5)} -pin  "reg(VEC_LOOP:acc#10)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(6)} -pin  "reg(VEC_LOOP:acc#10)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(7)} -pin  "reg(VEC_LOOP:acc#10)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(8)} -pin  "reg(VEC_LOOP:acc#10)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(9)} -pin  "reg(VEC_LOOP:acc#10)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {clk} -pin  "reg(VEC_LOOP:acc#10)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1356 -attr oid 1352 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:j:and.cse} -pin  "reg(VEC_LOOP:acc#10)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.cse}
load net {VEC_LOOP:acc#10.cse.sva(0)} -pin  "reg(VEC_LOOP:acc#10)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(1)} -pin  "reg(VEC_LOOP:acc#10)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(2)} -pin  "reg(VEC_LOOP:acc#10)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(3)} -pin  "reg(VEC_LOOP:acc#10)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(4)} -pin  "reg(VEC_LOOP:acc#10)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(5)} -pin  "reg(VEC_LOOP:acc#10)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(6)} -pin  "reg(VEC_LOOP:acc#10)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(7)} -pin  "reg(VEC_LOOP:acc#10)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(8)} -pin  "reg(VEC_LOOP:acc#10)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(9)} -pin  "reg(VEC_LOOP:acc#10)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load inst "reg(factor2)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1357 -attr oid 1353 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(factor2)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.m_din.mxwt(0)} -pin  "reg(factor2)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(1)} -pin  "reg(factor2)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(2)} -pin  "reg(factor2)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(3)} -pin  "reg(factor2)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(4)} -pin  "reg(factor2)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(5)} -pin  "reg(factor2)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(6)} -pin  "reg(factor2)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(7)} -pin  "reg(factor2)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(8)} -pin  "reg(factor2)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(9)} -pin  "reg(factor2)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(10)} -pin  "reg(factor2)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(11)} -pin  "reg(factor2)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(12)} -pin  "reg(factor2)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(13)} -pin  "reg(factor2)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(14)} -pin  "reg(factor2)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(15)} -pin  "reg(factor2)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(16)} -pin  "reg(factor2)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(17)} -pin  "reg(factor2)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(18)} -pin  "reg(factor2)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(19)} -pin  "reg(factor2)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(20)} -pin  "reg(factor2)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(21)} -pin  "reg(factor2)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(22)} -pin  "reg(factor2)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(23)} -pin  "reg(factor2)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(24)} -pin  "reg(factor2)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(25)} -pin  "reg(factor2)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(26)} -pin  "reg(factor2)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(27)} -pin  "reg(factor2)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(28)} -pin  "reg(factor2)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(29)} -pin  "reg(factor2)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(30)} -pin  "reg(factor2)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(31)} -pin  "reg(factor2)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {clk} -pin  "reg(factor2)" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1358 -attr oid 1354 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {core.wen} -pin  "reg(factor2)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wen}
load net {factor2.sva(0)} -pin  "reg(factor2)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(1)} -pin  "reg(factor2)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(2)} -pin  "reg(factor2)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(3)} -pin  "reg(factor2)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(4)} -pin  "reg(factor2)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(5)} -pin  "reg(factor2)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(6)} -pin  "reg(factor2)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(7)} -pin  "reg(factor2)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(8)} -pin  "reg(factor2)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(9)} -pin  "reg(factor2)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(10)} -pin  "reg(factor2)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(11)} -pin  "reg(factor2)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(12)} -pin  "reg(factor2)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(13)} -pin  "reg(factor2)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(14)} -pin  "reg(factor2)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(15)} -pin  "reg(factor2)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(16)} -pin  "reg(factor2)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(17)} -pin  "reg(factor2)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(18)} -pin  "reg(factor2)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(19)} -pin  "reg(factor2)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(20)} -pin  "reg(factor2)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(21)} -pin  "reg(factor2)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(22)} -pin  "reg(factor2)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(23)} -pin  "reg(factor2)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(24)} -pin  "reg(factor2)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(25)} -pin  "reg(factor2)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(26)} -pin  "reg(factor2)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(27)} -pin  "reg(factor2)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(28)} -pin  "reg(factor2)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(29)} -pin  "reg(factor2)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(30)} -pin  "reg(factor2)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(31)} -pin  "reg(factor2)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load inst "VEC_LOOP:acc" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1359 -attr oid 1355 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -pin  "VEC_LOOP:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -pin  "VEC_LOOP:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -pin  "VEC_LOOP:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -pin  "VEC_LOOP:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -pin  "VEC_LOOP:acc" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -pin  "VEC_LOOP:acc" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -pin  "VEC_LOOP:acc" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -pin  "VEC_LOOP:acc" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -pin  "VEC_LOOP:acc" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -pin  "VEC_LOOP:acc" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:acc" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:acc" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:acc" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:acc" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:acc" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:acc" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:acc" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:acc" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:acc" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:acc" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {VEC_LOOP:acc.itm(0)} -pin  "VEC_LOOP:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(1)} -pin  "VEC_LOOP:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(2)} -pin  "VEC_LOOP:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(3)} -pin  "VEC_LOOP:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(4)} -pin  "VEC_LOOP:acc" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(5)} -pin  "VEC_LOOP:acc" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(6)} -pin  "VEC_LOOP:acc" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(7)} -pin  "VEC_LOOP:acc" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(8)} -pin  "VEC_LOOP:acc" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(9)} -pin  "VEC_LOOP:acc" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load inst "VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1360 -attr oid 1356 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {VEC_LOOP:acc.itm(0)} -pin  "VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(1)} -pin  "VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(2)} -pin  "VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(3)} -pin  "VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(4)} -pin  "VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(5)} -pin  "VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(6)} -pin  "VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(7)} -pin  "VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(8)} -pin  "VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc.itm(9)} -pin  "VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.itm}
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(0)} -pin  "VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(1)} -pin  "VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(2)} -pin  "VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(3)} -pin  "VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(4)} -pin  "VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(5)} -pin  "VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(6)} -pin  "VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(7)} -pin  "VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(8)} -pin  "VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(9)} -pin  "VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load inst "or#8" "or(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1361 -attr oid 1357 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(9)} -pin  "or#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(9).itm}
load net {fsm_output(8)} -pin  "or#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8).itm}
load net {or.dcpl#4} -pin  "or#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#4}
load inst "or#10" "or(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1362 -attr oid 1358 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#10} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(7)} -pin  "or#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#3.itm}
load net {fsm_output(6)} -pin  "or#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#1.itm}
load net {or.dcpl#6} -pin  "or#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#6}
load inst "STAGE_LOOP:i:not" "not(4)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1363 -attr oid 1359 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(4)"
load net {z.out#2(0)} -pin  "STAGE_LOOP:i:not" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0)#1.itm}
load net {z.out#2(1)} -pin  "STAGE_LOOP:i:not" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0)#1.itm}
load net {z.out#2(2)} -pin  "STAGE_LOOP:i:not" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0)#1.itm}
load net {z.out#2(3)} -pin  "STAGE_LOOP:i:not" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0)#1.itm}
load net {STAGE_LOOP:i:not.itm(0)} -pin  "STAGE_LOOP:i:not" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "STAGE_LOOP:i:not" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "STAGE_LOOP:i:not" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "STAGE_LOOP:i:not" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load inst "STAGE_LOOP:acc" "add(5,-1,1,0,5)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1364 -attr oid 1360 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc} -attr area 5.000000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(5,0,2,1,5)"
load net {STAGE_LOOP:i:not.itm(0)} -pin  "STAGE_LOOP:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "STAGE_LOOP:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "STAGE_LOOP:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "STAGE_LOOP:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {PWR} -pin  "STAGE_LOOP:acc" {A(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {PWR} -pin  "STAGE_LOOP:acc" {B(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {STAGE_LOOP:acc.itm(0)} -pin  "STAGE_LOOP:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(1)} -pin  "STAGE_LOOP:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(2)} -pin  "STAGE_LOOP:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(3)} -pin  "STAGE_LOOP:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:acc" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load inst "COMP_LOOP:twiddle_f:mul" "mul(10,-1,10,-1,10)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1365 -attr oid 1361 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul} -attr area 608.000000 -attr delay 3.712525 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(10,0,10,0,10)"
load net {z.out(0)} -pin  "COMP_LOOP:twiddle_f:mul" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(1)} -pin  "COMP_LOOP:twiddle_f:mul" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(2)} -pin  "COMP_LOOP:twiddle_f:mul" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(3)} -pin  "COMP_LOOP:twiddle_f:mul" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(4)} -pin  "COMP_LOOP:twiddle_f:mul" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(5)} -pin  "COMP_LOOP:twiddle_f:mul" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(6)} -pin  "COMP_LOOP:twiddle_f:mul" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(7)} -pin  "COMP_LOOP:twiddle_f:mul" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(8)} -pin  "COMP_LOOP:twiddle_f:mul" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(9)} -pin  "COMP_LOOP:twiddle_f:mul" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -pin  "COMP_LOOP:twiddle_f:mul" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -pin  "COMP_LOOP:twiddle_f:mul" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -pin  "COMP_LOOP:twiddle_f:mul" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -pin  "COMP_LOOP:twiddle_f:mul" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -pin  "COMP_LOOP:twiddle_f:mul" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -pin  "COMP_LOOP:twiddle_f:mul" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -pin  "COMP_LOOP:twiddle_f:mul" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -pin  "COMP_LOOP:twiddle_f:mul" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -pin  "COMP_LOOP:twiddle_f:mul" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -pin  "COMP_LOOP:twiddle_f:mul" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {twiddle:rsci.adrb_d.pff(0)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(1)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(2)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(3)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(4)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(5)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(6)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(7)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(8)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load net {twiddle:rsci.adrb_d.pff(9)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d.pff}
load inst "factor2:not" "not(32)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1366 -attr oid 1362 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(32)"
load net {factor2.sva(0)} -pin  "factor2:not" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(1)} -pin  "factor2:not" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(2)} -pin  "factor2:not" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(3)} -pin  "factor2:not" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(4)} -pin  "factor2:not" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(5)} -pin  "factor2:not" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(6)} -pin  "factor2:not" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(7)} -pin  "factor2:not" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(8)} -pin  "factor2:not" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(9)} -pin  "factor2:not" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(10)} -pin  "factor2:not" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(11)} -pin  "factor2:not" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(12)} -pin  "factor2:not" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(13)} -pin  "factor2:not" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(14)} -pin  "factor2:not" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(15)} -pin  "factor2:not" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(16)} -pin  "factor2:not" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(17)} -pin  "factor2:not" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(18)} -pin  "factor2:not" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(19)} -pin  "factor2:not" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(20)} -pin  "factor2:not" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(21)} -pin  "factor2:not" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(22)} -pin  "factor2:not" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(23)} -pin  "factor2:not" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(24)} -pin  "factor2:not" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(25)} -pin  "factor2:not" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(26)} -pin  "factor2:not" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(27)} -pin  "factor2:not" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(28)} -pin  "factor2:not" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(29)} -pin  "factor2:not" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(30)} -pin  "factor2:not" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(31)} -pin  "factor2:not" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2:not.itm(0)} -pin  "factor2:not" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(1)} -pin  "factor2:not" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(2)} -pin  "factor2:not" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(3)} -pin  "factor2:not" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(4)} -pin  "factor2:not" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(5)} -pin  "factor2:not" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(6)} -pin  "factor2:not" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(7)} -pin  "factor2:not" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(8)} -pin  "factor2:not" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(9)} -pin  "factor2:not" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(10)} -pin  "factor2:not" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(11)} -pin  "factor2:not" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(12)} -pin  "factor2:not" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(13)} -pin  "factor2:not" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(14)} -pin  "factor2:not" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(15)} -pin  "factor2:not" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(16)} -pin  "factor2:not" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(17)} -pin  "factor2:not" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(18)} -pin  "factor2:not" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(19)} -pin  "factor2:not" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(20)} -pin  "factor2:not" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(21)} -pin  "factor2:not" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(22)} -pin  "factor2:not" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(23)} -pin  "factor2:not" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(24)} -pin  "factor2:not" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(25)} -pin  "factor2:not" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(26)} -pin  "factor2:not" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(27)} -pin  "factor2:not" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(28)} -pin  "factor2:not" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(29)} -pin  "factor2:not" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(30)} -pin  "factor2:not" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(31)} -pin  "factor2:not" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load inst "VEC_LOOP:acc#8" "add_ci(32,-1,32,-1,32)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1367 -attr oid 1363 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8} -attr area 32.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)"
load net {vec:rsci.m_din.mxwt(0)} -pin  "VEC_LOOP:acc#8" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(1)} -pin  "VEC_LOOP:acc#8" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(2)} -pin  "VEC_LOOP:acc#8" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(3)} -pin  "VEC_LOOP:acc#8" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(4)} -pin  "VEC_LOOP:acc#8" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(5)} -pin  "VEC_LOOP:acc#8" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(6)} -pin  "VEC_LOOP:acc#8" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(7)} -pin  "VEC_LOOP:acc#8" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(8)} -pin  "VEC_LOOP:acc#8" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(9)} -pin  "VEC_LOOP:acc#8" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(10)} -pin  "VEC_LOOP:acc#8" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(11)} -pin  "VEC_LOOP:acc#8" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(12)} -pin  "VEC_LOOP:acc#8" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(13)} -pin  "VEC_LOOP:acc#8" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(14)} -pin  "VEC_LOOP:acc#8" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(15)} -pin  "VEC_LOOP:acc#8" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(16)} -pin  "VEC_LOOP:acc#8" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(17)} -pin  "VEC_LOOP:acc#8" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(18)} -pin  "VEC_LOOP:acc#8" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(19)} -pin  "VEC_LOOP:acc#8" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(20)} -pin  "VEC_LOOP:acc#8" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(21)} -pin  "VEC_LOOP:acc#8" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(22)} -pin  "VEC_LOOP:acc#8" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(23)} -pin  "VEC_LOOP:acc#8" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(24)} -pin  "VEC_LOOP:acc#8" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(25)} -pin  "VEC_LOOP:acc#8" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(26)} -pin  "VEC_LOOP:acc#8" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(27)} -pin  "VEC_LOOP:acc#8" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(28)} -pin  "VEC_LOOP:acc#8" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(29)} -pin  "VEC_LOOP:acc#8" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(30)} -pin  "VEC_LOOP:acc#8" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(31)} -pin  "VEC_LOOP:acc#8" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {factor2:not.itm(0)} -pin  "VEC_LOOP:acc#8" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(1)} -pin  "VEC_LOOP:acc#8" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(2)} -pin  "VEC_LOOP:acc#8" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(3)} -pin  "VEC_LOOP:acc#8" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(4)} -pin  "VEC_LOOP:acc#8" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(5)} -pin  "VEC_LOOP:acc#8" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(6)} -pin  "VEC_LOOP:acc#8" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(7)} -pin  "VEC_LOOP:acc#8" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(8)} -pin  "VEC_LOOP:acc#8" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(9)} -pin  "VEC_LOOP:acc#8" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(10)} -pin  "VEC_LOOP:acc#8" {B(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(11)} -pin  "VEC_LOOP:acc#8" {B(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(12)} -pin  "VEC_LOOP:acc#8" {B(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(13)} -pin  "VEC_LOOP:acc#8" {B(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(14)} -pin  "VEC_LOOP:acc#8" {B(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(15)} -pin  "VEC_LOOP:acc#8" {B(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(16)} -pin  "VEC_LOOP:acc#8" {B(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(17)} -pin  "VEC_LOOP:acc#8" {B(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(18)} -pin  "VEC_LOOP:acc#8" {B(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(19)} -pin  "VEC_LOOP:acc#8" {B(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(20)} -pin  "VEC_LOOP:acc#8" {B(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(21)} -pin  "VEC_LOOP:acc#8" {B(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(22)} -pin  "VEC_LOOP:acc#8" {B(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(23)} -pin  "VEC_LOOP:acc#8" {B(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(24)} -pin  "VEC_LOOP:acc#8" {B(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(25)} -pin  "VEC_LOOP:acc#8" {B(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(26)} -pin  "VEC_LOOP:acc#8" {B(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(27)} -pin  "VEC_LOOP:acc#8" {B(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(28)} -pin  "VEC_LOOP:acc#8" {B(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(29)} -pin  "VEC_LOOP:acc#8" {B(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(30)} -pin  "VEC_LOOP:acc#8" {B(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(31)} -pin  "VEC_LOOP:acc#8" {B(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {PWR} -pin  "VEC_LOOP:acc#8" {C(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#1}
load net {VEC_LOOP:acc#8.itm(0)} -pin  "VEC_LOOP:acc#8" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(1)} -pin  "VEC_LOOP:acc#8" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(2)} -pin  "VEC_LOOP:acc#8" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(3)} -pin  "VEC_LOOP:acc#8" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(4)} -pin  "VEC_LOOP:acc#8" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(5)} -pin  "VEC_LOOP:acc#8" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(6)} -pin  "VEC_LOOP:acc#8" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(7)} -pin  "VEC_LOOP:acc#8" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(8)} -pin  "VEC_LOOP:acc#8" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(9)} -pin  "VEC_LOOP:acc#8" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(10)} -pin  "VEC_LOOP:acc#8" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(11)} -pin  "VEC_LOOP:acc#8" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(12)} -pin  "VEC_LOOP:acc#8" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(13)} -pin  "VEC_LOOP:acc#8" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(14)} -pin  "VEC_LOOP:acc#8" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(15)} -pin  "VEC_LOOP:acc#8" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(16)} -pin  "VEC_LOOP:acc#8" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(17)} -pin  "VEC_LOOP:acc#8" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(18)} -pin  "VEC_LOOP:acc#8" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(19)} -pin  "VEC_LOOP:acc#8" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(20)} -pin  "VEC_LOOP:acc#8" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(21)} -pin  "VEC_LOOP:acc#8" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(22)} -pin  "VEC_LOOP:acc#8" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(23)} -pin  "VEC_LOOP:acc#8" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(24)} -pin  "VEC_LOOP:acc#8" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(25)} -pin  "VEC_LOOP:acc#8" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(26)} -pin  "VEC_LOOP:acc#8" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(27)} -pin  "VEC_LOOP:acc#8" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(28)} -pin  "VEC_LOOP:acc#8" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(29)} -pin  "VEC_LOOP:acc#8" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(30)} -pin  "VEC_LOOP:acc#8" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(31)} -pin  "VEC_LOOP:acc#8" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load inst "VEC_LOOP:acc#5" "add(32,-1,32,-1,32)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1368 -attr oid 1364 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5} -attr area 32.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)"
load net {vec:rsci.m_din.mxwt(0)} -pin  "VEC_LOOP:acc#5" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(1)} -pin  "VEC_LOOP:acc#5" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(2)} -pin  "VEC_LOOP:acc#5" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(3)} -pin  "VEC_LOOP:acc#5" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(4)} -pin  "VEC_LOOP:acc#5" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(5)} -pin  "VEC_LOOP:acc#5" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(6)} -pin  "VEC_LOOP:acc#5" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(7)} -pin  "VEC_LOOP:acc#5" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(8)} -pin  "VEC_LOOP:acc#5" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(9)} -pin  "VEC_LOOP:acc#5" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(10)} -pin  "VEC_LOOP:acc#5" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(11)} -pin  "VEC_LOOP:acc#5" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(12)} -pin  "VEC_LOOP:acc#5" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(13)} -pin  "VEC_LOOP:acc#5" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(14)} -pin  "VEC_LOOP:acc#5" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(15)} -pin  "VEC_LOOP:acc#5" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(16)} -pin  "VEC_LOOP:acc#5" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(17)} -pin  "VEC_LOOP:acc#5" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(18)} -pin  "VEC_LOOP:acc#5" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(19)} -pin  "VEC_LOOP:acc#5" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(20)} -pin  "VEC_LOOP:acc#5" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(21)} -pin  "VEC_LOOP:acc#5" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(22)} -pin  "VEC_LOOP:acc#5" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(23)} -pin  "VEC_LOOP:acc#5" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(24)} -pin  "VEC_LOOP:acc#5" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(25)} -pin  "VEC_LOOP:acc#5" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(26)} -pin  "VEC_LOOP:acc#5" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(27)} -pin  "VEC_LOOP:acc#5" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(28)} -pin  "VEC_LOOP:acc#5" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(29)} -pin  "VEC_LOOP:acc#5" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(30)} -pin  "VEC_LOOP:acc#5" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {vec:rsci.m_din.mxwt(31)} -pin  "VEC_LOOP:acc#5" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.m_din.mxwt}
load net {factor2.sva(0)} -pin  "VEC_LOOP:acc#5" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(1)} -pin  "VEC_LOOP:acc#5" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(2)} -pin  "VEC_LOOP:acc#5" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(3)} -pin  "VEC_LOOP:acc#5" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(4)} -pin  "VEC_LOOP:acc#5" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(5)} -pin  "VEC_LOOP:acc#5" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(6)} -pin  "VEC_LOOP:acc#5" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(7)} -pin  "VEC_LOOP:acc#5" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(8)} -pin  "VEC_LOOP:acc#5" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(9)} -pin  "VEC_LOOP:acc#5" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(10)} -pin  "VEC_LOOP:acc#5" {B(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(11)} -pin  "VEC_LOOP:acc#5" {B(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(12)} -pin  "VEC_LOOP:acc#5" {B(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(13)} -pin  "VEC_LOOP:acc#5" {B(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(14)} -pin  "VEC_LOOP:acc#5" {B(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(15)} -pin  "VEC_LOOP:acc#5" {B(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(16)} -pin  "VEC_LOOP:acc#5" {B(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(17)} -pin  "VEC_LOOP:acc#5" {B(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(18)} -pin  "VEC_LOOP:acc#5" {B(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(19)} -pin  "VEC_LOOP:acc#5" {B(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(20)} -pin  "VEC_LOOP:acc#5" {B(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(21)} -pin  "VEC_LOOP:acc#5" {B(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(22)} -pin  "VEC_LOOP:acc#5" {B(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(23)} -pin  "VEC_LOOP:acc#5" {B(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(24)} -pin  "VEC_LOOP:acc#5" {B(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(25)} -pin  "VEC_LOOP:acc#5" {B(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(26)} -pin  "VEC_LOOP:acc#5" {B(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(27)} -pin  "VEC_LOOP:acc#5" {B(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(28)} -pin  "VEC_LOOP:acc#5" {B(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(29)} -pin  "VEC_LOOP:acc#5" {B(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(30)} -pin  "VEC_LOOP:acc#5" {B(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(31)} -pin  "VEC_LOOP:acc#5" {B(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {VEC_LOOP:acc#5.itm(0)} -pin  "VEC_LOOP:acc#5" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(1)} -pin  "VEC_LOOP:acc#5" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(2)} -pin  "VEC_LOOP:acc#5" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(3)} -pin  "VEC_LOOP:acc#5" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(4)} -pin  "VEC_LOOP:acc#5" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(5)} -pin  "VEC_LOOP:acc#5" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(6)} -pin  "VEC_LOOP:acc#5" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(7)} -pin  "VEC_LOOP:acc#5" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(8)} -pin  "VEC_LOOP:acc#5" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(9)} -pin  "VEC_LOOP:acc#5" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(10)} -pin  "VEC_LOOP:acc#5" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(11)} -pin  "VEC_LOOP:acc#5" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(12)} -pin  "VEC_LOOP:acc#5" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(13)} -pin  "VEC_LOOP:acc#5" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(14)} -pin  "VEC_LOOP:acc#5" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(15)} -pin  "VEC_LOOP:acc#5" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(16)} -pin  "VEC_LOOP:acc#5" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(17)} -pin  "VEC_LOOP:acc#5" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(18)} -pin  "VEC_LOOP:acc#5" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(19)} -pin  "VEC_LOOP:acc#5" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(20)} -pin  "VEC_LOOP:acc#5" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(21)} -pin  "VEC_LOOP:acc#5" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(22)} -pin  "VEC_LOOP:acc#5" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(23)} -pin  "VEC_LOOP:acc#5" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(24)} -pin  "VEC_LOOP:acc#5" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(25)} -pin  "VEC_LOOP:acc#5" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(26)} -pin  "VEC_LOOP:acc#5" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(27)} -pin  "VEC_LOOP:acc#5" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(28)} -pin  "VEC_LOOP:acc#5" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(29)} -pin  "VEC_LOOP:acc#5" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(30)} -pin  "VEC_LOOP:acc#5" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(31)} -pin  "VEC_LOOP:acc#5" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load inst "STAGE_LOOP:i:not#1" "not(4)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1369 -attr oid 1365 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:i:not#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:i:not#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:i:not#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:i:not#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i:not#1.itm(0)} -pin  "STAGE_LOOP:i:not#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(1)} -pin  "STAGE_LOOP:i:not#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(2)} -pin  "STAGE_LOOP:i:not#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(3)} -pin  "STAGE_LOOP:i:not#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load inst "COMP_LOOP:twiddle_f:acc" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1370 -attr oid 1366 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc} -attr area 4.000000 -attr delay 0.945000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(4,0,4,0,4)"
load net {STAGE_LOOP:i:not#1.itm(0)} -pin  "COMP_LOOP:twiddle_f:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(1)} -pin  "COMP_LOOP:twiddle_f:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(2)} -pin  "COMP_LOOP:twiddle_f:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(3)} -pin  "COMP_LOOP:twiddle_f:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:acc" {B(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:acc" {B(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {GND} -pin  "COMP_LOOP:twiddle_f:acc" {B(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:acc" {B(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {COMP_LOOP:twiddle_f:acc.itm(0)} -pin  "COMP_LOOP:twiddle_f:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(1)} -pin  "COMP_LOOP:twiddle_f:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(2)} -pin  "COMP_LOOP:twiddle_f:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(3)} -pin  "COMP_LOOP:twiddle_f:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load inst "STAGE_LOOP:mux#3" "mux(2,4)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1371 -attr oid 1367 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3} -attr area 4.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(4,1,2)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP:twiddle_f:acc.itm(0)} -pin  "STAGE_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(1)} -pin  "STAGE_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(2)} -pin  "STAGE_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(3)} -pin  "STAGE_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {fsm_output(2)} -pin  "STAGE_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#3.itm}
load net {STAGE_LOOP:mux#3.itm(0)} -pin  "STAGE_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {STAGE_LOOP:mux#3.itm(1)} -pin  "STAGE_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {STAGE_LOOP:mux#3.itm(2)} -pin  "STAGE_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {STAGE_LOOP:mux#3.itm(3)} -pin  "STAGE_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load inst "VEC_LOOP:mux" "mux(2,11)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1372 -attr oid 1368 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux} -attr area 11.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(11,1,2)"
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "VEC_LOOP:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "VEC_LOOP:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "VEC_LOOP:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "VEC_LOOP:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "VEC_LOOP:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "VEC_LOOP:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "VEC_LOOP:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "VEC_LOOP:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "VEC_LOOP:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "VEC_LOOP:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {GND} -pin  "VEC_LOOP:mux" {A0(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {z.out#2(0)} -pin  "VEC_LOOP:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "VEC_LOOP:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "VEC_LOOP:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "VEC_LOOP:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(4)} -pin  "VEC_LOOP:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(5)} -pin  "VEC_LOOP:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(6)} -pin  "VEC_LOOP:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(7)} -pin  "VEC_LOOP:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(8)} -pin  "VEC_LOOP:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(9)} -pin  "VEC_LOOP:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(10)} -pin  "VEC_LOOP:mux" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {fsm_output(12)} -pin  "VEC_LOOP:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(12)#6.itm}
load net {VEC_LOOP:mux.itm(0)} -pin  "VEC_LOOP:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(1)} -pin  "VEC_LOOP:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(2)} -pin  "VEC_LOOP:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(3)} -pin  "VEC_LOOP:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(4)} -pin  "VEC_LOOP:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(5)} -pin  "VEC_LOOP:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(6)} -pin  "VEC_LOOP:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(7)} -pin  "VEC_LOOP:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(8)} -pin  "VEC_LOOP:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(9)} -pin  "VEC_LOOP:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(10)} -pin  "VEC_LOOP:mux" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load inst "COMP_LOOP:not#3" "not(10)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1373 -attr oid 1369 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(10)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP:not#3" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP:not#3" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP:not#3" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP:not#3" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP:not#3" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP:not#3" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP:not#3" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP:not#3" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP:not#3" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP:not#3" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {COMP_LOOP:not#3.itm(0)} -pin  "COMP_LOOP:not#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(1)} -pin  "COMP_LOOP:not#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(2)} -pin  "COMP_LOOP:not#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(3)} -pin  "COMP_LOOP:not#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(4)} -pin  "COMP_LOOP:not#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(5)} -pin  "COMP_LOOP:not#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(6)} -pin  "COMP_LOOP:not#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(7)} -pin  "COMP_LOOP:not#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(8)} -pin  "COMP_LOOP:not#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(9)} -pin  "COMP_LOOP:not#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load inst "VEC_LOOP:mux#14" "mux(2,11)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1374 -attr oid 1370 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14} -attr area 11.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(11,1,2)"
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "VEC_LOOP:mux#14" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:mux#14" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:mux#14" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:mux#14" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:mux#14" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:mux#14" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:mux#14" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:mux#14" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:mux#14" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:mux#14" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:mux#14" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {COMP_LOOP:not#3.itm(0)} -pin  "VEC_LOOP:mux#14" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(1)} -pin  "VEC_LOOP:mux#14" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(2)} -pin  "VEC_LOOP:mux#14" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(3)} -pin  "VEC_LOOP:mux#14" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(4)} -pin  "VEC_LOOP:mux#14" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(5)} -pin  "VEC_LOOP:mux#14" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(6)} -pin  "VEC_LOOP:mux#14" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(7)} -pin  "VEC_LOOP:mux#14" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(8)} -pin  "VEC_LOOP:mux#14" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(9)} -pin  "VEC_LOOP:mux#14" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {PWR} -pin  "VEC_LOOP:mux#14" {A1(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {fsm_output(12)} -pin  "VEC_LOOP:mux#14" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(12)#7.itm}
load net {VEC_LOOP:mux#14.itm(0)} -pin  "VEC_LOOP:mux#14" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(1)} -pin  "VEC_LOOP:mux#14" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(2)} -pin  "VEC_LOOP:mux#14" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(3)} -pin  "VEC_LOOP:mux#14" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(4)} -pin  "VEC_LOOP:mux#14" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(5)} -pin  "VEC_LOOP:mux#14" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(6)} -pin  "VEC_LOOP:mux#14" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(7)} -pin  "VEC_LOOP:mux#14" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(8)} -pin  "VEC_LOOP:mux#14" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(9)} -pin  "VEC_LOOP:mux#14" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(10)} -pin  "VEC_LOOP:mux#14" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load inst "not#34" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1375 -attr oid 1371 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#34} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#34" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#6.itm}
load net {not#34.itm} -pin  "not#34" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#34.itm}
load inst "VEC_LOOP:or#1" "or(2,1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1376 -attr oid 1372 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not#34.itm} -pin  "VEC_LOOP:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#34.itm}
load net {fsm_output(12)} -pin  "VEC_LOOP:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(12)#5.itm}
load net {VEC_LOOP:or#1.itm} -pin  "VEC_LOOP:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1.itm}
load inst "STAGE_LOOP:mux#1" "mux(2,10)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1377 -attr oid 1373 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1} -attr area 10.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(10,1,2)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -pin  "STAGE_LOOP:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -pin  "STAGE_LOOP:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -pin  "STAGE_LOOP:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -pin  "STAGE_LOOP:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -pin  "STAGE_LOOP:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -pin  "STAGE_LOOP:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -pin  "STAGE_LOOP:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -pin  "STAGE_LOOP:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -pin  "STAGE_LOOP:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -pin  "STAGE_LOOP:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {fsm_output(12)} -pin  "STAGE_LOOP:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(12)#8.itm}
load net {STAGE_LOOP:mux#1.itm(0)} -pin  "STAGE_LOOP:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(1)} -pin  "STAGE_LOOP:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(2)} -pin  "STAGE_LOOP:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(3)} -pin  "STAGE_LOOP:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(4)} -pin  "STAGE_LOOP:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(5)} -pin  "STAGE_LOOP:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(6)} -pin  "STAGE_LOOP:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(7)} -pin  "STAGE_LOOP:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(8)} -pin  "STAGE_LOOP:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(9)} -pin  "STAGE_LOOP:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load inst "STAGE_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1378 -attr oid 1374 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(12)} -pin  "STAGE_LOOP:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(12)#4.itm}
load net {STAGE_LOOP:not#2.itm} -pin  "STAGE_LOOP:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2.itm}
load inst "not#9" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1379 -attr oid 1375 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#9} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {run_ac_sync_tmp_dobj.sva} -pin  "not#9" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run_ac_sync_tmp_dobj.sva}
load net {not#9.itm} -pin  "not#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#9.itm}
load inst "COMP_LOOP:not" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1380 -attr oid 1376 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#1(10)} -pin  "COMP_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#1)(10).itm}
load net {COMP_LOOP:not.itm} -pin  "COMP_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not.itm}
load inst "STAGE_LOOP:not" "not(1)" "INTERFACE" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1381 -attr oid 1377 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm(4)}
load net {STAGE_LOOP:not.itm} -pin  "STAGE_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1382 -attr oid 1378 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1383 -attr oid 1379 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1384 -attr oid 1380 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1385 -attr oid 1381 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.vld}
load portBus vec:rsc.m_wstate(2:0) output 3 {vec:rsc.m_wstate(2)} {vec:rsc.m_wstate(1)} {vec:rsc.m_wstate(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1386 -attr oid 1382 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.m_wstate}
load port {vec:rsc.m_wCaughtUp} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1387 -attr oid 1383 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.m_wCaughtUp}
load port {vec:rsc.RREADY} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1388 -attr oid 1384 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RREADY}
load port {vec:rsc.RVALID} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1389 -attr oid 1385 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RVALID}
load port {vec:rsc.RUSER} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1390 -attr oid 1386 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RUSER}
load port {vec:rsc.RLAST} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1391 -attr oid 1387 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RLAST}
load portBus vec:rsc.RRESP(1:0) input 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1392 -attr oid 1388 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RRESP}
load portBus vec:rsc.RDATA(31:0) input 32 {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1393 -attr oid 1389 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load port {vec:rsc.RID} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1394 -attr oid 1390 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RID}
load port {vec:rsc.ARREADY} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1395 -attr oid 1391 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARREADY}
load port {vec:rsc.ARVALID} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1396 -attr oid 1392 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARVALID}
load port {vec:rsc.ARUSER} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1397 -attr oid 1393 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARUSER}
load portBus vec:rsc.ARREGION(3:0) output 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1398 -attr oid 1394 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARREGION}
load portBus vec:rsc.ARQOS(3:0) output 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1399 -attr oid 1395 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARQOS}
load portBus vec:rsc.ARPROT(2:0) output 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1400 -attr oid 1396 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARPROT}
load portBus vec:rsc.ARCACHE(3:0) output 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1401 -attr oid 1397 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARCACHE}
load port {vec:rsc.ARLOCK} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1402 -attr oid 1398 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLOCK}
load portBus vec:rsc.ARBURST(1:0) output 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1403 -attr oid 1399 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARBURST}
load portBus vec:rsc.ARSIZE(2:0) output 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1404 -attr oid 1400 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARSIZE}
load portBus vec:rsc.ARLEN(7:0) output 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1405 -attr oid 1401 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load portBus vec:rsc.ARADDR(31:0) output 32 {vec:rsc.ARADDR(31)} {vec:rsc.ARADDR(30)} {vec:rsc.ARADDR(29)} {vec:rsc.ARADDR(28)} {vec:rsc.ARADDR(27)} {vec:rsc.ARADDR(26)} {vec:rsc.ARADDR(25)} {vec:rsc.ARADDR(24)} {vec:rsc.ARADDR(23)} {vec:rsc.ARADDR(22)} {vec:rsc.ARADDR(21)} {vec:rsc.ARADDR(20)} {vec:rsc.ARADDR(19)} {vec:rsc.ARADDR(18)} {vec:rsc.ARADDR(17)} {vec:rsc.ARADDR(16)} {vec:rsc.ARADDR(15)} {vec:rsc.ARADDR(14)} {vec:rsc.ARADDR(13)} {vec:rsc.ARADDR(12)} {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1406 -attr oid 1402 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load port {vec:rsc.ARID} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1407 -attr oid 1403 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARID}
load port {vec:rsc.BREADY} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1408 -attr oid 1404 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.BREADY}
load port {vec:rsc.BVALID} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1409 -attr oid 1405 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.BVALID}
load port {vec:rsc.BUSER} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1410 -attr oid 1406 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.BUSER}
load portBus vec:rsc.BRESP(1:0) input 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1411 -attr oid 1407 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.BRESP}
load port {vec:rsc.BID} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1412 -attr oid 1408 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.BID}
load port {vec:rsc.WREADY} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1413 -attr oid 1409 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WREADY}
load port {vec:rsc.WVALID} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1414 -attr oid 1410 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WVALID}
load port {vec:rsc.WUSER} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1415 -attr oid 1411 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WUSER}
load port {vec:rsc.WLAST} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1416 -attr oid 1412 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WLAST}
load portBus vec:rsc.WSTRB(3:0) output 4 {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1417 -attr oid 1413 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WSTRB}
load portBus vec:rsc.WDATA(31:0) output 32 {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1418 -attr oid 1414 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load port {vec:rsc.AWREADY} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1419 -attr oid 1415 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWREADY}
load port {vec:rsc.AWVALID} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1420 -attr oid 1416 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWVALID}
load port {vec:rsc.AWUSER} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1421 -attr oid 1417 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWUSER}
load portBus vec:rsc.AWREGION(3:0) output 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1422 -attr oid 1418 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWREGION}
load portBus vec:rsc.AWQOS(3:0) output 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1423 -attr oid 1419 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWQOS}
load portBus vec:rsc.AWPROT(2:0) output 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1424 -attr oid 1420 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWPROT}
load portBus vec:rsc.AWCACHE(3:0) output 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1425 -attr oid 1421 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWCACHE}
load port {vec:rsc.AWLOCK} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1426 -attr oid 1422 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLOCK}
load portBus vec:rsc.AWBURST(1:0) output 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1427 -attr oid 1423 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWBURST}
load portBus vec:rsc.AWSIZE(2:0) output 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1428 -attr oid 1424 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWSIZE}
load portBus vec:rsc.AWLEN(7:0) output 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1429 -attr oid 1425 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load portBus vec:rsc.AWADDR(31:0) output 32 {vec:rsc.AWADDR(31)} {vec:rsc.AWADDR(30)} {vec:rsc.AWADDR(29)} {vec:rsc.AWADDR(28)} {vec:rsc.AWADDR(27)} {vec:rsc.AWADDR(26)} {vec:rsc.AWADDR(25)} {vec:rsc.AWADDR(24)} {vec:rsc.AWADDR(23)} {vec:rsc.AWADDR(22)} {vec:rsc.AWADDR(21)} {vec:rsc.AWADDR(20)} {vec:rsc.AWADDR(19)} {vec:rsc.AWADDR(18)} {vec:rsc.AWADDR(17)} {vec:rsc.AWADDR(16)} {vec:rsc.AWADDR(15)} {vec:rsc.AWADDR(14)} {vec:rsc.AWADDR(13)} {vec:rsc.AWADDR(12)} {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1430 -attr oid 1426 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load port {vec:rsc.AWID} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1431 -attr oid 1427 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWID}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1432 -attr oid 1428 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1433 -attr oid 1429 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1434 -attr oid 1430 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load portBus r:rsc.dat(31:0) input 32 {r:rsc.dat(31)} {r:rsc.dat(30)} {r:rsc.dat(29)} {r:rsc.dat(28)} {r:rsc.dat(27)} {r:rsc.dat(26)} {r:rsc.dat(25)} {r:rsc.dat(24)} {r:rsc.dat(23)} {r:rsc.dat(22)} {r:rsc.dat(21)} {r:rsc.dat(20)} {r:rsc.dat(19)} {r:rsc.dat(18)} {r:rsc.dat(17)} {r:rsc.dat(16)} {r:rsc.dat(15)} {r:rsc.dat(14)} {r:rsc.dat(13)} {r:rsc.dat(12)} {r:rsc.dat(11)} {r:rsc.dat(10)} {r:rsc.dat(9)} {r:rsc.dat(8)} {r:rsc.dat(7)} {r:rsc.dat(6)} {r:rsc.dat(5)} {r:rsc.dat(4)} {r:rsc.dat(3)} {r:rsc.dat(2)} {r:rsc.dat(1)} {r:rsc.dat(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1435 -attr oid 1431 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1436 -attr oid 1432 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load portBus twiddle:rsc.adrb(9:0) output 10 {twiddle:rsc.adrb(9)} {twiddle:rsc.adrb(8)} {twiddle:rsc.adrb(7)} {twiddle:rsc.adrb(6)} {twiddle:rsc.adrb(5)} {twiddle:rsc.adrb(4)} {twiddle:rsc.adrb(3)} {twiddle:rsc.adrb(2)} {twiddle:rsc.adrb(1)} {twiddle:rsc.adrb(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1437 -attr oid 1433 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load portBus twiddle:rsc.qb(31:0) input 32 {twiddle:rsc.qb(31)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1438 -attr oid 1434 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1439 -attr oid 1435 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load portBus twiddle_h:rsc.adrb(9:0) output 10 {twiddle_h:rsc.adrb(9)} {twiddle_h:rsc.adrb(8)} {twiddle_h:rsc.adrb(7)} {twiddle_h:rsc.adrb(6)} {twiddle_h:rsc.adrb(5)} {twiddle_h:rsc.adrb(4)} {twiddle_h:rsc.adrb(3)} {twiddle_h:rsc.adrb(2)} {twiddle_h:rsc.adrb(1)} {twiddle_h:rsc.adrb(0)} -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1440 -attr oid 1436 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load portBus twiddle_h:rsc.qb(31:0) input 32 {twiddle_h:rsc.qb(31)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(0)} -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1441 -attr oid 1437 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1442 -attr oid 1438 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1443 -attr oid 1439 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1444 -attr oid 1440 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     portBus adrb(9:0) output 10 {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus adrb_d(9:0) input 10 {adrb_d(9)} {adrb_d(8)} {adrb_d(7)} {adrb_d(6)} {adrb_d(5)} {adrb_d(4)} {adrb_d(3)} {adrb_d(2)} {adrb_d(1)} {adrb_d(0)} \
     port {clk} input \
     port {clken} input \
     portBus qb_d(31:0) output 32 {qb_d(31)} {qb_d(30)} {qb_d(29)} {qb_d(28)} {qb_d(27)} {qb_d(26)} {qb_d(25)} {qb_d(24)} {qb_d(23)} {qb_d(22)} {qb_d(21)} {qb_d(20)} {qb_d(19)} {qb_d(18)} {qb_d(17)} {qb_d(16)} {qb_d(15)} {qb_d(14)} {qb_d(13)} {qb_d(12)} {qb_d(11)} {qb_d(10)} {qb_d(9)} {qb_d(8)} {qb_d(7)} {qb_d(6)} {qb_d(5)} {qb_d(4)} {qb_d(3)} {qb_d(2)} {qb_d(1)} {qb_d(0)} \
     port {readB_r_ram_ir_internal_RMASK_B_d} input \

load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     portBus adrb(9:0) output 10 {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus adrb_d(9:0) input 10 {adrb_d(9)} {adrb_d(8)} {adrb_d(7)} {adrb_d(6)} {adrb_d(5)} {adrb_d(4)} {adrb_d(3)} {adrb_d(2)} {adrb_d(1)} {adrb_d(0)} \
     port {clk} input \
     port {clken} input \
     portBus qb_d(31:0) output 32 {qb_d(31)} {qb_d(30)} {qb_d(29)} {qb_d(28)} {qb_d(27)} {qb_d(26)} {qb_d(25)} {qb_d(24)} {qb_d(23)} {qb_d(22)} {qb_d(21)} {qb_d(20)} {qb_d(19)} {qb_d(18)} {qb_d(17)} {qb_d(16)} {qb_d(15)} {qb_d(14)} {qb_d(13)} {qb_d(12)} {qb_d(11)} {qb_d(10)} {qb_d(9)} {qb_d(8)} {qb_d(7)} {qb_d(6)} {qb_d(5)} {qb_d(4)} {qb_d(3)} {qb_d(2)} {qb_d(1)} {qb_d(0)} \
     port {readB_r_ram_ir_internal_RMASK_B_d} input \

load symbol "inPlaceNTT_DIF_precomp:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     portBus vec:rsc.m_wstate(2:0) output 3 {vec:rsc.m_wstate(2)} {vec:rsc.m_wstate(1)} {vec:rsc.m_wstate(0)} \
     port {vec:rsc.m_wCaughtUp} output \
     port {vec:rsc.RREADY} output \
     port {vec:rsc.RVALID} input \
     port {vec:rsc.RUSER} input \
     port {vec:rsc.RLAST} input \
     portBus vec:rsc.RRESP(1:0) input 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} \
     portBus vec:rsc.RDATA(31:0) input 32 {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} \
     port {vec:rsc.RID} input \
     port {vec:rsc.ARREADY} input \
     port {vec:rsc.ARVALID} output \
     port {vec:rsc.ARUSER} output \
     portBus vec:rsc.ARREGION(3:0) output 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} \
     portBus vec:rsc.ARQOS(3:0) output 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} \
     portBus vec:rsc.ARPROT(2:0) output 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} \
     portBus vec:rsc.ARCACHE(3:0) output 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} \
     port {vec:rsc.ARLOCK} output \
     portBus vec:rsc.ARBURST(1:0) output 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} \
     portBus vec:rsc.ARSIZE(2:0) output 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} \
     portBus vec:rsc.ARLEN(7:0) output 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} \
     portBus vec:rsc.ARADDR(31:0) output 32 {vec:rsc.ARADDR(31)} {vec:rsc.ARADDR(30)} {vec:rsc.ARADDR(29)} {vec:rsc.ARADDR(28)} {vec:rsc.ARADDR(27)} {vec:rsc.ARADDR(26)} {vec:rsc.ARADDR(25)} {vec:rsc.ARADDR(24)} {vec:rsc.ARADDR(23)} {vec:rsc.ARADDR(22)} {vec:rsc.ARADDR(21)} {vec:rsc.ARADDR(20)} {vec:rsc.ARADDR(19)} {vec:rsc.ARADDR(18)} {vec:rsc.ARADDR(17)} {vec:rsc.ARADDR(16)} {vec:rsc.ARADDR(15)} {vec:rsc.ARADDR(14)} {vec:rsc.ARADDR(13)} {vec:rsc.ARADDR(12)} {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} \
     port {vec:rsc.ARID} output \
     port {vec:rsc.BREADY} output \
     port {vec:rsc.BVALID} input \
     port {vec:rsc.BUSER} input \
     portBus vec:rsc.BRESP(1:0) input 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} \
     port {vec:rsc.BID} input \
     port {vec:rsc.WREADY} input \
     port {vec:rsc.WVALID} output \
     port {vec:rsc.WUSER} output \
     port {vec:rsc.WLAST} output \
     portBus vec:rsc.WSTRB(3:0) output 4 {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} \
     portBus vec:rsc.WDATA(31:0) output 32 {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} \
     port {vec:rsc.AWREADY} input \
     port {vec:rsc.AWVALID} output \
     port {vec:rsc.AWUSER} output \
     portBus vec:rsc.AWREGION(3:0) output 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} \
     portBus vec:rsc.AWQOS(3:0) output 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} \
     portBus vec:rsc.AWPROT(2:0) output 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} \
     portBus vec:rsc.AWCACHE(3:0) output 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} \
     port {vec:rsc.AWLOCK} output \
     portBus vec:rsc.AWBURST(1:0) output 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} \
     portBus vec:rsc.AWSIZE(2:0) output 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} \
     portBus vec:rsc.AWLEN(7:0) output 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} \
     portBus vec:rsc.AWADDR(31:0) output 32 {vec:rsc.AWADDR(31)} {vec:rsc.AWADDR(30)} {vec:rsc.AWADDR(29)} {vec:rsc.AWADDR(28)} {vec:rsc.AWADDR(27)} {vec:rsc.AWADDR(26)} {vec:rsc.AWADDR(25)} {vec:rsc.AWADDR(24)} {vec:rsc.AWADDR(23)} {vec:rsc.AWADDR(22)} {vec:rsc.AWADDR(21)} {vec:rsc.AWADDR(20)} {vec:rsc.AWADDR(19)} {vec:rsc.AWADDR(18)} {vec:rsc.AWADDR(17)} {vec:rsc.AWADDR(16)} {vec:rsc.AWADDR(15)} {vec:rsc.AWADDR(14)} {vec:rsc.AWADDR(13)} {vec:rsc.AWADDR(12)} {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} \
     port {vec:rsc.AWID} output \
     port {vec:rsc.triosy.lz} output \
     portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} \
     port {p:rsc.triosy.lz} output \
     port {r:rsc.triosy.lz} output \
     port {twiddle:rsc.triosy.lz} output \
     port {twiddle_h:rsc.triosy.lz} output \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} \
     port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} output \
     portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} \
     port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} output \
     portBus twiddle:rsci.adrb_d.pff(9:0) output 10 {twiddle:rsci.adrb_d.pff(9)} {twiddle:rsci.adrb_d.pff(8)} {twiddle:rsci.adrb_d.pff(7)} {twiddle:rsci.adrb_d.pff(6)} {twiddle:rsci.adrb_d.pff(5)} {twiddle:rsci.adrb_d.pff(4)} {twiddle:rsci.adrb_d.pff(3)} {twiddle:rsci.adrb_d.pff(2)} {twiddle:rsci.adrb_d.pff(1)} {twiddle:rsci.adrb_d.pff(0)} \

load net {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1445 -attr oid 1441 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1446 -attr oid 1442 -attr vt d
load net {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1447 -attr oid 1443 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1448 -attr oid 1444 -attr vt d
load net {twiddle:rsci.adrb_d.iff(0)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(1)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(2)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(3)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(4)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(5)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(6)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(7)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(8)} -attr vt d
load net {twiddle:rsci.adrb_d.iff(9)} -attr vt d
load netBundle {twiddle:rsci.adrb_d.iff} 10 {twiddle:rsci.adrb_d.iff(0)} {twiddle:rsci.adrb_d.iff(1)} {twiddle:rsci.adrb_d.iff(2)} {twiddle:rsci.adrb_d.iff(3)} {twiddle:rsci.adrb_d.iff(4)} {twiddle:rsci.adrb_d.iff(5)} {twiddle:rsci.adrb_d.iff(6)} {twiddle:rsci.adrb_d.iff(7)} {twiddle:rsci.adrb_d.iff(8)} {twiddle:rsci.adrb_d.iff(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1449 -attr oid 1445 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1450 -attr oid 1446 -attr vt d
load net {clk} -port {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1451 -attr oid 1447 -attr vt d
load net {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1452 -attr oid 1448 -attr vt d
load net {rst} -port {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1453 -attr oid 1449 -attr vt d
load net {run:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1454 -attr oid 1450 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1455 -attr oid 1451 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1456 -attr oid 1452 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1457 -attr oid 1453 -attr vt d
load net {vec:rsc.m_wstate(0)} -attr vt d
load net {vec:rsc.m_wstate(1)} -attr vt d
load net {vec:rsc.m_wstate(2)} -attr vt d
load netBundle {vec:rsc.m_wstate} 3 {vec:rsc.m_wstate(0)} {vec:rsc.m_wstate(1)} {vec:rsc.m_wstate(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1458 -attr oid 1454 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(0)} -port {vec:rsc.m_wstate(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(1)} -port {vec:rsc.m_wstate(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(2)} -port {vec:rsc.m_wstate(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.m_wstate}
load net {vec:rsc.m_wCaughtUp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1459 -attr oid 1455 -attr vt d
load net {vec:rsc.m_wCaughtUp} -port {vec:rsc.m_wCaughtUp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1460 -attr oid 1456 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.m_wCaughtUp}
load net {vec:rsc.RREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1461 -attr oid 1457 -attr vt d
load net {vec:rsc.RREADY} -port {vec:rsc.RREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1462 -attr oid 1458 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RREADY}
load net {vec:rsc.RVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1463 -attr oid 1459 -attr vt d
load net {vec:rsc.RVALID} -port {vec:rsc.RVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1464 -attr oid 1460 -attr vt d
load net {vec:rsc.RUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1465 -attr oid 1461 -attr vt d
load net {vec:rsc.RUSER} -port {vec:rsc.RUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1466 -attr oid 1462 -attr vt d
load net {vec:rsc.RLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1467 -attr oid 1463 -attr vt d
load net {vec:rsc.RLAST} -port {vec:rsc.RLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1468 -attr oid 1464 -attr vt d
load net {vec:rsc.RRESP(0)} -attr vt d
load net {vec:rsc.RRESP(1)} -attr vt d
load netBundle {vec:rsc.RRESP} 2 {vec:rsc.RRESP(0)} {vec:rsc.RRESP(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1469 -attr oid 1465 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RRESP}
load net {vec:rsc.RRESP(0)} -port {vec:rsc.RRESP(0)} -attr vt d
load net {vec:rsc.RRESP(1)} -port {vec:rsc.RRESP(1)} -attr vt d
load netBundle {vec:rsc.RRESP} 2 {vec:rsc.RRESP(0)} {vec:rsc.RRESP(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1470 -attr oid 1466 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -attr vt d
load net {vec:rsc.RDATA(1)} -attr vt d
load net {vec:rsc.RDATA(2)} -attr vt d
load net {vec:rsc.RDATA(3)} -attr vt d
load net {vec:rsc.RDATA(4)} -attr vt d
load net {vec:rsc.RDATA(5)} -attr vt d
load net {vec:rsc.RDATA(6)} -attr vt d
load net {vec:rsc.RDATA(7)} -attr vt d
load net {vec:rsc.RDATA(8)} -attr vt d
load net {vec:rsc.RDATA(9)} -attr vt d
load net {vec:rsc.RDATA(10)} -attr vt d
load net {vec:rsc.RDATA(11)} -attr vt d
load net {vec:rsc.RDATA(12)} -attr vt d
load net {vec:rsc.RDATA(13)} -attr vt d
load net {vec:rsc.RDATA(14)} -attr vt d
load net {vec:rsc.RDATA(15)} -attr vt d
load net {vec:rsc.RDATA(16)} -attr vt d
load net {vec:rsc.RDATA(17)} -attr vt d
load net {vec:rsc.RDATA(18)} -attr vt d
load net {vec:rsc.RDATA(19)} -attr vt d
load net {vec:rsc.RDATA(20)} -attr vt d
load net {vec:rsc.RDATA(21)} -attr vt d
load net {vec:rsc.RDATA(22)} -attr vt d
load net {vec:rsc.RDATA(23)} -attr vt d
load net {vec:rsc.RDATA(24)} -attr vt d
load net {vec:rsc.RDATA(25)} -attr vt d
load net {vec:rsc.RDATA(26)} -attr vt d
load net {vec:rsc.RDATA(27)} -attr vt d
load net {vec:rsc.RDATA(28)} -attr vt d
load net {vec:rsc.RDATA(29)} -attr vt d
load net {vec:rsc.RDATA(30)} -attr vt d
load net {vec:rsc.RDATA(31)} -attr vt d
load netBundle {vec:rsc.RDATA} 32 {vec:rsc.RDATA(0)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1471 -attr oid 1467 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(0)} -port {vec:rsc.RDATA(0)} -attr vt d
load net {vec:rsc.RDATA(1)} -port {vec:rsc.RDATA(1)} -attr vt d
load net {vec:rsc.RDATA(2)} -port {vec:rsc.RDATA(2)} -attr vt d
load net {vec:rsc.RDATA(3)} -port {vec:rsc.RDATA(3)} -attr vt d
load net {vec:rsc.RDATA(4)} -port {vec:rsc.RDATA(4)} -attr vt d
load net {vec:rsc.RDATA(5)} -port {vec:rsc.RDATA(5)} -attr vt d
load net {vec:rsc.RDATA(6)} -port {vec:rsc.RDATA(6)} -attr vt d
load net {vec:rsc.RDATA(7)} -port {vec:rsc.RDATA(7)} -attr vt d
load net {vec:rsc.RDATA(8)} -port {vec:rsc.RDATA(8)} -attr vt d
load net {vec:rsc.RDATA(9)} -port {vec:rsc.RDATA(9)} -attr vt d
load net {vec:rsc.RDATA(10)} -port {vec:rsc.RDATA(10)} -attr vt d
load net {vec:rsc.RDATA(11)} -port {vec:rsc.RDATA(11)} -attr vt d
load net {vec:rsc.RDATA(12)} -port {vec:rsc.RDATA(12)} -attr vt d
load net {vec:rsc.RDATA(13)} -port {vec:rsc.RDATA(13)} -attr vt d
load net {vec:rsc.RDATA(14)} -port {vec:rsc.RDATA(14)} -attr vt d
load net {vec:rsc.RDATA(15)} -port {vec:rsc.RDATA(15)} -attr vt d
load net {vec:rsc.RDATA(16)} -port {vec:rsc.RDATA(16)} -attr vt d
load net {vec:rsc.RDATA(17)} -port {vec:rsc.RDATA(17)} -attr vt d
load net {vec:rsc.RDATA(18)} -port {vec:rsc.RDATA(18)} -attr vt d
load net {vec:rsc.RDATA(19)} -port {vec:rsc.RDATA(19)} -attr vt d
load net {vec:rsc.RDATA(20)} -port {vec:rsc.RDATA(20)} -attr vt d
load net {vec:rsc.RDATA(21)} -port {vec:rsc.RDATA(21)} -attr vt d
load net {vec:rsc.RDATA(22)} -port {vec:rsc.RDATA(22)} -attr vt d
load net {vec:rsc.RDATA(23)} -port {vec:rsc.RDATA(23)} -attr vt d
load net {vec:rsc.RDATA(24)} -port {vec:rsc.RDATA(24)} -attr vt d
load net {vec:rsc.RDATA(25)} -port {vec:rsc.RDATA(25)} -attr vt d
load net {vec:rsc.RDATA(26)} -port {vec:rsc.RDATA(26)} -attr vt d
load net {vec:rsc.RDATA(27)} -port {vec:rsc.RDATA(27)} -attr vt d
load net {vec:rsc.RDATA(28)} -port {vec:rsc.RDATA(28)} -attr vt d
load net {vec:rsc.RDATA(29)} -port {vec:rsc.RDATA(29)} -attr vt d
load net {vec:rsc.RDATA(30)} -port {vec:rsc.RDATA(30)} -attr vt d
load net {vec:rsc.RDATA(31)} -port {vec:rsc.RDATA(31)} -attr vt d
load netBundle {vec:rsc.RDATA} 32 {vec:rsc.RDATA(0)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1472 -attr oid 1468 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1473 -attr oid 1469 -attr vt d
load net {vec:rsc.RID} -port {vec:rsc.RID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1474 -attr oid 1470 -attr vt d
load net {vec:rsc.ARREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1475 -attr oid 1471 -attr vt d
load net {vec:rsc.ARREADY} -port {vec:rsc.ARREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1476 -attr oid 1472 -attr vt d
load net {vec:rsc.ARVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1477 -attr oid 1473 -attr vt d
load net {vec:rsc.ARVALID} -port {vec:rsc.ARVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1478 -attr oid 1474 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARVALID}
load net {vec:rsc.ARUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1479 -attr oid 1475 -attr vt d
load net {vec:rsc.ARUSER} -port {vec:rsc.ARUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1480 -attr oid 1476 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARUSER}
load net {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1481 -attr oid 1477 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(0)} -port {vec:rsc.ARREGION(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(1)} -port {vec:rsc.ARREGION(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(2)} -port {vec:rsc.ARREGION(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(3)} -port {vec:rsc.ARREGION(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1482 -attr oid 1478 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(0)} -port {vec:rsc.ARQOS(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(1)} -port {vec:rsc.ARQOS(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(2)} -port {vec:rsc.ARQOS(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(3)} -port {vec:rsc.ARQOS(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1483 -attr oid 1479 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(0)} -port {vec:rsc.ARPROT(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(1)} -port {vec:rsc.ARPROT(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(2)} -port {vec:rsc.ARPROT(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1484 -attr oid 1480 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(0)} -port {vec:rsc.ARCACHE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(1)} -port {vec:rsc.ARCACHE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(2)} -port {vec:rsc.ARCACHE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(3)} -port {vec:rsc.ARCACHE(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1485 -attr oid 1481 -attr vt d
load net {vec:rsc.ARLOCK} -port {vec:rsc.ARLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1486 -attr oid 1482 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLOCK}
load net {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1487 -attr oid 1483 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(0)} -port {vec:rsc.ARBURST(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(1)} -port {vec:rsc.ARBURST(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1488 -attr oid 1484 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(0)} -port {vec:rsc.ARSIZE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(1)} -port {vec:rsc.ARSIZE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(2)} -port {vec:rsc.ARSIZE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1489 -attr oid 1485 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(0)} -port {vec:rsc.ARLEN(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(1)} -port {vec:rsc.ARLEN(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(2)} -port {vec:rsc.ARLEN(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(3)} -port {vec:rsc.ARLEN(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(4)} -port {vec:rsc.ARLEN(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(5)} -port {vec:rsc.ARLEN(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(6)} -port {vec:rsc.ARLEN(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(7)} -port {vec:rsc.ARLEN(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -attr vt d
load net {vec:rsc.ARADDR(12)} -attr vt d
load net {vec:rsc.ARADDR(13)} -attr vt d
load net {vec:rsc.ARADDR(14)} -attr vt d
load net {vec:rsc.ARADDR(15)} -attr vt d
load net {vec:rsc.ARADDR(16)} -attr vt d
load net {vec:rsc.ARADDR(17)} -attr vt d
load net {vec:rsc.ARADDR(18)} -attr vt d
load net {vec:rsc.ARADDR(19)} -attr vt d
load net {vec:rsc.ARADDR(20)} -attr vt d
load net {vec:rsc.ARADDR(21)} -attr vt d
load net {vec:rsc.ARADDR(22)} -attr vt d
load net {vec:rsc.ARADDR(23)} -attr vt d
load net {vec:rsc.ARADDR(24)} -attr vt d
load net {vec:rsc.ARADDR(25)} -attr vt d
load net {vec:rsc.ARADDR(26)} -attr vt d
load net {vec:rsc.ARADDR(27)} -attr vt d
load net {vec:rsc.ARADDR(28)} -attr vt d
load net {vec:rsc.ARADDR(29)} -attr vt d
load net {vec:rsc.ARADDR(30)} -attr vt d
load net {vec:rsc.ARADDR(31)} -attr vt d
load netBundle {vec:rsc.ARADDR} 32 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(12)} {vec:rsc.ARADDR(13)} {vec:rsc.ARADDR(14)} {vec:rsc.ARADDR(15)} {vec:rsc.ARADDR(16)} {vec:rsc.ARADDR(17)} {vec:rsc.ARADDR(18)} {vec:rsc.ARADDR(19)} {vec:rsc.ARADDR(20)} {vec:rsc.ARADDR(21)} {vec:rsc.ARADDR(22)} {vec:rsc.ARADDR(23)} {vec:rsc.ARADDR(24)} {vec:rsc.ARADDR(25)} {vec:rsc.ARADDR(26)} {vec:rsc.ARADDR(27)} {vec:rsc.ARADDR(28)} {vec:rsc.ARADDR(29)} {vec:rsc.ARADDR(30)} {vec:rsc.ARADDR(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1490 -attr oid 1486 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(0)} -port {vec:rsc.ARADDR(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(1)} -port {vec:rsc.ARADDR(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(2)} -port {vec:rsc.ARADDR(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(3)} -port {vec:rsc.ARADDR(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(4)} -port {vec:rsc.ARADDR(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(5)} -port {vec:rsc.ARADDR(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(6)} -port {vec:rsc.ARADDR(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(7)} -port {vec:rsc.ARADDR(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(8)} -port {vec:rsc.ARADDR(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(9)} -port {vec:rsc.ARADDR(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(10)} -port {vec:rsc.ARADDR(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(11)} -port {vec:rsc.ARADDR(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(12)} -port {vec:rsc.ARADDR(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(13)} -port {vec:rsc.ARADDR(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(14)} -port {vec:rsc.ARADDR(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(15)} -port {vec:rsc.ARADDR(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(16)} -port {vec:rsc.ARADDR(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(17)} -port {vec:rsc.ARADDR(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(18)} -port {vec:rsc.ARADDR(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(19)} -port {vec:rsc.ARADDR(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(20)} -port {vec:rsc.ARADDR(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(21)} -port {vec:rsc.ARADDR(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(22)} -port {vec:rsc.ARADDR(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(23)} -port {vec:rsc.ARADDR(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(24)} -port {vec:rsc.ARADDR(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(25)} -port {vec:rsc.ARADDR(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(26)} -port {vec:rsc.ARADDR(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(27)} -port {vec:rsc.ARADDR(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(28)} -port {vec:rsc.ARADDR(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(29)} -port {vec:rsc.ARADDR(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(30)} -port {vec:rsc.ARADDR(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(31)} -port {vec:rsc.ARADDR(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1491 -attr oid 1487 -attr vt d
load net {vec:rsc.ARID} -port {vec:rsc.ARID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1492 -attr oid 1488 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARID}
load net {vec:rsc.BREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1493 -attr oid 1489 -attr vt d
load net {vec:rsc.BREADY} -port {vec:rsc.BREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1494 -attr oid 1490 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.BREADY}
load net {vec:rsc.BVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1495 -attr oid 1491 -attr vt d
load net {vec:rsc.BVALID} -port {vec:rsc.BVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1496 -attr oid 1492 -attr vt d
load net {vec:rsc.BUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1497 -attr oid 1493 -attr vt d
load net {vec:rsc.BUSER} -port {vec:rsc.BUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1498 -attr oid 1494 -attr vt d
load net {vec:rsc.BRESP(0)} -attr vt d
load net {vec:rsc.BRESP(1)} -attr vt d
load netBundle {vec:rsc.BRESP} 2 {vec:rsc.BRESP(0)} {vec:rsc.BRESP(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1499 -attr oid 1495 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.BRESP}
load net {vec:rsc.BRESP(0)} -port {vec:rsc.BRESP(0)} -attr vt d
load net {vec:rsc.BRESP(1)} -port {vec:rsc.BRESP(1)} -attr vt d
load netBundle {vec:rsc.BRESP} 2 {vec:rsc.BRESP(0)} {vec:rsc.BRESP(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1500 -attr oid 1496 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.BRESP}
load net {vec:rsc.BID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1501 -attr oid 1497 -attr vt d
load net {vec:rsc.BID} -port {vec:rsc.BID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1502 -attr oid 1498 -attr vt d
load net {vec:rsc.WREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1503 -attr oid 1499 -attr vt d
load net {vec:rsc.WREADY} -port {vec:rsc.WREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1504 -attr oid 1500 -attr vt d
load net {vec:rsc.WVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1505 -attr oid 1501 -attr vt d
load net {vec:rsc.WVALID} -port {vec:rsc.WVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1506 -attr oid 1502 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WVALID}
load net {vec:rsc.WUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1507 -attr oid 1503 -attr vt d
load net {vec:rsc.WUSER} -port {vec:rsc.WUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1508 -attr oid 1504 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WUSER}
load net {vec:rsc.WLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1509 -attr oid 1505 -attr vt d
load net {vec:rsc.WLAST} -port {vec:rsc.WLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1510 -attr oid 1506 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WLAST}
load net {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -attr vt d
load netBundle {vec:rsc.WSTRB} 4 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1511 -attr oid 1507 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(0)} -port {vec:rsc.WSTRB(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(1)} -port {vec:rsc.WSTRB(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(2)} -port {vec:rsc.WSTRB(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(3)} -port {vec:rsc.WSTRB(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -attr vt d
load netBundle {vec:rsc.WDATA} 32 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1512 -attr oid 1508 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(0)} -port {vec:rsc.WDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(1)} -port {vec:rsc.WDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(2)} -port {vec:rsc.WDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(3)} -port {vec:rsc.WDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(4)} -port {vec:rsc.WDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(5)} -port {vec:rsc.WDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(6)} -port {vec:rsc.WDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(7)} -port {vec:rsc.WDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(8)} -port {vec:rsc.WDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(9)} -port {vec:rsc.WDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(10)} -port {vec:rsc.WDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(11)} -port {vec:rsc.WDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(12)} -port {vec:rsc.WDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(13)} -port {vec:rsc.WDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(14)} -port {vec:rsc.WDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(15)} -port {vec:rsc.WDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(16)} -port {vec:rsc.WDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(17)} -port {vec:rsc.WDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(18)} -port {vec:rsc.WDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(19)} -port {vec:rsc.WDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(20)} -port {vec:rsc.WDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(21)} -port {vec:rsc.WDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(22)} -port {vec:rsc.WDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(23)} -port {vec:rsc.WDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(24)} -port {vec:rsc.WDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(25)} -port {vec:rsc.WDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(26)} -port {vec:rsc.WDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(27)} -port {vec:rsc.WDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(28)} -port {vec:rsc.WDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(29)} -port {vec:rsc.WDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(30)} -port {vec:rsc.WDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(31)} -port {vec:rsc.WDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1513 -attr oid 1509 -attr vt d
load net {vec:rsc.AWREADY} -port {vec:rsc.AWREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1514 -attr oid 1510 -attr vt d
load net {vec:rsc.AWVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1515 -attr oid 1511 -attr vt d
load net {vec:rsc.AWVALID} -port {vec:rsc.AWVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1516 -attr oid 1512 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWVALID}
load net {vec:rsc.AWUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1517 -attr oid 1513 -attr vt d
load net {vec:rsc.AWUSER} -port {vec:rsc.AWUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1518 -attr oid 1514 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWUSER}
load net {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1519 -attr oid 1515 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(0)} -port {vec:rsc.AWREGION(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(1)} -port {vec:rsc.AWREGION(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(2)} -port {vec:rsc.AWREGION(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(3)} -port {vec:rsc.AWREGION(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1520 -attr oid 1516 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(0)} -port {vec:rsc.AWQOS(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(1)} -port {vec:rsc.AWQOS(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(2)} -port {vec:rsc.AWQOS(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(3)} -port {vec:rsc.AWQOS(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1521 -attr oid 1517 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(0)} -port {vec:rsc.AWPROT(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(1)} -port {vec:rsc.AWPROT(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(2)} -port {vec:rsc.AWPROT(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1522 -attr oid 1518 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(0)} -port {vec:rsc.AWCACHE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(1)} -port {vec:rsc.AWCACHE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(2)} -port {vec:rsc.AWCACHE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(3)} -port {vec:rsc.AWCACHE(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1523 -attr oid 1519 -attr vt d
load net {vec:rsc.AWLOCK} -port {vec:rsc.AWLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1524 -attr oid 1520 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLOCK}
load net {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1525 -attr oid 1521 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(0)} -port {vec:rsc.AWBURST(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(1)} -port {vec:rsc.AWBURST(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1526 -attr oid 1522 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(0)} -port {vec:rsc.AWSIZE(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(1)} -port {vec:rsc.AWSIZE(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(2)} -port {vec:rsc.AWSIZE(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1527 -attr oid 1523 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(0)} -port {vec:rsc.AWLEN(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(1)} -port {vec:rsc.AWLEN(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(2)} -port {vec:rsc.AWLEN(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(3)} -port {vec:rsc.AWLEN(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(4)} -port {vec:rsc.AWLEN(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(5)} -port {vec:rsc.AWLEN(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(6)} -port {vec:rsc.AWLEN(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(7)} -port {vec:rsc.AWLEN(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -attr vt d
load net {vec:rsc.AWADDR(12)} -attr vt d
load net {vec:rsc.AWADDR(13)} -attr vt d
load net {vec:rsc.AWADDR(14)} -attr vt d
load net {vec:rsc.AWADDR(15)} -attr vt d
load net {vec:rsc.AWADDR(16)} -attr vt d
load net {vec:rsc.AWADDR(17)} -attr vt d
load net {vec:rsc.AWADDR(18)} -attr vt d
load net {vec:rsc.AWADDR(19)} -attr vt d
load net {vec:rsc.AWADDR(20)} -attr vt d
load net {vec:rsc.AWADDR(21)} -attr vt d
load net {vec:rsc.AWADDR(22)} -attr vt d
load net {vec:rsc.AWADDR(23)} -attr vt d
load net {vec:rsc.AWADDR(24)} -attr vt d
load net {vec:rsc.AWADDR(25)} -attr vt d
load net {vec:rsc.AWADDR(26)} -attr vt d
load net {vec:rsc.AWADDR(27)} -attr vt d
load net {vec:rsc.AWADDR(28)} -attr vt d
load net {vec:rsc.AWADDR(29)} -attr vt d
load net {vec:rsc.AWADDR(30)} -attr vt d
load net {vec:rsc.AWADDR(31)} -attr vt d
load netBundle {vec:rsc.AWADDR} 32 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(12)} {vec:rsc.AWADDR(13)} {vec:rsc.AWADDR(14)} {vec:rsc.AWADDR(15)} {vec:rsc.AWADDR(16)} {vec:rsc.AWADDR(17)} {vec:rsc.AWADDR(18)} {vec:rsc.AWADDR(19)} {vec:rsc.AWADDR(20)} {vec:rsc.AWADDR(21)} {vec:rsc.AWADDR(22)} {vec:rsc.AWADDR(23)} {vec:rsc.AWADDR(24)} {vec:rsc.AWADDR(25)} {vec:rsc.AWADDR(26)} {vec:rsc.AWADDR(27)} {vec:rsc.AWADDR(28)} {vec:rsc.AWADDR(29)} {vec:rsc.AWADDR(30)} {vec:rsc.AWADDR(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1528 -attr oid 1524 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(0)} -port {vec:rsc.AWADDR(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(1)} -port {vec:rsc.AWADDR(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(2)} -port {vec:rsc.AWADDR(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(3)} -port {vec:rsc.AWADDR(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(4)} -port {vec:rsc.AWADDR(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(5)} -port {vec:rsc.AWADDR(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(6)} -port {vec:rsc.AWADDR(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(7)} -port {vec:rsc.AWADDR(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(8)} -port {vec:rsc.AWADDR(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(9)} -port {vec:rsc.AWADDR(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(10)} -port {vec:rsc.AWADDR(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(11)} -port {vec:rsc.AWADDR(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(12)} -port {vec:rsc.AWADDR(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(13)} -port {vec:rsc.AWADDR(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(14)} -port {vec:rsc.AWADDR(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(15)} -port {vec:rsc.AWADDR(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(16)} -port {vec:rsc.AWADDR(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(17)} -port {vec:rsc.AWADDR(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(18)} -port {vec:rsc.AWADDR(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(19)} -port {vec:rsc.AWADDR(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(20)} -port {vec:rsc.AWADDR(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(21)} -port {vec:rsc.AWADDR(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(22)} -port {vec:rsc.AWADDR(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(23)} -port {vec:rsc.AWADDR(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(24)} -port {vec:rsc.AWADDR(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(25)} -port {vec:rsc.AWADDR(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(26)} -port {vec:rsc.AWADDR(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(27)} -port {vec:rsc.AWADDR(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(28)} -port {vec:rsc.AWADDR(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(29)} -port {vec:rsc.AWADDR(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(30)} -port {vec:rsc.AWADDR(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(31)} -port {vec:rsc.AWADDR(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1529 -attr oid 1525 -attr vt d
load net {vec:rsc.AWID} -port {vec:rsc.AWID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1530 -attr oid 1526 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWID}
load net {vec:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1531 -attr oid 1527 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1532 -attr oid 1528 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1533 -attr oid 1529 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1534 -attr oid 1530 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1535 -attr oid 1531 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1536 -attr oid 1532 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load net {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1537 -attr oid 1533 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load net {r:rsc.dat(0)} -port {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -port {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -port {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -port {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -port {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -port {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -port {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -port {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -port {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -port {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -port {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -port {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -port {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -port {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -port {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -port {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -port {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -port {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -port {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -port {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -port {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -port {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -port {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -port {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -port {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -port {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -port {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -port {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -port {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -port {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -port {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -port {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1538 -attr oid 1534 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load net {r:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1539 -attr oid 1535 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1540 -attr oid 1536 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.adrb(0)} -attr vt d
load net {twiddle:rsc.adrb(1)} -attr vt d
load net {twiddle:rsc.adrb(2)} -attr vt d
load net {twiddle:rsc.adrb(3)} -attr vt d
load net {twiddle:rsc.adrb(4)} -attr vt d
load net {twiddle:rsc.adrb(5)} -attr vt d
load net {twiddle:rsc.adrb(6)} -attr vt d
load net {twiddle:rsc.adrb(7)} -attr vt d
load net {twiddle:rsc.adrb(8)} -attr vt d
load net {twiddle:rsc.adrb(9)} -attr vt d
load netBundle {twiddle:rsc.adrb} 10 {twiddle:rsc.adrb(0)} {twiddle:rsc.adrb(1)} {twiddle:rsc.adrb(2)} {twiddle:rsc.adrb(3)} {twiddle:rsc.adrb(4)} {twiddle:rsc.adrb(5)} {twiddle:rsc.adrb(6)} {twiddle:rsc.adrb(7)} {twiddle:rsc.adrb(8)} {twiddle:rsc.adrb(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1541 -attr oid 1537 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(0)} -port {twiddle:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(1)} -port {twiddle:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(2)} -port {twiddle:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(3)} -port {twiddle:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(4)} -port {twiddle:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(5)} -port {twiddle:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(6)} -port {twiddle:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(7)} -port {twiddle:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(8)} -port {twiddle:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(9)} -port {twiddle:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.qb(0)} -attr vt d
load net {twiddle:rsc.qb(1)} -attr vt d
load net {twiddle:rsc.qb(2)} -attr vt d
load net {twiddle:rsc.qb(3)} -attr vt d
load net {twiddle:rsc.qb(4)} -attr vt d
load net {twiddle:rsc.qb(5)} -attr vt d
load net {twiddle:rsc.qb(6)} -attr vt d
load net {twiddle:rsc.qb(7)} -attr vt d
load net {twiddle:rsc.qb(8)} -attr vt d
load net {twiddle:rsc.qb(9)} -attr vt d
load net {twiddle:rsc.qb(10)} -attr vt d
load net {twiddle:rsc.qb(11)} -attr vt d
load net {twiddle:rsc.qb(12)} -attr vt d
load net {twiddle:rsc.qb(13)} -attr vt d
load net {twiddle:rsc.qb(14)} -attr vt d
load net {twiddle:rsc.qb(15)} -attr vt d
load net {twiddle:rsc.qb(16)} -attr vt d
load net {twiddle:rsc.qb(17)} -attr vt d
load net {twiddle:rsc.qb(18)} -attr vt d
load net {twiddle:rsc.qb(19)} -attr vt d
load net {twiddle:rsc.qb(20)} -attr vt d
load net {twiddle:rsc.qb(21)} -attr vt d
load net {twiddle:rsc.qb(22)} -attr vt d
load net {twiddle:rsc.qb(23)} -attr vt d
load net {twiddle:rsc.qb(24)} -attr vt d
load net {twiddle:rsc.qb(25)} -attr vt d
load net {twiddle:rsc.qb(26)} -attr vt d
load net {twiddle:rsc.qb(27)} -attr vt d
load net {twiddle:rsc.qb(28)} -attr vt d
load net {twiddle:rsc.qb(29)} -attr vt d
load net {twiddle:rsc.qb(30)} -attr vt d
load net {twiddle:rsc.qb(31)} -attr vt d
load netBundle {twiddle:rsc.qb} 32 {twiddle:rsc.qb(0)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1542 -attr oid 1538 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(0)} -port {twiddle:rsc.qb(0)} -attr vt d
load net {twiddle:rsc.qb(1)} -port {twiddle:rsc.qb(1)} -attr vt d
load net {twiddle:rsc.qb(2)} -port {twiddle:rsc.qb(2)} -attr vt d
load net {twiddle:rsc.qb(3)} -port {twiddle:rsc.qb(3)} -attr vt d
load net {twiddle:rsc.qb(4)} -port {twiddle:rsc.qb(4)} -attr vt d
load net {twiddle:rsc.qb(5)} -port {twiddle:rsc.qb(5)} -attr vt d
load net {twiddle:rsc.qb(6)} -port {twiddle:rsc.qb(6)} -attr vt d
load net {twiddle:rsc.qb(7)} -port {twiddle:rsc.qb(7)} -attr vt d
load net {twiddle:rsc.qb(8)} -port {twiddle:rsc.qb(8)} -attr vt d
load net {twiddle:rsc.qb(9)} -port {twiddle:rsc.qb(9)} -attr vt d
load net {twiddle:rsc.qb(10)} -port {twiddle:rsc.qb(10)} -attr vt d
load net {twiddle:rsc.qb(11)} -port {twiddle:rsc.qb(11)} -attr vt d
load net {twiddle:rsc.qb(12)} -port {twiddle:rsc.qb(12)} -attr vt d
load net {twiddle:rsc.qb(13)} -port {twiddle:rsc.qb(13)} -attr vt d
load net {twiddle:rsc.qb(14)} -port {twiddle:rsc.qb(14)} -attr vt d
load net {twiddle:rsc.qb(15)} -port {twiddle:rsc.qb(15)} -attr vt d
load net {twiddle:rsc.qb(16)} -port {twiddle:rsc.qb(16)} -attr vt d
load net {twiddle:rsc.qb(17)} -port {twiddle:rsc.qb(17)} -attr vt d
load net {twiddle:rsc.qb(18)} -port {twiddle:rsc.qb(18)} -attr vt d
load net {twiddle:rsc.qb(19)} -port {twiddle:rsc.qb(19)} -attr vt d
load net {twiddle:rsc.qb(20)} -port {twiddle:rsc.qb(20)} -attr vt d
load net {twiddle:rsc.qb(21)} -port {twiddle:rsc.qb(21)} -attr vt d
load net {twiddle:rsc.qb(22)} -port {twiddle:rsc.qb(22)} -attr vt d
load net {twiddle:rsc.qb(23)} -port {twiddle:rsc.qb(23)} -attr vt d
load net {twiddle:rsc.qb(24)} -port {twiddle:rsc.qb(24)} -attr vt d
load net {twiddle:rsc.qb(25)} -port {twiddle:rsc.qb(25)} -attr vt d
load net {twiddle:rsc.qb(26)} -port {twiddle:rsc.qb(26)} -attr vt d
load net {twiddle:rsc.qb(27)} -port {twiddle:rsc.qb(27)} -attr vt d
load net {twiddle:rsc.qb(28)} -port {twiddle:rsc.qb(28)} -attr vt d
load net {twiddle:rsc.qb(29)} -port {twiddle:rsc.qb(29)} -attr vt d
load net {twiddle:rsc.qb(30)} -port {twiddle:rsc.qb(30)} -attr vt d
load net {twiddle:rsc.qb(31)} -port {twiddle:rsc.qb(31)} -attr vt d
load netBundle {twiddle:rsc.qb} 32 {twiddle:rsc.qb(0)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1543 -attr oid 1539 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1544 -attr oid 1540 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1545 -attr oid 1541 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.adrb(0)} -attr vt d
load net {twiddle_h:rsc.adrb(1)} -attr vt d
load net {twiddle_h:rsc.adrb(2)} -attr vt d
load net {twiddle_h:rsc.adrb(3)} -attr vt d
load net {twiddle_h:rsc.adrb(4)} -attr vt d
load net {twiddle_h:rsc.adrb(5)} -attr vt d
load net {twiddle_h:rsc.adrb(6)} -attr vt d
load net {twiddle_h:rsc.adrb(7)} -attr vt d
load net {twiddle_h:rsc.adrb(8)} -attr vt d
load net {twiddle_h:rsc.adrb(9)} -attr vt d
load netBundle {twiddle_h:rsc.adrb} 10 {twiddle_h:rsc.adrb(0)} {twiddle_h:rsc.adrb(1)} {twiddle_h:rsc.adrb(2)} {twiddle_h:rsc.adrb(3)} {twiddle_h:rsc.adrb(4)} {twiddle_h:rsc.adrb(5)} {twiddle_h:rsc.adrb(6)} {twiddle_h:rsc.adrb(7)} {twiddle_h:rsc.adrb(8)} {twiddle_h:rsc.adrb(9)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1546 -attr oid 1542 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(0)} -port {twiddle_h:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(1)} -port {twiddle_h:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(2)} -port {twiddle_h:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(3)} -port {twiddle_h:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(4)} -port {twiddle_h:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(5)} -port {twiddle_h:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(6)} -port {twiddle_h:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(7)} -port {twiddle_h:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(8)} -port {twiddle_h:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(9)} -port {twiddle_h:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.qb(0)} -attr vt d
load net {twiddle_h:rsc.qb(1)} -attr vt d
load net {twiddle_h:rsc.qb(2)} -attr vt d
load net {twiddle_h:rsc.qb(3)} -attr vt d
load net {twiddle_h:rsc.qb(4)} -attr vt d
load net {twiddle_h:rsc.qb(5)} -attr vt d
load net {twiddle_h:rsc.qb(6)} -attr vt d
load net {twiddle_h:rsc.qb(7)} -attr vt d
load net {twiddle_h:rsc.qb(8)} -attr vt d
load net {twiddle_h:rsc.qb(9)} -attr vt d
load net {twiddle_h:rsc.qb(10)} -attr vt d
load net {twiddle_h:rsc.qb(11)} -attr vt d
load net {twiddle_h:rsc.qb(12)} -attr vt d
load net {twiddle_h:rsc.qb(13)} -attr vt d
load net {twiddle_h:rsc.qb(14)} -attr vt d
load net {twiddle_h:rsc.qb(15)} -attr vt d
load net {twiddle_h:rsc.qb(16)} -attr vt d
load net {twiddle_h:rsc.qb(17)} -attr vt d
load net {twiddle_h:rsc.qb(18)} -attr vt d
load net {twiddle_h:rsc.qb(19)} -attr vt d
load net {twiddle_h:rsc.qb(20)} -attr vt d
load net {twiddle_h:rsc.qb(21)} -attr vt d
load net {twiddle_h:rsc.qb(22)} -attr vt d
load net {twiddle_h:rsc.qb(23)} -attr vt d
load net {twiddle_h:rsc.qb(24)} -attr vt d
load net {twiddle_h:rsc.qb(25)} -attr vt d
load net {twiddle_h:rsc.qb(26)} -attr vt d
load net {twiddle_h:rsc.qb(27)} -attr vt d
load net {twiddle_h:rsc.qb(28)} -attr vt d
load net {twiddle_h:rsc.qb(29)} -attr vt d
load net {twiddle_h:rsc.qb(30)} -attr vt d
load net {twiddle_h:rsc.qb(31)} -attr vt d
load netBundle {twiddle_h:rsc.qb} 32 {twiddle_h:rsc.qb(0)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1547 -attr oid 1543 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(0)} -port {twiddle_h:rsc.qb(0)} -attr vt d
load net {twiddle_h:rsc.qb(1)} -port {twiddle_h:rsc.qb(1)} -attr vt d
load net {twiddle_h:rsc.qb(2)} -port {twiddle_h:rsc.qb(2)} -attr vt d
load net {twiddle_h:rsc.qb(3)} -port {twiddle_h:rsc.qb(3)} -attr vt d
load net {twiddle_h:rsc.qb(4)} -port {twiddle_h:rsc.qb(4)} -attr vt d
load net {twiddle_h:rsc.qb(5)} -port {twiddle_h:rsc.qb(5)} -attr vt d
load net {twiddle_h:rsc.qb(6)} -port {twiddle_h:rsc.qb(6)} -attr vt d
load net {twiddle_h:rsc.qb(7)} -port {twiddle_h:rsc.qb(7)} -attr vt d
load net {twiddle_h:rsc.qb(8)} -port {twiddle_h:rsc.qb(8)} -attr vt d
load net {twiddle_h:rsc.qb(9)} -port {twiddle_h:rsc.qb(9)} -attr vt d
load net {twiddle_h:rsc.qb(10)} -port {twiddle_h:rsc.qb(10)} -attr vt d
load net {twiddle_h:rsc.qb(11)} -port {twiddle_h:rsc.qb(11)} -attr vt d
load net {twiddle_h:rsc.qb(12)} -port {twiddle_h:rsc.qb(12)} -attr vt d
load net {twiddle_h:rsc.qb(13)} -port {twiddle_h:rsc.qb(13)} -attr vt d
load net {twiddle_h:rsc.qb(14)} -port {twiddle_h:rsc.qb(14)} -attr vt d
load net {twiddle_h:rsc.qb(15)} -port {twiddle_h:rsc.qb(15)} -attr vt d
load net {twiddle_h:rsc.qb(16)} -port {twiddle_h:rsc.qb(16)} -attr vt d
load net {twiddle_h:rsc.qb(17)} -port {twiddle_h:rsc.qb(17)} -attr vt d
load net {twiddle_h:rsc.qb(18)} -port {twiddle_h:rsc.qb(18)} -attr vt d
load net {twiddle_h:rsc.qb(19)} -port {twiddle_h:rsc.qb(19)} -attr vt d
load net {twiddle_h:rsc.qb(20)} -port {twiddle_h:rsc.qb(20)} -attr vt d
load net {twiddle_h:rsc.qb(21)} -port {twiddle_h:rsc.qb(21)} -attr vt d
load net {twiddle_h:rsc.qb(22)} -port {twiddle_h:rsc.qb(22)} -attr vt d
load net {twiddle_h:rsc.qb(23)} -port {twiddle_h:rsc.qb(23)} -attr vt d
load net {twiddle_h:rsc.qb(24)} -port {twiddle_h:rsc.qb(24)} -attr vt d
load net {twiddle_h:rsc.qb(25)} -port {twiddle_h:rsc.qb(25)} -attr vt d
load net {twiddle_h:rsc.qb(26)} -port {twiddle_h:rsc.qb(26)} -attr vt d
load net {twiddle_h:rsc.qb(27)} -port {twiddle_h:rsc.qb(27)} -attr vt d
load net {twiddle_h:rsc.qb(28)} -port {twiddle_h:rsc.qb(28)} -attr vt d
load net {twiddle_h:rsc.qb(29)} -port {twiddle_h:rsc.qb(29)} -attr vt d
load net {twiddle_h:rsc.qb(30)} -port {twiddle_h:rsc.qb(30)} -attr vt d
load net {twiddle_h:rsc.qb(31)} -port {twiddle_h:rsc.qb(31)} -attr vt d
load netBundle {twiddle_h:rsc.qb} 32 {twiddle_h:rsc.qb(0)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(31)} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1548 -attr oid 1544 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1549 -attr oid 1545 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1550 -attr oid 1546 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1551 -attr oid 1547 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1552 -attr oid 1548 -attr vt d
load net {complete:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1553 -attr oid 1549 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1554 -attr oid 1550 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load inst "twiddle:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1555 -attr oid 1551 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen"
load net {twiddle:rsc.qb(0)} -pin  "twiddle:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(1)} -pin  "twiddle:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(2)} -pin  "twiddle:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(3)} -pin  "twiddle:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(4)} -pin  "twiddle:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(5)} -pin  "twiddle:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(6)} -pin  "twiddle:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(7)} -pin  "twiddle:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(8)} -pin  "twiddle:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(9)} -pin  "twiddle:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(10)} -pin  "twiddle:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(11)} -pin  "twiddle:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(12)} -pin  "twiddle:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(13)} -pin  "twiddle:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(14)} -pin  "twiddle:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(15)} -pin  "twiddle:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(16)} -pin  "twiddle:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(17)} -pin  "twiddle:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(18)} -pin  "twiddle:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(19)} -pin  "twiddle:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(20)} -pin  "twiddle:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(21)} -pin  "twiddle:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(22)} -pin  "twiddle:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(23)} -pin  "twiddle:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(24)} -pin  "twiddle:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(25)} -pin  "twiddle:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(26)} -pin  "twiddle:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(27)} -pin  "twiddle:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(28)} -pin  "twiddle:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(29)} -pin  "twiddle:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(30)} -pin  "twiddle:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(31)} -pin  "twiddle:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.adrb(0)} -pin  "twiddle:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(1)} -pin  "twiddle:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(2)} -pin  "twiddle:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(3)} -pin  "twiddle:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(4)} -pin  "twiddle:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(5)} -pin  "twiddle:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(6)} -pin  "twiddle:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(7)} -pin  "twiddle:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(8)} -pin  "twiddle:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(9)} -pin  "twiddle:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsci.adrb_d.iff(0)} -pin  "twiddle:rsci" {adrb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(1)} -pin  "twiddle:rsci" {adrb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(2)} -pin  "twiddle:rsci" {adrb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(3)} -pin  "twiddle:rsci" {adrb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(4)} -pin  "twiddle:rsci" {adrb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(5)} -pin  "twiddle:rsci" {adrb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(6)} -pin  "twiddle:rsci" {adrb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(7)} -pin  "twiddle:rsci" {adrb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(8)} -pin  "twiddle:rsci" {adrb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(9)} -pin  "twiddle:rsci" {adrb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {clk} -pin  "twiddle:rsci" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1556 -attr oid 1552 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle:rsci" {clken} -attr @path {/inPlaceNTT_DIF_precomp/1#4}
load net {twiddle:rsci.qb_d(0)} -pin  "twiddle:rsci" {qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "twiddle:rsci" {qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "twiddle:rsci" {qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "twiddle:rsci" {qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "twiddle:rsci" {qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "twiddle:rsci" {qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "twiddle:rsci" {qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "twiddle:rsci" {qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "twiddle:rsci" {qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "twiddle:rsci" {qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "twiddle:rsci" {qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "twiddle:rsci" {qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "twiddle:rsci" {qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "twiddle:rsci" {qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "twiddle:rsci" {qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "twiddle:rsci" {qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "twiddle:rsci" {qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "twiddle:rsci" {qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "twiddle:rsci" {qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "twiddle:rsci" {qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "twiddle:rsci" {qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "twiddle:rsci" {qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "twiddle:rsci" {qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "twiddle:rsci" {qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "twiddle:rsci" {qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "twiddle:rsci" {qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "twiddle:rsci" {qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "twiddle:rsci" {qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "twiddle:rsci" {qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "twiddle:rsci" {qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "twiddle:rsci" {qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "twiddle:rsci" {qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -pin  "twiddle:rsci" {readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1557 -attr oid 1553 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load inst "twiddle_h:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1558 -attr oid 1554 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen"
load net {twiddle_h:rsc.qb(0)} -pin  "twiddle_h:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(1)} -pin  "twiddle_h:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(2)} -pin  "twiddle_h:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(3)} -pin  "twiddle_h:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(4)} -pin  "twiddle_h:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(5)} -pin  "twiddle_h:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(6)} -pin  "twiddle_h:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(7)} -pin  "twiddle_h:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(8)} -pin  "twiddle_h:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(9)} -pin  "twiddle_h:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(10)} -pin  "twiddle_h:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(11)} -pin  "twiddle_h:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(12)} -pin  "twiddle_h:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(13)} -pin  "twiddle_h:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(14)} -pin  "twiddle_h:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(15)} -pin  "twiddle_h:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(16)} -pin  "twiddle_h:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(17)} -pin  "twiddle_h:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(18)} -pin  "twiddle_h:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(19)} -pin  "twiddle_h:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(20)} -pin  "twiddle_h:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(21)} -pin  "twiddle_h:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(22)} -pin  "twiddle_h:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(23)} -pin  "twiddle_h:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(24)} -pin  "twiddle_h:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(25)} -pin  "twiddle_h:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(26)} -pin  "twiddle_h:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(27)} -pin  "twiddle_h:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(28)} -pin  "twiddle_h:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(29)} -pin  "twiddle_h:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(30)} -pin  "twiddle_h:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(31)} -pin  "twiddle_h:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.adrb(0)} -pin  "twiddle_h:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(1)} -pin  "twiddle_h:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(2)} -pin  "twiddle_h:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(3)} -pin  "twiddle_h:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(4)} -pin  "twiddle_h:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(5)} -pin  "twiddle_h:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(6)} -pin  "twiddle_h:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(7)} -pin  "twiddle_h:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(8)} -pin  "twiddle_h:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(9)} -pin  "twiddle_h:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle:rsci.adrb_d.iff(0)} -pin  "twiddle_h:rsci" {adrb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(1)} -pin  "twiddle_h:rsci" {adrb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(2)} -pin  "twiddle_h:rsci" {adrb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(3)} -pin  "twiddle_h:rsci" {adrb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(4)} -pin  "twiddle_h:rsci" {adrb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(5)} -pin  "twiddle_h:rsci" {adrb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(6)} -pin  "twiddle_h:rsci" {adrb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(7)} -pin  "twiddle_h:rsci" {adrb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(8)} -pin  "twiddle_h:rsci" {adrb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(9)} -pin  "twiddle_h:rsci" {adrb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {clk} -pin  "twiddle_h:rsci" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1559 -attr oid 1555 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle_h:rsci" {clken} -attr @path {/inPlaceNTT_DIF_precomp/1#4}
load net {twiddle_h:rsci.qb_d(0)} -pin  "twiddle_h:rsci" {qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "twiddle_h:rsci" {qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "twiddle_h:rsci" {qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "twiddle_h:rsci" {qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "twiddle_h:rsci" {qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "twiddle_h:rsci" {qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "twiddle_h:rsci" {qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "twiddle_h:rsci" {qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "twiddle_h:rsci" {qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "twiddle_h:rsci" {qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "twiddle_h:rsci" {qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "twiddle_h:rsci" {qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "twiddle_h:rsci" {qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "twiddle_h:rsci" {qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "twiddle_h:rsci" {qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "twiddle_h:rsci" {qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "twiddle_h:rsci" {qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "twiddle_h:rsci" {qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "twiddle_h:rsci" {qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "twiddle_h:rsci" {qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "twiddle_h:rsci" {qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "twiddle_h:rsci" {qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "twiddle_h:rsci" {qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "twiddle_h:rsci" {qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "twiddle_h:rsci" {qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "twiddle_h:rsci" {qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "twiddle_h:rsci" {qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "twiddle_h:rsci" {qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "twiddle_h:rsci" {qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "twiddle_h:rsci" {qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "twiddle_h:rsci" {qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "twiddle_h:rsci" {qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -pin  "twiddle_h:rsci" {readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1560 -attr oid 1556 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load inst "inPlaceNTT_DIF_precomp:core:inst" "inPlaceNTT_DIF_precomp:core" "orig" -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1561 -attr oid 1557 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core:inst} -attr area 17133.641150 -attr delay 8.615602 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:inst" {clk} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1562 -attr oid 1558 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:inst" {rst} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1563 -attr oid 1559 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/rst}
load net {run:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:inst" {run:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1564 -attr oid 1560 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load net {run:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:inst" {run:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1565 -attr oid 1561 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.vld}
load net {vec:rsc.m_wstate(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.m_wstate(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.m_wstate(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.m_wstate}
load net {vec:rsc.m_wstate(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.m_wstate(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.m_wstate}
load net {vec:rsc.m_wCaughtUp} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.m_wCaughtUp} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1566 -attr oid 1562 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.m_wCaughtUp}
load net {vec:rsc.RREADY} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1567 -attr oid 1563 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RREADY}
load net {vec:rsc.RVALID} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1568 -attr oid 1564 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RVALID}
load net {vec:rsc.RUSER} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1569 -attr oid 1565 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RUSER}
load net {vec:rsc.RLAST} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1570 -attr oid 1566 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RLAST}
load net {vec:rsc.RRESP(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RRESP(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RRESP(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RDATA(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RDATA}
load net {vec:rsc.RID} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.RID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1571 -attr oid 1567 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.RID}
load net {vec:rsc.ARREADY} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1572 -attr oid 1568 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARREADY}
load net {vec:rsc.ARVALID} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1573 -attr oid 1569 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARVALID}
load net {vec:rsc.ARUSER} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1574 -attr oid 1570 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARUSER}
load net {vec:rsc.ARREGION(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARREGION(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARREGION(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARREGION(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARREGION(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARQOS(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARQOS(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARQOS(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARQOS(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARPROT(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARPROT(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARPROT(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARCACHE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARCACHE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARCACHE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARCACHE(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1575 -attr oid 1571 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLOCK}
load net {vec:rsc.ARBURST(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARBURST(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARBURST(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARSIZE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARSIZE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARSIZE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARLEN(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARLEN(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARLEN(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARLEN(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARLEN(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARLEN(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARLEN(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARLEN(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARADDR(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.ARID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1576 -attr oid 1572 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.ARID}
load net {vec:rsc.BREADY} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.BREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1577 -attr oid 1573 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.BREADY}
load net {vec:rsc.BVALID} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.BVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1578 -attr oid 1574 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.BVALID}
load net {vec:rsc.BUSER} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.BUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1579 -attr oid 1575 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.BUSER}
load net {vec:rsc.BRESP(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.BRESP(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.BRESP(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.BRESP}
load net {vec:rsc.BID} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.BID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1580 -attr oid 1576 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.BID}
load net {vec:rsc.WREADY} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1581 -attr oid 1577 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WREADY}
load net {vec:rsc.WVALID} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1582 -attr oid 1578 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WVALID}
load net {vec:rsc.WUSER} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1583 -attr oid 1579 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WUSER}
load net {vec:rsc.WLAST} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WLAST} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1584 -attr oid 1580 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WLAST}
load net {vec:rsc.WSTRB(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WSTRB(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WSTRB(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WSTRB(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WSTRB(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.WDATA(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWREADY} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1585 -attr oid 1581 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWREADY}
load net {vec:rsc.AWVALID} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWVALID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1586 -attr oid 1582 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWVALID}
load net {vec:rsc.AWUSER} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWUSER} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1587 -attr oid 1583 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWUSER}
load net {vec:rsc.AWREGION(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWREGION(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWREGION(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWREGION(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWREGION(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWQOS(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWQOS(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWQOS(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWQOS(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWPROT(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWPROT(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWPROT(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWCACHE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWCACHE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWCACHE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWCACHE(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWLOCK} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1588 -attr oid 1584 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLOCK}
load net {vec:rsc.AWBURST(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWBURST(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWBURST(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWSIZE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWSIZE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWSIZE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWLEN(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWLEN(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWLEN(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWLEN(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWLEN(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWLEN(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWLEN(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWLEN(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWADDR(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.AWID} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1589 -attr oid 1585 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.AWID}
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1590 -attr oid 1586 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1591 -attr oid 1587 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {r:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1592 -attr oid 1588 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1593 -attr oid 1589 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsc.triosy.lz} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1594 -attr oid 1590 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:inst" {complete:rsc.rdy} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1595 -attr oid 1591 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:inst" {complete:rsc.vld} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1596 -attr oid 1592 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load net {twiddle:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1597 -attr oid 1593 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 27b9b454-9e0a-4fc1-8160-00725ba97864-1598 -attr oid 1594 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.adrb_d.iff(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
load net {twiddle:rsci.adrb_d.iff(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d.pff(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d.iff}
### END MODULE 

