<div id="pf1a3" class="pf w0 h0" data-page-no="1a3"><div class="pc pc1a3 w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bg1a3.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 27</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Flash Memory Module (FTFA)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws22c">27.1 Introduction</div><div class="t m0 x10e h8 yf1c ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya35 ff3 fs5 fc0 sc0 ls0 ws0">For the chip-specific implementation details of this module&apos;s</div><div class="t m0 x3e hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">instances see the chip configuration information.</div><div class="t m0 x9 hf y132d ff3 fs5 fc0 sc0 ls0 ws0">The flash memory module includes the following accessible memory regions:</div><div class="t m0 x33 hf y2500 ff3 fs5 fc0 sc0 ls0 ws0">â€¢<span class="_ _11"> </span>Program flash memory for vector space and code store</div><div class="t m0 x9 hf y2501 ff3 fs5 fc0 sc0 ls0 ws0">Flash memory is ideal for single-supply applications, permitting in-the-field erase and</div><div class="t m0 x9 hf y2502 ff3 fs5 fc0 sc0 ls0 ws0">reprogramming operations without the need for any external high voltage power sources.</div><div class="t m0 x9 hf y1d94 ff3 fs5 fc0 sc0 ls0 ws0">The flash memory module includes a memory controller that executes commands to</div><div class="t m0 x9 hf y149f ff3 fs5 fc0 sc0 ls0 ws0">modify flash memory contents. An erased bit reads &apos;1&apos; and a programmed bit reads &apos;0&apos;.</div><div class="t m0 x9 hf y14a0 ff3 fs5 fc0 sc0 ls0 ws0">The programming operation is unidirectional; it can only move bits from the &apos;1&apos; state</div><div class="t m0 x9 hf y14a1 ff3 fs5 fc0 sc0 ls0 ws0">(erased) to the &apos;0&apos; state (programmed). Only the erase operation restores bits from &apos;0&apos; to</div><div class="t m0 x9 hf y143 ff3 fs5 fc0 sc0 ls0 ws0">&apos;1&apos;; bits cannot be programmed from a &apos;0&apos; to a &apos;1&apos;.</div><div class="t m0 xce h8 y2503 ff1 fs5 fc0 sc0 ls0">CAUTION</div><div class="t m0 x3e hf y2504 ff3 fs5 fc0 sc0 ls0 ws0">A flash memory location must be in the erased state before</div><div class="t m0 x3e hf y15ba ff3 fs5 fc0 sc0 ls0 ws0">being programmed. Cumulative programming of bits (back-to-</div><div class="t m0 x3e hf y15bb ff3 fs5 fc0 sc0 ls0 ws0">back program operations without an intervening erase) within a</div><div class="t m0 x3e hf y2505 ff3 fs5 fc0 sc0 ls0 ws0">flash memory location is not allowed. Re-programming of</div><div class="t m0 x3e hf y14dd ff3 fs5 fc0 sc0 ls0 ws0">existing 0s to 0 is not allowed as this overstresses the device.</div><div class="t m0 x3e hf y15bd ff3 fs5 fc0 sc0 ls0 ws0">The standard shipping condition for flash memory is erased</div><div class="t m0 x3e hf y15be ff3 fs5 fc0 sc0 ls0 ws0">with security disabled. Data loss over time may occur due to</div><div class="t m0 x3e hf y2506 ff3 fs5 fc0 sc0 ls0 ws0">degradation of the erased (&apos;1&apos;) states and/or programmed (&apos;0&apos;)</div><div class="t m0 x3e hf y2507 ff3 fs5 fc0 sc0 ls0 ws0">states. Therefore, it is recommended that each flash block or</div><div class="t m0 x3e hf y2508 ff3 fs5 fc0 sc0 ls0 ws0">sector be re-erased immediately prior to factory programming</div><div class="t m0 x3e hf y2509 ff3 fs5 fc0 sc0 ls0 ws0">to ensure that the full data retention capability is achieved.</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>419</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
