<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\Testing_VHDL_Code\impl\gwsynthesis\Testing_VHDL_Code.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\Testing_VHDL_Code\src\Testing_VHDL_Code.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV9QN88C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Feb 16 02:23:29 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>490</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>249</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>120</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>46</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>2</td>
<td>spi_master_inst/sclk_sig</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig_s2/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>125.000(MHz)</td>
<td style="color: #FF0000;" class = "error">122.910(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>spi_master_inst/sclk_sig</td>
<td>50.000(MHz)</td>
<td>120.922(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>-1.416</td>
<td>21</td>
</tr>
<tr>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/sclk_sig</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/sclk_sig</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.932</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/state_3_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.772</td>
<td>6.274</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.763</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/bit_cnt_2_s2/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.772</td>
<td>6.105</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.513</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/bit_cnt_1_s2/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.772</td>
<td>5.855</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.067</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/state_4_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.772</td>
<td>5.409</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.610</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/bit_cnt_0_s2/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.772</td>
<td>4.952</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.610</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/state_2_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.772</td>
<td>4.952</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.609</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/ec_state_s0/CE</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.764</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.528</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_30_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.528</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_31_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.493</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_18_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.648</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.493</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_19_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.648</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.493</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_20_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.648</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.493</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_21_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.648</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.493</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_22_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.648</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.493</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_23_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.648</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.476</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/state_1_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.772</td>
<td>4.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.460</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_24_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.460</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_25_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.460</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_26_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.460</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_27_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.460</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_28_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.460</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_29_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.412</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_12_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.567</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.412</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_13_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.567</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.412</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_14_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.772</td>
<td>3.567</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.669</td>
<td>spi_master_inst/n83_s3/I0</td>
<td>spi_master_inst/sclk_sig_s2/D</td>
<td>spi_master_inst/sclk_sig:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>-1.014</td>
<td>0.374</td>
</tr>
<tr>
<td>2</td>
<td>0.577</td>
<td>ethercat_sm_inst/ec_state_s0/Q</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CE</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.590</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>ethercat_sm_inst/counter_0_s1/Q</td>
<td>ethercat_sm_inst/counter_0_s1/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>spi_master_inst/counter_1_s0/Q</td>
<td>spi_master_inst/counter_1_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>spi_master_inst/counter_5_s0/Q</td>
<td>spi_master_inst/counter_5_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>spi_master_inst/bit_cnt_5_s2/Q</td>
<td>spi_master_inst/bit_cnt_5_s2/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>spi_master_inst/state_1_s0/Q</td>
<td>spi_master_inst/state_1_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.712</td>
<td>spi_master_inst/state_5_s1/Q</td>
<td>spi_master_inst/state_5_s1/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>9</td>
<td>0.712</td>
<td>spi_master_inst/state_4_s0/Q</td>
<td>spi_master_inst/state_4_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_2_s0/Q</td>
<td>spi_master_inst/stop_counter_2_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_6_s0/Q</td>
<td>spi_master_inst/stop_counter_6_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_8_s0/Q</td>
<td>spi_master_inst/stop_counter_8_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_12_s0/Q</td>
<td>spi_master_inst/stop_counter_12_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_14_s0/Q</td>
<td>spi_master_inst/stop_counter_14_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_18_s0/Q</td>
<td>spi_master_inst/stop_counter_18_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_20_s0/Q</td>
<td>spi_master_inst/stop_counter_20_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_24_s0/Q</td>
<td>spi_master_inst/stop_counter_24_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_26_s0/Q</td>
<td>spi_master_inst/stop_counter_26_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_30_s0/Q</td>
<td>spi_master_inst/stop_counter_30_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>ethercat_sm_inst/counter_2_s0/Q</td>
<td>ethercat_sm_inst/counter_2_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>ethercat_sm_inst/counter_6_s0/Q</td>
<td>ethercat_sm_inst/counter_6_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>ethercat_sm_inst/counter_8_s0/Q</td>
<td>ethercat_sm_inst/counter_8_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>ethercat_sm_inst/counter_12_s0/Q</td>
<td>ethercat_sm_inst/counter_12_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>ethercat_sm_inst/counter_14_s0/Q</td>
<td>ethercat_sm_inst/counter_14_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>ethercat_sm_inst/counter_18_s0/Q</td>
<td>ethercat_sm_inst/counter_18_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.492</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_0_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.464</td>
</tr>
<tr>
<td>2</td>
<td>5.492</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_3_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.464</td>
</tr>
<tr>
<td>3</td>
<td>5.492</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_4_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.464</td>
</tr>
<tr>
<td>4</td>
<td>5.492</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_7_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.464</td>
</tr>
<tr>
<td>5</td>
<td>5.512</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/sclk_sig_s2/PRESET</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.445</td>
</tr>
<tr>
<td>6</td>
<td>5.512</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_1_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.445</td>
</tr>
<tr>
<td>7</td>
<td>5.512</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_2_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.445</td>
</tr>
<tr>
<td>8</td>
<td>5.512</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_5_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.445</td>
</tr>
<tr>
<td>9</td>
<td>5.512</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_6_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.445</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.468</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/sclk_sig_s2/PRESET</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.480</td>
</tr>
<tr>
<td>2</td>
<td>1.468</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_1_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.480</td>
</tr>
<tr>
<td>3</td>
<td>1.468</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_2_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.480</td>
</tr>
<tr>
<td>4</td>
<td>1.468</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_5_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.480</td>
</tr>
<tr>
<td>5</td>
<td>1.468</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_6_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.480</td>
</tr>
<tr>
<td>6</td>
<td>1.480</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_0_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.493</td>
</tr>
<tr>
<td>7</td>
<td>1.480</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_3_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.493</td>
</tr>
<tr>
<td>8</td>
<td>1.480</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_4_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.493</td>
</tr>
<tr>
<td>9</td>
<td>1.480</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_7_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.493</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_27_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_12_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_28_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_13_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>11.358</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][B]</td>
<td>spi_master_inst/n784_s12/I0</td>
</tr>
<tr>
<td>12.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C7[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n784_s12/F</td>
</tr>
<tr>
<td>12.468</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[1][A]</td>
<td>spi_master_inst/n787_s16/I3</td>
</tr>
<tr>
<td>13.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n787_s16/F</td>
</tr>
<tr>
<td>13.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>spi_master_inst/n787_s13/I3</td>
</tr>
<tr>
<td>14.198</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n787_s13/F</td>
</tr>
<tr>
<td>14.617</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>spi_master_inst/n787_s12/I2</td>
</tr>
<tr>
<td>15.716</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n787_s12/F</td>
</tr>
<tr>
<td>15.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>spi_master_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>12.184</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_3_s0</td>
</tr>
<tr>
<td>11.784</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>spi_master_inst/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.922, 62.513%; route: 1.894, 30.181%; tC2Q: 0.458, 7.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>11.887</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[1][A]</td>
<td>spi_master_inst/n790_s20/I1</td>
</tr>
<tr>
<td>12.986</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C7[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n790_s20/F</td>
</tr>
<tr>
<td>13.817</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>spi_master_inst/n780_s12/I3</td>
</tr>
<tr>
<td>14.916</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n780_s12/F</td>
</tr>
<tr>
<td>14.921</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[2][A]</td>
<td>spi_master_inst/n780_s11/I2</td>
</tr>
<tr>
<td>15.547</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n780_s11/F</td>
</tr>
<tr>
<td>15.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[2][A]</td>
<td>spi_master_inst/bit_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>12.184</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/bit_cnt_2_s2</td>
</tr>
<tr>
<td>11.784</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C7[2][A]</td>
<td>spi_master_inst/bit_cnt_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 46.256%; route: 2.823, 46.237%; tC2Q: 0.458, 7.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>11.358</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][B]</td>
<td>spi_master_inst/n784_s12/I0</td>
</tr>
<tr>
<td>12.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C7[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n784_s12/F</td>
</tr>
<tr>
<td>13.438</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][A]</td>
<td>spi_master_inst/n782_s13/I0</td>
</tr>
<tr>
<td>14.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n782_s13/F</td>
</tr>
<tr>
<td>14.475</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[0][B]</td>
<td>spi_master_inst/n782_s11/I2</td>
</tr>
<tr>
<td>15.297</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C7[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n782_s11/F</td>
</tr>
<tr>
<td>15.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[0][B]</td>
<td>spi_master_inst/bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>12.184</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/bit_cnt_1_s2</td>
</tr>
<tr>
<td>11.784</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C7[0][B]</td>
<td>spi_master_inst/bit_cnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 50.435%; route: 2.444, 41.737%; tC2Q: 0.458, 7.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>11.887</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[2][B]</td>
<td>spi_master_inst/n786_s15/I1</td>
</tr>
<tr>
<td>12.986</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n786_s15/F</td>
</tr>
<tr>
<td>12.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>spi_master_inst/n786_s14/I3</td>
</tr>
<tr>
<td>14.023</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n786_s14/F</td>
</tr>
<tr>
<td>14.029</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>spi_master_inst/n786_s12/I3</td>
</tr>
<tr>
<td>14.851</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n786_s12/F</td>
</tr>
<tr>
<td>14.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>spi_master_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>12.184</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_4_s0</td>
</tr>
<tr>
<td>11.784</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>spi_master_inst/state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 54.596%; route: 1.997, 36.930%; tC2Q: 0.458, 8.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>11.358</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][B]</td>
<td>spi_master_inst/n784_s12/I0</td>
</tr>
<tr>
<td>12.457</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C7[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n784_s12/F</td>
</tr>
<tr>
<td>13.768</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>spi_master_inst/n784_s11/I1</td>
</tr>
<tr>
<td>14.394</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n784_s11/F</td>
</tr>
<tr>
<td>14.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>spi_master_inst/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>12.184</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td>11.784</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>spi_master_inst/bit_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 34.832%; route: 2.769, 55.914%; tC2Q: 0.458, 9.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>11.363</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][B]</td>
<td>spi_master_inst/n788_s17/I1</td>
</tr>
<tr>
<td>12.462</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n788_s17/F</td>
</tr>
<tr>
<td>12.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>spi_master_inst/n788_s13/I2</td>
</tr>
<tr>
<td>13.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n788_s13/F</td>
</tr>
<tr>
<td>13.572</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>spi_master_inst/n788_s12/I3</td>
</tr>
<tr>
<td>14.394</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n788_s12/F</td>
</tr>
<tr>
<td>14.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>spi_master_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>12.184</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_2_s0</td>
</tr>
<tr>
<td>11.784</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>spi_master_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.020, 60.985%; route: 1.474, 29.760%; tC2Q: 0.458, 9.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/ec_state_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.654</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>ethercat_sm_inst/n480_s1/I3</td>
</tr>
<tr>
<td>34.456</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n480_s1/F</td>
</tr>
<tr>
<td>35.978</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/ec_state_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>ethercat_sm_inst/ec_state_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/ec_state_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>ethercat_sm_inst/ec_state_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 21.308%; route: 2.504, 66.515%; tC2Q: 0.458, 12.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.897</td>
<td>1.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>ethercat_sm_inst/counter_30_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_30_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>ethercat_sm_inst/counter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 27.863%; route: 2.198, 59.690%; tC2Q: 0.458, 12.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.897</td>
<td>1.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_31_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>ethercat_sm_inst/counter_31_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_31_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>ethercat_sm_inst/counter_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 27.863%; route: 2.198, 59.690%; tC2Q: 0.458, 12.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.862</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>ethercat_sm_inst/counter_18_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_18_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>ethercat_sm_inst/counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.128%; route: 2.163, 59.307%; tC2Q: 0.458, 12.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.862</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>ethercat_sm_inst/counter_19_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_19_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>ethercat_sm_inst/counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.128%; route: 2.163, 59.307%; tC2Q: 0.458, 12.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.862</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>ethercat_sm_inst/counter_20_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_20_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>ethercat_sm_inst/counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.128%; route: 2.163, 59.307%; tC2Q: 0.458, 12.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.862</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>ethercat_sm_inst/counter_21_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_21_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>ethercat_sm_inst/counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.128%; route: 2.163, 59.307%; tC2Q: 0.458, 12.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.862</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>ethercat_sm_inst/counter_22_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_22_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>ethercat_sm_inst/counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.128%; route: 2.163, 59.307%; tC2Q: 0.458, 12.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.862</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>ethercat_sm_inst/counter_23_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_23_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>ethercat_sm_inst/counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.128%; route: 2.163, 59.307%; tC2Q: 0.458, 12.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>11.363</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>spi_master_inst/n789_s15/I0</td>
</tr>
<tr>
<td>12.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n789_s15/F</td>
</tr>
<tr>
<td>12.401</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[3][A]</td>
<td>spi_master_inst/n789_s13/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n789_s13/F</td>
</tr>
<tr>
<td>13.438</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>spi_master_inst/n789_s12/I3</td>
</tr>
<tr>
<td>14.260</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n789_s12/F</td>
</tr>
<tr>
<td>14.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>spi_master_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>12.184</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_1_s0</td>
</tr>
<tr>
<td>11.784</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>spi_master_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.886, 59.900%; route: 1.474, 30.587%; tC2Q: 0.458, 9.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.829</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>ethercat_sm_inst/counter_24_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_24_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>ethercat_sm_inst/counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.386%; route: 2.130, 58.933%; tC2Q: 0.458, 12.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.829</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_25_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>ethercat_sm_inst/counter_25_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_25_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>ethercat_sm_inst/counter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.386%; route: 2.130, 58.933%; tC2Q: 0.458, 12.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.829</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>ethercat_sm_inst/counter_26_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_26_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>ethercat_sm_inst/counter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.386%; route: 2.130, 58.933%; tC2Q: 0.458, 12.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.829</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_27_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>ethercat_sm_inst/counter_27_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_27_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>ethercat_sm_inst/counter_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.386%; route: 2.130, 58.933%; tC2Q: 0.458, 12.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.829</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>ethercat_sm_inst/counter_28_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_28_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>ethercat_sm_inst/counter_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.386%; route: 2.130, 58.933%; tC2Q: 0.458, 12.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.829</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_29_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>ethercat_sm_inst/counter_29_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_29_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>ethercat_sm_inst/counter_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.386%; route: 2.130, 58.933%; tC2Q: 0.458, 12.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.781</td>
<td>1.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>ethercat_sm_inst/counter_12_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_12_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>ethercat_sm_inst/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.767%; route: 2.082, 58.382%; tC2Q: 0.458, 12.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.781</td>
<td>1.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>ethercat_sm_inst/counter_13_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_13_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>ethercat_sm_inst/counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.767%; route: 2.082, 58.382%; tC2Q: 0.458, 12.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.214</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.673</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.659</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>ethercat_sm_inst/n43_s1/I2</td>
</tr>
<tr>
<td>34.685</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n43_s1/F</td>
</tr>
<tr>
<td>35.781</td>
<td>1.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>ethercat_sm_inst/counter_14_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 28.767%; route: 2.082, 58.382%; tC2Q: 0.458, 12.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/n83_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/n83_s3/I0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n83_s3/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/sclk_sig_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
<tr>
<td>1.044</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/ec_state_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>ethercat_sm_inst/ec_state_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/ec_state_s0/Q</td>
</tr>
<tr>
<td>1.603</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.256, 43.459%; tC2Q: 0.333, 56.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>ethercat_sm_inst/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_0_s1/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>ethercat_sm_inst/n39_s3/I0</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n39_s3/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>ethercat_sm_inst/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>ethercat_sm_inst/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_1_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>spi_master_inst/n55_s2/I1</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n55_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>spi_master_inst/n51_s2/I3</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n51_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/bit_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>spi_master_inst/bit_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>8</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_5_s2/Q</td>
</tr>
<tr>
<td>11.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>spi_master_inst/n776_s12/I3</td>
</tr>
<tr>
<td>12.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n776_s12/F</td>
</tr>
<tr>
<td>12.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>spi_master_inst/bit_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>spi_master_inst/bit_cnt_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>spi_master_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>11.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>spi_master_inst/n789_s12/I1</td>
</tr>
<tr>
<td>12.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n789_s12/F</td>
</tr>
<tr>
<td>12.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>spi_master_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>spi_master_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/state_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>spi_master_inst/state_5_s1/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>10</td>
<td>R21C7[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_5_s1/Q</td>
</tr>
<tr>
<td>11.919</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>spi_master_inst/n785_s12/I2</td>
</tr>
<tr>
<td>12.291</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n785_s12/F</td>
</tr>
<tr>
<td>12.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>spi_master_inst/state_5_s1/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>spi_master_inst/state_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>spi_master_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R20C8[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>11.919</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>spi_master_inst/n786_s12/I1</td>
</tr>
<tr>
<td>12.291</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n786_s12/F</td>
</tr>
<tr>
<td>12.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>spi_master_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>spi_master_inst/state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[1][A]</td>
<td>spi_master_inst/stop_counter_2_s0/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C8[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_2_s0/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C8[1][A]</td>
<td>spi_master_inst/n723_s/I1</td>
</tr>
<tr>
<td>12.308</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C8[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n723_s/SUM</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[1][A]</td>
<td>spi_master_inst/stop_counter_2_s0/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C8[1][A]</td>
<td>spi_master_inst/stop_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>spi_master_inst/stop_counter_6_s0/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_6_s0/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C9[0][A]</td>
<td>spi_master_inst/n719_s/I1</td>
</tr>
<tr>
<td>12.308</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n719_s/SUM</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>spi_master_inst/stop_counter_6_s0/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>spi_master_inst/stop_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>spi_master_inst/stop_counter_8_s0/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_8_s0/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C9[1][A]</td>
<td>spi_master_inst/n717_s/I1</td>
</tr>
<tr>
<td>12.308</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n717_s/SUM</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>spi_master_inst/stop_counter_8_s0/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>spi_master_inst/stop_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>spi_master_inst/stop_counter_12_s0/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C10[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_12_s0/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C10[0][A]</td>
<td>spi_master_inst/n713_s/I1</td>
</tr>
<tr>
<td>12.308</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n713_s/SUM</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>spi_master_inst/stop_counter_12_s0/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>spi_master_inst/stop_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>spi_master_inst/stop_counter_14_s0/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C10[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_14_s0/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C10[1][A]</td>
<td>spi_master_inst/n711_s/I1</td>
</tr>
<tr>
<td>12.308</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n711_s/SUM</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>spi_master_inst/stop_counter_14_s0/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>spi_master_inst/stop_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>spi_master_inst/stop_counter_18_s0/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_18_s0/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C11[0][A]</td>
<td>spi_master_inst/n707_s/I1</td>
</tr>
<tr>
<td>12.308</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n707_s/SUM</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>spi_master_inst/stop_counter_18_s0/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>spi_master_inst/stop_counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>spi_master_inst/stop_counter_20_s0/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_20_s0/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>spi_master_inst/n705_s/I1</td>
</tr>
<tr>
<td>12.308</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n705_s/SUM</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>spi_master_inst/stop_counter_20_s0/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>spi_master_inst/stop_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>spi_master_inst/stop_counter_24_s0/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_24_s0/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>spi_master_inst/n701_s/I1</td>
</tr>
<tr>
<td>12.308</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n701_s/SUM</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>spi_master_inst/stop_counter_24_s0/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>spi_master_inst/stop_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>spi_master_inst/stop_counter_26_s0/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C12[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_26_s0/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C12[1][A]</td>
<td>spi_master_inst/n699_s/I1</td>
</tr>
<tr>
<td>12.308</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n699_s/SUM</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>spi_master_inst/stop_counter_26_s0/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>spi_master_inst/stop_counter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>spi_master_inst/stop_counter_30_s0/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_30_s0/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C13[0][A]</td>
<td>spi_master_inst/n695_s/I1</td>
</tr>
<tr>
<td>12.308</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n695_s/SUM</td>
</tr>
<tr>
<td>12.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>spi_master_inst/stop_counter_30_s0/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>spi_master_inst/stop_counter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>ethercat_sm_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>ethercat_sm_inst/n37_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n37_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>ethercat_sm_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>ethercat_sm_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>ethercat_sm_inst/n33_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n33_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>ethercat_sm_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>ethercat_sm_inst/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>ethercat_sm_inst/n31_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n31_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>ethercat_sm_inst/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>ethercat_sm_inst/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>ethercat_sm_inst/counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_12_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>ethercat_sm_inst/n27_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n27_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>ethercat_sm_inst/counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>ethercat_sm_inst/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>ethercat_sm_inst/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_14_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>ethercat_sm_inst/n25_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n25_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>ethercat_sm_inst/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>ethercat_sm_inst/counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_18_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>ethercat_sm_inst/n21_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n21_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>ethercat_sm_inst/counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>ethercat_sm_inst/counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.906</td>
<td>2.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>spi_master_inst/counter_0_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>spi_master_inst/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.006, 81.402%; tC2Q: 0.458, 18.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.906</td>
<td>2.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][B]</td>
<td>spi_master_inst/counter_3_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C9[0][B]</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.006, 81.402%; tC2Q: 0.458, 18.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.906</td>
<td>2.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[1][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][B]</td>
<td>spi_master_inst/counter_4_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C9[1][B]</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.006, 81.402%; tC2Q: 0.458, 18.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.906</td>
<td>2.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.006, 81.402%; tC2Q: 0.458, 18.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.887</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/sclk_sig_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 81.253%; tC2Q: 0.458, 18.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.887</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 81.253%; tC2Q: 0.458, 18.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.887</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>spi_master_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 81.253%; tC2Q: 0.458, 18.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.887</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 81.253%; tC2Q: 0.458, 18.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.887</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][B]</td>
<td>spi_master_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[0][B]</td>
<td>spi_master_inst/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 81.253%; tC2Q: 0.458, 18.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.494</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/sclk_sig_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.147, 77.482%; tC2Q: 0.333, 22.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.494</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.147, 77.482%; tC2Q: 0.333, 22.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.494</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>spi_master_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.147, 77.482%; tC2Q: 0.333, 22.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.494</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.147, 77.482%; tC2Q: 0.333, 22.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.494</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][B]</td>
<td>spi_master_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C8[0][B]</td>
<td>spi_master_inst/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.147, 77.482%; tC2Q: 0.333, 22.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>spi_master_inst/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>spi_master_inst/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.159, 77.670%; tC2Q: 0.333, 22.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][B]</td>
<td>spi_master_inst/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[0][B]</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.159, 77.670%; tC2Q: 0.333, 22.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][B]</td>
<td>spi_master_inst/counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[1][B]</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.159, 77.670%; tC2Q: 0.333, 22.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.159, 77.670%; tC2Q: 0.333, 22.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_27_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_12_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_28_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_13_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_14_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>spi_master_inst/counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>spi_master_inst/counter_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>49</td>
<td>sclk_sig</td>
<td>2.378</td>
<td>2.529</td>
</tr>
<tr>
<td>45</td>
<td>state[0]</td>
<td>15.047</td>
<td>1.973</td>
</tr>
<tr>
<td>43</td>
<td>osc_clk</td>
<td>-3.932</td>
<td>2.044</td>
</tr>
<tr>
<td>32</td>
<td>n43_4</td>
<td>-2.528</td>
<td>1.517</td>
</tr>
<tr>
<td>32</td>
<td>n481_7</td>
<td>4.006</td>
<td>2.288</td>
</tr>
<tr>
<td>32</td>
<td>n733_19</td>
<td>12.449</td>
<td>1.492</td>
</tr>
<tr>
<td>18</td>
<td>spi_launch</td>
<td>-3.932</td>
<td>1.996</td>
</tr>
<tr>
<td>14</td>
<td>state[1]</td>
<td>13.591</td>
<td>1.493</td>
</tr>
<tr>
<td>10</td>
<td>state[5]</td>
<td>13.583</td>
<td>1.483</td>
</tr>
<tr>
<td>10</td>
<td>state[2]</td>
<td>13.084</td>
<td>1.620</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C9</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C9</td>
<td>80.56%</td>
</tr>
<tr>
<td>R9C11</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C8</td>
<td>77.78%</td>
</tr>
<tr>
<td>R9C10</td>
<td>77.78%</td>
</tr>
<tr>
<td>R16C11</td>
<td>77.78%</td>
</tr>
<tr>
<td>R16C12</td>
<td>77.78%</td>
</tr>
<tr>
<td>R16C10</td>
<td>76.39%</td>
</tr>
<tr>
<td>R20C8</td>
<td>69.44%</td>
</tr>
<tr>
<td>R16C8</td>
<td>68.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
