Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Aug 22 23:04:27 2020
| Host         : Campo-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (22)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (22)
-------------------------------
 There are 22 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.019        0.000                      0                   33        0.108        0.000                      0                   33        2.633        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz_0     {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz_0_1   {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out_clk_wiz_0           5.019        0.000                      0                   33        0.224        0.000                      0                   33        4.130        0.000                       0                    24  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out_clk_wiz_0_1         5.021        0.000                      0                   33        0.224        0.000                      0                   33        4.130        0.000                       0                    24  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0_1  clk_out_clk_wiz_0          5.019        0.000                      0                   33        0.108        0.000                      0                   33  
clk_out_clk_wiz_0    clk_out_clk_wiz_0_1        5.019        0.000                      0                   33        0.108        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.854ns (20.432%)  route 3.326ns (79.568%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 7.255 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.961     0.644    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.768 r  vga_Sync/line_count[10]_i_2/O
                         net (fo=1, routed)           0.870     1.637    vga_Sync/line_count[10]_i_2_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.150     1.787 r  vga_Sync/line_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.787    vga_Sync/line_count[10]
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.509     7.255    vga_Sync/CLK
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/C
                         clock pessimism             -0.425     6.830    
                         clock uncertainty           -0.116     6.714    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)        0.092     6.806    vga_Sync/line_count_reg[10]
  -------------------------------------------------------------------
                         required time                          6.806    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.903%)  route 2.510ns (78.097%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.688     0.822    vga_Sync/frame_count
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.508     7.254    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[2]/C
                         clock pessimism             -0.425     6.829    
                         clock uncertainty           -0.116     6.713    
    SLICE_X2Y30          FDRE (Setup_fdre_C_CE)      -0.169     6.544    vga_Sync/frame_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.544    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.903%)  route 2.510ns (78.097%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.688     0.822    vga_Sync/frame_count
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.508     7.254    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
                         clock pessimism             -0.425     6.829    
                         clock uncertainty           -0.116     6.713    
    SLICE_X2Y30          FDRE (Setup_fdre_C_CE)      -0.169     6.544    vga_Sync/frame_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.544    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.857ns (28.106%)  route 2.192ns (71.894%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 7.255 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -2.395    vga_Sync/CLK
    SLICE_X4Y31          FDRE                                         r  vga_Sync/line_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  vga_Sync/line_count_reg[5]/Q
                         net (fo=8, routed)           1.209    -0.729    vga_Sync/line_count_reg_n_0_[5]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124    -0.605 r  vga_Sync/line_count[10]_i_4/O
                         net (fo=1, routed)           0.151    -0.454    vga_Sync/line_count[10]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124    -0.330 r  vga_Sync/line_count[10]_i_3/O
                         net (fo=11, routed)          0.639     0.309    vga_Sync/line_count[10]_i_3_n_0
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.153     0.462 r  vga_Sync/line_count[1]_i_1/O
                         net (fo=1, routed)           0.193     0.655    vga_Sync/line_count[1]
    SLICE_X5Y32          FDRE                                         r  vga_Sync/line_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.509     7.255    vga_Sync/CLK
    SLICE_X5Y32          FDRE                                         r  vga_Sync/line_count_reg[1]/C
                         clock pessimism             -0.412     6.843    
                         clock uncertainty           -0.116     6.727    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)       -0.270     6.457    vga_Sync/line_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.457    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[6]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[7]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[8]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[8]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[9]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169     6.543    vga_Sync/frame_count_reg[10]
  -------------------------------------------------------------------
                         required time                          6.543    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.773%)  route 0.166ns (47.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           0.166    -0.235    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.190 r  vga_Sync/line_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/line_count[4]
    SLICE_X3Y32          FDRE                                         r  vga_Sync/line_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.858    -0.311    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/line_count_reg[4]/C
                         clock pessimism             -0.195    -0.505    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.091    -0.414    vga_Sync/line_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  vga_Sync/line_count_reg[3]/Q
                         net (fo=10, routed)          0.092    -0.322    vga_Sync/line_count_reg_n_0_[3]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.099    -0.223 r  vga_Sync/line_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    vga_Sync/line_count[6]
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856    -0.313    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[6]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.450    vga_Sync/line_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.588    -0.541    vga_Sync/CLK
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  vga_Sync/line_count_reg[10]/Q
                         net (fo=6, routed)           0.186    -0.191    vga_Sync/line_count_reg_n_0_[10]
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.043    -0.148 r  vga_Sync/line_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    vga_Sync/line_count[10]
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.857    -0.312    vga_Sync/CLK
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.133    -0.408    vga_Sync/line_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.684%)  route 0.129ns (36.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585    -0.544    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  vga_Sync/frame_count_reg[8]/Q
                         net (fo=5, routed)           0.129    -0.287    vga_Sync/frame_count_reg_n_0_[8]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.098    -0.189 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    vga_Sync/frame_count[9]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -0.315    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.092    -0.452    vga_Sync/frame_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585    -0.544    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  vga_Sync/frame_count_reg[0]/Q
                         net (fo=10, routed)          0.168    -0.235    vga_Sync/frame_count_reg_n_0_[0]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  vga_Sync/frame_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/frame_count[0]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -0.315    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091    -0.453    vga_Sync/frame_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585    -0.544    vga_Sync/CLK
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  vga_Sync/frame_count_reg[10]/Q
                         net (fo=4, routed)           0.175    -0.205    vga_Sync/frame_count_reg_n_0_[10]
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.160 r  vga_Sync/frame_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.160    vga_Sync/frame_count[10]_i_2_n_0
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -0.315    vga_Sync/CLK
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.424    vga_Sync/frame_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.584%)  route 0.167ns (44.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  vga_Sync/frame_count_reg[2]/Q
                         net (fo=9, routed)           0.167    -0.211    vga_Sync/frame_count_reg_n_0_[2]
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.166 r  vga_Sync/frame_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    vga_Sync/frame_count[5]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  vga_Sync/frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.855    -0.314    vga_Sync/CLK
    SLICE_X3Y29          FDRE                                         r  vga_Sync/frame_count_reg[5]/C
                         clock pessimism             -0.216    -0.529    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091    -0.438    vga_Sync/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_Sync/line_count_reg[2]/Q
                         net (fo=6, routed)           0.197    -0.205    vga_Sync/line_count_reg_n_0_[2]
    SLICE_X4Y32          LUT5 (Prop_lut5_I1_O)        0.042    -0.163 r  vga_Sync/line_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    vga_Sync/line_count[3]
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856    -0.313    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[3]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.107    -0.435    vga_Sync/line_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.216    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.045    -0.171 r  vga_Sync/line_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    vga_Sync/line_count[0]
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856    -0.313    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.450    vga_Sync/line_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.246ns (58.096%)  route 0.177ns (41.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  vga_Sync/frame_count_reg[3]/Q
                         net (fo=8, routed)           0.177    -0.217    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.098    -0.119 r  vga_Sync/frame_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    vga_Sync/frame_count[4]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  vga_Sync/frame_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.855    -0.314    vga_Sync/CLK
    SLICE_X2Y29          FDRE                                         r  vga_Sync/frame_count_reg[4]/C
                         clock pessimism             -0.216    -0.529    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.408    vga_Sync/frame_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga_Clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0   vga_Clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y28     vga_Sync/frame_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y28     vga_Sync/frame_count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y29     vga_Sync/frame_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y30     vga_Sync/frame_count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y30     vga_Sync/frame_count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y29     vga_Sync/frame_count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y29     vga_Sync/frame_count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y28     vga_Sync/frame_count_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y32     vga_Sync/line_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X5Y32     vga_Sync/line_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y32     vga_Sync/line_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y32     vga_Sync/line_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y32     vga_Sync/line_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y29     vga_Sync/frame_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y30     vga_Sync/frame_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y30     vga_Sync/frame_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y29     vga_Sync/frame_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y29     vga_Sync/frame_count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y28     vga_Sync/frame_count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y28     vga_Sync/frame_count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y28     vga_Sync/frame_count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y28     vga_Sync/frame_count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y29     vga_Sync/frame_count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y29     vga_Sync/frame_count_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y29     vga_Sync/frame_count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y28     vga_Sync/frame_count_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y28     vga_Sync/frame_count_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y28     vga_Sync/frame_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { vga_Clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   vga_Clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.854ns (20.432%)  route 3.326ns (79.568%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 7.255 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.961     0.644    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.768 r  vga_Sync/line_count[10]_i_2/O
                         net (fo=1, routed)           0.870     1.637    vga_Sync/line_count[10]_i_2_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.150     1.787 r  vga_Sync/line_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.787    vga_Sync/line_count[10]
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.509     7.255    vga_Sync/CLK
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/C
                         clock pessimism             -0.425     6.830    
                         clock uncertainty           -0.114     6.716    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)        0.092     6.808    vga_Sync/line_count_reg[10]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.903%)  route 2.510ns (78.097%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.688     0.822    vga_Sync/frame_count
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.508     7.254    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[2]/C
                         clock pessimism             -0.425     6.829    
                         clock uncertainty           -0.114     6.715    
    SLICE_X2Y30          FDRE (Setup_fdre_C_CE)      -0.169     6.546    vga_Sync/frame_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.546    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.903%)  route 2.510ns (78.097%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.688     0.822    vga_Sync/frame_count
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.508     7.254    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
                         clock pessimism             -0.425     6.829    
                         clock uncertainty           -0.114     6.715    
    SLICE_X2Y30          FDRE (Setup_fdre_C_CE)      -0.169     6.546    vga_Sync/frame_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.546    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.857ns (28.106%)  route 2.192ns (71.894%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 7.255 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -2.395    vga_Sync/CLK
    SLICE_X4Y31          FDRE                                         r  vga_Sync/line_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  vga_Sync/line_count_reg[5]/Q
                         net (fo=8, routed)           1.209    -0.729    vga_Sync/line_count_reg_n_0_[5]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124    -0.605 r  vga_Sync/line_count[10]_i_4/O
                         net (fo=1, routed)           0.151    -0.454    vga_Sync/line_count[10]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124    -0.330 r  vga_Sync/line_count[10]_i_3/O
                         net (fo=11, routed)          0.639     0.309    vga_Sync/line_count[10]_i_3_n_0
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.153     0.462 r  vga_Sync/line_count[1]_i_1/O
                         net (fo=1, routed)           0.193     0.655    vga_Sync/line_count[1]
    SLICE_X5Y32          FDRE                                         r  vga_Sync/line_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.509     7.255    vga_Sync/CLK
    SLICE_X5Y32          FDRE                                         r  vga_Sync/line_count_reg[1]/C
                         clock pessimism             -0.412     6.843    
                         clock uncertainty           -0.114     6.729    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)       -0.270     6.459    vga_Sync/line_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.459    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.114     6.714    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.509    vga_Sync/frame_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.509    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[6]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.114     6.714    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.509    vga_Sync/frame_count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.509    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[7]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.114     6.714    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.509    vga_Sync/frame_count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.509    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[8]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.114     6.714    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.509    vga_Sync/frame_count_reg[8]
  -------------------------------------------------------------------
                         required time                          6.509    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.114     6.714    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.509    vga_Sync/frame_count_reg[9]
  -------------------------------------------------------------------
                         required time                          6.509    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.114     6.714    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169     6.545    vga_Sync/frame_count_reg[10]
  -------------------------------------------------------------------
                         required time                          6.545    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.773%)  route 0.166ns (47.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           0.166    -0.235    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.190 r  vga_Sync/line_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/line_count[4]
    SLICE_X3Y32          FDRE                                         r  vga_Sync/line_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.858    -0.311    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/line_count_reg[4]/C
                         clock pessimism             -0.195    -0.505    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.091    -0.414    vga_Sync/line_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  vga_Sync/line_count_reg[3]/Q
                         net (fo=10, routed)          0.092    -0.322    vga_Sync/line_count_reg_n_0_[3]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.099    -0.223 r  vga_Sync/line_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    vga_Sync/line_count[6]
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856    -0.313    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[6]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.450    vga_Sync/line_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.588    -0.541    vga_Sync/CLK
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  vga_Sync/line_count_reg[10]/Q
                         net (fo=6, routed)           0.186    -0.191    vga_Sync/line_count_reg_n_0_[10]
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.043    -0.148 r  vga_Sync/line_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    vga_Sync/line_count[10]
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.857    -0.312    vga_Sync/CLK
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.133    -0.408    vga_Sync/line_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.684%)  route 0.129ns (36.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585    -0.544    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  vga_Sync/frame_count_reg[8]/Q
                         net (fo=5, routed)           0.129    -0.287    vga_Sync/frame_count_reg_n_0_[8]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.098    -0.189 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    vga_Sync/frame_count[9]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -0.315    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.092    -0.452    vga_Sync/frame_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585    -0.544    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  vga_Sync/frame_count_reg[0]/Q
                         net (fo=10, routed)          0.168    -0.235    vga_Sync/frame_count_reg_n_0_[0]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  vga_Sync/frame_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/frame_count[0]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -0.315    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091    -0.453    vga_Sync/frame_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585    -0.544    vga_Sync/CLK
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  vga_Sync/frame_count_reg[10]/Q
                         net (fo=4, routed)           0.175    -0.205    vga_Sync/frame_count_reg_n_0_[10]
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.160 r  vga_Sync/frame_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.160    vga_Sync/frame_count[10]_i_2_n_0
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -0.315    vga_Sync/CLK
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.424    vga_Sync/frame_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.584%)  route 0.167ns (44.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  vga_Sync/frame_count_reg[2]/Q
                         net (fo=9, routed)           0.167    -0.211    vga_Sync/frame_count_reg_n_0_[2]
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.166 r  vga_Sync/frame_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    vga_Sync/frame_count[5]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  vga_Sync/frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.855    -0.314    vga_Sync/CLK
    SLICE_X3Y29          FDRE                                         r  vga_Sync/frame_count_reg[5]/C
                         clock pessimism             -0.216    -0.529    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091    -0.438    vga_Sync/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_Sync/line_count_reg[2]/Q
                         net (fo=6, routed)           0.197    -0.205    vga_Sync/line_count_reg_n_0_[2]
    SLICE_X4Y32          LUT5 (Prop_lut5_I1_O)        0.042    -0.163 r  vga_Sync/line_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    vga_Sync/line_count[3]
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856    -0.313    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[3]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.107    -0.435    vga_Sync/line_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.216    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.045    -0.171 r  vga_Sync/line_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    vga_Sync/line_count[0]
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856    -0.313    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.450    vga_Sync/line_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.246ns (58.096%)  route 0.177ns (41.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  vga_Sync/frame_count_reg[3]/Q
                         net (fo=8, routed)           0.177    -0.217    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.098    -0.119 r  vga_Sync/frame_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    vga_Sync/frame_count[4]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  vga_Sync/frame_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.855    -0.314    vga_Sync/CLK
    SLICE_X2Y29          FDRE                                         r  vga_Sync/frame_count_reg[4]/C
                         clock pessimism             -0.216    -0.529    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.408    vga_Sync/frame_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga_Clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0   vga_Clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y28     vga_Sync/frame_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y28     vga_Sync/frame_count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y29     vga_Sync/frame_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y30     vga_Sync/frame_count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y30     vga_Sync/frame_count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y29     vga_Sync/frame_count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y29     vga_Sync/frame_count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y28     vga_Sync/frame_count_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y32     vga_Sync/line_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X5Y32     vga_Sync/line_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y32     vga_Sync/line_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y32     vga_Sync/line_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y32     vga_Sync/line_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y29     vga_Sync/frame_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y30     vga_Sync/frame_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y30     vga_Sync/frame_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y29     vga_Sync/frame_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y29     vga_Sync/frame_count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y28     vga_Sync/frame_count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y28     vga_Sync/frame_count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y28     vga_Sync/frame_count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y28     vga_Sync/frame_count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y29     vga_Sync/frame_count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y29     vga_Sync/frame_count_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y29     vga_Sync/frame_count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y28     vga_Sync/frame_count_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y28     vga_Sync/frame_count_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y28     vga_Sync/frame_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { vga_Clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   vga_Clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.854ns (20.432%)  route 3.326ns (79.568%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 7.255 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.961     0.644    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.768 r  vga_Sync/line_count[10]_i_2/O
                         net (fo=1, routed)           0.870     1.637    vga_Sync/line_count[10]_i_2_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.150     1.787 r  vga_Sync/line_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.787    vga_Sync/line_count[10]
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.509     7.255    vga_Sync/CLK
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/C
                         clock pessimism             -0.425     6.830    
                         clock uncertainty           -0.116     6.714    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)        0.092     6.806    vga_Sync/line_count_reg[10]
  -------------------------------------------------------------------
                         required time                          6.806    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.903%)  route 2.510ns (78.097%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.688     0.822    vga_Sync/frame_count
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.508     7.254    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[2]/C
                         clock pessimism             -0.425     6.829    
                         clock uncertainty           -0.116     6.713    
    SLICE_X2Y30          FDRE (Setup_fdre_C_CE)      -0.169     6.544    vga_Sync/frame_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.544    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.903%)  route 2.510ns (78.097%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.688     0.822    vga_Sync/frame_count
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.508     7.254    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
                         clock pessimism             -0.425     6.829    
                         clock uncertainty           -0.116     6.713    
    SLICE_X2Y30          FDRE (Setup_fdre_C_CE)      -0.169     6.544    vga_Sync/frame_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.544    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.857ns (28.106%)  route 2.192ns (71.894%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 7.255 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -2.395    vga_Sync/CLK
    SLICE_X4Y31          FDRE                                         r  vga_Sync/line_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  vga_Sync/line_count_reg[5]/Q
                         net (fo=8, routed)           1.209    -0.729    vga_Sync/line_count_reg_n_0_[5]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124    -0.605 r  vga_Sync/line_count[10]_i_4/O
                         net (fo=1, routed)           0.151    -0.454    vga_Sync/line_count[10]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124    -0.330 r  vga_Sync/line_count[10]_i_3/O
                         net (fo=11, routed)          0.639     0.309    vga_Sync/line_count[10]_i_3_n_0
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.153     0.462 r  vga_Sync/line_count[1]_i_1/O
                         net (fo=1, routed)           0.193     0.655    vga_Sync/line_count[1]
    SLICE_X5Y32          FDRE                                         r  vga_Sync/line_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.509     7.255    vga_Sync/CLK
    SLICE_X5Y32          FDRE                                         r  vga_Sync/line_count_reg[1]/C
                         clock pessimism             -0.412     6.843    
                         clock uncertainty           -0.116     6.727    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)       -0.270     6.457    vga_Sync/line_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.457    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[6]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[7]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[8]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[8]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[9]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169     6.543    vga_Sync/frame_count_reg[10]
  -------------------------------------------------------------------
                         required time                          6.543    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.773%)  route 0.166ns (47.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           0.166    -0.235    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.190 r  vga_Sync/line_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/line_count[4]
    SLICE_X3Y32          FDRE                                         r  vga_Sync/line_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.858    -0.311    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/line_count_reg[4]/C
                         clock pessimism             -0.195    -0.505    
                         clock uncertainty            0.116    -0.389    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.091    -0.298    vga_Sync/line_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  vga_Sync/line_count_reg[3]/Q
                         net (fo=10, routed)          0.092    -0.322    vga_Sync/line_count_reg_n_0_[3]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.099    -0.223 r  vga_Sync/line_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    vga_Sync/line_count[6]
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856    -0.313    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[6]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.116    -0.426    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.334    vga_Sync/line_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.588    -0.541    vga_Sync/CLK
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  vga_Sync/line_count_reg[10]/Q
                         net (fo=6, routed)           0.186    -0.191    vga_Sync/line_count_reg_n_0_[10]
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.043    -0.148 r  vga_Sync/line_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    vga_Sync/line_count[10]
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.857    -0.312    vga_Sync/CLK
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/C
                         clock pessimism             -0.230    -0.541    
                         clock uncertainty            0.116    -0.425    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.133    -0.292    vga_Sync/line_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.684%)  route 0.129ns (36.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585    -0.544    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  vga_Sync/frame_count_reg[8]/Q
                         net (fo=5, routed)           0.129    -0.287    vga_Sync/frame_count_reg_n_0_[8]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.098    -0.189 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    vga_Sync/frame_count[9]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -0.315    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/C
                         clock pessimism             -0.230    -0.544    
                         clock uncertainty            0.116    -0.428    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.092    -0.336    vga_Sync/frame_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585    -0.544    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  vga_Sync/frame_count_reg[0]/Q
                         net (fo=10, routed)          0.168    -0.235    vga_Sync/frame_count_reg_n_0_[0]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  vga_Sync/frame_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/frame_count[0]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -0.315    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/C
                         clock pessimism             -0.230    -0.544    
                         clock uncertainty            0.116    -0.428    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091    -0.337    vga_Sync/frame_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585    -0.544    vga_Sync/CLK
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  vga_Sync/frame_count_reg[10]/Q
                         net (fo=4, routed)           0.175    -0.205    vga_Sync/frame_count_reg_n_0_[10]
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.160 r  vga_Sync/frame_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.160    vga_Sync/frame_count[10]_i_2_n_0
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -0.315    vga_Sync/CLK
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
                         clock pessimism             -0.230    -0.544    
                         clock uncertainty            0.116    -0.428    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.308    vga_Sync/frame_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.584%)  route 0.167ns (44.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  vga_Sync/frame_count_reg[2]/Q
                         net (fo=9, routed)           0.167    -0.211    vga_Sync/frame_count_reg_n_0_[2]
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.166 r  vga_Sync/frame_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    vga_Sync/frame_count[5]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  vga_Sync/frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.855    -0.314    vga_Sync/CLK
    SLICE_X3Y29          FDRE                                         r  vga_Sync/frame_count_reg[5]/C
                         clock pessimism             -0.216    -0.529    
                         clock uncertainty            0.116    -0.413    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091    -0.322    vga_Sync/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_Sync/line_count_reg[2]/Q
                         net (fo=6, routed)           0.197    -0.205    vga_Sync/line_count_reg_n_0_[2]
    SLICE_X4Y32          LUT5 (Prop_lut5_I1_O)        0.042    -0.163 r  vga_Sync/line_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    vga_Sync/line_count[3]
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856    -0.313    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[3]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.116    -0.426    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.107    -0.319    vga_Sync/line_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.216    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.045    -0.171 r  vga_Sync/line_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    vga_Sync/line_count[0]
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856    -0.313    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.116    -0.426    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.334    vga_Sync/line_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.246ns (58.096%)  route 0.177ns (41.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  vga_Sync/frame_count_reg[3]/Q
                         net (fo=8, routed)           0.177    -0.217    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.098    -0.119 r  vga_Sync/frame_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    vga_Sync/frame_count[4]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  vga_Sync/frame_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.855    -0.314    vga_Sync/CLK
    SLICE_X2Y29          FDRE                                         r  vga_Sync/frame_count_reg[4]/C
                         clock pessimism             -0.216    -0.529    
                         clock uncertainty            0.116    -0.413    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.292    vga_Sync/frame_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.854ns (20.432%)  route 3.326ns (79.568%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 7.255 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.961     0.644    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.768 r  vga_Sync/line_count[10]_i_2/O
                         net (fo=1, routed)           0.870     1.637    vga_Sync/line_count[10]_i_2_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.150     1.787 r  vga_Sync/line_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.787    vga_Sync/line_count[10]
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.509     7.255    vga_Sync/CLK
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/C
                         clock pessimism             -0.425     6.830    
                         clock uncertainty           -0.116     6.714    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)        0.092     6.806    vga_Sync/line_count_reg[10]
  -------------------------------------------------------------------
                         required time                          6.806    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.903%)  route 2.510ns (78.097%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.688     0.822    vga_Sync/frame_count
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.508     7.254    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[2]/C
                         clock pessimism             -0.425     6.829    
                         clock uncertainty           -0.116     6.713    
    SLICE_X2Y30          FDRE (Setup_fdre_C_CE)      -0.169     6.544    vga_Sync/frame_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.544    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.903%)  route 2.510ns (78.097%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.688     0.822    vga_Sync/frame_count
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.508     7.254    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
                         clock pessimism             -0.425     6.829    
                         clock uncertainty           -0.116     6.713    
    SLICE_X2Y30          FDRE (Setup_fdre_C_CE)      -0.169     6.544    vga_Sync/frame_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.544    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.857ns (28.106%)  route 2.192ns (71.894%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 7.255 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -2.395    vga_Sync/CLK
    SLICE_X4Y31          FDRE                                         r  vga_Sync/line_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  vga_Sync/line_count_reg[5]/Q
                         net (fo=8, routed)           1.209    -0.729    vga_Sync/line_count_reg_n_0_[5]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124    -0.605 r  vga_Sync/line_count[10]_i_4/O
                         net (fo=1, routed)           0.151    -0.454    vga_Sync/line_count[10]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124    -0.330 r  vga_Sync/line_count[10]_i_3/O
                         net (fo=11, routed)          0.639     0.309    vga_Sync/line_count[10]_i_3_n_0
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.153     0.462 r  vga_Sync/line_count[1]_i_1/O
                         net (fo=1, routed)           0.193     0.655    vga_Sync/line_count[1]
    SLICE_X5Y32          FDRE                                         r  vga_Sync/line_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.509     7.255    vga_Sync/CLK
    SLICE_X5Y32          FDRE                                         r  vga_Sync/line_count_reg[1]/C
                         clock pessimism             -0.412     6.843    
                         clock uncertainty           -0.116     6.727    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)       -0.270     6.457    vga_Sync/line_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.457    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[6]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[7]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[8]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[8]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205     6.507    vga_Sync/frame_count_reg[9]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.704ns (23.298%)  route 2.318ns (76.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.253 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.626    -2.393    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           1.495    -0.442    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I1_O)        0.124    -0.318 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=4, routed)           0.327     0.009    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     0.133 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=11, routed)          0.496     0.629    vga_Sync/frame_count
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          1.507     7.253    vga_Sync/CLK
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
                         clock pessimism             -0.425     6.828    
                         clock uncertainty           -0.116     6.712    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169     6.543    vga_Sync/frame_count_reg[10]
  -------------------------------------------------------------------
                         required time                          6.543    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.773%)  route 0.166ns (47.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           0.166    -0.235    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.190 r  vga_Sync/line_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/line_count[4]
    SLICE_X3Y32          FDRE                                         r  vga_Sync/line_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.858    -0.311    vga_Sync/CLK
    SLICE_X3Y32          FDRE                                         r  vga_Sync/line_count_reg[4]/C
                         clock pessimism             -0.195    -0.505    
                         clock uncertainty            0.116    -0.389    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.091    -0.298    vga_Sync/line_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  vga_Sync/line_count_reg[3]/Q
                         net (fo=10, routed)          0.092    -0.322    vga_Sync/line_count_reg_n_0_[3]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.099    -0.223 r  vga_Sync/line_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    vga_Sync/line_count[6]
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856    -0.313    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[6]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.116    -0.426    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.334    vga_Sync/line_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.588    -0.541    vga_Sync/CLK
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  vga_Sync/line_count_reg[10]/Q
                         net (fo=6, routed)           0.186    -0.191    vga_Sync/line_count_reg_n_0_[10]
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.043    -0.148 r  vga_Sync/line_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    vga_Sync/line_count[10]
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.857    -0.312    vga_Sync/CLK
    SLICE_X2Y31          FDRE                                         r  vga_Sync/line_count_reg[10]/C
                         clock pessimism             -0.230    -0.541    
                         clock uncertainty            0.116    -0.425    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.133    -0.292    vga_Sync/line_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.684%)  route 0.129ns (36.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585    -0.544    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  vga_Sync/frame_count_reg[8]/Q
                         net (fo=5, routed)           0.129    -0.287    vga_Sync/frame_count_reg_n_0_[8]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.098    -0.189 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    vga_Sync/frame_count[9]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -0.315    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[9]/C
                         clock pessimism             -0.230    -0.544    
                         clock uncertainty            0.116    -0.428    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.092    -0.336    vga_Sync/frame_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585    -0.544    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  vga_Sync/frame_count_reg[0]/Q
                         net (fo=10, routed)          0.168    -0.235    vga_Sync/frame_count_reg_n_0_[0]
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  vga_Sync/frame_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/frame_count[0]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -0.315    vga_Sync/CLK
    SLICE_X3Y28          FDRE                                         r  vga_Sync/frame_count_reg[0]/C
                         clock pessimism             -0.230    -0.544    
                         clock uncertainty            0.116    -0.428    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091    -0.337    vga_Sync/frame_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585    -0.544    vga_Sync/CLK
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  vga_Sync/frame_count_reg[10]/Q
                         net (fo=4, routed)           0.175    -0.205    vga_Sync/frame_count_reg_n_0_[10]
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.160 r  vga_Sync/frame_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.160    vga_Sync/frame_count[10]_i_2_n_0
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -0.315    vga_Sync/CLK
    SLICE_X2Y28          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
                         clock pessimism             -0.230    -0.544    
                         clock uncertainty            0.116    -0.428    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.308    vga_Sync/frame_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.584%)  route 0.167ns (44.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  vga_Sync/frame_count_reg[2]/Q
                         net (fo=9, routed)           0.167    -0.211    vga_Sync/frame_count_reg_n_0_[2]
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.166 r  vga_Sync/frame_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    vga_Sync/frame_count[5]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  vga_Sync/frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.855    -0.314    vga_Sync/CLK
    SLICE_X3Y29          FDRE                                         r  vga_Sync/frame_count_reg[5]/C
                         clock pessimism             -0.216    -0.529    
                         clock uncertainty            0.116    -0.413    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091    -0.322    vga_Sync/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_Sync/line_count_reg[2]/Q
                         net (fo=6, routed)           0.197    -0.205    vga_Sync/line_count_reg_n_0_[2]
    SLICE_X4Y32          LUT5 (Prop_lut5_I1_O)        0.042    -0.163 r  vga_Sync/line_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    vga_Sync/line_count[3]
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856    -0.313    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[3]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.116    -0.426    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.107    -0.319    vga_Sync/line_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  vga_Sync/line_count_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.216    vga_Sync/line_count_reg_n_0_[0]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.045    -0.171 r  vga_Sync/line_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    vga_Sync/line_count[0]
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.856    -0.313    vga_Sync/CLK
    SLICE_X4Y32          FDRE                                         r  vga_Sync/line_count_reg[0]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.116    -0.426    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.334    vga_Sync/line_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.246ns (58.096%)  route 0.177ns (41.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.542    vga_Sync/CLK
    SLICE_X2Y30          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  vga_Sync/frame_count_reg[3]/Q
                         net (fo=8, routed)           0.177    -0.217    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.098    -0.119 r  vga_Sync/frame_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    vga_Sync/frame_count[4]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  vga_Sync/frame_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=22, routed)          0.855    -0.314    vga_Sync/CLK
    SLICE_X2Y29          FDRE                                         r  vga_Sync/frame_count_reg[4]/C
                         clock pessimism             -0.216    -0.529    
                         clock uncertainty            0.116    -0.413    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.292    vga_Sync/frame_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.173    





