var g_data = {"name":"../rtl/sync_w2r.v","src":"\n// Module write-domain to read-domain synchronizer\n// Used to pass an n-bit pointer from the write clock domain to the read clock domain\n\nmodule sync_w2r # (parameter    ADDRSIZE =   4 )\n(\n    input        [ADDRSIZE : 0]   wptr_i     , // The write pointer passed to read-domain\n    input                         rclk_i     , // The clock of read-domain\n    input                         rrst_ni    , // The negative reset of read-domain\n    output       [ADDRSIZE : 0]   rq2_wptr_o   // The pointer synchronized from write-domain to read-domain\n                                               \n    \n);\n\n    reg     [ADDRSIZE : 0]      rq1_wptr            ;\n    reg     [ADDRSIZE : 0]      rq2_wptr            ;\n\n    assign      rq2_wptr_o      =       rq2_wptr    ;\n    \n    // Multi-flop synchronizer logic for passing the pointers to avoid Metastability\n    always @ (posedge rclk_i,   negedge rrst_ni)\n    begin\n    \n        if (~rrst_ni)\n            {rq2_wptr, rq1_wptr}  <=  0                    ;\n        else\n            {rq2_wptr, rq1_wptr}  <=  {rq1_wptr, wptr_i}   ;\n    end\n\nendmodule\n    ","lang":"verilog"};
processSrcData(g_data);