Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce5b7d61aff4a728beee4a9c9444aac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/Lab1Verification/lab1_v2/Lab1_FIFO/Lab1_FIFO.srcs/sources_1/imports/fifo/verification/fifo_itf.sv:35]
WARNING: [VRFC 10-4953] event edge posedge has no meaning when used with a clocking block and will be ignored [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/Lab1Verification/lab1_v2/Lab1_FIFO/Lab1_FIFO.srcs/sources_1/imports/fifo/verification/testbench.sv:96]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
