{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615896676676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615896676676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 16 15:11:16 2021 " "Processing started: Tue Mar 16 15:11:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615896676676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615896676676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hex_display_counter -c hex_display_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off hex_display_counter -c hex_display_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615896676677 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1615896676837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615896685251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615896685251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_to_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_to_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_seg " "Found entity 1: hex_to_seg" {  } { { "../src/hex_to_seg.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_to_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615896685260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615896685260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "../src/hex_display.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615896685261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615896685261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../src/counter.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615896685263 ""} { "Info" "ISGN_ENTITY_NAME" "2 VCJ4RE " "Found entity 2: VCJ4RE" {  } { { "../src/counter.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615896685263 ""} { "Info" "ISGN_ENTITY_NAME" "3 VCD4RE " "Found entity 3: VCD4RE" {  } { { "../src/counter.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615896685263 ""} { "Info" "ISGN_ENTITY_NAME" "4 VCB4CLED " "Found entity 4: VCB4CLED" {  } { { "../src/counter.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615896685263 ""} { "Info" "ISGN_ENTITY_NAME" "5 VCBD4SE " "Found entity 5: VCBD4SE" {  } { { "../src/counter.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615896685263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615896685263 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "divided_clk hex_display.v(18) " "Verilog HDL Implicit Net warning at hex_display.v(18): created implicit net for \"divided_clk\"" {  } { { "../src/hex_display.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_display.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615896685264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615896685313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 top.v(16) " "Verilog HDL assignment warning at top.v(16): truncated value with size 32 to match size of target (26)" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/top.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615896685314 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 top.v(18) " "Verilog HDL assignment warning at top.v(18): truncated value with size 32 to match size of target (26)" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/top.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615896685314 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter " "Elaborating entity \"counter\" for hierarchy \"counter:counter\"" {  } { { "../src/top.v" "counter" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615896685315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCBD4SE counter:counter\|VCBD4SE:VCBD4SE " "Elaborating entity \"VCBD4SE\" for hierarchy \"counter:counter\|VCBD4SE:VCBD4SE\"" {  } { { "../src/counter.v" "VCBD4SE" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615896685316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(102) " "Verilog HDL assignment warning at counter.v(102): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615896685317 "|top|counter:counter|VCBD4SE:VCBD4SE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCB4CLED counter:counter\|VCB4CLED:VCB4CLED " "Elaborating entity \"VCB4CLED\" for hierarchy \"counter:counter\|VCB4CLED:VCB4CLED\"" {  } { { "../src/counter.v" "VCB4CLED" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615896685317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(83) " "Verilog HDL assignment warning at counter.v(83): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615896685318 "|top|counter:counter|VCB4CLED:VCB4CLED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCD4RE counter:counter\|VCD4RE:VCD4RE " "Elaborating entity \"VCD4RE\" for hierarchy \"counter:counter\|VCD4RE:VCD4RE\"" {  } { { "../src/counter.v" "VCD4RE" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615896685318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(60) " "Verilog HDL assignment warning at counter.v(60): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615896685319 "|top|counter:counter|VCD4RE:VCD4RE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCJ4RE counter:counter\|VCJ4RE:VCJ4RE " "Elaborating entity \"VCJ4RE\" for hierarchy \"counter:counter\|VCJ4RE:VCJ4RE\"" {  } { { "../src/counter.v" "VCJ4RE" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615896685320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(42) " "Verilog HDL assignment warning at counter.v(42): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/counter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615896685320 "|top|counter:counter|VCJ4RE:VCJ4RE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:hex_display " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:hex_display\"" {  } { { "../src/top.v" "hex_display" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615896685321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 hex_display.v(15) " "Verilog HDL assignment warning at hex_display.v(15): truncated value with size 32 to match size of target (13)" {  } { { "../src/hex_display.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_display.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615896685321 "|top|hex_display:hex_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seg hex_display:hex_display\|hex_to_seg:hex_to_seg " "Elaborating entity \"hex_to_seg\" for hierarchy \"hex_display:hex_display\|hex_to_seg:hex_to_seg\"" {  } { { "../src/hex_display.v" "hex_to_seg" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/hex_display.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615896685322 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DS_DP GND " "Pin \"DS_DP\" is stuck at GND" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_counter/src/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615896685795 "|top|DS_DP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615896685795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615896685877 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615896686403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615896686403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615896686438 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615896686438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615896686438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615896686438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "983 " "Peak virtual memory: 983 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615896686443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 16 15:11:26 2021 " "Processing ended: Tue Mar 16 15:11:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615896686443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615896686443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615896686443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615896686443 ""}
