-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "05/03/2022 23:19:45"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DUT IS
    PORT (
	input_vector : IN std_logic_vector(1 DOWNTO 0);
	output_vector : BUFFER std_logic_vector(79 DOWNTO 0)
	);
END DUT;

-- Design Ports Information
-- output_vector[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[2]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[3]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[4]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[5]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[6]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[8]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[9]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[10]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[11]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[12]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[13]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[14]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[15]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[17]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[18]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[19]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[20]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[21]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[22]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[23]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[24]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[25]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[26]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[27]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[28]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[29]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[30]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[31]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[32]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[33]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[34]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[35]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[36]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[37]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[38]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[39]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[40]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[41]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[42]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[43]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[44]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[45]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[46]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[47]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[48]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[49]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[50]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[51]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[52]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[53]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[54]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[55]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[56]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[57]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[58]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[59]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[60]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[61]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[62]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[63]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[64]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[65]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[66]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[67]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[68]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[69]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[70]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[71]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[72]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[73]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[74]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[75]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[76]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[77]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[78]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[79]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input_vector[1]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input_vector[0]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF DUT IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_input_vector : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_output_vector : std_logic_vector(79 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \input_vector[1]~input_o\ : std_logic;
SIGNAL \input_vector[0]~input_o\ : std_logic;
SIGNAL \input_vector[0]~inputCLKENA0_outclk\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_addr[2]~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S1~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S1~q\ : std_logic;
SIGNAL \add_instance|control_logic|Selector12~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S20~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|num[0]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|num~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|Equal10~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[1]~1_combout\ : std_logic;
SIGNAL \input_vector[1]~inputCLKENA0_outclk\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|Equal11~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S0~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.SK~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.SK~q\ : std_logic;
SIGNAL \add_instance|control_logic|NS.SL3~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector15~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.SL3~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.SL3~q\ : std_logic;
SIGNAL \add_instance|control_logic|Selector15~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.SL4~q\ : std_logic;
SIGNAL \add_instance|control_logic|Selector11~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S13~q\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S2p~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S2p~q\ : std_logic;
SIGNAL \add_instance|control_logic|WideOr8~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S8~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S8~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S8~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_addin[1]~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|C~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|num~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_add2[2]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Decoder0~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Decoder0~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_addin[1]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_addin[1]~2_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Equal2~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|T[26]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[6]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Decoder0~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_add2[0]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_add2[1]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux21~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Decoder0~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux21~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux21~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[10]~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[10]~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_addr[0]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux10~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[11]~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[10]~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux6~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux6~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux6~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[9]~7_combout\ : std_logic;
SIGNAL \add_instance|control_logic|WideOr6~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[8]~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[8]~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux23~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux23~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux23~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[8]~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux4~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux4~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux4~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[11]~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux9~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux9~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux9~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[6]~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[5]~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux12~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux12~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux12~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[3]~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[1]~16_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux31~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux31~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux31~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux11~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux11~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux11~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[4]~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[2]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[2]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux29~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux29~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux29~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[2]~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|Mux0~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[4]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux11~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux11~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux11~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][4]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux11~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux11~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux11~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux11~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux11~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux11~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux11~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux11~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_wr~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux13~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux13~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux13~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux13~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux13~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux13~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux13~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux13~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux13~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux13~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux13~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[2]~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[3]~17_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[3]~18_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[4]~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[4]~21_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[2]~20_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[1]~19_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[0]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~2\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~6\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~10\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~14\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~17_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[4]~8_combout\ : std_logic;
SIGNAL \add_instance|control_logic|WideOr2~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|WideOr5~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[4]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[4]~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux27~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux27~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux27~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[4]~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[5]~22_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~18\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~22\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~25_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[6]~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[6]~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[6]~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux25~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux25~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux25~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[6]~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux7~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux7~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux7~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[8]~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~26\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~30\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~34\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~38\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~42\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~45_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[11]~18_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[11]~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[11]~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux20~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux20~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux20~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[11]~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux4~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux4~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux4~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux4~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux4~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux4~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux4~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux4~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux4~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux4~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux4~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux10~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux10~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[5]~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[5]~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~21_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[5]~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[5]~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[5]~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux26~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux26~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux26~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[5]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux10~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux10~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux10~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux10~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux10~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux10~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux10~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux10~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux10~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux10~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux10~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[15]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[9]~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[9]~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~37_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[9]~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[9]~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[9]~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux22~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux22~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux22~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[9]~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux6~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux6~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux6~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux6~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux6~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux6~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux6~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux6~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux6~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux6~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux6~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux5~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux5~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux5~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[10]~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[10]~16_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~41_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[10]~17_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[10]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux5~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux5~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][10]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][10]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux5~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux5~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux5~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux5~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][10]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux5~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][10]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux5~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux5~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux5~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux5~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux8~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux8~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux8~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[7]~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~29_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[7]~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[7]~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[7]~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux24~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux24~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux24~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[7]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux8~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux8~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux8~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux8~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux8~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux8~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux8~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux8~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux8~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux8~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux8~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_addin[1]~4_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~23_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S5~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_wr~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Decoder0~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Decoder0~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Decoder0~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux28~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux28~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux28~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[3]~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux12~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux12~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux12~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux12~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux12~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux12~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux12~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux12~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux12~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux12~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux12~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_addin[0]~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_addin[0]~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Decoder0~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Decoder0~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux0~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux0~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[15]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[15]~22_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[12]~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[12]~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux19~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux19~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux19~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[12]~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|adl_temp[12]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~46\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~49_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[12]~19_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux3~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux3~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux3~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[12]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux18~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux18~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux18~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[13]~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~50\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~53_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[13]~20_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[13]~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[13]~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux2~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux2~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux2~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[13]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux17~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux17~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux17~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[14]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|adl_temp[14]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~54\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~57_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[14]~21_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux1~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux1~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux1~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[14]~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[14]~16_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[14]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|adl_temp[15]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carryL~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~58\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~61_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[15]~24_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[15]~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[15]~17_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux16~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux16~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux16~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|temp2|dout[15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[15]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[15]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|C~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|C~combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~19_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~13_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S4~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~14_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector0~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~16_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~17_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~15_combout\ : std_logic;
SIGNAL \add_instance|control_logic|WideOr14~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~18_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Mux178~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~9_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~8_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~10_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~6_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~7_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~3_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~2_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~4_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~5_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S5~11_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S4~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S4~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[7]~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|adl_temp[8]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~33_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[8]~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[8]~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux7~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux7~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux7~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux7~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux7~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux7~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux7~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux7~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux7~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux7~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux7~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_addin[2]~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_addin[2]~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Decoder0~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux15~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux15~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux15~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[0]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~1_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_b[0]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[0]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[0]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux15~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux15~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux15~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux15~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux15~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux15~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux15~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux15~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux15~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux15~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux15~10_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector4~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector4~2_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector4~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector4~3_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector4~4_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Mux5~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Mux5~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector4~5_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S3~q\ : std_logic;
SIGNAL \add_instance|control_logic|WideOr4~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[1]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[5][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[4][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[6][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux14~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[1][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[2][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[3][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux14~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux14~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[1]~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~5_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[1]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_addr[1]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[6]~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux9~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux9~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][6]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux9~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux9~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux9~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux9~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux9~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux9~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux9~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux9~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux9~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux30~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux30~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux30~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux30~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[1]~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux14~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux14~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux14~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux14~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux14~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux14~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux14~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux14~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux14~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux14~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux14~10_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector3~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector3~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S2~q\ : std_logic;
SIGNAL \add_instance|control_logic|Selector7~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S7~q\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S9~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S9~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[12]~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux3~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux3~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux3~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux3~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux3~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux3~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux3~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][12]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux3~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux3~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux3~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux3~10_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector0~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector0~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[3]~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~13_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[3]~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[3]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[3]~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_addr[3]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[15]~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux0~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux0~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux0~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux0~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux0~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux0~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux0~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux0~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux0~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux0~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux0~11_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.SU~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.SU~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_addin[1]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Decoder0~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Decoder0~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Decoder0~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[7][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux13~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux13~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|Mux13~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t1_din[2]~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[2]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Add0~9_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[2]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[14]~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux1~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux1~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux1~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux1~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux1~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux1~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux1~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux1~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux1~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux1~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux1~10_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector18~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector18~2_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector18~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector18~3_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S21~q\ : std_logic;
SIGNAL \add_instance|control_logic|Selector19~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector19~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S22~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|Equal0~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|valid~combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector20~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S23~q\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S24~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S24~q\ : std_logic;
SIGNAL \add_instance|control_logic|Selector22~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S25~q\ : std_logic;
SIGNAL \add_instance|control_logic|WideOr2~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[11]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[5]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[13]~17_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[12]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest[15]~23_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[15]~19_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[14]~18_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[12]~16_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|WideOr0~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[3]~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[1]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[0]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[4]~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[4]~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[2]~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|WideOr0~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~16_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[7]~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[6]~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|carry~17_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[10]~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[8]~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[8]~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[9]~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp[9]~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|WideOr0~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|WideOr0~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|Z~combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S0~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S0~3_combout\ : std_logic;
SIGNAL \add_instance|control_logic|Selector1~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S0~4_combout\ : std_logic;
SIGNAL \add_instance|control_logic|WideOr8~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S0~2_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S0~5_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S0~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_addr[4]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_din[13]~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[10][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[9][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[11][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[8][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux2~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[7][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[5][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[4][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[6][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux2~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[3][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[2][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[0][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[1][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux2~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[13][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[12][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[15][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[14][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux2~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux2~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[24][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[28][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[20][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[16][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux2~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[27][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[23][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[19][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[31][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux2~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[18][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[26][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[30][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[22][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux2~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[21][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[17][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[25][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ram_block[29][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux2~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux2~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|Mux2~10_combout\ : std_logic;
SIGNAL \add_instance|control_logic|NS.S11~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|CS.S11~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[6]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|t4_din[0]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|rf_din[0]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|registers[0][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|temp3|dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|ins_register|dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|temp4|dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|alu_ent|add_temp\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|temp2|dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|lsm_hw|num\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|alu_ent|adl_temp\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|temp1|dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|alu_ent|dest\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|alu_ent|dest_temp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[5]~22_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[4]~21_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[2]~20_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[1]~19_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[15]~19_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[15]~23_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[14]~18_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_add_temp\ : std_logic_vector(14 DOWNTO 12);
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[13]~17_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[12]~16_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[10]~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~17_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[9]~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[9]~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[8]~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[8]~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[7]~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~16_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[6]~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[4]~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[4]~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[3]~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[2]~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[1]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[0]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[11]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[5]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[15]~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[15]~22_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[15]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[12]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[14]~21_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[14]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[13]~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[13]~20_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp\ : std_logic_vector(13 DOWNTO 6);
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[12]~19_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[12]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[11]~18_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[10]~17_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[10]~16_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[9]~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[9]~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[8]~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[8]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[7]~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[6]~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[5]~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[5]~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[4]~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[4]~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[3]~18_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[3]~17_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[3]~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[3]~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[2]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[2]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[2]~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[1]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[1]~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[3]~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[11]~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[8]~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[5]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[10]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[7]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_C~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carry~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[15]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|temp1|ALT_INV_dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[1]~16_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[2]~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[4]~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[5]~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[6]~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[7]~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[8]~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[9]~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[10]~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[11]~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[12]~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[13]~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[14]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[15]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[15]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[4]~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S4~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~18_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~17_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~16_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~15_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~14_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_WideOr14~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~13_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~12_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~11_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~10_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~9_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~8_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~7_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~6_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~5_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~4_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~3_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~2_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[0]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[0]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_alu_b[0]~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector0~2_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector0~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_T[26]~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_WideOr2~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_WideOr0~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_WideOr0~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_WideOr0~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S0~4_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S0~3_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S0~2_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S0~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_WideOr8~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S24~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_din[0]~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S9~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector18~2_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector18~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector18~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector4~4_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector4~3_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector4~2_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector4~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~10_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Mux178~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][15]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][14]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][13]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][12]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][2]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][1]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][9]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][6]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|ALT_INV_num[0]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][3]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][11]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][8]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|ALT_INV_num~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][5]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][10]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][7]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][7]~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector15~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.SL3~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|ALT_INV_num~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][4]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][4]~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.SL3~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S4~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S1~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_Selector19~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S8~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S0~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ins_register|ALT_INV_dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S0~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][0]~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[15]~17_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|temp2|ALT_INV_dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|temp4|ALT_INV_dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[14]~16_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[13]~15_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[12]~14_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[11]~13_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[10]~12_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[9]~11_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[8]~10_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[7]~9_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[6]~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[5]~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[4]~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[3]~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[2]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[1]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_addin[0]~8_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_addin[0]~7_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_addin[2]~6_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_addin[2]~5_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_addin[1]~4_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_addin[1]~3_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_addin[1]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_addin[1]~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_addin[1]~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_WideOr8~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S2p~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_wr~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S8~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S5~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[0]~2_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.SK~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.SU~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S11~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~23_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_NS.S5~19_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_C~1_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest[15]~24_combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S20~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S7~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S25~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S13~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S21~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S3~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S23~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|temp3|ALT_INV_dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_input_vector[1]~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_input_vector[1]~input_o\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_dest\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_C~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|ALT_INV_valid~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|alu_ent|ALT_INV_Z~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|ALT_INV_num\ : std_logic_vector(2 DOWNTO 1);
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][15]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][14]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][13]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][12]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][11]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][10]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][9]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][8]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][7]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][6]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][5]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][4]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][3]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][2]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][1]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][0]~combout\ : std_logic;
SIGNAL \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][15]~combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S2~q\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.SL4~q\ : std_logic;
SIGNAL \add_instance|prim_datapath|lsm_hw|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|control_logic|ALT_INV_CS.S22~q\ : std_logic;

BEGIN

ww_input_vector <= input_vector;
output_vector <= ww_output_vector;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][14]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][14]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][13]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][13]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][12]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][12]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][11]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][11]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][10]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][10]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][9]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][9]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][8]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][8]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][7]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][7]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][6]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][6]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][5]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][5]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][4]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][4]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][3]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][3]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][2]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][2]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][1]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][1]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][0]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][0]~combout\;
\add_instance|prim_datapath|ALT_INV_alu_b[5]~22_combout\ <= NOT \add_instance|prim_datapath|alu_b[5]~22_combout\;
\add_instance|prim_datapath|ALT_INV_alu_b[4]~21_combout\ <= NOT \add_instance|prim_datapath|alu_b[4]~21_combout\;
\add_instance|prim_datapath|ALT_INV_alu_b[2]~20_combout\ <= NOT \add_instance|prim_datapath|alu_b[2]~20_combout\;
\add_instance|prim_datapath|ALT_INV_alu_b[1]~19_combout\ <= NOT \add_instance|prim_datapath|alu_b[1]~19_combout\;
\add_instance|prim_datapath|ALT_INV_Equal10~0_combout\ <= NOT \add_instance|prim_datapath|Equal10~0_combout\;
\add_instance|prim_datapath|ALT_INV_Equal11~0_combout\ <= NOT \add_instance|prim_datapath|Equal11~0_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[15]~19_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[15]~19_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[15]~23_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[15]~23_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[14]~18_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[14]~18_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_add_temp\(14) <= NOT \add_instance|prim_datapath|alu_ent|add_temp\(14);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[13]~17_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[13]~17_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[12]~16_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[12]~16_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_add_temp\(12) <= NOT \add_instance|prim_datapath|alu_ent|add_temp\(12);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[10]~15_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[10]~15_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~17_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~17_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[9]~14_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[9]~14_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[9]~13_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[9]~13_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[8]~12_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[8]~12_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[8]~11_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[8]~11_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[7]~10_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[7]~10_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~16_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~16_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[6]~9_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[6]~9_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[4]~8_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[4]~8_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[4]~7_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[4]~7_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[3]~6_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[3]~6_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~15_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~15_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[2]~5_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[2]~5_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~14_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~14_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[1]~4_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[1]~4_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[0]~3_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[0]~3_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[11]~2_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[11]~2_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[5]~1_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[5]~1_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~13_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~13_combout\;
\add_instance|prim_datapath|ALT_INV_ram_din[15]~15_combout\ <= NOT \add_instance|prim_datapath|ram_din[15]~15_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[15]~22_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[15]~22_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[15]~3_combout\ <= NOT \add_instance|prim_datapath|alu_ent|adl_temp[15]~3_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[12]~0_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest_temp[12]~0_combout\;
\add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\ <= NOT \add_instance|prim_datapath|ram_din[14]~14_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[14]~21_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[14]~21_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[14]~2_combout\ <= NOT \add_instance|prim_datapath|alu_ent|adl_temp[14]~2_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~12_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~12_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~15_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~15_combout\;
\add_instance|prim_datapath|ALT_INV_ram_din[13]~13_combout\ <= NOT \add_instance|prim_datapath|ram_din[13]~13_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[13]~20_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[13]~20_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp\(13) <= NOT \add_instance|prim_datapath|alu_ent|adl_temp\(13);
\add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\ <= NOT \add_instance|prim_datapath|ram_din[12]~12_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[12]~19_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[12]~19_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[12]~1_combout\ <= NOT \add_instance|prim_datapath|alu_ent|adl_temp[12]~1_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~11_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~11_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[11]~18_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[11]~18_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp\(11) <= NOT \add_instance|prim_datapath|alu_ent|adl_temp\(11);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[10]~17_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[10]~17_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[10]~16_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[10]~16_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[9]~15_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[9]~15_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[9]~14_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[9]~14_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[8]~13_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[8]~13_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[8]~0_combout\ <= NOT \add_instance|prim_datapath|alu_ent|adl_temp[8]~0_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~14_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~14_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[7]~12_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[7]~12_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp\(7) <= NOT \add_instance|prim_datapath|alu_ent|adl_temp\(7);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[6]~11_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[6]~11_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp\(6) <= NOT \add_instance|prim_datapath|alu_ent|adl_temp\(6);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[5]~10_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[5]~10_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[5]~9_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[5]~9_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~13_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~13_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[4]~8_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[4]~8_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[4]~7_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[4]~7_combout\;
\add_instance|prim_datapath|ALT_INV_alu_b[3]~18_combout\ <= NOT \add_instance|prim_datapath|alu_b[3]~18_combout\;
\add_instance|prim_datapath|ALT_INV_alu_b[3]~17_combout\ <= NOT \add_instance|prim_datapath|alu_b[3]~17_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[3]~6_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[3]~6_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[3]~5_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[3]~5_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~12_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~12_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[2]~4_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[2]~4_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[2]~3_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[2]~3_combout\;
\add_instance|prim_datapath|ALT_INV_ram_din[2]~11_combout\ <= NOT \add_instance|prim_datapath|ram_din[2]~11_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[1]~2_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[1]~2_combout\;
\add_instance|prim_datapath|ALT_INV_ram_din[1]~10_combout\ <= NOT \add_instance|prim_datapath|ram_din[1]~10_combout\;
\add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\ <= NOT \add_instance|prim_datapath|ram_din[9]~9_combout\;
\add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\ <= NOT \add_instance|prim_datapath|ram_din[6]~8_combout\;
\add_instance|prim_datapath|ALT_INV_ram_din[3]~7_combout\ <= NOT \add_instance|prim_datapath|ram_din[3]~7_combout\;
\add_instance|prim_datapath|ALT_INV_ram_din[11]~6_combout\ <= NOT \add_instance|prim_datapath|ram_din[11]~6_combout\;
\add_instance|prim_datapath|ALT_INV_ram_din[8]~5_combout\ <= NOT \add_instance|prim_datapath|ram_din[8]~5_combout\;
\add_instance|prim_datapath|ALT_INV_ram_din[5]~4_combout\ <= NOT \add_instance|prim_datapath|ram_din[5]~4_combout\;
\add_instance|prim_datapath|ALT_INV_ram_din[10]~3_combout\ <= NOT \add_instance|prim_datapath|ram_din[10]~3_combout\;
\add_instance|prim_datapath|ALT_INV_ram_din[7]~2_combout\ <= NOT \add_instance|prim_datapath|ram_din[7]~2_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_C~0_combout\ <= NOT \add_instance|prim_datapath|alu_ent|C~0_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~10_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~10_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~9_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~9_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~8_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~8_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~7_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~7_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~6_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~6_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~5_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~5_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~4_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~4_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~3_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~3_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~2_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~2_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~1_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~1_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carry~0_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carry~0_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[15]~1_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[15]~1_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~11_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~11_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~10_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~10_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~9_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~9_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~8_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~8_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~7_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~7_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~6_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~6_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~5_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~5_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~4_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~4_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~3_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~3_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(1) <= NOT \add_instance|prim_datapath|temp1|dout\(1);
\add_instance|prim_datapath|ALT_INV_alu_b[1]~16_combout\ <= NOT \add_instance|prim_datapath|alu_b[1]~16_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(2) <= NOT \add_instance|prim_datapath|temp1|dout\(2);
\add_instance|prim_datapath|ALT_INV_alu_b[2]~15_combout\ <= NOT \add_instance|prim_datapath|alu_b[2]~15_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(3) <= NOT \add_instance|prim_datapath|temp1|dout\(3);
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~2_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~2_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(4) <= NOT \add_instance|prim_datapath|temp1|dout\(4);
\add_instance|prim_datapath|ALT_INV_alu_b[4]~14_combout\ <= NOT \add_instance|prim_datapath|alu_b[4]~14_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(5) <= NOT \add_instance|prim_datapath|temp1|dout\(5);
\add_instance|prim_datapath|ALT_INV_alu_b[5]~13_combout\ <= NOT \add_instance|prim_datapath|alu_b[5]~13_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(6) <= NOT \add_instance|prim_datapath|temp1|dout\(6);
\add_instance|prim_datapath|ALT_INV_alu_b[6]~12_combout\ <= NOT \add_instance|prim_datapath|alu_b[6]~12_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(7) <= NOT \add_instance|prim_datapath|temp1|dout\(7);
\add_instance|prim_datapath|ALT_INV_alu_b[7]~11_combout\ <= NOT \add_instance|prim_datapath|alu_b[7]~11_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(8) <= NOT \add_instance|prim_datapath|temp1|dout\(8);
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~1_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~1_combout\;
\add_instance|prim_datapath|ALT_INV_alu_b[8]~10_combout\ <= NOT \add_instance|prim_datapath|alu_b[8]~10_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(9) <= NOT \add_instance|prim_datapath|temp1|dout\(9);
\add_instance|prim_datapath|ALT_INV_alu_b[9]~9_combout\ <= NOT \add_instance|prim_datapath|alu_b[9]~9_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(10) <= NOT \add_instance|prim_datapath|temp1|dout\(10);
\add_instance|prim_datapath|ALT_INV_alu_b[10]~8_combout\ <= NOT \add_instance|prim_datapath|alu_b[10]~8_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(11) <= NOT \add_instance|prim_datapath|temp1|dout\(11);
\add_instance|prim_datapath|ALT_INV_alu_b[11]~7_combout\ <= NOT \add_instance|prim_datapath|alu_b[11]~7_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(12) <= NOT \add_instance|prim_datapath|temp1|dout\(12);
\add_instance|prim_datapath|ALT_INV_alu_b[12]~6_combout\ <= NOT \add_instance|prim_datapath|alu_b[12]~6_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(13) <= NOT \add_instance|prim_datapath|temp1|dout\(13);
\add_instance|prim_datapath|alu_ent|ALT_INV_carryL~0_combout\ <= NOT \add_instance|prim_datapath|alu_ent|carryL~0_combout\;
\add_instance|prim_datapath|ALT_INV_alu_b[13]~5_combout\ <= NOT \add_instance|prim_datapath|alu_b[13]~5_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(14) <= NOT \add_instance|prim_datapath|temp1|dout\(14);
\add_instance|prim_datapath|ALT_INV_alu_b[14]~4_combout\ <= NOT \add_instance|prim_datapath|alu_b[14]~4_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(15) <= NOT \add_instance|prim_datapath|temp1|dout\(15);
\add_instance|prim_datapath|ALT_INV_alu_b[15]~3_combout\ <= NOT \add_instance|prim_datapath|alu_b[15]~3_combout\;
\add_instance|prim_datapath|ALT_INV_alu_b[15]~2_combout\ <= NOT \add_instance|prim_datapath|alu_b[15]~2_combout\;
\add_instance|prim_datapath|ALT_INV_ram_din[4]~1_combout\ <= NOT \add_instance|prim_datapath|ram_din[4]~1_combout\;
\add_instance|control_logic|ALT_INV_CS.S4~0_combout\ <= NOT \add_instance|control_logic|CS.S4~0_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~18_combout\ <= NOT \add_instance|control_logic|NS.S5~18_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~17_combout\ <= NOT \add_instance|control_logic|NS.S5~17_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~16_combout\ <= NOT \add_instance|control_logic|NS.S5~16_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~15_combout\ <= NOT \add_instance|control_logic|NS.S5~15_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~14_combout\ <= NOT \add_instance|control_logic|NS.S5~14_combout\;
\add_instance|control_logic|ALT_INV_WideOr14~0_combout\ <= NOT \add_instance|control_logic|WideOr14~0_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~13_combout\ <= NOT \add_instance|control_logic|NS.S5~13_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~12_combout\ <= NOT \add_instance|control_logic|NS.S5~12_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~11_combout\ <= NOT \add_instance|control_logic|NS.S5~11_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~10_combout\ <= NOT \add_instance|control_logic|NS.S5~10_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~9_combout\ <= NOT \add_instance|control_logic|NS.S5~9_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~8_combout\ <= NOT \add_instance|control_logic|NS.S5~8_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~7_combout\ <= NOT \add_instance|control_logic|NS.S5~7_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~6_combout\ <= NOT \add_instance|control_logic|NS.S5~6_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~5_combout\ <= NOT \add_instance|control_logic|NS.S5~5_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~4_combout\ <= NOT \add_instance|control_logic|NS.S5~4_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~3_combout\ <= NOT \add_instance|control_logic|NS.S5~3_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~2_combout\ <= NOT \add_instance|control_logic|NS.S5~2_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~1_combout\ <= NOT \add_instance|control_logic|NS.S5~1_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[0]~0_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[0]~0_combout\;
\add_instance|prim_datapath|ALT_INV_alu_b[0]~1_combout\ <= NOT \add_instance|prim_datapath|alu_b[0]~1_combout\;
\add_instance|prim_datapath|ALT_INV_alu_b[0]~0_combout\ <= NOT \add_instance|prim_datapath|alu_b[0]~0_combout\;
\add_instance|control_logic|ALT_INV_Selector0~2_combout\ <= NOT \add_instance|control_logic|Selector0~2_combout\;
\add_instance|control_logic|ALT_INV_Selector0~1_combout\ <= NOT \add_instance|control_logic|Selector0~1_combout\;
\add_instance|control_logic|ALT_INV_T[26]~0_combout\ <= NOT \add_instance|control_logic|T[26]~0_combout\;
\add_instance|control_logic|ALT_INV_Selector0~0_combout\ <= NOT \add_instance|control_logic|Selector0~0_combout\;
\add_instance|prim_datapath|temp1|ALT_INV_dout\(0) <= NOT \add_instance|prim_datapath|temp1|dout\(0);
\add_instance|prim_datapath|lsm_hw|ALT_INV_Equal0~0_combout\ <= NOT \add_instance|prim_datapath|lsm_hw|Equal0~0_combout\;
\add_instance|control_logic|ALT_INV_WideOr2~1_combout\ <= NOT \add_instance|control_logic|WideOr2~1_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_WideOr0~combout\ <= NOT \add_instance|prim_datapath|alu_ent|WideOr0~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_WideOr0~2_combout\ <= NOT \add_instance|prim_datapath|alu_ent|WideOr0~2_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_WideOr0~1_combout\ <= NOT \add_instance|prim_datapath|alu_ent|WideOr0~1_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_WideOr0~0_combout\ <= NOT \add_instance|prim_datapath|alu_ent|WideOr0~0_combout\;
\add_instance|control_logic|ALT_INV_NS.S0~4_combout\ <= NOT \add_instance|control_logic|NS.S0~4_combout\;
\add_instance|control_logic|ALT_INV_Selector1~0_combout\ <= NOT \add_instance|control_logic|Selector1~0_combout\;
\add_instance|control_logic|ALT_INV_NS.S0~3_combout\ <= NOT \add_instance|control_logic|NS.S0~3_combout\;
\add_instance|control_logic|ALT_INV_NS.S0~2_combout\ <= NOT \add_instance|control_logic|NS.S0~2_combout\;
\add_instance|control_logic|ALT_INV_NS.S0~1_combout\ <= NOT \add_instance|control_logic|NS.S0~1_combout\;
\add_instance|control_logic|ALT_INV_WideOr8~1_combout\ <= NOT \add_instance|control_logic|WideOr8~1_combout\;
\add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\ <= NOT \add_instance|prim_datapath|ram_wr~0_combout\;
\add_instance|control_logic|ALT_INV_CS.S24~q\ <= NOT \add_instance|control_logic|CS.S24~q\;
\add_instance|prim_datapath|ALT_INV_ram_din[0]~0_combout\ <= NOT \add_instance|prim_datapath|ram_din[0]~0_combout\;
\add_instance|control_logic|ALT_INV_CS.S9~q\ <= NOT \add_instance|control_logic|CS.S9~q\;
\add_instance|control_logic|ALT_INV_Selector18~2_combout\ <= NOT \add_instance|control_logic|Selector18~2_combout\;
\add_instance|control_logic|ALT_INV_Selector18~1_combout\ <= NOT \add_instance|control_logic|Selector18~1_combout\;
\add_instance|control_logic|ALT_INV_Selector18~0_combout\ <= NOT \add_instance|control_logic|Selector18~0_combout\;
\add_instance|control_logic|ALT_INV_Selector4~4_combout\ <= NOT \add_instance|control_logic|Selector4~4_combout\;
\add_instance|control_logic|ALT_INV_Mux5~1_combout\ <= NOT \add_instance|control_logic|Mux5~1_combout\;
\add_instance|control_logic|ALT_INV_Mux5~0_combout\ <= NOT \add_instance|control_logic|Mux5~0_combout\;
\add_instance|control_logic|ALT_INV_Selector4~3_combout\ <= NOT \add_instance|control_logic|Selector4~3_combout\;
\add_instance|control_logic|ALT_INV_Selector4~2_combout\ <= NOT \add_instance|control_logic|Selector4~2_combout\;
\add_instance|control_logic|ALT_INV_Selector4~1_combout\ <= NOT \add_instance|control_logic|Selector4~1_combout\;
\add_instance|control_logic|ALT_INV_Selector4~0_combout\ <= NOT \add_instance|control_logic|Selector4~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\ <= NOT \add_instance|prim_datapath|reg_file|Decoder0~13_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\ <= NOT \add_instance|prim_datapath|reg_file|Decoder0~12_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\ <= NOT \add_instance|prim_datapath|reg_file|Decoder0~11_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~10_combout\ <= NOT \add_instance|prim_datapath|reg_file|Decoder0~10_combout\;
\add_instance|control_logic|ALT_INV_Mux178~0_combout\ <= NOT \add_instance|control_logic|Mux178~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~11_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux0~11_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux0~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux0~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux0~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux0~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux0~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux0~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux0~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux0~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux0~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux0~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][15]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][15]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][15]~q\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux16~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux16~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux16~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux16~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux16~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux16~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux0~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux0~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux0~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux0~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux0~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux0~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux1~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux1~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux1~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux1~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux1~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux1~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux1~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux1~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux1~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux1~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux1~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][14]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][14]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][14]~q\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux17~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux17~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux17~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux17~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux17~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux17~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux1~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux1~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux1~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux1~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux1~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux1~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux2~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux2~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux2~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux2~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux2~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux2~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux2~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux2~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux2~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux2~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux2~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][13]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][13]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][13]~q\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux18~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux18~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux18~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux18~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux18~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux18~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux2~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux2~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux2~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux2~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux2~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux2~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux3~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux3~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux3~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux3~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux3~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux3~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux3~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux3~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux3~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux3~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux3~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][12]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][12]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][12]~q\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux19~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux19~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux19~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux19~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux19~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux19~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux3~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux3~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux3~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux3~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux3~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux3~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux20~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux20~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux20~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux20~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux20~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux20~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux4~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux4~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux4~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux4~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux4~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux4~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux21~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux21~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux21~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux21~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux21~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux21~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux5~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux5~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux5~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux5~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux5~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux5~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux22~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux22~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux22~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux22~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux22~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux22~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux6~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux6~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux6~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux6~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux6~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux6~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux23~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux23~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux23~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux23~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux23~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux23~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux7~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux7~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux7~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux7~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux7~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux7~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux24~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux24~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux24~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux24~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux24~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux24~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux8~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux8~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux8~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux8~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux8~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux8~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux9~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux9~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux9~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux9~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux9~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux9~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux25~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux25~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux25~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux25~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux25~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux25~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux10~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux10~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux10~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux10~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux10~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux10~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux26~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux26~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux26~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux26~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux26~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux26~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux11~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux11~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux11~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux11~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux11~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux11~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux27~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux27~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux27~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux27~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux27~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux27~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux12~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux12~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux12~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux12~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux12~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux12~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux28~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux28~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux28~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux28~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux28~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux28~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux13~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux13~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux13~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux13~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux13~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux13~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux13~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux13~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux13~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux13~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux13~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux13~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux13~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux13~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux13~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux13~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux13~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][2]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][2]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][2]~q\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux29~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux29~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux29~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux29~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux29~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux29~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux14~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux14~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux14~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux14~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux14~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux14~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux14~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux14~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux14~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux14~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux14~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux14~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux14~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux14~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux14~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux14~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux14~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][1]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][1]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][1]~q\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux30~3_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux30~3_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux30~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux30~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux30~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux30~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux6~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux6~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux6~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux6~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux6~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux6~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux6~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux6~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux6~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux6~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux6~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][9]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][9]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux9~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux9~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux9~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux9~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux9~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux9~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux9~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux9~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux9~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux9~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux9~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][6]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][6]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][6]~q\;
\add_instance|prim_datapath|lsm_hw|ALT_INV_num[0]~2_combout\ <= NOT \add_instance|prim_datapath|lsm_hw|num[0]~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux12~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux12~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux12~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux12~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux12~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux12~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux12~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux12~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux12~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux12~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux12~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][3]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][3]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux4~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux4~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux4~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux4~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux4~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux4~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux4~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux4~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux4~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux4~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux4~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][11]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][11]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux7~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux7~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux7~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux7~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux7~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux7~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux7~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux7~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux7~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux7~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux7~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][8]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][8]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][8]~q\;
\add_instance|prim_datapath|lsm_hw|ALT_INV_num~1_combout\ <= NOT \add_instance|prim_datapath|lsm_hw|num~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux10~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux10~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux10~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux10~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux10~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux10~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux10~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux10~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux10~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux10~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux10~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][5]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][5]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux5~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux5~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux5~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux5~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux5~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux5~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux5~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux5~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux5~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux5~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux5~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][10]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][10]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux8~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux8~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux8~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux8~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux8~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux8~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux8~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux8~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux8~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux8~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux8~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][7]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][7]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][7]~q\;
\add_instance|control_logic|ALT_INV_Selector3~0_combout\ <= NOT \add_instance|control_logic|Selector3~0_combout\;
\add_instance|control_logic|ALT_INV_Selector15~0_combout\ <= NOT \add_instance|control_logic|Selector15~0_combout\;
\add_instance|control_logic|ALT_INV_NS.SL3~0_combout\ <= NOT \add_instance|control_logic|NS.SL3~0_combout\;
\add_instance|control_logic|ALT_INV_Equal2~0_combout\ <= NOT \add_instance|control_logic|Equal2~0_combout\;
\add_instance|prim_datapath|lsm_hw|ALT_INV_num~0_combout\ <= NOT \add_instance|prim_datapath|lsm_hw|num~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux11~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux11~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux11~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux11~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux11~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux11~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux11~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux11~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux11~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux11~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux11~0_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][4]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][4]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][4]~q\;
\add_instance|control_logic|ALT_INV_CS.SL3~q\ <= NOT \add_instance|control_logic|CS.SL3~q\;
\add_instance|control_logic|ALT_INV_WideOr2~0_combout\ <= NOT \add_instance|control_logic|WideOr2~0_combout\;
\add_instance|control_logic|ALT_INV_CS.S4~q\ <= NOT \add_instance|control_logic|CS.S4~q\;
\add_instance|control_logic|ALT_INV_CS.S1~q\ <= NOT \add_instance|control_logic|CS.S1~q\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux15~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux15~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux15~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux15~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux15~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux15~0_combout\;
\add_instance|control_logic|ALT_INV_Selector19~0_combout\ <= NOT \add_instance|control_logic|Selector19~0_combout\;
\add_instance|control_logic|ALT_INV_NS.S8~0_combout\ <= NOT \add_instance|control_logic|NS.S8~0_combout\;
\add_instance|control_logic|ALT_INV_NS.S0~0_combout\ <= NOT \add_instance|control_logic|NS.S0~0_combout\;
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(15) <= NOT \add_instance|prim_datapath|ins_register|dout\(15);
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(14) <= NOT \add_instance|prim_datapath|ins_register|dout\(14);
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(12) <= NOT \add_instance|prim_datapath|ins_register|dout\(12);
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(13) <= NOT \add_instance|prim_datapath|ins_register|dout\(13);
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~10_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux15~10_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~9_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux15~9_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~8_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux15~8_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[3][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[2][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[1][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[0][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~7_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux15~7_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[7][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[6][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[5][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[4][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~6_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux15~6_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[15][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[14][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[13][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[12][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~5_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux15~5_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[11][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[10][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[9][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[8][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux0~0_combout\;
\add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\ <= NOT \add_instance|prim_datapath|ram_addr[4]~4_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~4_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux15~4_combout\;
\add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\ <= NOT \add_instance|prim_datapath|ram_addr[1]~3_combout\;
\add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\ <= NOT \add_instance|prim_datapath|ram_addr[0]~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~3_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux15~3_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[31][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[27][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[23][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[19][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~2_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux15~2_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[30][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[26][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[22][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[18][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~1_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux15~1_combout\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[29][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[25][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[21][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[17][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~0_combout\ <= NOT \add_instance|prim_datapath|ram_memory|Mux15~0_combout\;
\add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\ <= NOT \add_instance|prim_datapath|ram_addr[3]~1_combout\;
\add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\ <= NOT \add_instance|prim_datapath|ram_addr[2]~0_combout\;
\add_instance|control_logic|ALT_INV_CS.S0~q\ <= NOT \add_instance|control_logic|CS.S0~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[28][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[24][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[20][0]~q\;
\add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][0]~q\ <= NOT \add_instance|prim_datapath|ram_memory|ram_block[16][0]~q\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux31~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux31~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux31~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux31~1_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux30~0_combout\;
\add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\ <= NOT \add_instance|prim_datapath|rf_add2[2]~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Mux31~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Mux31~0_combout\;
\add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\ <= NOT \add_instance|prim_datapath|rf_add2[1]~1_combout\;
\add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\ <= NOT \add_instance|prim_datapath|rf_add2[0]~0_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\ <= NOT \add_instance|prim_datapath|reg_file|Decoder0~9_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\ <= NOT \add_instance|prim_datapath|reg_file|Decoder0~8_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~7_combout\ <= NOT \add_instance|prim_datapath|reg_file|Decoder0~7_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\ <= NOT \add_instance|prim_datapath|reg_file|Decoder0~6_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~5_combout\ <= NOT \add_instance|prim_datapath|reg_file|Decoder0~5_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\ <= NOT \add_instance|prim_datapath|reg_file|Decoder0~4_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~3_combout\ <= NOT \add_instance|prim_datapath|reg_file|Decoder0~3_combout\;
\add_instance|prim_datapath|ALT_INV_rf_din[15]~17_combout\ <= NOT \add_instance|prim_datapath|rf_din[15]~17_combout\;
\add_instance|prim_datapath|temp2|ALT_INV_dout\(15) <= NOT \add_instance|prim_datapath|temp2|dout\(15);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(15) <= NOT \add_instance|prim_datapath|temp4|dout\(15);
\add_instance|prim_datapath|ALT_INV_rf_din[14]~16_combout\ <= NOT \add_instance|prim_datapath|rf_din[14]~16_combout\;
\add_instance|prim_datapath|temp2|ALT_INV_dout\(14) <= NOT \add_instance|prim_datapath|temp2|dout\(14);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(14) <= NOT \add_instance|prim_datapath|temp4|dout\(14);
\add_instance|prim_datapath|ALT_INV_rf_din[13]~15_combout\ <= NOT \add_instance|prim_datapath|rf_din[13]~15_combout\;
\add_instance|prim_datapath|temp2|ALT_INV_dout\(13) <= NOT \add_instance|prim_datapath|temp2|dout\(13);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(13) <= NOT \add_instance|prim_datapath|temp4|dout\(13);
\add_instance|prim_datapath|ALT_INV_rf_din[12]~14_combout\ <= NOT \add_instance|prim_datapath|rf_din[12]~14_combout\;
\add_instance|prim_datapath|temp2|ALT_INV_dout\(12) <= NOT \add_instance|prim_datapath|temp2|dout\(12);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(12) <= NOT \add_instance|prim_datapath|temp4|dout\(12);
\add_instance|prim_datapath|ALT_INV_rf_din[11]~13_combout\ <= NOT \add_instance|prim_datapath|rf_din[11]~13_combout\;
\add_instance|prim_datapath|temp2|ALT_INV_dout\(11) <= NOT \add_instance|prim_datapath|temp2|dout\(11);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(11) <= NOT \add_instance|prim_datapath|temp4|dout\(11);
\add_instance|prim_datapath|ALT_INV_rf_din[10]~12_combout\ <= NOT \add_instance|prim_datapath|rf_din[10]~12_combout\;
\add_instance|prim_datapath|temp2|ALT_INV_dout\(10) <= NOT \add_instance|prim_datapath|temp2|dout\(10);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(10) <= NOT \add_instance|prim_datapath|temp4|dout\(10);
\add_instance|prim_datapath|ALT_INV_rf_din[9]~11_combout\ <= NOT \add_instance|prim_datapath|rf_din[9]~11_combout\;
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(2) <= NOT \add_instance|prim_datapath|ins_register|dout\(2);
\add_instance|prim_datapath|temp2|ALT_INV_dout\(9) <= NOT \add_instance|prim_datapath|temp2|dout\(9);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(9) <= NOT \add_instance|prim_datapath|temp4|dout\(9);
\add_instance|prim_datapath|ALT_INV_rf_din[8]~10_combout\ <= NOT \add_instance|prim_datapath|rf_din[8]~10_combout\;
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(1) <= NOT \add_instance|prim_datapath|ins_register|dout\(1);
\add_instance|prim_datapath|temp2|ALT_INV_dout\(8) <= NOT \add_instance|prim_datapath|temp2|dout\(8);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(8) <= NOT \add_instance|prim_datapath|temp4|dout\(8);
\add_instance|prim_datapath|ALT_INV_rf_din[7]~9_combout\ <= NOT \add_instance|prim_datapath|rf_din[7]~9_combout\;
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(0) <= NOT \add_instance|prim_datapath|ins_register|dout\(0);
\add_instance|prim_datapath|temp2|ALT_INV_dout\(7) <= NOT \add_instance|prim_datapath|temp2|dout\(7);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(7) <= NOT \add_instance|prim_datapath|temp4|dout\(7);
\add_instance|prim_datapath|ALT_INV_rf_din[6]~8_combout\ <= NOT \add_instance|prim_datapath|rf_din[6]~8_combout\;
\add_instance|prim_datapath|temp2|ALT_INV_dout\(6) <= NOT \add_instance|prim_datapath|temp2|dout\(6);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(6) <= NOT \add_instance|prim_datapath|temp4|dout\(6);
\add_instance|prim_datapath|ALT_INV_rf_din[5]~7_combout\ <= NOT \add_instance|prim_datapath|rf_din[5]~7_combout\;
\add_instance|prim_datapath|temp2|ALT_INV_dout\(5) <= NOT \add_instance|prim_datapath|temp2|dout\(5);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(5) <= NOT \add_instance|prim_datapath|temp4|dout\(5);
\add_instance|prim_datapath|ALT_INV_rf_din[4]~6_combout\ <= NOT \add_instance|prim_datapath|rf_din[4]~6_combout\;
\add_instance|prim_datapath|temp2|ALT_INV_dout\(4) <= NOT \add_instance|prim_datapath|temp2|dout\(4);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(4) <= NOT \add_instance|prim_datapath|temp4|dout\(4);
\add_instance|prim_datapath|ALT_INV_rf_din[3]~5_combout\ <= NOT \add_instance|prim_datapath|rf_din[3]~5_combout\;
\add_instance|prim_datapath|temp2|ALT_INV_dout\(3) <= NOT \add_instance|prim_datapath|temp2|dout\(3);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(3) <= NOT \add_instance|prim_datapath|temp4|dout\(3);
\add_instance|prim_datapath|ALT_INV_rf_din[2]~4_combout\ <= NOT \add_instance|prim_datapath|rf_din[2]~4_combout\;
\add_instance|prim_datapath|temp2|ALT_INV_dout\(2) <= NOT \add_instance|prim_datapath|temp2|dout\(2);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(2) <= NOT \add_instance|prim_datapath|temp4|dout\(2);
\add_instance|prim_datapath|ALT_INV_rf_din[1]~3_combout\ <= NOT \add_instance|prim_datapath|rf_din[1]~3_combout\;
\add_instance|prim_datapath|temp2|ALT_INV_dout\(1) <= NOT \add_instance|prim_datapath|temp2|dout\(1);
\add_instance|prim_datapath|temp4|ALT_INV_dout\(1) <= NOT \add_instance|prim_datapath|temp4|dout\(1);
\add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\ <= NOT \add_instance|prim_datapath|reg_file|Decoder0~2_combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~1_combout\ <= NOT \add_instance|prim_datapath|reg_file|Decoder0~1_combout\;
\add_instance|prim_datapath|ALT_INV_rf_addin[0]~8_combout\ <= NOT \add_instance|prim_datapath|rf_addin[0]~8_combout\;
\add_instance|prim_datapath|ALT_INV_rf_addin[0]~7_combout\ <= NOT \add_instance|prim_datapath|rf_addin[0]~7_combout\;
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(9) <= NOT \add_instance|prim_datapath|ins_register|dout\(9);
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(6) <= NOT \add_instance|prim_datapath|ins_register|dout\(6);
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(3) <= NOT \add_instance|prim_datapath|ins_register|dout\(3);
\add_instance|prim_datapath|ALT_INV_rf_addin[2]~6_combout\ <= NOT \add_instance|prim_datapath|rf_addin[2]~6_combout\;
\add_instance|prim_datapath|ALT_INV_rf_addin[2]~5_combout\ <= NOT \add_instance|prim_datapath|rf_addin[2]~5_combout\;
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(11) <= NOT \add_instance|prim_datapath|ins_register|dout\(11);
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(8) <= NOT \add_instance|prim_datapath|ins_register|dout\(8);
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(5) <= NOT \add_instance|prim_datapath|ins_register|dout\(5);
\add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~0_combout\ <= NOT \add_instance|prim_datapath|reg_file|Decoder0~0_combout\;
\add_instance|prim_datapath|ALT_INV_rf_addin[1]~4_combout\ <= NOT \add_instance|prim_datapath|rf_addin[1]~4_combout\;
\add_instance|prim_datapath|ALT_INV_rf_addin[1]~3_combout\ <= NOT \add_instance|prim_datapath|rf_addin[1]~3_combout\;
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(10) <= NOT \add_instance|prim_datapath|ins_register|dout\(10);
\add_instance|prim_datapath|ALT_INV_rf_addin[1]~2_combout\ <= NOT \add_instance|prim_datapath|rf_addin[1]~2_combout\;
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(7) <= NOT \add_instance|prim_datapath|ins_register|dout\(7);
\add_instance|prim_datapath|ALT_INV_rf_addin[1]~1_combout\ <= NOT \add_instance|prim_datapath|rf_addin[1]~1_combout\;
\add_instance|prim_datapath|ALT_INV_rf_addin[1]~0_combout\ <= NOT \add_instance|prim_datapath|rf_addin[1]~0_combout\;
\add_instance|control_logic|ALT_INV_WideOr8~0_combout\ <= NOT \add_instance|control_logic|WideOr8~0_combout\;
\add_instance|control_logic|ALT_INV_CS.S2p~q\ <= NOT \add_instance|control_logic|CS.S2p~q\;
\add_instance|prim_datapath|ALT_INV_rf_wr~0_combout\ <= NOT \add_instance|prim_datapath|rf_wr~0_combout\;
\add_instance|control_logic|ALT_INV_CS.S8~q\ <= NOT \add_instance|control_logic|CS.S8~q\;
\add_instance|control_logic|ALT_INV_CS.S5~q\ <= NOT \add_instance|control_logic|CS.S5~q\;
\add_instance|prim_datapath|ins_register|ALT_INV_dout\(4) <= NOT \add_instance|prim_datapath|ins_register|dout\(4);
\add_instance|prim_datapath|ALT_INV_rf_din[0]~2_combout\ <= NOT \add_instance|prim_datapath|rf_din[0]~2_combout\;
\add_instance|prim_datapath|temp2|ALT_INV_dout\(0) <= NOT \add_instance|prim_datapath|temp2|dout\(0);
\add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\ <= NOT \add_instance|prim_datapath|rf_din[6]~1_combout\;
\add_instance|control_logic|ALT_INV_CS.SK~q\ <= NOT \add_instance|control_logic|CS.SK~q\;
\add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\ <= NOT \add_instance|prim_datapath|rf_din[6]~0_combout\;
\add_instance|control_logic|ALT_INV_CS.SU~q\ <= NOT \add_instance|control_logic|CS.SU~q\;
\add_instance|control_logic|ALT_INV_CS.S11~q\ <= NOT \add_instance|control_logic|CS.S11~q\;
\add_instance|prim_datapath|temp4|ALT_INV_dout\(0) <= NOT \add_instance|prim_datapath|temp4|dout\(0);
\add_instance|control_logic|ALT_INV_NS.S5~23_combout\ <= NOT \add_instance|control_logic|NS.S5~23_combout\;
\add_instance|control_logic|ALT_INV_NS.S5~19_combout\ <= NOT \add_instance|control_logic|NS.S5~19_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_C~1_combout\ <= NOT \add_instance|prim_datapath|alu_ent|C~1_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest[15]~24_combout\ <= NOT \add_instance|prim_datapath|alu_ent|dest[15]~24_combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~61_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~61_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~57_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~57_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~53_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~53_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~49_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~49_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~45_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~45_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~41_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~41_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~37_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~37_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~33_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~33_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~29_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~29_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~25_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~25_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~21_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~21_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~17_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~17_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~13_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~13_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~9_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~9_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~5_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~5_sumout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Add0~1_sumout\ <= NOT \add_instance|prim_datapath|alu_ent|Add0~1_sumout\;
\add_instance|prim_datapath|lsm_hw|ALT_INV_Mux0~4_combout\ <= NOT \add_instance|prim_datapath|lsm_hw|Mux0~4_combout\;
\add_instance|control_logic|ALT_INV_CS.S20~q\ <= NOT \add_instance|control_logic|CS.S20~q\;
\add_instance|control_logic|ALT_INV_CS.S7~q\ <= NOT \add_instance|control_logic|CS.S7~q\;
\add_instance|control_logic|ALT_INV_CS.S25~q\ <= NOT \add_instance|control_logic|CS.S25~q\;
\add_instance|control_logic|ALT_INV_CS.S13~q\ <= NOT \add_instance|control_logic|CS.S13~q\;
\add_instance|control_logic|ALT_INV_CS.S21~q\ <= NOT \add_instance|control_logic|CS.S21~q\;
\add_instance|control_logic|ALT_INV_CS.S3~q\ <= NOT \add_instance|control_logic|CS.S3~q\;
\add_instance|control_logic|ALT_INV_CS.S23~q\ <= NOT \add_instance|control_logic|CS.S23~q\;
\add_instance|prim_datapath|temp3|ALT_INV_dout\(15) <= NOT \add_instance|prim_datapath|temp3|dout\(15);
\add_instance|prim_datapath|temp3|ALT_INV_dout\(14) <= NOT \add_instance|prim_datapath|temp3|dout\(14);
\add_instance|prim_datapath|temp3|ALT_INV_dout\(13) <= NOT \add_instance|prim_datapath|temp3|dout\(13);
\add_instance|prim_datapath|temp3|ALT_INV_dout\(12) <= NOT \add_instance|prim_datapath|temp3|dout\(12);
\add_instance|prim_datapath|temp3|ALT_INV_dout\(11) <= NOT \add_instance|prim_datapath|temp3|dout\(11);
\add_instance|prim_datapath|temp3|ALT_INV_dout\(10) <= NOT \add_instance|prim_datapath|temp3|dout\(10);
\add_instance|prim_datapath|temp3|ALT_INV_dout\(9) <= NOT \add_instance|prim_datapath|temp3|dout\(9);
\add_instance|prim_datapath|temp3|ALT_INV_dout\(8) <= NOT \add_instance|prim_datapath|temp3|dout\(8);
\add_instance|prim_datapath|temp3|ALT_INV_dout\(7) <= NOT \add_instance|prim_datapath|temp3|dout\(7);
\add_instance|prim_datapath|temp3|ALT_INV_dout\(6) <= NOT \add_instance|prim_datapath|temp3|dout\(6);
\add_instance|prim_datapath|temp3|ALT_INV_dout\(5) <= NOT \add_instance|prim_datapath|temp3|dout\(5);
\add_instance|prim_datapath|temp3|ALT_INV_dout\(4) <= NOT \add_instance|prim_datapath|temp3|dout\(4);
\ALT_INV_input_vector[1]~inputCLKENA0_outclk\ <= NOT \input_vector[1]~inputCLKENA0_outclk\;
\ALT_INV_input_vector[1]~input_o\ <= NOT \input_vector[1]~input_o\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(15) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(15);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(14) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(14);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(13) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(13);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(12) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(12);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(10) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(10);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(9) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(9);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(8) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(8);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(7) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(7);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(6) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(6);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(4) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(4);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(3) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(3);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(2) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(2);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(1) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(1);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(0) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(0);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(11) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(11);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(5) <= NOT \add_instance|prim_datapath|alu_ent|dest_temp\(5);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][15]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][15]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][15]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][15]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][15]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][15]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(15) <= NOT \add_instance|prim_datapath|alu_ent|dest\(15);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][14]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][14]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][14]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][14]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][14]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][14]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(14) <= NOT \add_instance|prim_datapath|alu_ent|dest\(14);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][13]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][13]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][13]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][13]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][13]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][13]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(13) <= NOT \add_instance|prim_datapath|alu_ent|dest\(13);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][12]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][12]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][12]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][12]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][12]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][12]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(12) <= NOT \add_instance|prim_datapath|alu_ent|dest\(12);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][11]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][11]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][11]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][11]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][11]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][11]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(11) <= NOT \add_instance|prim_datapath|alu_ent|dest\(11);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][10]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][10]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][10]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][10]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][10]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][10]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(10) <= NOT \add_instance|prim_datapath|alu_ent|dest\(10);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][9]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][9]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][9]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][9]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][9]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][9]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(9) <= NOT \add_instance|prim_datapath|alu_ent|dest\(9);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][8]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][8]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][8]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][8]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][8]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][8]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(8) <= NOT \add_instance|prim_datapath|alu_ent|dest\(8);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][7]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][7]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][7]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][7]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][7]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][7]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(7) <= NOT \add_instance|prim_datapath|alu_ent|dest\(7);
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(6) <= NOT \add_instance|prim_datapath|alu_ent|dest\(6);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][6]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][6]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][6]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][6]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][6]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][6]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(5) <= NOT \add_instance|prim_datapath|alu_ent|dest\(5);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][5]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][5]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][5]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][5]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][5]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][5]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(4) <= NOT \add_instance|prim_datapath|alu_ent|dest\(4);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][4]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][4]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][4]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][4]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][4]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][4]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(3) <= NOT \add_instance|prim_datapath|alu_ent|dest\(3);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][3]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][3]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][3]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][3]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][3]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][3]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(2) <= NOT \add_instance|prim_datapath|alu_ent|dest\(2);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][2]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][2]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][2]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][2]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][2]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][2]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(1) <= NOT \add_instance|prim_datapath|alu_ent|dest\(1);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][1]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][1]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][1]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][1]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][1]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][1]~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_C~combout\ <= NOT \add_instance|prim_datapath|alu_ent|C~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_dest\(0) <= NOT \add_instance|prim_datapath|alu_ent|dest\(0);
\add_instance|prim_datapath|lsm_hw|ALT_INV_valid~combout\ <= NOT \add_instance|prim_datapath|lsm_hw|valid~combout\;
\add_instance|prim_datapath|alu_ent|ALT_INV_Z~combout\ <= NOT \add_instance|prim_datapath|alu_ent|Z~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[6][0]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[6][0]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[5][0]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[5][0]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[4][0]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[4][0]~combout\;
\add_instance|prim_datapath|lsm_hw|ALT_INV_num\(2) <= NOT \add_instance|prim_datapath|lsm_hw|num\(2);
\add_instance|prim_datapath|lsm_hw|ALT_INV_num\(1) <= NOT \add_instance|prim_datapath|lsm_hw|num\(1);
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][15]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][15]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][14]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][14]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][13]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][13]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][12]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][12]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][11]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][11]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][10]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][10]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][9]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][9]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][8]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][8]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][7]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][7]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][6]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][6]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][5]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][5]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][4]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][4]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][3]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][3]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][2]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][2]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][1]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][1]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[7][0]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[7][0]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][15]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][15]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][14]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][14]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][13]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][13]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][12]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][12]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][11]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][11]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][10]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][10]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][9]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][9]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][8]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][8]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][7]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][7]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][6]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][6]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][5]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][5]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][4]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][4]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][3]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][3]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][2]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][2]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][1]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][1]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[3][0]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[3][0]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][15]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][15]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][14]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][14]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][13]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][13]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][12]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][12]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][11]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][11]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][10]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][10]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][9]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][9]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][8]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][8]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][7]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][7]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][6]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][6]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][5]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][5]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][4]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][4]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][3]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][3]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][2]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][2]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][1]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][1]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[2][0]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[2][0]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][15]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][15]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][14]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][14]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][13]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][13]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][12]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][12]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][11]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][11]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][10]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][10]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][9]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][9]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][8]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][8]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][7]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][7]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][6]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][6]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][5]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][5]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][4]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][4]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][3]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][3]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][2]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][2]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][1]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][1]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[1][0]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[1][0]~combout\;
\add_instance|prim_datapath|reg_file|ALT_INV_registers[0][15]~combout\ <= NOT \add_instance|prim_datapath|reg_file|registers[0][15]~combout\;
\add_instance|prim_datapath|temp3|ALT_INV_dout\(3) <= NOT \add_instance|prim_datapath|temp3|dout\(3);
\add_instance|prim_datapath|temp3|ALT_INV_dout\(2) <= NOT \add_instance|prim_datapath|temp3|dout\(2);
\add_instance|prim_datapath|temp3|ALT_INV_dout\(1) <= NOT \add_instance|prim_datapath|temp3|dout\(1);
\add_instance|control_logic|ALT_INV_CS.S2~q\ <= NOT \add_instance|control_logic|CS.S2~q\;
\add_instance|control_logic|ALT_INV_CS.SL4~q\ <= NOT \add_instance|control_logic|CS.SL4~q\;
\add_instance|prim_datapath|lsm_hw|ALT_INV_Mux0~0_combout\ <= NOT \add_instance|prim_datapath|lsm_hw|Mux0~0_combout\;
\add_instance|prim_datapath|temp3|ALT_INV_dout\(0) <= NOT \add_instance|prim_datapath|temp3|dout\(0);
\add_instance|control_logic|ALT_INV_CS.S22~q\ <= NOT \add_instance|control_logic|CS.S22~q\;

-- Location: IOOBUF_X84_Y81_N53
\output_vector[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][0]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(0));

-- Location: IOOBUF_X72_Y81_N53
\output_vector[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][1]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(1));

-- Location: IOOBUF_X89_Y36_N56
\output_vector[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][2]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(2));

-- Location: IOOBUF_X89_Y37_N39
\output_vector[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][3]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(3));

-- Location: IOOBUF_X76_Y81_N36
\output_vector[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][4]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(4));

-- Location: IOOBUF_X82_Y81_N76
\output_vector[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][5]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(5));

-- Location: IOOBUF_X89_Y9_N22
\output_vector[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][6]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(6));

-- Location: IOOBUF_X74_Y81_N93
\output_vector[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][7]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(7));

-- Location: IOOBUF_X74_Y81_N42
\output_vector[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][8]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(8));

-- Location: IOOBUF_X66_Y0_N59
\output_vector[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][9]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(9));

-- Location: IOOBUF_X89_Y8_N5
\output_vector[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][10]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(10));

-- Location: IOOBUF_X68_Y81_N19
\output_vector[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][11]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(11));

-- Location: IOOBUF_X88_Y81_N54
\output_vector[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][12]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(12));

-- Location: IOOBUF_X72_Y0_N19
\output_vector[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][13]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(13));

-- Location: IOOBUF_X62_Y0_N53
\output_vector[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][14]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(14));

-- Location: IOOBUF_X64_Y0_N53
\output_vector[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[0][15]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(15));

-- Location: IOOBUF_X60_Y0_N36
\output_vector[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][0]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(16));

-- Location: IOOBUF_X66_Y81_N59
\output_vector[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][1]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(17));

-- Location: IOOBUF_X89_Y36_N39
\output_vector[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][2]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(18));

-- Location: IOOBUF_X66_Y0_N42
\output_vector[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][3]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(19));

-- Location: IOOBUF_X89_Y36_N22
\output_vector[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][4]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(20));

-- Location: IOOBUF_X78_Y81_N36
\output_vector[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][5]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(21));

-- Location: IOOBUF_X68_Y81_N36
\output_vector[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][6]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(22));

-- Location: IOOBUF_X89_Y8_N56
\output_vector[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][7]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(23));

-- Location: IOOBUF_X88_Y81_N3
\output_vector[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][8]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(24));

-- Location: IOOBUF_X72_Y0_N53
\output_vector[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][9]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(25));

-- Location: IOOBUF_X89_Y38_N56
\output_vector[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][10]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(26));

-- Location: IOOBUF_X64_Y0_N36
\output_vector[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][11]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(27));

-- Location: IOOBUF_X54_Y0_N2
\output_vector[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][12]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(28));

-- Location: IOOBUF_X89_Y9_N5
\output_vector[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][13]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(29));

-- Location: IOOBUF_X89_Y36_N5
\output_vector[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][14]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(30));

-- Location: IOOBUF_X89_Y37_N22
\output_vector[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[1][15]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(31));

-- Location: IOOBUF_X70_Y81_N2
\output_vector[32]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][0]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(32));

-- Location: IOOBUF_X86_Y81_N53
\output_vector[33]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][1]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(33));

-- Location: IOOBUF_X78_Y81_N19
\output_vector[34]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][2]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(34));

-- Location: IOOBUF_X68_Y0_N19
\output_vector[35]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][3]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(35));

-- Location: IOOBUF_X56_Y0_N53
\output_vector[36]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][4]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(36));

-- Location: IOOBUF_X72_Y0_N2
\output_vector[37]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][5]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(37));

-- Location: IOOBUF_X66_Y0_N93
\output_vector[38]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][6]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(38));

-- Location: IOOBUF_X70_Y0_N19
\output_vector[39]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][7]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(39));

-- Location: IOOBUF_X80_Y81_N2
\output_vector[40]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][8]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(40));

-- Location: IOOBUF_X72_Y0_N36
\output_vector[41]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][9]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(41));

-- Location: IOOBUF_X89_Y38_N39
\output_vector[42]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][10]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(42));

-- Location: IOOBUF_X62_Y81_N19
\output_vector[43]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][11]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(43));

-- Location: IOOBUF_X84_Y81_N36
\output_vector[44]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][12]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(44));

-- Location: IOOBUF_X89_Y37_N5
\output_vector[45]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][13]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(45));

-- Location: IOOBUF_X60_Y0_N53
\output_vector[46]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][14]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(46));

-- Location: IOOBUF_X76_Y81_N19
\output_vector[47]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[2][15]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(47));

-- Location: IOOBUF_X78_Y81_N53
\output_vector[48]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][0]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(48));

-- Location: IOOBUF_X89_Y9_N56
\output_vector[49]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][1]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(49));

-- Location: IOOBUF_X78_Y81_N2
\output_vector[50]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][2]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(50));

-- Location: IOOBUF_X68_Y0_N2
\output_vector[51]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][3]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(51));

-- Location: IOOBUF_X72_Y81_N2
\output_vector[52]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][4]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(52));

-- Location: IOOBUF_X64_Y0_N19
\output_vector[53]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][5]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(53));

-- Location: IOOBUF_X50_Y0_N93
\output_vector[54]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][6]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(54));

-- Location: IOOBUF_X82_Y81_N93
\output_vector[55]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][7]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(55));

-- Location: IOOBUF_X68_Y0_N36
\output_vector[56]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][8]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(56));

-- Location: IOOBUF_X84_Y81_N19
\output_vector[57]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][9]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(57));

-- Location: IOOBUF_X82_Y81_N42
\output_vector[58]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][10]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(58));

-- Location: IOOBUF_X89_Y8_N39
\output_vector[59]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][11]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(59));

-- Location: IOOBUF_X60_Y0_N2
\output_vector[60]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][12]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(60));

-- Location: IOOBUF_X89_Y35_N96
\output_vector[61]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][13]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(61));

-- Location: IOOBUF_X70_Y0_N2
\output_vector[62]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][14]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(62));

-- Location: IOOBUF_X70_Y81_N36
\output_vector[63]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[3][15]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(63));

-- Location: IOOBUF_X89_Y38_N5
\output_vector[64]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][0]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(64));

-- Location: IOOBUF_X89_Y9_N39
\output_vector[65]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][1]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(65));

-- Location: IOOBUF_X89_Y37_N56
\output_vector[66]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][2]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(66));

-- Location: IOOBUF_X70_Y0_N53
\output_vector[67]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][3]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(67));

-- Location: IOOBUF_X64_Y0_N2
\output_vector[68]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][4]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(68));

-- Location: IOOBUF_X68_Y0_N53
\output_vector[69]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][5]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(69));

-- Location: IOOBUF_X80_Y81_N53
\output_vector[70]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][6]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(70));

-- Location: IOOBUF_X70_Y0_N36
\output_vector[71]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][7]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(71));

-- Location: IOOBUF_X76_Y81_N2
\output_vector[72]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][8]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(72));

-- Location: IOOBUF_X52_Y0_N36
\output_vector[73]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][9]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(73));

-- Location: IOOBUF_X89_Y38_N22
\output_vector[74]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][10]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(74));

-- Location: IOOBUF_X86_Y81_N19
\output_vector[75]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][11]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(75));

-- Location: IOOBUF_X62_Y0_N2
\output_vector[76]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][12]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(76));

-- Location: IOOBUF_X86_Y81_N36
\output_vector[77]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][13]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(77));

-- Location: IOOBUF_X89_Y35_N79
\output_vector[78]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][14]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(78));

-- Location: IOOBUF_X80_Y81_N36
\output_vector[79]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|prim_datapath|reg_file|registers[7][15]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(79));

-- Location: IOIBUF_X89_Y35_N44
\input_vector[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input_vector(1),
	o => \input_vector[1]~input_o\);

-- Location: IOIBUF_X89_Y35_N61
\input_vector[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input_vector(0),
	o => \input_vector[0]~input_o\);

-- Location: CLKCTRL_G10
\input_vector[0]~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \input_vector[0]~input_o\,
	outclk => \input_vector[0]~inputCLKENA0_outclk\);

-- Location: LABCELL_X74_Y34_N3
\add_instance|prim_datapath|ram_addr[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_addr[2]~0_combout\ = ( \add_instance|prim_datapath|reg_file|registers[7][2]~combout\ & ( (!\add_instance|control_logic|CS.S0~q\) # (\add_instance|prim_datapath|temp3|dout\(2)) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[7][2]~combout\ & ( (\add_instance|prim_datapath|temp3|dout\(2) & \add_instance|control_logic|CS.S0~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|temp3|ALT_INV_dout\(2),
	datac => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][2]~combout\,
	combout => \add_instance|prim_datapath|ram_addr[2]~0_combout\);

-- Location: LABCELL_X74_Y34_N51
\add_instance|control_logic|NS.S1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S1~0_combout\ = ( !\input_vector[1]~input_o\ & ( !\add_instance|control_logic|CS.S0~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	dataf => \ALT_INV_input_vector[1]~input_o\,
	combout => \add_instance|control_logic|NS.S1~0_combout\);

-- Location: FF_X74_Y34_N53
\add_instance|control_logic|CS.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|NS.S1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S1~q\);

-- Location: LABCELL_X74_Y35_N30
\add_instance|control_logic|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector12~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(13) & ( \add_instance|control_logic|CS.S20~q\ ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(13) & ( 
-- (!\add_instance|prim_datapath|ins_register|dout\(14) & (((\add_instance|control_logic|CS.S20~q\)))) # (\add_instance|prim_datapath|ins_register|dout\(14) & ((!\add_instance|prim_datapath|ins_register|dout\(15) & ((\add_instance|control_logic|CS.S20~q\))) 
-- # (\add_instance|prim_datapath|ins_register|dout\(15) & (\add_instance|control_logic|CS.S2~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datac => \add_instance|control_logic|ALT_INV_CS.S2~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.S20~q\,
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	combout => \add_instance|control_logic|Selector12~0_combout\);

-- Location: FF_X74_Y35_N32
\add_instance|control_logic|CS.S20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|Selector12~0_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S20~q\);

-- Location: LABCELL_X74_Y35_N57
\add_instance|prim_datapath|lsm_hw|num[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|lsm_hw|num[0]~2_combout\ = ( !\add_instance|control_logic|CS.S20~q\ & ( !\add_instance|control_logic|CS.S22~q\ $ (!\add_instance|prim_datapath|lsm_hw|num[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	datad => \add_instance|prim_datapath|lsm_hw|ALT_INV_num[0]~2_combout\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S20~q\,
	combout => \add_instance|prim_datapath|lsm_hw|num[0]~2_combout\);

-- Location: LABCELL_X74_Y35_N36
\add_instance|prim_datapath|lsm_hw|num~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|lsm_hw|num~0_combout\ = !\add_instance|prim_datapath|lsm_hw|num\(1) $ (!\add_instance|prim_datapath|lsm_hw|num[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(1),
	datac => \add_instance|prim_datapath|lsm_hw|ALT_INV_num[0]~2_combout\,
	combout => \add_instance|prim_datapath|lsm_hw|num~0_combout\);

-- Location: LABCELL_X74_Y35_N39
\add_instance|prim_datapath|lsm_hw|num[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|lsm_hw|num\(1) = ( !\add_instance|control_logic|CS.S20~q\ & ( (!\add_instance|control_logic|CS.S22~q\ & ((\add_instance|prim_datapath|lsm_hw|num\(1)))) # (\add_instance|control_logic|CS.S22~q\ & 
-- (\add_instance|prim_datapath|lsm_hw|num~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|lsm_hw|ALT_INV_num~0_combout\,
	datab => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(1),
	datac => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S20~q\,
	combout => \add_instance|prim_datapath|lsm_hw|num\(1));

-- Location: LABCELL_X80_Y37_N54
\add_instance|prim_datapath|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|Equal10~0_combout\ = ( \add_instance|control_logic|CS.S21~q\ & ( \add_instance|control_logic|CS.S0~q\ ) ) # ( !\add_instance|control_logic|CS.S21~q\ & ( \add_instance|control_logic|CS.S0~q\ & ( 
-- \add_instance|control_logic|CS.S24~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S24~q\,
	datae => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	combout => \add_instance|prim_datapath|Equal10~0_combout\);

-- Location: LABCELL_X74_Y35_N54
\add_instance|prim_datapath|t4_din[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[1]~1_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux14~10_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|temp3|dout\(1))) # (\add_instance|control_logic|CS.S21~q\))) # 
-- (\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|reg_file|Mux30~3_combout\)))) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux14~10_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & (!\add_instance|control_logic|CS.S21~q\ & 
-- (\add_instance|prim_datapath|temp3|dout\(1)))) # (\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|reg_file|Mux30~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(1),
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~3_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~10_combout\,
	combout => \add_instance|prim_datapath|t4_din[1]~1_combout\);

-- Location: CLKCTRL_G8
\input_vector[1]~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \input_vector[1]~input_o\,
	outclk => \input_vector[1]~inputCLKENA0_outclk\);

-- Location: LABCELL_X77_Y34_N6
\add_instance|prim_datapath|reg_file|registers[7][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][0]~combout\ = ( \add_instance|prim_datapath|rf_din[0]~2_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~9_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[7][0]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[0]~2_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[7][0]~combout\ & (!\input_vector[1]~input_o\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][0]~combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[0]~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][0]~combout\);

-- Location: LABCELL_X80_Y37_N3
\add_instance|prim_datapath|Equal11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|Equal11~0_combout\ = ( !\add_instance|control_logic|CS.S24~q\ & ( \add_instance|control_logic|CS.S0~q\ & ( !\add_instance|control_logic|CS.S21~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datae => \add_instance|control_logic|ALT_INV_CS.S24~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	combout => \add_instance|prim_datapath|Equal11~0_combout\);

-- Location: LABCELL_X77_Y32_N18
\add_instance|control_logic|NS.S0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S0~0_combout\ = ( \add_instance|control_logic|CS.S3~q\ & ( \add_instance|prim_datapath|ins_register|dout\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	dataf => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	combout => \add_instance|control_logic|NS.S0~0_combout\);

-- Location: MLABCELL_X78_Y34_N36
\add_instance|control_logic|NS.SK~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.SK~0_combout\ = ( !\add_instance|prim_datapath|ins_register|dout\(12) & ( \add_instance|control_logic|NS.S0~0_combout\ & ( (\add_instance|prim_datapath|alu_ent|Z~combout\ & 
-- (!\add_instance|prim_datapath|ins_register|dout\(14) & (!\add_instance|prim_datapath|ins_register|dout\(13) & !\input_vector[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_Z~combout\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datad => \ALT_INV_input_vector[1]~input_o\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	dataf => \add_instance|control_logic|ALT_INV_NS.S0~0_combout\,
	combout => \add_instance|control_logic|NS.SK~0_combout\);

-- Location: FF_X78_Y34_N38
\add_instance|control_logic|CS.SK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|NS.SK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.SK~q\);

-- Location: LABCELL_X83_Y35_N9
\add_instance|control_logic|NS.SL3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.SL3~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(13) & ( !\add_instance|prim_datapath|ins_register|dout\(15) & ( \add_instance|prim_datapath|ins_register|dout\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	combout => \add_instance|control_logic|NS.SL3~0_combout\);

-- Location: MLABCELL_X84_Y34_N0
\add_instance|control_logic|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector15~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(15) & ( !\add_instance|prim_datapath|ins_register|dout\(12) $ (!\add_instance|prim_datapath|ins_register|dout\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	combout => \add_instance|control_logic|Selector15~0_combout\);

-- Location: LABCELL_X83_Y34_N6
\add_instance|control_logic|NS.SL3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.SL3~1_combout\ = (\add_instance|prim_datapath|ins_register|dout\(14) & (!\input_vector[1]~input_o\ & (\add_instance|control_logic|CS.S21~q\ & \add_instance|control_logic|NS.SL3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datad => \add_instance|control_logic|ALT_INV_NS.SL3~0_combout\,
	combout => \add_instance|control_logic|NS.SL3~1_combout\);

-- Location: FF_X83_Y34_N8
\add_instance|control_logic|CS.SL3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|NS.SL3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.SL3~q\);

-- Location: LABCELL_X83_Y34_N42
\add_instance|control_logic|Selector15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector15~1_combout\ = ( \add_instance|control_logic|CS.SL4~q\ & ( \add_instance|control_logic|CS.S2~q\ & ( (!\add_instance|control_logic|NS.SL3~0_combout\) # ((!\add_instance|prim_datapath|ins_register|dout\(14)) # 
-- (\add_instance|control_logic|CS.SL3~q\)) ) ) ) # ( !\add_instance|control_logic|CS.SL4~q\ & ( \add_instance|control_logic|CS.S2~q\ & ( ((!\add_instance|prim_datapath|ins_register|dout\(14) & \add_instance|control_logic|Selector15~0_combout\)) # 
-- (\add_instance|control_logic|CS.SL3~q\) ) ) ) # ( \add_instance|control_logic|CS.SL4~q\ & ( !\add_instance|control_logic|CS.S2~q\ & ( ((!\add_instance|prim_datapath|ins_register|dout\(14) & ((!\add_instance|control_logic|Selector15~0_combout\))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(14) & (!\add_instance|control_logic|NS.SL3~0_combout\))) # (\add_instance|control_logic|CS.SL3~q\) ) ) ) # ( !\add_instance|control_logic|CS.SL4~q\ & ( !\add_instance|control_logic|CS.S2~q\ & ( 
-- \add_instance|control_logic|CS.SL3~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111000101111111100001100111111111110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_NS.SL3~0_combout\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datac => \add_instance|control_logic|ALT_INV_Selector15~0_combout\,
	datad => \add_instance|control_logic|ALT_INV_CS.SL3~q\,
	datae => \add_instance|control_logic|ALT_INV_CS.SL4~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S2~q\,
	combout => \add_instance|control_logic|Selector15~1_combout\);

-- Location: FF_X83_Y34_N44
\add_instance|control_logic|CS.SL4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|Selector15~1_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.SL4~q\);

-- Location: LABCELL_X83_Y35_N18
\add_instance|control_logic|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector11~0_combout\ = ( !\add_instance|prim_datapath|ins_register|dout\(13) & ( (\add_instance|prim_datapath|ins_register|dout\(12) & (\add_instance|control_logic|CS.SL4~q\ & 
-- (\add_instance|prim_datapath|ins_register|dout\(15) & ((!\add_instance|prim_datapath|ins_register|dout\(14)) # (\add_instance|control_logic|CS.S13~q\))))) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(13) & ( 
-- (\add_instance|prim_datapath|ins_register|dout\(12) & (\add_instance|control_logic|CS.S3~q\ & (\add_instance|prim_datapath|ins_register|dout\(15) & ((!\add_instance|prim_datapath|ins_register|dout\(14)) # (\add_instance|control_logic|CS.S13~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000101000000000000010100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datab => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datag => \add_instance|control_logic|ALT_INV_CS.SL4~q\,
	combout => \add_instance|control_logic|Selector11~0_combout\);

-- Location: FF_X80_Y35_N23
\add_instance|control_logic|CS.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|control_logic|Selector11~0_combout\,
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S13~q\);

-- Location: LABCELL_X80_Y35_N9
\add_instance|control_logic|NS.S2p~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S2p~0_combout\ = ( !\input_vector[1]~input_o\ & ( \add_instance|control_logic|CS.S13~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	dataf => \ALT_INV_input_vector[1]~input_o\,
	combout => \add_instance|control_logic|NS.S2p~0_combout\);

-- Location: FF_X83_Y34_N2
\add_instance|control_logic|CS.S2p\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|control_logic|NS.S2p~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S2p~q\);

-- Location: LABCELL_X83_Y34_N27
\add_instance|control_logic|WideOr8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|WideOr8~0_combout\ = ( !\add_instance|control_logic|CS.S2~q\ & ( (!\add_instance|control_logic|CS.SK~q\ & (!\add_instance|control_logic|CS.S11~q\ & !\add_instance|control_logic|CS.S2p~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.SK~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S11~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.S2p~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S2~q\,
	combout => \add_instance|control_logic|WideOr8~0_combout\);

-- Location: LABCELL_X77_Y34_N30
\add_instance|control_logic|NS.S8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S8~0_combout\ = ( !\add_instance|prim_datapath|ins_register|dout\(12) & ( !\add_instance|prim_datapath|ins_register|dout\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	combout => \add_instance|control_logic|NS.S8~0_combout\);

-- Location: LABCELL_X83_Y34_N9
\add_instance|control_logic|NS.S8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S8~1_combout\ = ( !\add_instance|prim_datapath|ins_register|dout\(15) & ( (!\add_instance|prim_datapath|ins_register|dout\(14) & (!\input_vector[1]~input_o\ & (\add_instance|control_logic|NS.S8~0_combout\ & 
-- \add_instance|control_logic|CS.S7~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|control_logic|ALT_INV_NS.S8~0_combout\,
	datad => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	combout => \add_instance|control_logic|NS.S8~1_combout\);

-- Location: FF_X83_Y34_N11
\add_instance|control_logic|CS.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|NS.S8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S8~q\);

-- Location: LABCELL_X80_Y34_N27
\add_instance|prim_datapath|rf_addin[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_addin[1]~0_combout\ = ( !\add_instance|control_logic|CS.SL4~q\ & ( (\add_instance|control_logic|WideOr8~0_combout\ & (!\add_instance|control_logic|CS.S8~q\ & (!\add_instance|control_logic|CS.S22~q\ & 
-- !\add_instance|control_logic|CS.SU~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_WideOr8~0_combout\,
	datab => \add_instance|control_logic|ALT_INV_CS.S8~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.SU~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.SL4~q\,
	combout => \add_instance|prim_datapath|rf_addin[1]~0_combout\);

-- Location: MLABCELL_X82_Y33_N6
\add_instance|control_logic|NS.S5~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~12_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(13) & ( ((\add_instance|prim_datapath|ins_register|dout\(0) & ((!\add_instance|prim_datapath|alu_ent|Z~combout\) # 
-- (\add_instance|prim_datapath|ins_register|dout\(1))))) # (\add_instance|prim_datapath|ins_register|dout\(12)) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(13) & ( (!\add_instance|prim_datapath|alu_ent|Z~combout\ & 
-- (!\add_instance|prim_datapath|ins_register|dout\(1) & (\add_instance|prim_datapath|ins_register|dout\(12) & \add_instance|prim_datapath|ins_register|dout\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000001111101111110000111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_Z~combout\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	combout => \add_instance|control_logic|NS.S5~12_combout\);

-- Location: LABCELL_X80_Y36_N48
\add_instance|prim_datapath|alu_ent|C~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|C~0_combout\ = ( \add_instance|control_logic|Selector0~2_combout\ & ( !\add_instance|control_logic|WideOr2~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	dataf => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	combout => \add_instance|prim_datapath|alu_ent|C~0_combout\);

-- Location: MLABCELL_X78_Y34_N57
\add_instance|prim_datapath|reg_file|registers[2][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][3]~combout\ = ( \add_instance|prim_datapath|rf_din[3]~5_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[2][3]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~6_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[3]~5_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[2][3]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][3]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[3]~5_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][3]~combout\);

-- Location: LABCELL_X74_Y35_N0
\add_instance|prim_datapath|lsm_hw|num~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|lsm_hw|num~1_combout\ = ( \add_instance|prim_datapath|lsm_hw|num[0]~2_combout\ & ( !\add_instance|prim_datapath|lsm_hw|num\(2) $ (!\add_instance|prim_datapath|lsm_hw|num\(1)) ) ) # ( 
-- !\add_instance|prim_datapath|lsm_hw|num[0]~2_combout\ & ( \add_instance|prim_datapath|lsm_hw|num\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(2),
	datad => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(1),
	dataf => \add_instance|prim_datapath|lsm_hw|ALT_INV_num[0]~2_combout\,
	combout => \add_instance|prim_datapath|lsm_hw|num~1_combout\);

-- Location: LABCELL_X74_Y35_N3
\add_instance|prim_datapath|lsm_hw|num[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|lsm_hw|num\(2) = ( !\add_instance|control_logic|CS.S20~q\ & ( (!\add_instance|control_logic|CS.S22~q\ & (\add_instance|prim_datapath|lsm_hw|num\(2))) # (\add_instance|control_logic|CS.S22~q\ & 
-- ((\add_instance|prim_datapath|lsm_hw|num~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(2),
	datab => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	datac => \add_instance|prim_datapath|lsm_hw|ALT_INV_num~1_combout\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S20~q\,
	combout => \add_instance|prim_datapath|lsm_hw|num\(2));

-- Location: MLABCELL_X78_Y35_N27
\add_instance|prim_datapath|rf_add2[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_add2[2]~2_combout\ = ( \add_instance|control_logic|CS.S3~q\ & ( \add_instance|prim_datapath|ins_register|dout\(8) ) ) # ( !\add_instance|control_logic|CS.S3~q\ & ( \add_instance|prim_datapath|lsm_hw|num\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(2),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(8),
	dataf => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	combout => \add_instance|prim_datapath|rf_add2[2]~2_combout\);

-- Location: LABCELL_X80_Y34_N36
\add_instance|prim_datapath|reg_file|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Decoder0~10_combout\ = ( \add_instance|prim_datapath|rf_addin[2]~6_combout\ & ( !\add_instance|prim_datapath|rf_addin[0]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|ALT_INV_rf_addin[0]~8_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_addin[2]~6_combout\,
	combout => \add_instance|prim_datapath|reg_file|Decoder0~10_combout\);

-- Location: LABCELL_X79_Y34_N27
\add_instance|prim_datapath|reg_file|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Decoder0~13_combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~5_combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~10_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~5_combout\,
	combout => \add_instance|prim_datapath|reg_file|Decoder0~13_combout\);

-- Location: LABCELL_X79_Y33_N15
\add_instance|prim_datapath|reg_file|registers[6][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][3]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[6][3]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|prim_datapath|reg_file|Decoder0~13_combout\) # 
-- (\add_instance|prim_datapath|rf_din[3]~5_combout\))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[6][3]~combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|rf_din[3]~5_combout\ & 
-- \add_instance|prim_datapath|reg_file|Decoder0~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[3]~5_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][3]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][3]~combout\);

-- Location: LABCELL_X83_Y34_N15
\add_instance|prim_datapath|rf_addin[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_addin[1]~3_combout\ = ( !\add_instance|control_logic|CS.S8~q\ & ( (!\add_instance|control_logic|WideOr8~0_combout\) # (\add_instance|control_logic|CS.S22~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	datad => \add_instance|control_logic|ALT_INV_WideOr8~0_combout\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S8~q\,
	combout => \add_instance|prim_datapath|rf_addin[1]~3_combout\);

-- Location: LABCELL_X83_Y34_N48
\add_instance|prim_datapath|rf_addin[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_addin[1]~2_combout\ = ( \add_instance|control_logic|CS.SL4~q\ & ( (!\add_instance|control_logic|CS.S8~q\ & (\add_instance|control_logic|WideOr8~0_combout\ & !\add_instance|control_logic|CS.S22~q\)) ) ) # ( 
-- !\add_instance|control_logic|CS.SL4~q\ & ( (!\add_instance|control_logic|CS.S8~q\ & (\add_instance|control_logic|WideOr8~0_combout\ & (!\add_instance|control_logic|CS.SU~q\ $ (!\add_instance|control_logic|CS.S22~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001000000001000000100000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.SU~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S8~q\,
	datac => \add_instance|control_logic|ALT_INV_WideOr8~0_combout\,
	datad => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.SL4~q\,
	combout => \add_instance|prim_datapath|rf_addin[1]~2_combout\);

-- Location: LABCELL_X79_Y35_N57
\add_instance|control_logic|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Equal2~0_combout\ = (\add_instance|prim_datapath|ins_register|dout\(1) & \add_instance|prim_datapath|ins_register|dout\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	combout => \add_instance|control_logic|Equal2~0_combout\);

-- Location: LABCELL_X79_Y35_N15
\add_instance|control_logic|T[26]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|T[26]~0_combout\ = ( \add_instance|control_logic|Selector0~0_combout\ & ( \add_instance|control_logic|Equal2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|control_logic|ALT_INV_Equal2~0_combout\,
	dataf => \add_instance|control_logic|ALT_INV_Selector0~0_combout\,
	combout => \add_instance|control_logic|T[26]~0_combout\);

-- Location: LABCELL_X80_Y32_N51
\add_instance|prim_datapath|reg_file|registers[2][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][7]~combout\ = ( \add_instance|prim_datapath|rf_din[7]~9_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[2][7]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~6_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[7]~9_combout\ & ( (!\add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|reg_file|registers[2][7]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100001000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][7]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[7]~9_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][7]~combout\);

-- Location: MLABCELL_X78_Y34_N15
\add_instance|prim_datapath|rf_din[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[6]~1_combout\ = ( !\add_instance|control_logic|CS.S11~q\ & ( ((\add_instance|control_logic|CS.SU~q\) # (\add_instance|control_logic|CS.S22~q\)) # (\add_instance|control_logic|CS.SK~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.SK~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.SU~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S11~q\,
	combout => \add_instance|prim_datapath|rf_din[6]~1_combout\);

-- Location: LABCELL_X79_Y34_N51
\add_instance|prim_datapath|reg_file|registers[7][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][10]~combout\ = ( \add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~9_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[7][10]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[7][10]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][10]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[10]~12_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][10]~combout\);

-- Location: LABCELL_X79_Y34_N45
\add_instance|prim_datapath|reg_file|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Decoder0~11_combout\ = (\add_instance|prim_datapath|reg_file|Decoder0~0_combout\ & \add_instance|prim_datapath|reg_file|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~0_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~10_combout\,
	combout => \add_instance|prim_datapath|reg_file|Decoder0~11_combout\);

-- Location: LABCELL_X79_Y34_N0
\add_instance|prim_datapath|reg_file|registers[4][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][10]~combout\ = ( \add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~11_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[4][10]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[4][10]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][10]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[10]~12_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][10]~combout\);

-- Location: LABCELL_X79_Y34_N12
\add_instance|prim_datapath|reg_file|registers[5][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][10]~combout\ = ( \add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[5][10]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~12_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\add_instance|prim_datapath|reg_file|Decoder0~12_combout\ & (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|reg_file|registers[5][10]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][10]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[10]~12_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][10]~combout\);

-- Location: LABCELL_X79_Y35_N51
\add_instance|prim_datapath|rf_add2[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_add2[0]~0_combout\ = ( \add_instance|prim_datapath|lsm_hw|num[0]~2_combout\ & ( (!\add_instance|control_logic|CS.S3~q\) # (\add_instance|prim_datapath|ins_register|dout\(6)) ) ) # ( 
-- !\add_instance|prim_datapath|lsm_hw|num[0]~2_combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(6) & \add_instance|control_logic|CS.S3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(6),
	datad => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	dataf => \add_instance|prim_datapath|lsm_hw|ALT_INV_num[0]~2_combout\,
	combout => \add_instance|prim_datapath|rf_add2[0]~0_combout\);

-- Location: LABCELL_X79_Y35_N3
\add_instance|prim_datapath|rf_add2[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_add2[1]~1_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(7) & ( (\add_instance|control_logic|CS.S3~q\) # (\add_instance|prim_datapath|lsm_hw|num\(1)) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(7) & 
-- ( (\add_instance|prim_datapath|lsm_hw|num\(1) & !\add_instance|control_logic|CS.S3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(1),
	datad => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(7),
	combout => \add_instance|prim_datapath|rf_add2[1]~1_combout\);

-- Location: LABCELL_X79_Y34_N54
\add_instance|prim_datapath|reg_file|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux21~0_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][10]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[6][10]~combout\ ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][10]~combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][10]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][10]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][10]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][10]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][10]~combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux21~0_combout\);

-- Location: LABCELL_X79_Y34_N48
\add_instance|prim_datapath|reg_file|registers[2][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][10]~combout\ = ( \add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[2][10]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~6_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|reg_file|registers[2][10]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][10]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[10]~12_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][10]~combout\);

-- Location: LABCELL_X79_Y33_N6
\add_instance|prim_datapath|reg_file|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Decoder0~4_combout\ = ( !\add_instance|prim_datapath|rf_addin[2]~6_combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_addin[2]~6_combout\,
	combout => \add_instance|prim_datapath|reg_file|Decoder0~4_combout\);

-- Location: LABCELL_X80_Y34_N9
\add_instance|prim_datapath|reg_file|registers[1][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][10]~combout\ = ( \add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~4_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[1][10]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[1][10]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][10]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[10]~12_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][10]~combout\);

-- Location: LABCELL_X79_Y32_N18
\add_instance|prim_datapath|reg_file|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~0_combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~1_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~0_combout\,
	combout => \add_instance|prim_datapath|reg_file|Decoder0~2_combout\);

-- Location: MLABCELL_X78_Y34_N30
\add_instance|prim_datapath|reg_file|registers[0][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][10]~combout\ = ( \add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~2_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[0][10]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[0][10]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][10]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[10]~12_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][10]~combout\);

-- Location: LABCELL_X80_Y34_N6
\add_instance|prim_datapath|reg_file|registers[3][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][10]~combout\ = ( \add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~8_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[3][10]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[3][10]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][10]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[10]~12_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][10]~combout\);

-- Location: LABCELL_X81_Y36_N0
\add_instance|prim_datapath|reg_file|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux21~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[0][10]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][10]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & 
-- ((!\add_instance|prim_datapath|rf_add2[1]~1_combout\))) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|rf_add2[1]~1_combout\) # (\add_instance|prim_datapath|reg_file|registers[1][10]~combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[0][10]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][10]~combout\ & ( (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|rf_add2[1]~1_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[1][10]~combout\))) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[0][10]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[3][10]~combout\ & ( 
-- (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\) # (\add_instance|prim_datapath|reg_file|registers[1][10]~combout\))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[0][10]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[3][10]~combout\ & ( (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[1][10]~combout\ & !\add_instance|prim_datapath|rf_add2[1]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000101011110000000000000101010101011010111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][10]~combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][10]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][10]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux21~1_combout\);

-- Location: LABCELL_X80_Y34_N33
\add_instance|prim_datapath|reg_file|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux21~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux21~1_combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\) # (\add_instance|prim_datapath|reg_file|Mux21~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux21~1_combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (((\add_instance|prim_datapath|reg_file|registers[2][10]~combout\ & \add_instance|prim_datapath|reg_file|Mux30~0_combout\)))) # 
-- (\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (\add_instance|prim_datapath|reg_file|Mux21~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux21~0_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][10]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux21~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux21~2_combout\);

-- Location: FF_X80_Y34_N59
\add_instance|prim_datapath|temp2|dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|reg_file|Mux21~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(10));

-- Location: LABCELL_X79_Y34_N42
\add_instance|prim_datapath|t4_din[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[10]~10_combout\ = ( \add_instance|control_logic|CS.S23~q\ & ( \add_instance|prim_datapath|reg_file|Mux21~2_combout\ ) ) # ( !\add_instance|control_logic|CS.S23~q\ & ( (!\add_instance|control_logic|CS.S21~q\ & 
-- ((\add_instance|prim_datapath|temp3|dout\(10)))) # (\add_instance|control_logic|CS.S21~q\ & (\add_instance|prim_datapath|ram_memory|Mux5~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Mux21~2_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~10_combout\,
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(10),
	dataf => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	combout => \add_instance|prim_datapath|t4_din[10]~10_combout\);

-- Location: FF_X79_Y34_N44
\add_instance|prim_datapath|temp4|dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[10]~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(10));

-- Location: LABCELL_X79_Y34_N18
\add_instance|prim_datapath|rf_din[10]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[10]~12_combout\ = ( \add_instance|prim_datapath|temp2|dout\(10) & ( \add_instance|prim_datapath|temp4|dout\(10) & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- (((!\add_instance|prim_datapath|rf_din[6]~1_combout\)) # (\add_instance|prim_datapath|ins_register|dout\(3)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (((\add_instance|prim_datapath|temp3|dout\(10)) # 
-- (\add_instance|prim_datapath|rf_din[6]~1_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(10) & ( \add_instance|prim_datapath|temp4|dout\(10) & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- (\add_instance|prim_datapath|ins_register|dout\(3) & (\add_instance|prim_datapath|rf_din[6]~1_combout\))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (((\add_instance|prim_datapath|temp3|dout\(10)) # 
-- (\add_instance|prim_datapath|rf_din[6]~1_combout\)))) ) ) ) # ( \add_instance|prim_datapath|temp2|dout\(10) & ( !\add_instance|prim_datapath|temp4|dout\(10) & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- (((!\add_instance|prim_datapath|rf_din[6]~1_combout\)) # (\add_instance|prim_datapath|ins_register|dout\(3)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (((!\add_instance|prim_datapath|rf_din[6]~1_combout\ & 
-- \add_instance|prim_datapath|temp3|dout\(10))))) ) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(10) & ( !\add_instance|prim_datapath|temp4|dout\(10) & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- (\add_instance|prim_datapath|ins_register|dout\(3) & (\add_instance|prim_datapath|rf_din[6]~1_combout\))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (((!\add_instance|prim_datapath|rf_din[6]~1_combout\ & 
-- \add_instance|prim_datapath|temp3|dout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(3),
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(10),
	datae => \add_instance|prim_datapath|temp2|ALT_INV_dout\(10),
	dataf => \add_instance|prim_datapath|temp4|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|rf_din[10]~12_combout\);

-- Location: LABCELL_X79_Y34_N3
\add_instance|prim_datapath|reg_file|registers[6][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][10]~combout\ = ( \add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[6][10]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~13_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[10]~12_combout\ & ( (!\add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|reg_file|registers[6][10]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100001000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][10]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[10]~12_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][10]~combout\);

-- Location: LABCELL_X74_Y34_N12
\add_instance|prim_datapath|ram_addr[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_addr[0]~2_combout\ = ( \add_instance|prim_datapath|reg_file|registers[7][0]~combout\ & ( (!\add_instance|control_logic|CS.S0~q\) # (\add_instance|prim_datapath|temp3|dout\(0)) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[7][0]~combout\ & ( (\add_instance|prim_datapath|temp3|dout\(0) & \add_instance|control_logic|CS.S0~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(0),
	datad => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][0]~combout\,
	combout => \add_instance|prim_datapath|ram_addr[0]~2_combout\);

-- Location: LABCELL_X80_Y33_N39
\add_instance|prim_datapath|reg_file|registers[2][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][5]~combout\ = ( \add_instance|prim_datapath|rf_din[5]~7_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[2][5]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~6_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[5]~7_combout\ & ( (!\add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|reg_file|registers[2][5]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][5]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[5]~7_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][5]~combout\);

-- Location: LABCELL_X79_Y33_N27
\add_instance|prim_datapath|reg_file|registers[1][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][5]~combout\ = ( \add_instance|prim_datapath|rf_din[5]~7_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[1][5]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~4_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[5]~7_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[1][5]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][5]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[5]~7_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][5]~combout\);

-- Location: LABCELL_X80_Y33_N45
\add_instance|prim_datapath|reg_file|registers[0][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][5]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[0][5]~combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (\add_instance|prim_datapath|rf_din[5]~7_combout\ & 
-- !\input_vector[1]~input_o\) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[0][5]~combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (\add_instance|prim_datapath|rf_din[5]~7_combout\ & !\input_vector[1]~input_o\) ) ) ) # ( 
-- \add_instance|prim_datapath|reg_file|registers[0][5]~combout\ & ( !\add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( !\input_vector[1]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_din[5]~7_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][5]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][5]~combout\);

-- Location: LABCELL_X80_Y33_N36
\add_instance|prim_datapath|reg_file|registers[3][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][5]~combout\ = ( \add_instance|prim_datapath|rf_din[5]~7_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~8_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[3][5]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[5]~7_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[3][5]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][5]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[5]~7_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][5]~combout\);

-- Location: LABCELL_X80_Y33_N3
\add_instance|prim_datapath|reg_file|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux10~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[0][5]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][5]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & 
-- (((!\add_instance|prim_datapath|ins_register|dout\(10))) # (\add_instance|prim_datapath|reg_file|registers[2][5]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(9) & (((\add_instance|prim_datapath|ins_register|dout\(10)) # 
-- (\add_instance|prim_datapath|reg_file|registers[1][5]~combout\)))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[0][5]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][5]~combout\ & ( 
-- (!\add_instance|prim_datapath|ins_register|dout\(9) & (\add_instance|prim_datapath|reg_file|registers[2][5]~combout\ & ((\add_instance|prim_datapath|ins_register|dout\(10))))) # (\add_instance|prim_datapath|ins_register|dout\(9) & 
-- (((\add_instance|prim_datapath|ins_register|dout\(10)) # (\add_instance|prim_datapath|reg_file|registers[1][5]~combout\)))) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[0][5]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[3][5]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & (((!\add_instance|prim_datapath|ins_register|dout\(10))) # (\add_instance|prim_datapath|reg_file|registers[2][5]~combout\))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(9) & (((\add_instance|prim_datapath|reg_file|registers[1][5]~combout\ & !\add_instance|prim_datapath|ins_register|dout\(10))))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[0][5]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[3][5]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & (\add_instance|prim_datapath|reg_file|registers[2][5]~combout\ & ((\add_instance|prim_datapath|ins_register|dout\(10))))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(9) & (((\add_instance|prim_datapath|reg_file|registers[1][5]~combout\ & !\add_instance|prim_datapath|ins_register|dout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][5]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][5]~combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][5]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][5]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux10~1_combout\);

-- Location: MLABCELL_X78_Y35_N57
\add_instance|prim_datapath|alu_b[11]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[11]~7_combout\ = ( \add_instance|prim_datapath|alu_b[15]~2_combout\ ) # ( !\add_instance|prim_datapath|alu_b[15]~2_combout\ & ( (\add_instance|prim_datapath|temp2|dout\(11) & \add_instance|control_logic|CS.S4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(11),
	datad => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[15]~2_combout\,
	combout => \add_instance|prim_datapath|alu_b[11]~7_combout\);

-- Location: MLABCELL_X78_Y35_N0
\add_instance|prim_datapath|alu_b[10]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[10]~8_combout\ = ( \add_instance|prim_datapath|alu_b[15]~2_combout\ ) # ( !\add_instance|prim_datapath|alu_b[15]~2_combout\ & ( (\add_instance|prim_datapath|temp2|dout\(10) & \add_instance|control_logic|CS.S4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(10),
	datad => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[15]~2_combout\,
	combout => \add_instance|prim_datapath|alu_b[10]~8_combout\);

-- Location: MLABCELL_X78_Y31_N6
\add_instance|prim_datapath|reg_file|registers[7][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][9]~combout\ = ( \add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~9_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[7][9]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[7][9]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][9]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[9]~11_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][9]~combout\);

-- Location: MLABCELL_X78_Y31_N18
\add_instance|prim_datapath|reg_file|registers[4][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][9]~combout\ = ( \add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~11_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[4][9]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[4][9]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][9]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[9]~11_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][9]~combout\);

-- Location: MLABCELL_X78_Y31_N12
\add_instance|prim_datapath|reg_file|registers[6][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][9]~combout\ = ( \add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~13_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[6][9]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[6][9]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][9]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[9]~11_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][9]~combout\);

-- Location: MLABCELL_X78_Y31_N9
\add_instance|prim_datapath|reg_file|registers[5][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][9]~combout\ = ( \add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~12_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[5][9]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[5][9]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][9]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[9]~11_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][9]~combout\);

-- Location: MLABCELL_X78_Y31_N27
\add_instance|prim_datapath|reg_file|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux6~0_combout\ = ( \add_instance|prim_datapath|reg_file|registers[6][9]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][9]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & 
-- (((\add_instance|prim_datapath|ins_register|dout\(10))) # (\add_instance|prim_datapath|reg_file|registers[4][9]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(9) & (((!\add_instance|prim_datapath|ins_register|dout\(10)) # 
-- (\add_instance|prim_datapath|reg_file|registers[7][9]~combout\)))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[6][9]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][9]~combout\ & ( 
-- (!\add_instance|prim_datapath|ins_register|dout\(9) & (\add_instance|prim_datapath|reg_file|registers[4][9]~combout\ & ((!\add_instance|prim_datapath|ins_register|dout\(10))))) # (\add_instance|prim_datapath|ins_register|dout\(9) & 
-- (((!\add_instance|prim_datapath|ins_register|dout\(10)) # (\add_instance|prim_datapath|reg_file|registers[7][9]~combout\)))) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[6][9]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[5][9]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & (((\add_instance|prim_datapath|ins_register|dout\(10))) # (\add_instance|prim_datapath|reg_file|registers[4][9]~combout\))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(9) & (((\add_instance|prim_datapath|reg_file|registers[7][9]~combout\ & \add_instance|prim_datapath|ins_register|dout\(10))))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[6][9]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[5][9]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & (\add_instance|prim_datapath|reg_file|registers[4][9]~combout\ & ((!\add_instance|prim_datapath|ins_register|dout\(10))))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(9) & (((\add_instance|prim_datapath|reg_file|registers[7][9]~combout\ & \add_instance|prim_datapath|ins_register|dout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][9]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][9]~combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][9]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][9]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux6~0_combout\);

-- Location: MLABCELL_X78_Y31_N0
\add_instance|prim_datapath|reg_file|registers[2][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][9]~combout\ = ( \add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[2][9]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~6_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[2][9]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][9]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[9]~11_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][9]~combout\);

-- Location: MLABCELL_X78_Y31_N15
\add_instance|prim_datapath|reg_file|registers[0][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][9]~combout\ = ( \add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~2_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[0][9]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[0][9]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][9]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[9]~11_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][9]~combout\);

-- Location: MLABCELL_X78_Y31_N3
\add_instance|prim_datapath|reg_file|registers[3][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][9]~combout\ = ( \add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~8_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[3][9]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[3][9]~combout\ & (!\input_vector[1]~input_o\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][9]~combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[9]~11_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][9]~combout\);

-- Location: MLABCELL_X78_Y31_N42
\add_instance|prim_datapath|reg_file|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux6~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[3][9]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[1][9]~combout\ & ( ((!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- ((\add_instance|prim_datapath|reg_file|registers[0][9]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[2][9]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(9)) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[3][9]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[1][9]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & ((!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- ((\add_instance|prim_datapath|reg_file|registers[0][9]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[2][9]~combout\)))) # (\add_instance|prim_datapath|ins_register|dout\(9) & 
-- (((!\add_instance|prim_datapath|ins_register|dout\(10))))) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[3][9]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[1][9]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & 
-- ((!\add_instance|prim_datapath|ins_register|dout\(10) & ((\add_instance|prim_datapath|reg_file|registers[0][9]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[2][9]~combout\)))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(9) & (((\add_instance|prim_datapath|ins_register|dout\(10))))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[3][9]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[1][9]~combout\ & ( 
-- (!\add_instance|prim_datapath|ins_register|dout\(9) & ((!\add_instance|prim_datapath|ins_register|dout\(10) & ((\add_instance|prim_datapath|reg_file|registers[0][9]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (\add_instance|prim_datapath|reg_file|registers[2][9]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][9]~combout\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][9]~combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][9]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][9]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux6~1_combout\);

-- Location: LABCELL_X81_Y32_N27
\add_instance|prim_datapath|reg_file|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux6~2_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(11) & ( \add_instance|prim_datapath|reg_file|Mux6~1_combout\ & ( \add_instance|prim_datapath|reg_file|Mux6~0_combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(11) & ( \add_instance|prim_datapath|reg_file|Mux6~1_combout\ ) ) # ( \add_instance|prim_datapath|ins_register|dout\(11) & ( !\add_instance|prim_datapath|reg_file|Mux6~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|Mux6~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux6~0_combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux6~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux6~2_combout\);

-- Location: LABCELL_X81_Y32_N30
\add_instance|prim_datapath|t1_din[9]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[9]~7_combout\ = ( \add_instance|prim_datapath|Equal10~0_combout\ & ( \add_instance|prim_datapath|reg_file|Mux6~2_combout\ & ( (\add_instance|prim_datapath|Equal11~0_combout\) # 
-- (\add_instance|prim_datapath|temp3|dout\(9)) ) ) ) # ( !\add_instance|prim_datapath|Equal10~0_combout\ & ( \add_instance|prim_datapath|reg_file|Mux6~2_combout\ & ( (\add_instance|prim_datapath|Equal11~0_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[7][9]~combout\) ) ) ) # ( \add_instance|prim_datapath|Equal10~0_combout\ & ( !\add_instance|prim_datapath|reg_file|Mux6~2_combout\ & ( (\add_instance|prim_datapath|temp3|dout\(9) & 
-- !\add_instance|prim_datapath|Equal11~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|Equal10~0_combout\ & ( !\add_instance|prim_datapath|reg_file|Mux6~2_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[7][9]~combout\ & 
-- !\add_instance|prim_datapath|Equal11~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011000001011111010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][9]~combout\,
	datab => \add_instance|prim_datapath|temp3|ALT_INV_dout\(9),
	datac => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux6~2_combout\,
	combout => \add_instance|prim_datapath|t1_din[9]~7_combout\);

-- Location: LABCELL_X77_Y35_N15
\add_instance|control_logic|WideOr6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|WideOr6~combout\ = ( \add_instance|control_logic|CS.S3~q\ ) # ( !\add_instance|control_logic|CS.S3~q\ & ( (\add_instance|control_logic|CS.S24~q\) # (\add_instance|control_logic|CS.S21~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.S24~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	combout => \add_instance|control_logic|WideOr6~combout\);

-- Location: FF_X81_Y32_N32
\add_instance|prim_datapath|temp1|dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[9]~7_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(9));

-- Location: MLABCELL_X78_Y35_N30
\add_instance|prim_datapath|t4_din[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[8]~8_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux7~10_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & (((\add_instance|control_logic|CS.S21~q\)) # (\add_instance|prim_datapath|temp3|dout\(8)))) # 
-- (\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|reg_file|Mux23~2_combout\)))) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux7~10_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & 
-- (\add_instance|prim_datapath|temp3|dout\(8) & ((!\add_instance|control_logic|CS.S21~q\)))) # (\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|reg_file|Mux23~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110011010100000011001101011111001100110101111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp3|ALT_INV_dout\(8),
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Mux23~2_combout\,
	datac => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~10_combout\,
	combout => \add_instance|prim_datapath|t4_din[8]~8_combout\);

-- Location: FF_X78_Y35_N32
\add_instance|prim_datapath|temp4|dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[8]~8_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(8));

-- Location: MLABCELL_X78_Y35_N12
\add_instance|prim_datapath|rf_din[8]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[8]~10_combout\ = ( \add_instance|prim_datapath|rf_din[6]~0_combout\ & ( \add_instance|prim_datapath|temp2|dout\(8) & ( (!\add_instance|prim_datapath|rf_din[6]~1_combout\ & (\add_instance|prim_datapath|temp3|dout\(8))) # 
-- (\add_instance|prim_datapath|rf_din[6]~1_combout\ & ((\add_instance|prim_datapath|temp4|dout\(8)))) ) ) ) # ( !\add_instance|prim_datapath|rf_din[6]~0_combout\ & ( \add_instance|prim_datapath|temp2|dout\(8) & ( 
-- (!\add_instance|prim_datapath|rf_din[6]~1_combout\) # (\add_instance|prim_datapath|ins_register|dout\(1)) ) ) ) # ( \add_instance|prim_datapath|rf_din[6]~0_combout\ & ( !\add_instance|prim_datapath|temp2|dout\(8) & ( 
-- (!\add_instance|prim_datapath|rf_din[6]~1_combout\ & (\add_instance|prim_datapath|temp3|dout\(8))) # (\add_instance|prim_datapath|rf_din[6]~1_combout\ & ((\add_instance|prim_datapath|temp4|dout\(8)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_din[6]~0_combout\ & ( !\add_instance|prim_datapath|temp2|dout\(8) & ( (\add_instance|prim_datapath|rf_din[6]~1_combout\ & \add_instance|prim_datapath|ins_register|dout\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp3|ALT_INV_dout\(8),
	datab => \add_instance|prim_datapath|temp4|ALT_INV_dout\(8),
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	datae => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	dataf => \add_instance|prim_datapath|temp2|ALT_INV_dout\(8),
	combout => \add_instance|prim_datapath|rf_din[8]~10_combout\);

-- Location: LABCELL_X77_Y34_N54
\add_instance|prim_datapath|reg_file|registers[4][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][8]~combout\ = ( \add_instance|prim_datapath|rf_din[8]~10_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[4][8]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~11_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[8]~10_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[4][8]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][8]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[8]~10_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][8]~combout\);

-- Location: MLABCELL_X78_Y35_N3
\add_instance|prim_datapath|reg_file|registers[5][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][8]~combout\ = ( \add_instance|prim_datapath|rf_din[8]~10_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[5][8]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~12_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[8]~10_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|reg_file|Decoder0~12_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[5][8]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][8]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[8]~10_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][8]~combout\);

-- Location: LABCELL_X77_Y34_N48
\add_instance|prim_datapath|reg_file|registers[6][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][8]~combout\ = ( \add_instance|prim_datapath|rf_din[8]~10_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~13_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[6][8]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[8]~10_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[6][8]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][8]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[8]~10_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][8]~combout\);

-- Location: LABCELL_X77_Y34_N51
\add_instance|prim_datapath|reg_file|registers[7][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][8]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[7][8]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|prim_datapath|reg_file|Decoder0~9_combout\) # 
-- (\add_instance|prim_datapath|rf_din[8]~10_combout\))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[7][8]~combout\ & ( (\add_instance|prim_datapath|rf_din[8]~10_combout\ & (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|reg_file|Decoder0~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010011001100010001001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_din[8]~10_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][8]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][8]~combout\);

-- Location: LABCELL_X77_Y34_N36
\add_instance|prim_datapath|reg_file|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux23~0_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][8]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[6][8]~combout\ ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][8]~combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][8]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][8]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][8]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][8]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][8]~combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux23~0_combout\);

-- Location: MLABCELL_X78_Y33_N45
\add_instance|prim_datapath|reg_file|registers[0][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][8]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[8]~10_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[0][8]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[8]~10_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][8]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][8]~combout\);

-- Location: MLABCELL_X78_Y35_N42
\add_instance|prim_datapath|reg_file|registers[1][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][8]~combout\ = ( \add_instance|prim_datapath|rf_din[8]~10_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[1][8]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~4_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[8]~10_combout\ & ( (!\add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|reg_file|registers[1][8]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][8]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[8]~10_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][8]~combout\);

-- Location: MLABCELL_X78_Y33_N12
\add_instance|prim_datapath|reg_file|registers[3][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][8]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[3][8]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|prim_datapath|reg_file|Decoder0~8_combout\) # 
-- (\add_instance|prim_datapath|rf_din[8]~10_combout\))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[3][8]~combout\ & ( (\add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|rf_din[8]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[8]~10_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][8]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][8]~combout\);

-- Location: MLABCELL_X78_Y33_N18
\add_instance|prim_datapath|reg_file|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux23~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[3][8]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & 
-- (\add_instance|prim_datapath|reg_file|registers[0][8]~combout\)) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[1][8]~combout\))))) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & 
-- (\add_instance|prim_datapath|rf_add2[0]~0_combout\)) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[3][8]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & 
-- (\add_instance|prim_datapath|reg_file|registers[0][8]~combout\)) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[1][8]~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101000011001001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][8]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][8]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][8]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux23~1_combout\);

-- Location: MLABCELL_X78_Y35_N9
\add_instance|prim_datapath|reg_file|registers[2][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][8]~combout\ = ( \add_instance|prim_datapath|rf_din[8]~10_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~6_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[2][8]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[8]~10_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[2][8]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][8]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[8]~10_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][8]~combout\);

-- Location: MLABCELL_X78_Y35_N24
\add_instance|prim_datapath|reg_file|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux23~2_combout\ = ( \add_instance|prim_datapath|reg_file|registers[2][8]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (((\add_instance|prim_datapath|reg_file|Mux23~1_combout\) # 
-- (\add_instance|prim_datapath|reg_file|Mux30~0_combout\)))) # (\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (\add_instance|prim_datapath|reg_file|Mux23~0_combout\)) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[2][8]~combout\ & ( 
-- (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & ((\add_instance|prim_datapath|reg_file|Mux23~1_combout\))) # (\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (\add_instance|prim_datapath|reg_file|Mux23~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux23~0_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux23~1_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][8]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux23~2_combout\);

-- Location: FF_X78_Y35_N17
\add_instance|prim_datapath|temp2|dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|reg_file|Mux23~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(8));

-- Location: LABCELL_X80_Y35_N18
\add_instance|prim_datapath|alu_b[8]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[8]~10_combout\ = ( \add_instance|control_logic|CS.S13~q\ & ( \add_instance|control_logic|CS.S4~q\ & ( \add_instance|prim_datapath|temp2|dout\(8) ) ) ) # ( !\add_instance|control_logic|CS.S13~q\ & ( 
-- \add_instance|control_logic|CS.S4~q\ & ( \add_instance|prim_datapath|temp2|dout\(8) ) ) ) # ( \add_instance|control_logic|CS.S13~q\ & ( !\add_instance|control_logic|CS.S4~q\ & ( (!\add_instance|control_logic|CS.S7~q\ & 
-- ((\add_instance|prim_datapath|ins_register|dout\(8)))) # (\add_instance|control_logic|CS.S7~q\ & (\add_instance|prim_datapath|ins_register|dout\(5))) ) ) ) # ( !\add_instance|control_logic|CS.S13~q\ & ( !\add_instance|control_logic|CS.S4~q\ & ( 
-- (\add_instance|control_logic|CS.S7~q\ & \add_instance|prim_datapath|ins_register|dout\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001011010111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datab => \add_instance|prim_datapath|temp2|ALT_INV_dout\(8),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(5),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(8),
	datae => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	combout => \add_instance|prim_datapath|alu_b[8]~10_combout\);

-- Location: MLABCELL_X82_Y35_N15
\add_instance|prim_datapath|alu_ent|carryL~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~1_combout\ = ( \add_instance|prim_datapath|alu_b[8]~10_combout\ & ( \add_instance|prim_datapath|temp1|dout\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[8]~10_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carryL~1_combout\);

-- Location: LABCELL_X79_Y32_N54
\add_instance|prim_datapath|reg_file|registers[0][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][11]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[11]~13_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[0][11]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][11]~combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[11]~13_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][11]~combout\);

-- Location: LABCELL_X79_Y32_N39
\add_instance|prim_datapath|reg_file|registers[2][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][11]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[11]~13_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[2][11]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][11]~combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[11]~13_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][11]~combout\);

-- Location: LABCELL_X79_Y32_N45
\add_instance|prim_datapath|reg_file|registers[1][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][11]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[11]~13_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[1][11]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[11]~13_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][11]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][11]~combout\);

-- Location: LABCELL_X79_Y32_N12
\add_instance|prim_datapath|reg_file|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux4~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[1][11]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][11]~combout\ & ( ((!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (\add_instance|prim_datapath|reg_file|registers[0][11]~combout\)) # (\add_instance|prim_datapath|ins_register|dout\(10) & ((\add_instance|prim_datapath|reg_file|registers[2][11]~combout\)))) # (\add_instance|prim_datapath|ins_register|dout\(9)) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[1][11]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][11]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[0][11]~combout\ & 
-- ((!\add_instance|prim_datapath|ins_register|dout\(9))))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (((\add_instance|prim_datapath|ins_register|dout\(9)) # (\add_instance|prim_datapath|reg_file|registers[2][11]~combout\)))) ) ) ) # ( 
-- \add_instance|prim_datapath|reg_file|registers[1][11]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[3][11]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & (((\add_instance|prim_datapath|ins_register|dout\(9))) # 
-- (\add_instance|prim_datapath|reg_file|registers[0][11]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (((\add_instance|prim_datapath|reg_file|registers[2][11]~combout\ & !\add_instance|prim_datapath|ins_register|dout\(9))))) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[1][11]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[3][11]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & ((!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (\add_instance|prim_datapath|reg_file|registers[0][11]~combout\)) # (\add_instance|prim_datapath|ins_register|dout\(10) & ((\add_instance|prim_datapath|reg_file|registers[2][11]~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][11]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][11]~combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][11]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][11]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux4~1_combout\);

-- Location: MLABCELL_X78_Y32_N27
\add_instance|prim_datapath|reg_file|registers[5][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][11]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~12_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[11]~13_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~12_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[5][11]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[11]~13_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][11]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][11]~combout\);

-- Location: MLABCELL_X78_Y32_N0
\add_instance|prim_datapath|reg_file|registers[4][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][11]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[11]~13_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[4][11]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][11]~combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[11]~13_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][11]~combout\);

-- Location: LABCELL_X79_Y32_N36
\add_instance|prim_datapath|reg_file|registers[7][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][11]~combout\ = (!\input_vector[1]~input_o\ & ((!\add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & ((\add_instance|prim_datapath|reg_file|registers[7][11]~combout\))) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & (\add_instance|prim_datapath|rf_din[11]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001000000010101000100000001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[11]~13_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][11]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][11]~combout\);

-- Location: MLABCELL_X78_Y32_N9
\add_instance|prim_datapath|reg_file|registers[6][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][11]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[11]~13_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[6][11]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][11]~combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[11]~13_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][11]~combout\);

-- Location: MLABCELL_X78_Y32_N36
\add_instance|prim_datapath|reg_file|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux4~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[7][11]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[6][11]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[5][11]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][11]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][11]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][11]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][11]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][11]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux4~0_combout\);

-- Location: LABCELL_X80_Y34_N42
\add_instance|prim_datapath|reg_file|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux4~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux4~0_combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(11)) # (\add_instance|prim_datapath|reg_file|Mux4~1_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux4~0_combout\ & ( (\add_instance|prim_datapath|reg_file|Mux4~1_combout\ & !\add_instance|prim_datapath|ins_register|dout\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux4~1_combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux4~0_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux4~2_combout\);

-- Location: LABCELL_X81_Y34_N12
\add_instance|prim_datapath|t1_din[11]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[11]~5_combout\ = ( \add_instance|prim_datapath|reg_file|registers[7][11]~combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\ & ((!\add_instance|prim_datapath|Equal10~0_combout\) # 
-- ((\add_instance|prim_datapath|temp3|dout\(11))))) # (\add_instance|prim_datapath|Equal11~0_combout\ & (((\add_instance|prim_datapath|reg_file|Mux4~2_combout\)))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[7][11]~combout\ & ( 
-- (!\add_instance|prim_datapath|Equal11~0_combout\ & (\add_instance|prim_datapath|Equal10~0_combout\ & (\add_instance|prim_datapath|temp3|dout\(11)))) # (\add_instance|prim_datapath|Equal11~0_combout\ & 
-- (((\add_instance|prim_datapath|reg_file|Mux4~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(11),
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux4~2_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][11]~combout\,
	combout => \add_instance|prim_datapath|t1_din[11]~5_combout\);

-- Location: FF_X81_Y34_N14
\add_instance|prim_datapath|temp1|dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[11]~5_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(11));

-- Location: LABCELL_X77_Y35_N36
\add_instance|prim_datapath|reg_file|registers[7][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][6]~combout\ = ( \add_instance|prim_datapath|rf_din[6]~8_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[7][6]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~9_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[6]~8_combout\ & ( (!\add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|reg_file|registers[7][6]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][6]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][6]~combout\);

-- Location: LABCELL_X77_Y35_N30
\add_instance|prim_datapath|reg_file|registers[4][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][6]~combout\ = ( \add_instance|prim_datapath|rf_din[6]~8_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~11_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[4][6]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[6]~8_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[4][6]~combout\ & (!\add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & 
-- !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][6]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][6]~combout\);

-- Location: LABCELL_X77_Y35_N39
\add_instance|prim_datapath|reg_file|registers[5][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][6]~combout\ = ( \add_instance|prim_datapath|rf_din[6]~8_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~12_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[5][6]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[6]~8_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[5][6]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][6]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][6]~combout\);

-- Location: LABCELL_X77_Y35_N33
\add_instance|prim_datapath|reg_file|registers[6][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][6]~combout\ = ( \add_instance|prim_datapath|rf_din[6]~8_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~13_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[6][6]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[6]~8_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[6][6]~combout\ & (!\add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & 
-- !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][6]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][6]~combout\);

-- Location: LABCELL_X77_Y35_N57
\add_instance|prim_datapath|reg_file|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux9~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[7][6]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[6][6]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[5][6]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][6]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][6]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][6]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][6]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][6]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux9~0_combout\);

-- Location: MLABCELL_X78_Y33_N57
\add_instance|prim_datapath|reg_file|registers[0][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][6]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[6]~8_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[0][6]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[6]~8_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][6]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][6]~combout\);

-- Location: LABCELL_X77_Y35_N48
\add_instance|prim_datapath|reg_file|registers[1][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][6]~combout\ = ( \add_instance|prim_datapath|rf_din[6]~8_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~4_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[1][6]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[6]~8_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[1][6]~combout\ & (!\add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & 
-- !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][6]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][6]~combout\);

-- Location: LABCELL_X77_Y35_N51
\add_instance|prim_datapath|reg_file|registers[3][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][6]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[3][6]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|prim_datapath|reg_file|Decoder0~8_combout\) # 
-- (\add_instance|prim_datapath|rf_din[6]~8_combout\))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[3][6]~combout\ & ( (\add_instance|prim_datapath|rf_din[6]~8_combout\ & (\add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & 
-- !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011110011000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[6]~8_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][6]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][6]~combout\);

-- Location: MLABCELL_X78_Y33_N30
\add_instance|prim_datapath|reg_file|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux9~1_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|reg_file|registers[3][6]~combout\ & ( (\add_instance|prim_datapath|reg_file|registers[1][6]~combout\) # 
-- (\add_instance|prim_datapath|ins_register|dout\(10)) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|reg_file|registers[3][6]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (\add_instance|prim_datapath|reg_file|registers[0][6]~combout\)) # (\add_instance|prim_datapath|ins_register|dout\(10) & ((\add_instance|prim_datapath|reg_file|registers[2][6]~combout\))) ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|reg_file|registers[3][6]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & \add_instance|prim_datapath|reg_file|registers[1][6]~combout\) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|reg_file|registers[3][6]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[0][6]~combout\)) # (\add_instance|prim_datapath|ins_register|dout\(10) & 
-- ((\add_instance|prim_datapath|reg_file|registers[2][6]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][6]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][6]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][6]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][6]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux9~1_combout\);

-- Location: MLABCELL_X78_Y33_N42
\add_instance|prim_datapath|reg_file|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux9~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux9~1_combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(11)) # (\add_instance|prim_datapath|reg_file|Mux9~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux9~1_combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(11) & \add_instance|prim_datapath|reg_file|Mux9~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux9~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux9~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux9~2_combout\);

-- Location: LABCELL_X80_Y37_N12
\add_instance|prim_datapath|t1_din[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[6]~10_combout\ = ( \add_instance|prim_datapath|Equal10~0_combout\ & ( \add_instance|prim_datapath|reg_file|Mux9~2_combout\ & ( (\add_instance|prim_datapath|temp3|dout\(6)) # 
-- (\add_instance|prim_datapath|Equal11~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|Equal10~0_combout\ & ( \add_instance|prim_datapath|reg_file|Mux9~2_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[7][6]~combout\) # 
-- (\add_instance|prim_datapath|Equal11~0_combout\) ) ) ) # ( \add_instance|prim_datapath|Equal10~0_combout\ & ( !\add_instance|prim_datapath|reg_file|Mux9~2_combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\ & 
-- \add_instance|prim_datapath|temp3|dout\(6)) ) ) ) # ( !\add_instance|prim_datapath|Equal10~0_combout\ & ( !\add_instance|prim_datapath|reg_file|Mux9~2_combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[7][6]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100000101001110111011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][6]~combout\,
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(6),
	datae => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux9~2_combout\,
	combout => \add_instance|prim_datapath|t1_din[6]~10_combout\);

-- Location: FF_X80_Y37_N14
\add_instance|prim_datapath|temp1|dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[6]~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(6));

-- Location: LABCELL_X80_Y35_N24
\add_instance|prim_datapath|alu_b[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[5]~13_combout\ = ( \add_instance|prim_datapath|temp2|dout\(5) & ( ((!\add_instance|control_logic|CS.S7~q\ & (\add_instance|prim_datapath|ins_register|dout\(5) & \add_instance|control_logic|CS.S13~q\)) # 
-- (\add_instance|control_logic|CS.S7~q\ & ((\add_instance|control_logic|CS.S13~q\) # (\add_instance|prim_datapath|ins_register|dout\(5))))) # (\add_instance|control_logic|CS.S4~q\) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(5) & ( 
-- (!\add_instance|control_logic|CS.S4~q\ & (\add_instance|prim_datapath|ins_register|dout\(5) & (!\add_instance|control_logic|CS.S7~q\ $ (!\add_instance|control_logic|CS.S13~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001000000001000000100000110111011111110011011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(5),
	datad => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	dataf => \add_instance|prim_datapath|temp2|ALT_INV_dout\(5),
	combout => \add_instance|prim_datapath|alu_b[5]~13_combout\);

-- Location: LABCELL_X79_Y33_N57
\add_instance|prim_datapath|reg_file|registers[1][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][3]~combout\ = ( \add_instance|prim_datapath|rf_din[3]~5_combout\ & ( ((\add_instance|prim_datapath|reg_file|registers[1][3]~combout\) # (\add_instance|prim_datapath|reg_file|Decoder0~4_combout\)) # 
-- (\input_vector[1]~input_o\) ) ) # ( !\add_instance|prim_datapath|rf_din[3]~5_combout\ & ( ((!\add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & \add_instance|prim_datapath|reg_file|registers[1][3]~combout\)) # (\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111011101010101011101110101110111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][3]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[3]~5_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][3]~combout\);

-- Location: LABCELL_X79_Y33_N33
\add_instance|prim_datapath|reg_file|registers[0][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][3]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[0][3]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|prim_datapath|reg_file|Decoder0~2_combout\) # 
-- (\add_instance|prim_datapath|rf_din[3]~5_combout\))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[0][3]~combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|rf_din[3]~5_combout\ & 
-- \add_instance|prim_datapath|reg_file|Decoder0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[3]~5_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][3]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][3]~combout\);

-- Location: LABCELL_X80_Y33_N57
\add_instance|prim_datapath|reg_file|registers[3][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][3]~combout\ = (!\input_vector[1]~input_o\ & ((!\add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & ((\add_instance|prim_datapath|reg_file|registers[3][3]~combout\))) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & (\add_instance|prim_datapath|rf_din[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000001100010001000000110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_din[3]~5_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][3]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][3]~combout\);

-- Location: LABCELL_X80_Y33_N48
\add_instance|prim_datapath|reg_file|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux12~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[0][3]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][3]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (((!\add_instance|prim_datapath|ins_register|dout\(9))) # (\add_instance|prim_datapath|reg_file|registers[1][3]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (((\add_instance|prim_datapath|reg_file|registers[2][3]~combout\) # 
-- (\add_instance|prim_datapath|ins_register|dout\(9))))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[0][3]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][3]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (\add_instance|prim_datapath|reg_file|registers[1][3]~combout\ & (\add_instance|prim_datapath|ins_register|dout\(9)))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (((\add_instance|prim_datapath|reg_file|registers[2][3]~combout\) # 
-- (\add_instance|prim_datapath|ins_register|dout\(9))))) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[0][3]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[3][3]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (((!\add_instance|prim_datapath|ins_register|dout\(9))) # (\add_instance|prim_datapath|reg_file|registers[1][3]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (((!\add_instance|prim_datapath|ins_register|dout\(9) & 
-- \add_instance|prim_datapath|reg_file|registers[2][3]~combout\)))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[0][3]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[3][3]~combout\ & ( 
-- (!\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[1][3]~combout\ & (\add_instance|prim_datapath|ins_register|dout\(9)))) # (\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (((!\add_instance|prim_datapath|ins_register|dout\(9) & \add_instance|prim_datapath|reg_file|registers[2][3]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][3]~combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][3]~combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][3]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][3]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux12~1_combout\);

-- Location: LABCELL_X79_Y33_N48
\add_instance|prim_datapath|reg_file|registers[4][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][3]~combout\ = ( \add_instance|prim_datapath|rf_din[3]~5_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~11_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[4][3]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[3]~5_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[4][3]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][3]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[3]~5_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][3]~combout\);

-- Location: LABCELL_X80_Y33_N9
\add_instance|prim_datapath|reg_file|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux12~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[7][3]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[6][3]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[5][3]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][3]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][3]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][3]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][3]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][3]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux12~0_combout\);

-- Location: LABCELL_X80_Y33_N27
\add_instance|prim_datapath|reg_file|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux12~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux12~0_combout\ & ( (\add_instance|prim_datapath|reg_file|Mux12~1_combout\) # (\add_instance|prim_datapath|ins_register|dout\(11)) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux12~0_combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(11) & \add_instance|prim_datapath|reg_file|Mux12~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux12~1_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux12~0_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux12~2_combout\);

-- Location: LABCELL_X80_Y35_N42
\add_instance|prim_datapath|t1_din[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[3]~13_combout\ = ( \add_instance|prim_datapath|reg_file|Mux12~2_combout\ & ( ((!\add_instance|prim_datapath|Equal10~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[7][3]~combout\)) # 
-- (\add_instance|prim_datapath|Equal10~0_combout\ & ((\add_instance|prim_datapath|temp3|dout\(3))))) # (\add_instance|prim_datapath|Equal11~0_combout\) ) ) # ( !\add_instance|prim_datapath|reg_file|Mux12~2_combout\ & ( 
-- (!\add_instance|prim_datapath|Equal11~0_combout\ & ((!\add_instance|prim_datapath|Equal10~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[7][3]~combout\)) # (\add_instance|prim_datapath|Equal10~0_combout\ & 
-- ((\add_instance|prim_datapath|temp3|dout\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][3]~combout\,
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(3),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux12~2_combout\,
	combout => \add_instance|prim_datapath|t1_din[3]~13_combout\);

-- Location: FF_X80_Y35_N44
\add_instance|prim_datapath|temp1|dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[3]~13_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(3));

-- Location: LABCELL_X81_Y35_N54
\add_instance|prim_datapath|alu_b[1]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[1]~16_combout\ = ( \add_instance|prim_datapath|temp2|dout\(1) & ( ((!\add_instance|control_logic|CS.S7~q\ & (\add_instance|control_logic|CS.S13~q\ & \add_instance|prim_datapath|ins_register|dout\(1))) # 
-- (\add_instance|control_logic|CS.S7~q\ & ((\add_instance|prim_datapath|ins_register|dout\(1)) # (\add_instance|control_logic|CS.S13~q\)))) # (\add_instance|control_logic|CS.S4~q\) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(1) & ( 
-- (!\add_instance|control_logic|CS.S4~q\ & (\add_instance|prim_datapath|ins_register|dout\(1) & (!\add_instance|control_logic|CS.S7~q\ $ (!\add_instance|control_logic|CS.S13~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100000000000000110000000011111011111110001111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	dataf => \add_instance|prim_datapath|temp2|ALT_INV_dout\(1),
	combout => \add_instance|prim_datapath|alu_b[1]~16_combout\);

-- Location: MLABCELL_X78_Y33_N54
\add_instance|prim_datapath|reg_file|registers[1][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][0]~combout\ = ( \add_instance|prim_datapath|rf_din[0]~2_combout\ & ( ((\add_instance|prim_datapath|reg_file|registers[1][0]~combout\) # (\add_instance|prim_datapath|reg_file|Decoder0~4_combout\)) # 
-- (\input_vector[1]~input_o\) ) ) # ( !\add_instance|prim_datapath|rf_din[0]~2_combout\ & ( ((!\add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & \add_instance|prim_datapath|reg_file|registers[1][0]~combout\)) # (\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110101010101011111010101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][0]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[0]~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][0]~combout\);

-- Location: LABCELL_X79_Y36_N24
\add_instance|prim_datapath|reg_file|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux31~1_combout\ = ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[3][0]~combout\ & \add_instance|prim_datapath|rf_add2[0]~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( (!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[0][0]~combout\)) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & 
-- ((\add_instance|prim_datapath|reg_file|registers[1][0]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][0]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][0]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][0]~combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux31~1_combout\);

-- Location: LABCELL_X77_Y34_N9
\add_instance|prim_datapath|reg_file|registers[2][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][0]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[2][0]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|prim_datapath|reg_file|Decoder0~6_combout\) # 
-- (\add_instance|prim_datapath|rf_din[0]~2_combout\))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[2][0]~combout\ & ( (\add_instance|prim_datapath|rf_din[0]~2_combout\ & (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|reg_file|Decoder0~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000011110000010100001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_din[0]~2_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][0]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][0]~combout\);

-- Location: LABCELL_X79_Y36_N15
\add_instance|prim_datapath|reg_file|registers[4][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][0]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & ( (\add_instance|prim_datapath|rf_din[0]~2_combout\ & !\input_vector[1]~input_o\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[4][0]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_din[0]~2_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][0]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][0]~combout\);

-- Location: LABCELL_X79_Y32_N0
\add_instance|prim_datapath|reg_file|registers[6][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][0]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[0]~2_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[6][0]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[0]~2_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][0]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][0]~combout\);

-- Location: LABCELL_X79_Y34_N39
\add_instance|prim_datapath|reg_file|registers[5][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][0]~combout\ = ( \add_instance|prim_datapath|rf_din[0]~2_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~12_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[5][0]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[0]~2_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[5][0]~combout\ & (!\input_vector[1]~input_o\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][0]~combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[0]~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][0]~combout\);

-- Location: LABCELL_X79_Y36_N0
\add_instance|prim_datapath|reg_file|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux31~0_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][0]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[6][0]~combout\ ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][0]~combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][0]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][0]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][0]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][0]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][0]~combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux31~0_combout\);

-- Location: LABCELL_X79_Y36_N48
\add_instance|prim_datapath|reg_file|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux31~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux31~0_combout\ & ( (((\add_instance|prim_datapath|reg_file|Mux30~0_combout\ & \add_instance|prim_datapath|reg_file|registers[2][0]~combout\)) # 
-- (\add_instance|prim_datapath|reg_file|Mux31~1_combout\)) # (\add_instance|prim_datapath|rf_add2[2]~2_combout\) ) ) # ( !\add_instance|prim_datapath|reg_file|Mux31~0_combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & 
-- (((\add_instance|prim_datapath|reg_file|Mux30~0_combout\ & \add_instance|prim_datapath|reg_file|registers[2][0]~combout\)) # (\add_instance|prim_datapath|reg_file|Mux31~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001001100000011000100110000111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux31~1_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][0]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux31~0_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux31~2_combout\);

-- Location: FF_X79_Y36_N47
\add_instance|prim_datapath|temp2|dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|reg_file|Mux31~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(0));

-- Location: LABCELL_X80_Y35_N33
\add_instance|prim_datapath|alu_ent|carryL~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~3_combout\ = ( \add_instance|control_logic|CS.S7~q\ & ( \add_instance|prim_datapath|temp1|dout\(1) & ( (!\add_instance|control_logic|CS.S13~q\ & ((!\add_instance|control_logic|CS.S4~q\ & 
-- (\add_instance|prim_datapath|ins_register|dout\(0))) # (\add_instance|control_logic|CS.S4~q\ & ((\add_instance|prim_datapath|temp2|dout\(0)))))) # (\add_instance|control_logic|CS.S13~q\ & (((\add_instance|prim_datapath|temp2|dout\(0))))) ) ) ) # ( 
-- !\add_instance|control_logic|CS.S7~q\ & ( \add_instance|prim_datapath|temp1|dout\(1) & ( (!\add_instance|control_logic|CS.S4~q\ & ((!\add_instance|control_logic|CS.S13~q\) # ((\add_instance|prim_datapath|ins_register|dout\(0))))) # 
-- (\add_instance|control_logic|CS.S4~q\ & (((\add_instance|prim_datapath|temp2|dout\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011000011110010011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(0),
	datad => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datae => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(1),
	combout => \add_instance|prim_datapath|alu_ent|carryL~3_combout\);

-- Location: LABCELL_X80_Y34_N51
\add_instance|prim_datapath|alu_ent|carryL~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~12_combout\ = ( \add_instance|prim_datapath|alu_ent|carryL~3_combout\ & ( (\add_instance|prim_datapath|temp1|dout\(2)) # (\add_instance|prim_datapath|alu_b[1]~16_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|carryL~3_combout\ & ( (\add_instance|prim_datapath|alu_b[1]~16_combout\ & \add_instance|prim_datapath|temp1|dout\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[1]~16_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(2),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~3_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carryL~12_combout\);

-- Location: LABCELL_X79_Y36_N6
\add_instance|prim_datapath|reg_file|registers[5][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][4]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~12_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[4]~6_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~12_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[5][4]~combout\ & !\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][4]~combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[4]~6_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][4]~combout\);

-- Location: MLABCELL_X78_Y36_N27
\add_instance|prim_datapath|reg_file|registers[4][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][4]~combout\ = ( \add_instance|prim_datapath|rf_din[4]~6_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[4][4]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~11_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[4]~6_combout\ & ( (!\add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|reg_file|registers[4][4]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][4]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[4]~6_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][4]~combout\);

-- Location: LABCELL_X75_Y35_N42
\add_instance|prim_datapath|reg_file|registers[7][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][4]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[7][4]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|prim_datapath|reg_file|Decoder0~9_combout\) # 
-- (\add_instance|prim_datapath|rf_din[4]~6_combout\))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[7][4]~combout\ & ( (\add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|rf_din[4]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[4]~6_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][4]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][4]~combout\);

-- Location: LABCELL_X79_Y36_N33
\add_instance|prim_datapath|reg_file|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux11~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[7][4]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[6][4]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[5][4]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][4]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][4]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][4]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][4]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][4]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux11~0_combout\);

-- Location: MLABCELL_X78_Y34_N12
\add_instance|prim_datapath|reg_file|registers[2][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][4]~combout\ = ( \add_instance|prim_datapath|rf_din[4]~6_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~6_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[2][4]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[4]~6_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[2][4]~combout\ & (!\add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & 
-- !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][4]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[4]~6_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][4]~combout\);

-- Location: LABCELL_X79_Y33_N54
\add_instance|prim_datapath|reg_file|registers[1][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][4]~combout\ = ( \add_instance|prim_datapath|rf_din[4]~6_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[1][4]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~4_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[4]~6_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[1][4]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][4]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[4]~6_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][4]~combout\);

-- Location: LABCELL_X79_Y36_N39
\add_instance|prim_datapath|reg_file|registers[0][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][4]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (\add_instance|prim_datapath|rf_din[4]~6_combout\ & !\input_vector[1]~input_o\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[0][4]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_din[4]~6_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][4]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][4]~combout\);

-- Location: LABCELL_X79_Y36_N36
\add_instance|prim_datapath|reg_file|registers[3][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][4]~combout\ = ( \add_instance|prim_datapath|rf_din[4]~6_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~8_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[3][4]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[4]~6_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[3][4]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][4]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[4]~6_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][4]~combout\);

-- Location: LABCELL_X80_Y36_N9
\add_instance|prim_datapath|reg_file|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux11~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[0][4]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][4]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (((!\add_instance|prim_datapath|ins_register|dout\(9)) # (\add_instance|prim_datapath|reg_file|registers[1][4]~combout\)))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (((\add_instance|prim_datapath|ins_register|dout\(9))) # 
-- (\add_instance|prim_datapath|reg_file|registers[2][4]~combout\))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[0][4]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][4]~combout\ & ( 
-- (!\add_instance|prim_datapath|ins_register|dout\(10) & (((\add_instance|prim_datapath|ins_register|dout\(9) & \add_instance|prim_datapath|reg_file|registers[1][4]~combout\)))) # (\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (((\add_instance|prim_datapath|ins_register|dout\(9))) # (\add_instance|prim_datapath|reg_file|registers[2][4]~combout\))) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[0][4]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[3][4]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & (((!\add_instance|prim_datapath|ins_register|dout\(9)) # (\add_instance|prim_datapath|reg_file|registers[1][4]~combout\)))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[2][4]~combout\ & (!\add_instance|prim_datapath|ins_register|dout\(9)))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[0][4]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[3][4]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & (((\add_instance|prim_datapath|ins_register|dout\(9) & \add_instance|prim_datapath|reg_file|registers[1][4]~combout\)))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[2][4]~combout\ & (!\add_instance|prim_datapath|ins_register|dout\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][4]~combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][4]~combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][4]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][4]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux11~1_combout\);

-- Location: LABCELL_X80_Y36_N3
\add_instance|prim_datapath|reg_file|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux11~2_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(11) & ( \add_instance|prim_datapath|reg_file|Mux11~1_combout\ & ( \add_instance|prim_datapath|reg_file|Mux11~0_combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(11) & ( \add_instance|prim_datapath|reg_file|Mux11~1_combout\ ) ) # ( \add_instance|prim_datapath|ins_register|dout\(11) & ( !\add_instance|prim_datapath|reg_file|Mux11~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|Mux11~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Mux11~0_combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux11~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux11~2_combout\);

-- Location: LABCELL_X80_Y35_N45
\add_instance|prim_datapath|t1_din[4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[4]~12_combout\ = ( \add_instance|prim_datapath|reg_file|registers[7][4]~combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\ & ((!\add_instance|prim_datapath|Equal10~0_combout\) # 
-- ((\add_instance|prim_datapath|temp3|dout\(4))))) # (\add_instance|prim_datapath|Equal11~0_combout\ & (((\add_instance|prim_datapath|reg_file|Mux11~2_combout\)))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[7][4]~combout\ & ( 
-- (!\add_instance|prim_datapath|Equal11~0_combout\ & (\add_instance|prim_datapath|Equal10~0_combout\ & ((\add_instance|prim_datapath|temp3|dout\(4))))) # (\add_instance|prim_datapath|Equal11~0_combout\ & 
-- (((\add_instance|prim_datapath|reg_file|Mux11~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux11~2_combout\,
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(4),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][4]~combout\,
	combout => \add_instance|prim_datapath|t1_din[4]~12_combout\);

-- Location: FF_X80_Y35_N47
\add_instance|prim_datapath|temp1|dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[4]~12_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(4));

-- Location: LABCELL_X74_Y35_N24
\add_instance|prim_datapath|t4_din[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[2]~2_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux13~10_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|temp3|dout\(2))) # (\add_instance|control_logic|CS.S21~q\))) # 
-- (\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|reg_file|Mux29~2_combout\)))) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux13~10_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & (!\add_instance|control_logic|CS.S21~q\ & 
-- ((\add_instance|prim_datapath|temp3|dout\(2))))) # (\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|reg_file|Mux29~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux29~2_combout\,
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(2),
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~10_combout\,
	combout => \add_instance|prim_datapath|t4_din[2]~2_combout\);

-- Location: FF_X74_Y35_N25
\add_instance|prim_datapath|temp4|dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[2]~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(2));

-- Location: MLABCELL_X78_Y36_N42
\add_instance|prim_datapath|rf_din[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[2]~4_combout\ = ( \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (\add_instance|prim_datapath|rf_din[6]~0_combout\ & \add_instance|prim_datapath|temp4|dout\(2)) ) ) # ( 
-- !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|temp2|dout\(2)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (\add_instance|prim_datapath|temp3|dout\(2))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp3|ALT_INV_dout\(2),
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	datac => \add_instance|prim_datapath|temp4|ALT_INV_dout\(2),
	datad => \add_instance|prim_datapath|temp2|ALT_INV_dout\(2),
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	combout => \add_instance|prim_datapath|rf_din[2]~4_combout\);

-- Location: MLABCELL_X78_Y36_N6
\add_instance|prim_datapath|reg_file|registers[1][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][2]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( \add_instance|prim_datapath|rf_din[2]~4_combout\ ) ) # ( !\add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( 
-- \add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[1][2]~combout\) # (\input_vector[1]~input_o\) ) ) ) # ( \add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( 
-- !\add_instance|prim_datapath|rf_din[2]~4_combout\ & ( \input_vector[1]~input_o\ ) ) ) # ( !\add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( !\add_instance|prim_datapath|rf_din[2]~4_combout\ & ( 
-- (\add_instance|prim_datapath|reg_file|registers[1][2]~combout\) # (\input_vector[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100110011001100110011111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][2]~combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[2]~4_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][2]~combout\);

-- Location: MLABCELL_X78_Y36_N21
\add_instance|prim_datapath|reg_file|registers[0][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][2]~combout\ = ( \add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~2_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[0][2]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[0][2]~combout\ & (!\input_vector[1]~input_o\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][2]~combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[2]~4_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][2]~combout\);

-- Location: LABCELL_X79_Y36_N12
\add_instance|prim_datapath|reg_file|registers[3][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][2]~combout\ = ( \add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~8_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[3][2]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[3][2]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][2]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[2]~4_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][2]~combout\);

-- Location: LABCELL_X79_Y36_N21
\add_instance|prim_datapath|reg_file|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux29~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[3][2]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & 
-- ((\add_instance|prim_datapath|reg_file|registers[0][2]~combout\)))) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (((\add_instance|prim_datapath|reg_file|registers[1][2]~combout\)) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\))) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[3][2]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[0][2]~combout\))) # 
-- (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[1][2]~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000010101100111010001010110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][2]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][2]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][2]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux29~1_combout\);

-- Location: MLABCELL_X78_Y36_N57
\add_instance|prim_datapath|reg_file|registers[2][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][2]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & ( \add_instance|prim_datapath|rf_din[2]~4_combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & ( \add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[2][2]~combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & ( !\add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[2][2]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000000001100000011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][2]~combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[2]~4_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][2]~combout\);

-- Location: MLABCELL_X78_Y36_N39
\add_instance|prim_datapath|reg_file|registers[6][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][2]~combout\ = ( \add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~13_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[6][2]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[6][2]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][2]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[2]~4_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][2]~combout\);

-- Location: MLABCELL_X78_Y36_N18
\add_instance|prim_datapath|reg_file|registers[5][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][2]~combout\ = ( \add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~12_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[5][2]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[5][2]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][2]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[2]~4_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][2]~combout\);

-- Location: MLABCELL_X78_Y36_N36
\add_instance|prim_datapath|reg_file|registers[4][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][2]~combout\ = ( \add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[4][2]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~11_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[4][2]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][2]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[2]~4_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][2]~combout\);

-- Location: MLABCELL_X78_Y36_N30
\add_instance|prim_datapath|reg_file|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux29~0_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][2]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[6][2]~combout\ ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][2]~combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][2]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][2]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][2]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][2]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][2]~combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux29~0_combout\);

-- Location: LABCELL_X79_Y36_N54
\add_instance|prim_datapath|reg_file|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux29~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux29~0_combout\ & ( (((\add_instance|prim_datapath|reg_file|Mux30~0_combout\ & \add_instance|prim_datapath|reg_file|registers[2][2]~combout\)) # 
-- (\add_instance|prim_datapath|reg_file|Mux29~1_combout\)) # (\add_instance|prim_datapath|rf_add2[2]~2_combout\) ) ) # ( !\add_instance|prim_datapath|reg_file|Mux29~0_combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & 
-- (((\add_instance|prim_datapath|reg_file|Mux30~0_combout\ & \add_instance|prim_datapath|reg_file|registers[2][2]~combout\)) # (\add_instance|prim_datapath|reg_file|Mux29~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001001100000011000100110000111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux29~1_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][2]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux29~0_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux29~2_combout\);

-- Location: FF_X79_Y36_N8
\add_instance|prim_datapath|temp2|dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|reg_file|Mux29~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(2));

-- Location: MLABCELL_X78_Y36_N24
\add_instance|prim_datapath|ram_din[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[2]~11_combout\ = ( \add_instance|control_logic|CS.S9~q\ & ( \add_instance|prim_datapath|temp3|dout\(2) ) ) # ( !\add_instance|control_logic|CS.S9~q\ & ( \add_instance|prim_datapath|temp2|dout\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|temp3|ALT_INV_dout\(2),
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(2),
	dataf => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	combout => \add_instance|prim_datapath|ram_din[2]~11_combout\);

-- Location: MLABCELL_X72_Y32_N36
\add_instance|prim_datapath|ram_memory|ram_block[10][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[10][2]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[2]~11_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[10][2]~feeder_combout\);

-- Location: LABCELL_X74_Y35_N12
\add_instance|prim_datapath|lsm_hw|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|lsm_hw|Mux0~4_combout\ = ( !\add_instance|prim_datapath|lsm_hw|num\(1) & ( (!\add_instance|prim_datapath|lsm_hw|num\(2) & (((!\add_instance|prim_datapath|lsm_hw|num[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ins_register|dout\(0))) # (\add_instance|prim_datapath|lsm_hw|num[0]~2_combout\ & ((\add_instance|prim_datapath|ins_register|dout\(1))))))) # (\add_instance|prim_datapath|lsm_hw|num\(2) & 
-- ((((\add_instance|prim_datapath|lsm_hw|num[0]~2_combout\))))) ) ) # ( \add_instance|prim_datapath|lsm_hw|num\(1) & ( (!\add_instance|prim_datapath|lsm_hw|num\(2) & ((!\add_instance|prim_datapath|lsm_hw|num[0]~2_combout\ & 
-- (((\add_instance|prim_datapath|ins_register|dout\(2))))) # (\add_instance|prim_datapath|lsm_hw|num[0]~2_combout\ & (\add_instance|prim_datapath|ins_register|dout\(3))))) # (\add_instance|prim_datapath|lsm_hw|num\(2) & 
-- ((((\add_instance|prim_datapath|lsm_hw|num[0]~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000010100111011100001010111111110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(2),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(3),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(2),
	datad => \add_instance|prim_datapath|lsm_hw|ALT_INV_num[0]~2_combout\,
	datae => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(1),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	datag => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	combout => \add_instance|prim_datapath|lsm_hw|Mux0~4_combout\);

-- Location: LABCELL_X71_Y35_N57
\add_instance|prim_datapath|ram_din[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[4]~1_combout\ = ( \add_instance|prim_datapath|temp3|dout\(4) & ( \add_instance|prim_datapath|temp2|dout\(4) ) ) # ( !\add_instance|prim_datapath|temp3|dout\(4) & ( \add_instance|prim_datapath|temp2|dout\(4) & ( 
-- !\add_instance|control_logic|CS.S9~q\ ) ) ) # ( \add_instance|prim_datapath|temp3|dout\(4) & ( !\add_instance|prim_datapath|temp2|dout\(4) & ( \add_instance|control_logic|CS.S9~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	datae => \add_instance|prim_datapath|temp3|ALT_INV_dout\(4),
	dataf => \add_instance|prim_datapath|temp2|ALT_INV_dout\(4),
	combout => \add_instance|prim_datapath|ram_din[4]~1_combout\);

-- Location: LABCELL_X73_Y35_N39
\add_instance|prim_datapath|ram_memory|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\ = ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & !\add_instance|prim_datapath|ram_addr[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\);

-- Location: FF_X73_Y32_N47
\add_instance|prim_datapath|ram_memory|ram_block[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][4]~q\);

-- Location: LABCELL_X73_Y35_N27
\add_instance|prim_datapath|ram_memory|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\ = ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & \add_instance|prim_datapath|ram_addr[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\);

-- Location: FF_X72_Y32_N53
\add_instance|prim_datapath|ram_memory|ram_block[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][4]~q\);

-- Location: FF_X72_Y32_N43
\add_instance|prim_datapath|ram_memory|ram_block[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][4]~q\);

-- Location: LABCELL_X73_Y35_N0
\add_instance|prim_datapath|ram_memory|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\ = ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( !\add_instance|prim_datapath|ram_addr[4]~4_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & \add_instance|prim_datapath|ram_addr[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\);

-- Location: FF_X73_Y32_N38
\add_instance|prim_datapath|ram_memory|ram_block[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][4]~q\);

-- Location: LABCELL_X73_Y32_N36
\add_instance|prim_datapath|ram_memory|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux11~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[11][4]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[9][4]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][4]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[9][4]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[11][4]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[8][4]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[10][4]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][4]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[8][4]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[10][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][4]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][4]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][4]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][4]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux11~5_combout\);

-- Location: LABCELL_X75_Y35_N9
\add_instance|prim_datapath|ram_memory|Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\ = ( !\add_instance|prim_datapath|ram_addr[4]~4_combout\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_wr~0_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & \add_instance|prim_datapath|ram_addr[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\);

-- Location: FF_X74_Y32_N44
\add_instance|prim_datapath|ram_memory|ram_block[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][4]~q\);

-- Location: LABCELL_X73_Y34_N24
\add_instance|prim_datapath|ram_memory|Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\ = ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & \add_instance|prim_datapath|ram_wr~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\);

-- Location: FF_X74_Y36_N26
\add_instance|prim_datapath|ram_memory|ram_block[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][4]~q\);

-- Location: LABCELL_X73_Y34_N48
\add_instance|prim_datapath|ram_memory|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\ = ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & \add_instance|prim_datapath|ram_wr~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\);

-- Location: FF_X74_Y36_N11
\add_instance|prim_datapath|ram_memory|ram_block[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][4]~q\);

-- Location: LABCELL_X75_Y35_N54
\add_instance|prim_datapath|ram_memory|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\ = ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_wr~0_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & !\add_instance|prim_datapath|ram_addr[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\);

-- Location: FF_X71_Y35_N22
\add_instance|prim_datapath|ram_memory|ram_block[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][4]~q\);

-- Location: LABCELL_X74_Y36_N54
\add_instance|prim_datapath|ram_memory|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux11~6_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[12][4]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[13][4]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[15][4]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[12][4]~q\ & ( 
-- \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[13][4]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[15][4]~q\)) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[12][4]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[14][4]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[12][4]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[14][4]~q\ & 
-- \add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][4]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][4]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][4]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][4]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux11~6_combout\);

-- Location: LABCELL_X73_Y36_N48
\add_instance|prim_datapath|ram_memory|Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\ = ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( !\add_instance|prim_datapath|ram_addr[4]~4_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & \add_instance|prim_datapath|ram_wr~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\);

-- Location: FF_X72_Y36_N56
\add_instance|prim_datapath|ram_memory|ram_block[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][4]~q\);

-- Location: LABCELL_X75_Y35_N57
\add_instance|prim_datapath|ram_memory|Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\ = ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_wr~0_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & \add_instance|prim_datapath|ram_addr[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\);

-- Location: FF_X73_Y36_N56
\add_instance|prim_datapath|ram_memory|ram_block[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][4]~q\);

-- Location: MLABCELL_X72_Y35_N30
\add_instance|prim_datapath|ram_memory|Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\ = ( !\add_instance|prim_datapath|ram_addr[4]~4_combout\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & \add_instance|prim_datapath|ram_addr[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\);

-- Location: FF_X72_Y36_N17
\add_instance|prim_datapath|ram_memory|ram_block[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][4]~q\);

-- Location: LABCELL_X73_Y36_N24
\add_instance|prim_datapath|ram_memory|Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\ = ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( !\add_instance|prim_datapath|ram_addr[4]~4_combout\ & ( (\add_instance|prim_datapath|ram_wr~0_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & \add_instance|prim_datapath|ram_addr[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\);

-- Location: FF_X72_Y36_N2
\add_instance|prim_datapath|ram_memory|ram_block[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][4]~q\);

-- Location: MLABCELL_X72_Y36_N0
\add_instance|prim_datapath|ram_memory|Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux11~7_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[7][4]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[5][4]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][4]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[5][4]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[7][4]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[4][4]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[6][4]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][4]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[4][4]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[6][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][4]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][4]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][4]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][4]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux11~7_combout\);

-- Location: LABCELL_X73_Y35_N24
\add_instance|prim_datapath|ram_memory|Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\ = ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & !\add_instance|prim_datapath|ram_addr[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\);

-- Location: FF_X74_Y31_N46
\add_instance|prim_datapath|ram_memory|ram_block[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][4]~q\);

-- Location: LABCELL_X75_Y31_N12
\add_instance|prim_datapath|ram_memory|ram_block[2][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[2][4]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[4]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[4]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[2][4]~feeder_combout\);

-- Location: LABCELL_X75_Y31_N51
\add_instance|prim_datapath|ram_memory|Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\ = ( \add_instance|prim_datapath|ram_wr~0_combout\ & ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & !\add_instance|prim_datapath|ram_addr[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\);

-- Location: FF_X75_Y31_N13
\add_instance|prim_datapath|ram_memory|ram_block[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[2][4]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][4]~q\);

-- Location: MLABCELL_X72_Y31_N42
\add_instance|prim_datapath|ram_memory|ram_block[0][4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[0][4]~0_combout\ = ( !\add_instance|prim_datapath|ram_din[4]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[4]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[0][4]~0_combout\);

-- Location: LABCELL_X74_Y33_N12
\add_instance|prim_datapath|ram_memory|Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\ = ( !\add_instance|prim_datapath|ram_addr[4]~4_combout\ & ( \add_instance|prim_datapath|ram_wr~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & !\add_instance|prim_datapath|ram_addr[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\);

-- Location: FF_X72_Y31_N43
\add_instance|prim_datapath|ram_memory|ram_block[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[0][4]~0_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][4]~q\);

-- Location: LABCELL_X73_Y35_N36
\add_instance|prim_datapath|ram_memory|Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\ = ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & !\add_instance|prim_datapath|ram_addr[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\);

-- Location: FF_X74_Y31_N31
\add_instance|prim_datapath|ram_memory|ram_block[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][4]~q\);

-- Location: LABCELL_X74_Y37_N27
\add_instance|prim_datapath|ram_memory|Mux11~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux11~8_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[1][4]~q\ & ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[2][4]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[3][4]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[1][4]~q\ & ( 
-- \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[2][4]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[3][4]~q\)) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[1][4]~q\ & ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (!\add_instance|prim_datapath|ram_memory|ram_block[0][4]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[0]~2_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[1][4]~q\ & ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- !\add_instance|prim_datapath|ram_memory|ram_block[0][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000111111110101010100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][4]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][4]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][4]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][4]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux11~8_combout\);

-- Location: LABCELL_X74_Y37_N36
\add_instance|prim_datapath|ram_memory|Mux11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux11~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux11~7_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux11~8_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- ((\add_instance|prim_datapath|ram_addr[2]~0_combout\ & \add_instance|prim_datapath|ram_memory|Mux11~6_combout\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux11~7_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux11~8_combout\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- \add_instance|prim_datapath|ram_memory|Mux11~6_combout\)) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux11~7_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux11~8_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # (\add_instance|prim_datapath|ram_memory|Mux11~6_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux11~7_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux11~8_combout\ & ( 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & \add_instance|prim_datapath|ram_memory|Mux11~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001010001010100010110001001100010011100110111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~6_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~7_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux11~9_combout\);

-- Location: LABCELL_X77_Y36_N27
\add_instance|prim_datapath|ram_memory|ram_block[23][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[23][4]~feeder_combout\ = \add_instance|prim_datapath|ram_din[4]~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|ALT_INV_ram_din[4]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[23][4]~feeder_combout\);

-- Location: LABCELL_X75_Y35_N48
\add_instance|prim_datapath|ram_memory|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\ = ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_wr~0_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & \add_instance|prim_datapath|ram_addr[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\);

-- Location: FF_X77_Y36_N29
\add_instance|prim_datapath|ram_memory|ram_block[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[23][4]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][4]~q\);

-- Location: LABCELL_X74_Y36_N42
\add_instance|prim_datapath|ram_memory|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\ = ( \add_instance|prim_datapath|ram_addr[4]~4_combout\ & ( \add_instance|prim_datapath|ram_wr~0_combout\ & ( (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & \add_instance|prim_datapath|ram_addr[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\);

-- Location: FF_X75_Y36_N44
\add_instance|prim_datapath|ram_memory|ram_block[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][4]~q\);

-- Location: LABCELL_X73_Y33_N33
\add_instance|prim_datapath|ram_memory|ram_block[19][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[19][4]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[4]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[4]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[19][4]~feeder_combout\);

-- Location: LABCELL_X73_Y35_N3
\add_instance|prim_datapath|ram_memory|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\ = ( \add_instance|prim_datapath|ram_addr[4]~4_combout\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & \add_instance|prim_datapath|ram_addr[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\);

-- Location: FF_X73_Y33_N35
\add_instance|prim_datapath|ram_memory|ram_block[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[19][4]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][4]~q\);

-- Location: LABCELL_X77_Y36_N39
\add_instance|prim_datapath|ram_memory|ram_block[27][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[27][4]~feeder_combout\ = \add_instance|prim_datapath|ram_din[4]~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|ALT_INV_ram_din[4]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[27][4]~feeder_combout\);

-- Location: LABCELL_X75_Y35_N51
\add_instance|prim_datapath|ram_memory|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\ = ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_wr~0_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & \add_instance|prim_datapath|ram_addr[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\);

-- Location: FF_X77_Y36_N41
\add_instance|prim_datapath|ram_memory|ram_block[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[27][4]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][4]~q\);

-- Location: LABCELL_X75_Y36_N24
\add_instance|prim_datapath|ram_memory|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux11~3_combout\ = ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[31][4]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[27][4]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[23][4]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[19][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][4]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][4]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][4]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][4]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux11~3_combout\);

-- Location: LABCELL_X75_Y35_N3
\add_instance|prim_datapath|ram_memory|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\ = ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_wr~0_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & !\add_instance|prim_datapath|ram_addr[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\);

-- Location: FF_X72_Y35_N10
\add_instance|prim_datapath|ram_memory|ram_block[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][4]~q\);

-- Location: LABCELL_X75_Y35_N6
\add_instance|prim_datapath|ram_memory|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\ = ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_addr[4]~4_combout\ & ( (\add_instance|prim_datapath|ram_wr~0_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & !\add_instance|prim_datapath|ram_addr[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\);

-- Location: FF_X78_Y36_N59
\add_instance|prim_datapath|ram_memory|ram_block[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][4]~q\);

-- Location: LABCELL_X75_Y36_N42
\add_instance|prim_datapath|ram_memory|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\ = ( \add_instance|prim_datapath|ram_addr[4]~4_combout\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & \add_instance|prim_datapath|ram_addr[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\);

-- Location: FF_X75_Y36_N32
\add_instance|prim_datapath|ram_memory|ram_block[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][4]~q\);

-- Location: LABCELL_X73_Y35_N18
\add_instance|prim_datapath|ram_memory|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\ = ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & \add_instance|prim_datapath|ram_addr[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\);

-- Location: FF_X72_Y35_N35
\add_instance|prim_datapath|ram_memory|ram_block[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][4]~q\);

-- Location: LABCELL_X75_Y36_N30
\add_instance|prim_datapath|ram_memory|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux11~2_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[30][4]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[26][4]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[18][4]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[22][4]~q\)))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[30][4]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[26][4]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[18][4]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[22][4]~q\))))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[2]~0_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[30][4]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[26][4]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[18][4]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[22][4]~q\))))) # 
-- (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((\add_instance|prim_datapath|ram_addr[2]~0_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[30][4]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[26][4]~q\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[18][4]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[22][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][4]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][4]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][4]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][4]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux11~2_combout\);

-- Location: LABCELL_X71_Y34_N45
\add_instance|prim_datapath|ram_memory|ram_block[20][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[20][4]~feeder_combout\ = \add_instance|prim_datapath|ram_din[4]~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_din[4]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[20][4]~feeder_combout\);

-- Location: LABCELL_X71_Y34_N30
\add_instance|prim_datapath|ram_memory|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\ = ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & !\add_instance|prim_datapath|ram_addr[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\);

-- Location: FF_X71_Y34_N47
\add_instance|prim_datapath|ram_memory|ram_block[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[20][4]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][4]~q\);

-- Location: LABCELL_X71_Y34_N33
\add_instance|prim_datapath|ram_memory|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\ = ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & \add_instance|prim_datapath|ram_addr[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\);

-- Location: FF_X71_Y34_N4
\add_instance|prim_datapath|ram_memory|ram_block[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][4]~q\);

-- Location: LABCELL_X71_Y36_N3
\add_instance|prim_datapath|ram_memory|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\ = ( \add_instance|prim_datapath|ram_addr[4]~4_combout\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_wr~0_combout\ & !\add_instance|prim_datapath|ram_addr[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\);

-- Location: FF_X71_Y36_N53
\add_instance|prim_datapath|ram_memory|ram_block[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][4]~q\);

-- Location: LABCELL_X73_Y35_N54
\add_instance|prim_datapath|ram_memory|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\ = ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & \add_instance|prim_datapath|ram_addr[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\);

-- Location: FF_X71_Y36_N17
\add_instance|prim_datapath|ram_memory|ram_block[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][4]~q\);

-- Location: LABCELL_X71_Y36_N15
\add_instance|prim_datapath|ram_memory|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux11~0_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[28][4]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[24][4]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][4]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[24][4]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[28][4]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[16][4]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[20][4]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][4]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[16][4]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[20][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][4]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][4]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][4]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][4]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux11~0_combout\);

-- Location: LABCELL_X70_Y35_N30
\add_instance|prim_datapath|ram_memory|ram_block[17][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[17][4]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[4]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[4]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[17][4]~feeder_combout\);

-- Location: LABCELL_X75_Y35_N0
\add_instance|prim_datapath|ram_memory|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\ = ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (\add_instance|prim_datapath|ram_wr~0_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & !\add_instance|prim_datapath|ram_addr[3]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\);

-- Location: FF_X70_Y35_N31
\add_instance|prim_datapath|ram_memory|ram_block[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[17][4]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][4]~q\);

-- Location: LABCELL_X73_Y35_N57
\add_instance|prim_datapath|ram_memory|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\ = ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & \add_instance|prim_datapath|ram_addr[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\);

-- Location: FF_X72_Y34_N10
\add_instance|prim_datapath|ram_memory|ram_block[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][4]~q\);

-- Location: LABCELL_X71_Y33_N39
\add_instance|prim_datapath|ram_memory|ram_block[29][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[29][4]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[4]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[4]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[29][4]~feeder_combout\);

-- Location: LABCELL_X75_Y33_N30
\add_instance|prim_datapath|ram_memory|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\ = ( \add_instance|prim_datapath|ram_addr[4]~4_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & \add_instance|prim_datapath|ram_addr[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\);

-- Location: FF_X71_Y33_N40
\add_instance|prim_datapath|ram_memory|ram_block[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[29][4]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][4]~q\);

-- Location: LABCELL_X73_Y35_N21
\add_instance|prim_datapath|ram_memory|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\ = ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_wr~0_combout\ & (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & !\add_instance|prim_datapath|ram_addr[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\);

-- Location: FF_X72_Y34_N4
\add_instance|prim_datapath|ram_memory|ram_block[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[4]~1_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][4]~q\);

-- Location: LABCELL_X75_Y36_N36
\add_instance|prim_datapath|ram_memory|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux11~1_combout\ = ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[29][4]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[25][4]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[21][4]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[17][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][4]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][4]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][4]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][4]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux11~1_combout\);

-- Location: LABCELL_X75_Y36_N18
\add_instance|prim_datapath|ram_memory|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux11~4_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux11~0_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux11~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux11~2_combout\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|Mux11~3_combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux11~0_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux11~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\)) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux11~2_combout\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux11~3_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux11~0_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux11~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[0]~2_combout\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux11~2_combout\))) # 
-- (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|Mux11~3_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux11~0_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux11~1_combout\ & ( 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux11~2_combout\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux11~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~3_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~2_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~0_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux11~4_combout\);

-- Location: LABCELL_X74_Y37_N3
\add_instance|prim_datapath|ram_memory|Mux11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux11~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux11~9_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux11~4_combout\ ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux11~9_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|Mux11~4_combout\ & ( ((\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & \add_instance|prim_datapath|ram_memory|Mux11~5_combout\)) # (\add_instance|prim_datapath|ram_addr[4]~4_combout\) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|Mux11~9_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux11~4_combout\ & ( !\add_instance|prim_datapath|ram_addr[4]~4_combout\ ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux11~9_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|Mux11~4_combout\ & ( (\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & \add_instance|prim_datapath|ram_memory|Mux11~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000111100001111000000001111010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~5_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~9_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux11~10_combout\);

-- Location: FF_X74_Y37_N17
\add_instance|prim_datapath|ins_register|dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_memory|Mux11~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(4));

-- Location: LABCELL_X74_Y35_N6
\add_instance|prim_datapath|lsm_hw|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|lsm_hw|Mux0~0_combout\ = ( !\add_instance|prim_datapath|lsm_hw|num\(1) & ( (!\add_instance|prim_datapath|lsm_hw|num\(2) & ((((\add_instance|prim_datapath|lsm_hw|Mux0~4_combout\))))) # (\add_instance|prim_datapath|lsm_hw|num\(2) 
-- & (((!\add_instance|prim_datapath|lsm_hw|Mux0~4_combout\ & ((\add_instance|prim_datapath|ins_register|dout\(4)))) # (\add_instance|prim_datapath|lsm_hw|Mux0~4_combout\ & (\add_instance|prim_datapath|ins_register|dout\(5)))))) ) ) # ( 
-- \add_instance|prim_datapath|lsm_hw|num\(1) & ( (!\add_instance|prim_datapath|lsm_hw|num\(2) & ((((\add_instance|prim_datapath|lsm_hw|Mux0~4_combout\))))) # (\add_instance|prim_datapath|lsm_hw|num\(2) & 
-- (((!\add_instance|prim_datapath|lsm_hw|Mux0~4_combout\ & (\add_instance|prim_datapath|ins_register|dout\(6))) # (\add_instance|prim_datapath|lsm_hw|Mux0~4_combout\ & ((\add_instance|prim_datapath|ins_register|dout\(7))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(2),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(5),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(6),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(7),
	datae => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(1),
	dataf => \add_instance|prim_datapath|lsm_hw|ALT_INV_Mux0~4_combout\,
	datag => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(4),
	combout => \add_instance|prim_datapath|lsm_hw|Mux0~0_combout\);

-- Location: LABCELL_X74_Y35_N33
\add_instance|prim_datapath|ram_wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_wr~0_combout\ = ( \add_instance|control_logic|CS.S9~q\ & ( (!\add_instance|control_logic|CS.S24~q\) # (\add_instance|prim_datapath|lsm_hw|Mux0~0_combout\) ) ) # ( !\add_instance|control_logic|CS.S9~q\ & ( 
-- (\add_instance|prim_datapath|lsm_hw|Mux0~0_combout\ & \add_instance|control_logic|CS.S24~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|lsm_hw|ALT_INV_Mux0~0_combout\,
	datad => \add_instance|control_logic|ALT_INV_CS.S24~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	combout => \add_instance|prim_datapath|ram_wr~0_combout\);

-- Location: LABCELL_X75_Y32_N24
\add_instance|prim_datapath|ram_memory|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\ = ( \add_instance|prim_datapath|ram_wr~0_combout\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & !\add_instance|prim_datapath|ram_addr[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_wr~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\);

-- Location: FF_X72_Y32_N37
\add_instance|prim_datapath|ram_memory|ram_block[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[10][2]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][2]~q\);

-- Location: FF_X72_Y32_N29
\add_instance|prim_datapath|ram_memory|ram_block[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][2]~q\);

-- Location: FF_X73_Y32_N23
\add_instance|prim_datapath|ram_memory|ram_block[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][2]~q\);

-- Location: FF_X73_Y32_N5
\add_instance|prim_datapath|ram_memory|ram_block[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][2]~q\);

-- Location: LABCELL_X73_Y32_N51
\add_instance|prim_datapath|ram_memory|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux13~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[11][2]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[9][2]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][2]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[9][2]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[11][2]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[8][2]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[10][2]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][2]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[8][2]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[10][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][2]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][2]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][2]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][2]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux13~5_combout\);

-- Location: LABCELL_X77_Y37_N54
\add_instance|prim_datapath|ram_memory|ram_block[23][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[23][2]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[2]~11_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[23][2]~feeder_combout\);

-- Location: FF_X77_Y37_N56
\add_instance|prim_datapath|ram_memory|ram_block[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[23][2]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][2]~q\);

-- Location: LABCELL_X73_Y33_N54
\add_instance|prim_datapath|ram_memory|ram_block[19][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[19][2]~feeder_combout\ = \add_instance|prim_datapath|ram_din[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[2]~11_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[19][2]~feeder_combout\);

-- Location: FF_X73_Y33_N55
\add_instance|prim_datapath|ram_memory|ram_block[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[19][2]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][2]~q\);

-- Location: LABCELL_X77_Y37_N24
\add_instance|prim_datapath|ram_memory|ram_block[27][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[27][2]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[2]~11_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[27][2]~feeder_combout\);

-- Location: FF_X77_Y37_N26
\add_instance|prim_datapath|ram_memory|ram_block[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[27][2]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][2]~q\);

-- Location: FF_X75_Y33_N38
\add_instance|prim_datapath|ram_memory|ram_block[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][2]~q\);

-- Location: LABCELL_X75_Y33_N36
\add_instance|prim_datapath|ram_memory|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux13~3_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[31][2]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[27][2]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][2]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[27][2]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[31][2]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[19][2]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[23][2]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][2]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[19][2]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[23][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][2]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][2]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][2]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][2]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux13~3_combout\);

-- Location: LABCELL_X70_Y34_N21
\add_instance|prim_datapath|ram_memory|ram_block[24][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[24][2]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[2]~11_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[24][2]~feeder_combout\);

-- Location: FF_X70_Y34_N22
\add_instance|prim_datapath|ram_memory|ram_block[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[24][2]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][2]~q\);

-- Location: LABCELL_X71_Y36_N57
\add_instance|prim_datapath|ram_memory|ram_block[16][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[16][2]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[2]~11_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[16][2]~feeder_combout\);

-- Location: FF_X71_Y36_N58
\add_instance|prim_datapath|ram_memory|ram_block[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[16][2]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][2]~q\);

-- Location: LABCELL_X70_Y34_N51
\add_instance|prim_datapath|ram_memory|ram_block[20][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[20][2]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[2]~11_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[20][2]~feeder_combout\);

-- Location: FF_X70_Y34_N53
\add_instance|prim_datapath|ram_memory|ram_block[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[20][2]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][2]~q\);

-- Location: FF_X72_Y33_N2
\add_instance|prim_datapath|ram_memory|ram_block[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][2]~q\);

-- Location: MLABCELL_X72_Y33_N0
\add_instance|prim_datapath|ram_memory|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux13~0_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[28][2]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[20][2]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][2]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[20][2]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[28][2]~q\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[16][2]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[24][2]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][2]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[16][2]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[24][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][2]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][2]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][2]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][2]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux13~0_combout\);

-- Location: FF_X74_Y33_N46
\add_instance|prim_datapath|ram_memory|ram_block[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][2]~q\);

-- Location: FF_X72_Y33_N58
\add_instance|prim_datapath|ram_memory|ram_block[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][2]~q\);

-- Location: FF_X74_Y33_N37
\add_instance|prim_datapath|ram_memory|ram_block[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][2]~q\);

-- Location: FF_X75_Y33_N2
\add_instance|prim_datapath|ram_memory|ram_block[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][2]~q\);

-- Location: LABCELL_X75_Y33_N0
\add_instance|prim_datapath|ram_memory|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux13~2_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[30][2]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[26][2]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[30][2]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[26][2]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[30][2]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[18][2]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[22][2]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[30][2]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[18][2]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[22][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][2]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][2]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][2]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][2]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux13~2_combout\);

-- Location: FF_X72_Y34_N22
\add_instance|prim_datapath|ram_memory|ram_block[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][2]~q\);

-- Location: FF_X72_Y34_N28
\add_instance|prim_datapath|ram_memory|ram_block[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][2]~q\);

-- Location: FF_X70_Y35_N59
\add_instance|prim_datapath|ram_memory|ram_block[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][2]~q\);

-- Location: FF_X75_Y33_N14
\add_instance|prim_datapath|ram_memory|ram_block[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][2]~q\);

-- Location: LABCELL_X75_Y33_N12
\add_instance|prim_datapath|ram_memory|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux13~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[29][2]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[25][2]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][2]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[25][2]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[29][2]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[17][2]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[21][2]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][2]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[17][2]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[21][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][2]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][2]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][2]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][2]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux13~1_combout\);

-- Location: LABCELL_X75_Y33_N54
\add_instance|prim_datapath|ram_memory|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux13~4_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux13~2_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux13~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((\add_instance|prim_datapath|ram_memory|Mux13~0_combout\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- ((\add_instance|prim_datapath|ram_memory|Mux13~3_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux13~2_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux13~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((\add_instance|prim_datapath|ram_memory|Mux13~0_combout\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux13~3_combout\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux13~2_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux13~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux13~0_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- ((\add_instance|prim_datapath|ram_memory|Mux13~3_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux13~2_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux13~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux13~0_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux13~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~3_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~2_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux13~4_combout\);

-- Location: MLABCELL_X72_Y37_N18
\add_instance|prim_datapath|ram_memory|ram_block[6][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[6][2]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[2]~11_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[6][2]~feeder_combout\);

-- Location: FF_X72_Y37_N19
\add_instance|prim_datapath|ram_memory|ram_block[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[6][2]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][2]~q\);

-- Location: FF_X73_Y37_N8
\add_instance|prim_datapath|ram_memory|ram_block[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][2]~q\);

-- Location: LABCELL_X73_Y36_N33
\add_instance|prim_datapath|ram_memory|ram_block[4][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[4][2]~feeder_combout\ = \add_instance|prim_datapath|ram_din[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|ALT_INV_ram_din[2]~11_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[4][2]~feeder_combout\);

-- Location: FF_X73_Y36_N34
\add_instance|prim_datapath|ram_memory|ram_block[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[4][2]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][2]~q\);

-- Location: FF_X73_Y37_N56
\add_instance|prim_datapath|ram_memory|ram_block[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][2]~q\);

-- Location: LABCELL_X73_Y37_N54
\add_instance|prim_datapath|ram_memory|Mux13~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux13~7_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[7][2]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[5][2]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][2]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[5][2]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[7][2]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[4][2]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[6][2]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][2]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[4][2]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[6][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][2]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][2]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][2]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][2]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux13~7_combout\);

-- Location: FF_X74_Y36_N52
\add_instance|prim_datapath|ram_memory|ram_block[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][2]~q\);

-- Location: LABCELL_X71_Y35_N45
\add_instance|prim_datapath|ram_memory|ram_block[12][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[12][2]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[2]~11_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[12][2]~feeder_combout\);

-- Location: FF_X71_Y35_N46
\add_instance|prim_datapath|ram_memory|ram_block[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[12][2]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][2]~q\);

-- Location: FF_X74_Y36_N38
\add_instance|prim_datapath|ram_memory|ram_block[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][2]~q\);

-- Location: FF_X74_Y36_N31
\add_instance|prim_datapath|ram_memory|ram_block[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][2]~q\);

-- Location: LABCELL_X73_Y37_N36
\add_instance|prim_datapath|ram_memory|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux13~6_combout\ = ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[15][2]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[14][2]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[13][2]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[12][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][2]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][2]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][2]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][2]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux13~6_combout\);

-- Location: LABCELL_X75_Y31_N36
\add_instance|prim_datapath|ram_memory|ram_block[2][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[2][2]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[2]~11_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[2][2]~feeder_combout\);

-- Location: FF_X75_Y31_N37
\add_instance|prim_datapath|ram_memory|ram_block[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[2][2]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][2]~q\);

-- Location: FF_X79_Y33_N7
\add_instance|prim_datapath|ram_memory|ram_block[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][2]~q\);

-- Location: FF_X73_Y31_N10
\add_instance|prim_datapath|ram_memory|ram_block[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[2]~11_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][2]~q\);

-- Location: LABCELL_X77_Y37_N21
\add_instance|prim_datapath|ram_memory|ram_block[3][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[3][2]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[2]~11_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[3][2]~feeder_combout\);

-- Location: FF_X77_Y37_N22
\add_instance|prim_datapath|ram_memory|ram_block[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[3][2]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][2]~q\);

-- Location: LABCELL_X73_Y37_N12
\add_instance|prim_datapath|ram_memory|Mux13~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux13~8_combout\ = ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[3][2]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[1][2]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[2][2]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][2]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][2]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][2]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][2]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux13~8_combout\);

-- Location: LABCELL_X73_Y37_N21
\add_instance|prim_datapath|ram_memory|Mux13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux13~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux13~6_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux13~8_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux13~7_combout\) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux13~6_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux13~8_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|Mux13~7_combout\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux13~6_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux13~8_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux13~7_combout\) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux13~6_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux13~8_combout\ & ( 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & \add_instance|prim_datapath|ram_memory|Mux13~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000110011001111000000111100001100001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~7_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~6_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux13~9_combout\);

-- Location: LABCELL_X74_Y35_N42
\add_instance|prim_datapath|ram_memory|Mux13~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux13~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux13~9_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\) # (\add_instance|prim_datapath|ram_memory|Mux13~4_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux13~9_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & (\add_instance|prim_datapath|ram_memory|Mux13~5_combout\))) # 
-- (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux13~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~5_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~4_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux13~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux13~10_combout\);

-- Location: FF_X74_Y35_N41
\add_instance|prim_datapath|ins_register|dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_memory|Mux13~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(2));

-- Location: LABCELL_X80_Y35_N6
\add_instance|prim_datapath|alu_b[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[2]~15_combout\ = ( \add_instance|control_logic|CS.S4~q\ & ( \add_instance|prim_datapath|temp2|dout\(2) ) ) # ( !\add_instance|control_logic|CS.S4~q\ & ( (!\add_instance|control_logic|CS.S13~q\ & 
-- (\add_instance|prim_datapath|ins_register|dout\(2) & (\add_instance|control_logic|CS.S7~q\))) # (\add_instance|control_logic|CS.S13~q\ & ((!\add_instance|control_logic|CS.S7~q\ & (\add_instance|prim_datapath|ins_register|dout\(2))) # 
-- (\add_instance|control_logic|CS.S7~q\ & ((\add_instance|prim_datapath|temp2|dout\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010111000100100001011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(2),
	datac => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datad => \add_instance|prim_datapath|temp2|ALT_INV_dout\(2),
	dataf => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	combout => \add_instance|prim_datapath|alu_b[2]~15_combout\);

-- Location: LABCELL_X81_Y37_N54
\add_instance|prim_datapath|alu_b[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[3]~17_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(3) & ( ((!\add_instance|control_logic|CS.S4~q\ & (!\add_instance|control_logic|CS.S13~q\ $ (!\add_instance|control_logic|CS.S7~q\)))) # 
-- (\add_instance|prim_datapath|temp2|dout\(3)) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(3) & ( (\add_instance|prim_datapath|temp2|dout\(3) & ((!\add_instance|control_logic|CS.S13~q\ $ (\add_instance|control_logic|CS.S7~q\)) # 
-- (\add_instance|control_logic|CS.S4~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100001111000010010000111101101111000011110110111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(3),
	datad => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(3),
	combout => \add_instance|prim_datapath|alu_b[3]~17_combout\);

-- Location: MLABCELL_X82_Y37_N36
\add_instance|prim_datapath|alu_b[3]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[3]~18_combout\ = ( \add_instance|control_logic|CS.S4~q\ & ( \add_instance|prim_datapath|alu_b[3]~17_combout\ ) ) # ( !\add_instance|control_logic|CS.S4~q\ & ( \add_instance|prim_datapath|alu_b[3]~17_combout\ & ( 
-- (\add_instance|control_logic|CS.S13~q\) # (\add_instance|control_logic|CS.S7~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111001111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datae => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[3]~17_combout\,
	combout => \add_instance|prim_datapath|alu_b[3]~18_combout\);

-- Location: LABCELL_X81_Y36_N18
\add_instance|prim_datapath|alu_ent|dest[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[4]~7_combout\ = ( \add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_b[3]~18_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(4) $ (((!\add_instance|prim_datapath|temp1|dout\(3) & 
-- (\add_instance|prim_datapath|alu_ent|carryL~12_combout\ & \add_instance|prim_datapath|alu_b[2]~15_combout\)) # (\add_instance|prim_datapath|temp1|dout\(3) & ((\add_instance|prim_datapath|alu_b[2]~15_combout\) # 
-- (\add_instance|prim_datapath|alu_ent|carryL~12_combout\))))) ) ) ) # ( \add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_b[3]~18_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(4) $ 
-- (((!\add_instance|prim_datapath|temp1|dout\(3) & ((!\add_instance|prim_datapath|alu_ent|carryL~12_combout\) # (!\add_instance|prim_datapath|alu_b[2]~15_combout\))) # (\add_instance|prim_datapath|temp1|dout\(3) & 
-- (!\add_instance|prim_datapath|alu_ent|carryL~12_combout\ & !\add_instance|prim_datapath|alu_b[2]~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111100111100000000000000000001110000110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(3),
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~12_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(4),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[2]~15_combout\,
	datae => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[3]~18_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[4]~7_combout\);

-- Location: MLABCELL_X82_Y37_N6
\add_instance|prim_datapath|alu_b[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[4]~21_combout\ = ( \add_instance|control_logic|CS.S4~q\ & ( \add_instance|control_logic|CS.S7~q\ & ( \add_instance|prim_datapath|temp2|dout\(4) ) ) ) # ( !\add_instance|control_logic|CS.S4~q\ & ( 
-- \add_instance|control_logic|CS.S7~q\ & ( (!\add_instance|control_logic|CS.S13~q\ & (\add_instance|prim_datapath|ins_register|dout\(4))) # (\add_instance|control_logic|CS.S13~q\ & ((\add_instance|prim_datapath|temp2|dout\(4)))) ) ) ) # ( 
-- \add_instance|control_logic|CS.S4~q\ & ( !\add_instance|control_logic|CS.S7~q\ & ( \add_instance|prim_datapath|temp2|dout\(4) ) ) ) # ( !\add_instance|control_logic|CS.S4~q\ & ( !\add_instance|control_logic|CS.S7~q\ & ( 
-- (!\add_instance|control_logic|CS.S13~q\ & ((\add_instance|prim_datapath|temp2|dout\(4)))) # (\add_instance|control_logic|CS.S13~q\ & (\add_instance|prim_datapath|ins_register|dout\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000001111111101010000010111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(4),
	datac => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datad => \add_instance|prim_datapath|temp2|ALT_INV_dout\(4),
	datae => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	combout => \add_instance|prim_datapath|alu_b[4]~21_combout\);

-- Location: LABCELL_X80_Y37_N6
\add_instance|prim_datapath|alu_b[2]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[2]~20_combout\ = ( \add_instance|control_logic|CS.S13~q\ & ( \add_instance|control_logic|CS.S7~q\ & ( \add_instance|prim_datapath|temp2|dout\(2) ) ) ) # ( !\add_instance|control_logic|CS.S13~q\ & ( 
-- \add_instance|control_logic|CS.S7~q\ & ( (!\add_instance|control_logic|CS.S4~q\ & ((\add_instance|prim_datapath|ins_register|dout\(2)))) # (\add_instance|control_logic|CS.S4~q\ & (\add_instance|prim_datapath|temp2|dout\(2))) ) ) ) # ( 
-- \add_instance|control_logic|CS.S13~q\ & ( !\add_instance|control_logic|CS.S7~q\ & ( (!\add_instance|control_logic|CS.S4~q\ & ((\add_instance|prim_datapath|ins_register|dout\(2)))) # (\add_instance|control_logic|CS.S4~q\ & 
-- (\add_instance|prim_datapath|temp2|dout\(2))) ) ) ) # ( !\add_instance|control_logic|CS.S13~q\ & ( !\add_instance|control_logic|CS.S7~q\ & ( \add_instance|prim_datapath|temp2|dout\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110011001100001111001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|temp2|ALT_INV_dout\(2),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(2),
	datad => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datae => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	combout => \add_instance|prim_datapath|alu_b[2]~20_combout\);

-- Location: LABCELL_X81_Y37_N57
\add_instance|prim_datapath|alu_b[1]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[1]~19_combout\ = ( \add_instance|prim_datapath|temp2|dout\(1) & ( ((!\add_instance|control_logic|CS.S13~q\ $ (\add_instance|control_logic|CS.S7~q\)) # (\add_instance|control_logic|CS.S4~q\)) # 
-- (\add_instance|prim_datapath|ins_register|dout\(1)) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(1) & ( (\add_instance|prim_datapath|ins_register|dout\(1) & (!\add_instance|control_logic|CS.S4~q\ & (!\add_instance|control_logic|CS.S13~q\ $ 
-- (!\add_instance|control_logic|CS.S7~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000000000001100000000010011111111111111001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	datad => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	dataf => \add_instance|prim_datapath|temp2|ALT_INV_dout\(1),
	combout => \add_instance|prim_datapath|alu_b[1]~19_combout\);

-- Location: LABCELL_X80_Y35_N51
\add_instance|prim_datapath|alu_b[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[0]~0_combout\ = ( \add_instance|control_logic|CS.S4~q\ & ( \add_instance|prim_datapath|temp2|dout\(0) ) ) # ( !\add_instance|control_logic|CS.S4~q\ & ( (!\add_instance|control_logic|CS.S7~q\ & 
-- ((!\add_instance|control_logic|CS.S13~q\ & (\add_instance|prim_datapath|temp2|dout\(0))) # (\add_instance|control_logic|CS.S13~q\ & ((\add_instance|prim_datapath|ins_register|dout\(0)))))) # (\add_instance|control_logic|CS.S7~q\ & 
-- ((!\add_instance|control_logic|CS.S13~q\ & ((\add_instance|prim_datapath|ins_register|dout\(0)))) # (\add_instance|control_logic|CS.S13~q\ & (\add_instance|prim_datapath|temp2|dout\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100011011001001110001101100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datab => \add_instance|prim_datapath|temp2|ALT_INV_dout\(0),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	datad => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	combout => \add_instance|prim_datapath|alu_b[0]~0_combout\);

-- Location: LABCELL_X81_Y37_N0
\add_instance|prim_datapath|alu_ent|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~1_sumout\ = SUM(( ((!\add_instance|control_logic|CS.S13~q\ & (!\add_instance|control_logic|CS.S4~q\ & !\add_instance|control_logic|CS.S7~q\))) # (\add_instance|prim_datapath|alu_b[0]~0_combout\) ) + ( 
-- \add_instance|prim_datapath|temp1|dout\(0) ) + ( !VCC ))
-- \add_instance|prim_datapath|alu_ent|Add0~2\ = CARRY(( ((!\add_instance|control_logic|CS.S13~q\ & (!\add_instance|control_logic|CS.S4~q\ & !\add_instance|control_logic|CS.S7~q\))) # (\add_instance|prim_datapath|alu_b[0]~0_combout\) ) + ( 
-- \add_instance|prim_datapath|temp1|dout\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[0]~0_combout\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(0),
	cin => GND,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~1_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~2\);

-- Location: LABCELL_X81_Y37_N3
\add_instance|prim_datapath|alu_ent|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~5_sumout\ = SUM(( (\add_instance|prim_datapath|alu_b[1]~19_combout\ & (((\add_instance|control_logic|CS.S7~q\) # (\add_instance|control_logic|CS.S4~q\)) # (\add_instance|control_logic|CS.S13~q\))) ) + ( 
-- \add_instance|prim_datapath|temp1|dout\(1) ) + ( \add_instance|prim_datapath|alu_ent|Add0~2\ ))
-- \add_instance|prim_datapath|alu_ent|Add0~6\ = CARRY(( (\add_instance|prim_datapath|alu_b[1]~19_combout\ & (((\add_instance|control_logic|CS.S7~q\) # (\add_instance|control_logic|CS.S4~q\)) # (\add_instance|control_logic|CS.S13~q\))) ) + ( 
-- \add_instance|prim_datapath|temp1|dout\(1) ) + ( \add_instance|prim_datapath|alu_ent|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[1]~19_combout\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(1),
	cin => \add_instance|prim_datapath|alu_ent|Add0~2\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~5_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~6\);

-- Location: LABCELL_X81_Y37_N6
\add_instance|prim_datapath|alu_ent|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~9_sumout\ = SUM(( (\add_instance|prim_datapath|alu_b[2]~20_combout\ & (((\add_instance|control_logic|CS.S13~q\) # (\add_instance|control_logic|CS.S4~q\)) # (\add_instance|control_logic|CS.S7~q\))) ) + ( 
-- \add_instance|prim_datapath|temp1|dout\(2) ) + ( \add_instance|prim_datapath|alu_ent|Add0~6\ ))
-- \add_instance|prim_datapath|alu_ent|Add0~10\ = CARRY(( (\add_instance|prim_datapath|alu_b[2]~20_combout\ & (((\add_instance|control_logic|CS.S13~q\) # (\add_instance|control_logic|CS.S4~q\)) # (\add_instance|control_logic|CS.S7~q\))) ) + ( 
-- \add_instance|prim_datapath|temp1|dout\(2) ) + ( \add_instance|prim_datapath|alu_ent|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[2]~20_combout\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(2),
	cin => \add_instance|prim_datapath|alu_ent|Add0~6\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~9_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~10\);

-- Location: LABCELL_X81_Y37_N9
\add_instance|prim_datapath|alu_ent|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~13_sumout\ = SUM(( (\add_instance|prim_datapath|alu_b[3]~17_combout\ & (((\add_instance|control_logic|CS.S13~q\) # (\add_instance|control_logic|CS.S4~q\)) # (\add_instance|control_logic|CS.S7~q\))) ) + ( 
-- \add_instance|prim_datapath|temp1|dout\(3) ) + ( \add_instance|prim_datapath|alu_ent|Add0~10\ ))
-- \add_instance|prim_datapath|alu_ent|Add0~14\ = CARRY(( (\add_instance|prim_datapath|alu_b[3]~17_combout\ & (((\add_instance|control_logic|CS.S13~q\) # (\add_instance|control_logic|CS.S4~q\)) # (\add_instance|control_logic|CS.S7~q\))) ) + ( 
-- \add_instance|prim_datapath|temp1|dout\(3) ) + ( \add_instance|prim_datapath|alu_ent|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[3]~17_combout\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(3),
	cin => \add_instance|prim_datapath|alu_ent|Add0~10\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~13_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~14\);

-- Location: LABCELL_X81_Y37_N12
\add_instance|prim_datapath|alu_ent|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~17_sumout\ = SUM(( (\add_instance|prim_datapath|alu_b[4]~21_combout\ & (((\add_instance|control_logic|CS.S13~q\) # (\add_instance|control_logic|CS.S4~q\)) # (\add_instance|control_logic|CS.S7~q\))) ) + ( 
-- \add_instance|prim_datapath|temp1|dout\(4) ) + ( \add_instance|prim_datapath|alu_ent|Add0~14\ ))
-- \add_instance|prim_datapath|alu_ent|Add0~18\ = CARRY(( (\add_instance|prim_datapath|alu_b[4]~21_combout\ & (((\add_instance|control_logic|CS.S13~q\) # (\add_instance|control_logic|CS.S4~q\)) # (\add_instance|control_logic|CS.S7~q\))) ) + ( 
-- \add_instance|prim_datapath|temp1|dout\(4) ) + ( \add_instance|prim_datapath|alu_ent|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[4]~21_combout\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(4),
	cin => \add_instance|prim_datapath|alu_ent|Add0~14\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~17_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~18\);

-- Location: LABCELL_X81_Y36_N24
\add_instance|prim_datapath|alu_ent|dest[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[4]~8_combout\ = ( \add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~17_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (((!\add_instance|prim_datapath|alu_b[4]~14_combout\) # (!\add_instance|prim_datapath|temp1|dout\(4))))) # (\add_instance|control_logic|Selector0~2_combout\ & (\add_instance|prim_datapath|alu_ent|dest[4]~7_combout\)) ) ) ) # ( 
-- !\add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~17_sumout\ & ( ((!\add_instance|prim_datapath|alu_b[4]~14_combout\) # (!\add_instance|prim_datapath|temp1|dout\(4))) # 
-- (\add_instance|control_logic|Selector0~2_combout\) ) ) ) # ( \add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~17_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (((!\add_instance|prim_datapath|alu_b[4]~14_combout\) # (!\add_instance|prim_datapath|temp1|dout\(4))))) # (\add_instance|control_logic|Selector0~2_combout\ & (\add_instance|prim_datapath|alu_ent|dest[4]~7_combout\)) ) ) ) # ( 
-- !\add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~17_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|alu_b[4]~14_combout\) # 
-- (!\add_instance|prim_datapath|temp1|dout\(4))))) # (\add_instance|control_logic|Selector0~2_combout\ & (\add_instance|prim_datapath|alu_ent|dest[4]~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111010001110111011101000111111111111100111101110111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[4]~7_combout\,
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[4]~14_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(4),
	datae => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~17_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[4]~8_combout\);

-- Location: LABCELL_X81_Y36_N12
\add_instance|prim_datapath|alu_ent|dest[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(4) = ( \add_instance|prim_datapath|alu_ent|dest[4]~8_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest\(4)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest[4]~8_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(4),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[4]~8_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest\(4));

-- Location: LABCELL_X74_Y34_N54
\add_instance|control_logic|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|WideOr2~0_combout\ = ( !\add_instance|control_logic|CS.S7~q\ & ( !\add_instance|control_logic|CS.S1~q\ & ( (!\add_instance|control_logic|CS.S4~q\ & (!\add_instance|control_logic|CS.S13~q\ & 
-- (!\add_instance|control_logic|CS.S25~q\ & !\add_instance|control_logic|CS.S22~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S25~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	datae => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S1~q\,
	combout => \add_instance|control_logic|WideOr2~0_combout\);

-- Location: LABCELL_X74_Y34_N48
\add_instance|control_logic|WideOr5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|WideOr5~combout\ = ( \add_instance|control_logic|WideOr2~0_combout\ & ( (\add_instance|control_logic|CS.SL3~q\) # (\add_instance|control_logic|CS.S20~q\) ) ) # ( !\add_instance|control_logic|WideOr2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_CS.S20~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.SL3~q\,
	dataf => \add_instance|control_logic|ALT_INV_WideOr2~0_combout\,
	combout => \add_instance|control_logic|WideOr5~combout\);

-- Location: FF_X81_Y36_N14
\add_instance|prim_datapath|temp3|dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(4),
	asdata => \add_instance|prim_datapath|reg_file|Mux11~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(4));

-- Location: LABCELL_X74_Y37_N30
\add_instance|prim_datapath|t4_din[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[4]~4_combout\ = ( \add_instance|prim_datapath|reg_file|Mux27~2_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux11~10_combout\ & ( ((\add_instance|control_logic|CS.S23~q\) # 
-- (\add_instance|prim_datapath|temp3|dout\(4))) # (\add_instance|control_logic|CS.S21~q\) ) ) ) # ( !\add_instance|prim_datapath|reg_file|Mux27~2_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux11~10_combout\ & ( 
-- (!\add_instance|control_logic|CS.S23~q\ & ((\add_instance|prim_datapath|temp3|dout\(4)) # (\add_instance|control_logic|CS.S21~q\))) ) ) ) # ( \add_instance|prim_datapath|reg_file|Mux27~2_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|Mux11~10_combout\ & ( ((!\add_instance|control_logic|CS.S21~q\ & \add_instance|prim_datapath|temp3|dout\(4))) # (\add_instance|control_logic|CS.S23~q\) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux27~2_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux11~10_combout\ & ( (!\add_instance|control_logic|CS.S21~q\ & (\add_instance|prim_datapath|temp3|dout\(4) & !\add_instance|control_logic|CS.S23~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001011110010111101110000011100000111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datab => \add_instance|prim_datapath|temp3|ALT_INV_dout\(4),
	datac => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Mux27~2_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux11~10_combout\,
	combout => \add_instance|prim_datapath|t4_din[4]~4_combout\);

-- Location: FF_X74_Y37_N32
\add_instance|prim_datapath|temp4|dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[4]~4_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(4));

-- Location: MLABCELL_X78_Y34_N42
\add_instance|prim_datapath|rf_din[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[4]~6_combout\ = ( \add_instance|prim_datapath|temp4|dout\(4) & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & (!\add_instance|prim_datapath|rf_din[6]~1_combout\ & ((\add_instance|prim_datapath|temp2|dout\(4))))) 
-- # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (((\add_instance|prim_datapath|temp3|dout\(4))) # (\add_instance|prim_datapath|rf_din[6]~1_combout\))) ) ) # ( !\add_instance|prim_datapath|temp4|dout\(4) & ( 
-- (!\add_instance|prim_datapath|rf_din[6]~1_combout\ & ((!\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|temp2|dout\(4)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- (\add_instance|prim_datapath|temp3|dout\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000010101100111010001010110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(4),
	datad => \add_instance|prim_datapath|temp2|ALT_INV_dout\(4),
	dataf => \add_instance|prim_datapath|temp4|ALT_INV_dout\(4),
	combout => \add_instance|prim_datapath|rf_din[4]~6_combout\);

-- Location: MLABCELL_X78_Y36_N3
\add_instance|prim_datapath|reg_file|registers[6][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][4]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[6][4]~combout\ & ( \add_instance|prim_datapath|rf_din[4]~6_combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[6][4]~combout\ & ( \add_instance|prim_datapath|rf_din[4]~6_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|Decoder0~13_combout\) ) ) ) # ( 
-- \add_instance|prim_datapath|reg_file|registers[6][4]~combout\ & ( !\add_instance|prim_datapath|rf_din[4]~6_combout\ & ( (!\input_vector[1]~input_o\ & !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][4]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[4]~6_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][4]~combout\);

-- Location: LABCELL_X79_Y36_N30
\add_instance|prim_datapath|reg_file|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux27~0_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][4]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[6][4]~combout\ ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][4]~combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][4]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][4]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][4]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][4]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][4]~combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux27~0_combout\);

-- Location: LABCELL_X79_Y36_N18
\add_instance|prim_datapath|reg_file|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux27~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[3][4]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & 
-- (\add_instance|prim_datapath|reg_file|registers[0][4]~combout\))) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (((\add_instance|prim_datapath|reg_file|registers[1][4]~combout\)) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\))) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[3][4]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[0][4]~combout\)) # 
-- (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[1][4]~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000011001010111010001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][4]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][4]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][4]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux27~1_combout\);

-- Location: LABCELL_X79_Y36_N51
\add_instance|prim_datapath|reg_file|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux27~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux27~1_combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\) # (\add_instance|prim_datapath|reg_file|Mux27~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux27~1_combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (\add_instance|prim_datapath|reg_file|Mux30~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[2][4]~combout\)))) # 
-- (\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (((\add_instance|prim_datapath|reg_file|Mux27~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux27~0_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][4]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux27~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux27~2_combout\);

-- Location: FF_X79_Y36_N44
\add_instance|prim_datapath|temp2|dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|reg_file|Mux27~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(4));

-- Location: LABCELL_X80_Y35_N27
\add_instance|prim_datapath|alu_b[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[4]~14_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(4) & ( (!\add_instance|control_logic|CS.S4~q\ & ((!\add_instance|control_logic|CS.S7~q\ & ((\add_instance|control_logic|CS.S13~q\))) # 
-- (\add_instance|control_logic|CS.S7~q\ & ((!\add_instance|control_logic|CS.S13~q\) # (\add_instance|prim_datapath|temp2|dout\(4)))))) # (\add_instance|control_logic|CS.S4~q\ & (((\add_instance|prim_datapath|temp2|dout\(4))))) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(4) & ( (\add_instance|prim_datapath|temp2|dout\(4) & (((\add_instance|control_logic|CS.S7~q\ & \add_instance|control_logic|CS.S13~q\)) # (\add_instance|control_logic|CS.S4~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000111000000110000011101000111100011110100011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(4),
	datad => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(4),
	combout => \add_instance|prim_datapath|alu_b[4]~14_combout\);

-- Location: LABCELL_X80_Y35_N3
\add_instance|prim_datapath|alu_ent|carryL~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~4_combout\ = ( \add_instance|control_logic|CS.S7~q\ & ( !\add_instance|prim_datapath|temp1|dout\(4) & ( (!\add_instance|control_logic|CS.S13~q\ & ((!\add_instance|control_logic|CS.S4~q\ & 
-- ((!\add_instance|prim_datapath|ins_register|dout\(3)))) # (\add_instance|control_logic|CS.S4~q\ & (!\add_instance|prim_datapath|temp2|dout\(3))))) # (\add_instance|control_logic|CS.S13~q\ & (!\add_instance|prim_datapath|temp2|dout\(3))) ) ) ) # ( 
-- !\add_instance|control_logic|CS.S7~q\ & ( !\add_instance|prim_datapath|temp1|dout\(4) & ( (!\add_instance|control_logic|CS.S4~q\ & ((!\add_instance|control_logic|CS.S13~q\) # ((!\add_instance|prim_datapath|ins_register|dout\(3))))) # 
-- (\add_instance|control_logic|CS.S4~q\ & (((!\add_instance|prim_datapath|temp2|dout\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001100111001001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datab => \add_instance|prim_datapath|temp2|ALT_INV_dout\(3),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(3),
	datad => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datae => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(4),
	combout => \add_instance|prim_datapath|alu_ent|carryL~4_combout\);

-- Location: MLABCELL_X82_Y35_N18
\add_instance|prim_datapath|alu_ent|carryL~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~5_combout\ = ( \add_instance|prim_datapath|alu_ent|carryL~3_combout\ & ( !\add_instance|prim_datapath|alu_ent|carryL~4_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(3) & 
-- (\add_instance|prim_datapath|alu_b[2]~15_combout\ & ((\add_instance|prim_datapath|temp1|dout\(2)) # (\add_instance|prim_datapath|alu_b[1]~16_combout\)))) # (\add_instance|prim_datapath|temp1|dout\(3) & (((\add_instance|prim_datapath|alu_b[2]~15_combout\) 
-- # (\add_instance|prim_datapath|temp1|dout\(2))) # (\add_instance|prim_datapath|alu_b[1]~16_combout\))) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|carryL~3_combout\ & ( !\add_instance|prim_datapath|alu_ent|carryL~4_combout\ & ( 
-- (!\add_instance|prim_datapath|temp1|dout\(3) & (\add_instance|prim_datapath|alu_b[1]~16_combout\ & (\add_instance|prim_datapath|temp1|dout\(2) & \add_instance|prim_datapath|alu_b[2]~15_combout\))) # (\add_instance|prim_datapath|temp1|dout\(3) & 
-- (((\add_instance|prim_datapath|alu_b[1]~16_combout\ & \add_instance|prim_datapath|temp1|dout\(2))) # (\add_instance|prim_datapath|alu_b[2]~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110111000100110111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[1]~16_combout\,
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(3),
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(2),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[2]~15_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~3_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~4_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carryL~5_combout\);

-- Location: LABCELL_X80_Y35_N39
\add_instance|prim_datapath|alu_ent|carryL~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~2_combout\ = ( \add_instance|control_logic|CS.S7~q\ & ( \add_instance|prim_datapath|temp1|dout\(4) & ( (!\add_instance|control_logic|CS.S13~q\ & ((!\add_instance|control_logic|CS.S4~q\ & 
-- ((\add_instance|prim_datapath|ins_register|dout\(3)))) # (\add_instance|control_logic|CS.S4~q\ & (\add_instance|prim_datapath|temp2|dout\(3))))) # (\add_instance|control_logic|CS.S13~q\ & (\add_instance|prim_datapath|temp2|dout\(3))) ) ) ) # ( 
-- !\add_instance|control_logic|CS.S7~q\ & ( \add_instance|prim_datapath|temp1|dout\(4) & ( (!\add_instance|control_logic|CS.S4~q\ & (\add_instance|control_logic|CS.S13~q\ & ((\add_instance|prim_datapath|ins_register|dout\(3))))) # 
-- (\add_instance|control_logic|CS.S4~q\ & (((\add_instance|prim_datapath|temp2|dout\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101001100110001101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datab => \add_instance|prim_datapath|temp2|ALT_INV_dout\(3),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(3),
	datad => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datae => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(4),
	combout => \add_instance|prim_datapath|alu_ent|carryL~2_combout\);

-- Location: LABCELL_X83_Y33_N33
\add_instance|prim_datapath|alu_ent|carryL~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~13_combout\ = ( !\add_instance|prim_datapath|alu_ent|carryL~2_combout\ & ( !\add_instance|prim_datapath|alu_ent|carryL~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~5_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~2_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carryL~13_combout\);

-- Location: LABCELL_X83_Y33_N54
\add_instance|prim_datapath|alu_ent|adl_temp[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|adl_temp\(6) = ( \add_instance|prim_datapath|alu_ent|carryL~13_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(6) $ (!\add_instance|prim_datapath|alu_b[5]~13_combout\ $ 
-- (((\add_instance|prim_datapath|temp1|dout\(5) & \add_instance|prim_datapath|alu_b[4]~14_combout\)))) ) ) # ( !\add_instance|prim_datapath|alu_ent|carryL~13_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(6) $ 
-- (!\add_instance|prim_datapath|alu_b[5]~13_combout\ $ (((\add_instance|prim_datapath|alu_b[4]~14_combout\) # (\add_instance|prim_datapath|temp1|dout\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011011010011100001100111100011010010011110001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(5),
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(6),
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[5]~13_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[4]~14_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~13_combout\,
	combout => \add_instance|prim_datapath|alu_ent|adl_temp\(6));

-- Location: LABCELL_X81_Y37_N48
\add_instance|prim_datapath|alu_b[5]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[5]~22_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(5) & ( ((!\add_instance|control_logic|CS.S4~q\ & (!\add_instance|control_logic|CS.S13~q\ $ (!\add_instance|control_logic|CS.S7~q\)))) # 
-- (\add_instance|prim_datapath|temp2|dout\(5)) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(5) & ( (\add_instance|prim_datapath|temp2|dout\(5) & ((!\add_instance|control_logic|CS.S13~q\ $ (\add_instance|control_logic|CS.S7~q\)) # 
-- (\add_instance|control_logic|CS.S4~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110111000000001011011101001000111111110100100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datad => \add_instance|prim_datapath|temp2|ALT_INV_dout\(5),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(5),
	combout => \add_instance|prim_datapath|alu_b[5]~22_combout\);

-- Location: LABCELL_X81_Y37_N15
\add_instance|prim_datapath|alu_ent|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~21_sumout\ = SUM(( \add_instance|prim_datapath|temp1|dout\(5) ) + ( (\add_instance|prim_datapath|alu_b[5]~22_combout\ & (((\add_instance|control_logic|CS.S13~q\) # (\add_instance|control_logic|CS.S4~q\)) # 
-- (\add_instance|control_logic|CS.S7~q\))) ) + ( \add_instance|prim_datapath|alu_ent|Add0~18\ ))
-- \add_instance|prim_datapath|alu_ent|Add0~22\ = CARRY(( \add_instance|prim_datapath|temp1|dout\(5) ) + ( (\add_instance|prim_datapath|alu_b[5]~22_combout\ & (((\add_instance|control_logic|CS.S13~q\) # (\add_instance|control_logic|CS.S4~q\)) # 
-- (\add_instance|control_logic|CS.S7~q\))) ) + ( \add_instance|prim_datapath|alu_ent|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(5),
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[5]~22_combout\,
	cin => \add_instance|prim_datapath|alu_ent|Add0~18\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~21_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~22\);

-- Location: LABCELL_X81_Y37_N18
\add_instance|prim_datapath|alu_ent|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~25_sumout\ = SUM(( \add_instance|prim_datapath|alu_b[6]~12_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(6) ) + ( \add_instance|prim_datapath|alu_ent|Add0~22\ ))
-- \add_instance|prim_datapath|alu_ent|Add0~26\ = CARRY(( \add_instance|prim_datapath|alu_b[6]~12_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(6) ) + ( \add_instance|prim_datapath|alu_ent|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(6),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[6]~12_combout\,
	cin => \add_instance|prim_datapath|alu_ent|Add0~22\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~25_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~26\);

-- Location: LABCELL_X83_Y33_N0
\add_instance|prim_datapath|alu_ent|dest[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[6]~11_combout\ = ( \add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~25_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (((!\add_instance|prim_datapath|alu_b[6]~12_combout\) # (!\add_instance|prim_datapath|temp1|dout\(6))))) # (\add_instance|control_logic|Selector0~2_combout\ & (\add_instance|prim_datapath|alu_ent|adl_temp\(6))) ) ) ) # ( 
-- !\add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~25_sumout\ & ( ((!\add_instance|prim_datapath|alu_b[6]~12_combout\) # (!\add_instance|prim_datapath|temp1|dout\(6))) # 
-- (\add_instance|control_logic|Selector0~2_combout\) ) ) ) # ( \add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~25_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (((!\add_instance|prim_datapath|alu_b[6]~12_combout\) # (!\add_instance|prim_datapath|temp1|dout\(6))))) # (\add_instance|control_logic|Selector0~2_combout\ & (\add_instance|prim_datapath|alu_ent|adl_temp\(6))) ) ) ) # ( 
-- !\add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~25_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|alu_b[6]~12_combout\) # 
-- (!\add_instance|prim_datapath|temp1|dout\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110111011101000111111111111100111101110111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp\(6),
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[6]~12_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(6),
	datae => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~25_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[6]~11_combout\);

-- Location: LABCELL_X83_Y33_N48
\add_instance|prim_datapath|alu_ent|dest[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(6) = ( \add_instance|prim_datapath|alu_ent|dest[6]~11_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest\(6)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest[6]~11_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(6),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[6]~11_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest\(6));

-- Location: FF_X83_Y33_N50
\add_instance|prim_datapath|temp3|dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(6),
	asdata => \add_instance|prim_datapath|reg_file|Mux9~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(6));

-- Location: LABCELL_X77_Y35_N12
\add_instance|prim_datapath|t4_din[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[6]~6_combout\ = ( \add_instance|prim_datapath|temp3|dout\(6) & ( (!\add_instance|control_logic|CS.S23~q\ & ((!\add_instance|control_logic|CS.S21~q\) # ((\add_instance|prim_datapath|ram_memory|Mux9~10_combout\)))) # 
-- (\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|reg_file|Mux25~2_combout\)))) ) ) # ( !\add_instance|prim_datapath|temp3|dout\(6) & ( (!\add_instance|control_logic|CS.S23~q\ & (\add_instance|control_logic|CS.S21~q\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux9~10_combout\)))) # (\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|reg_file|Mux25~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110011000001010011001110101111001100111010111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Mux25~2_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~10_combout\,
	datad => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	dataf => \add_instance|prim_datapath|temp3|ALT_INV_dout\(6),
	combout => \add_instance|prim_datapath|t4_din[6]~6_combout\);

-- Location: FF_X77_Y35_N14
\add_instance|prim_datapath|temp4|dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[6]~6_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(6));

-- Location: LABCELL_X77_Y35_N42
\add_instance|prim_datapath|rf_din[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[6]~8_combout\ = ( \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( \add_instance|prim_datapath|temp4|dout\(6) & ( \add_instance|prim_datapath|rf_din[6]~0_combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( \add_instance|prim_datapath|temp4|dout\(6) & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|temp2|dout\(6)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- (\add_instance|prim_datapath|temp3|dout\(6))) ) ) ) # ( !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( !\add_instance|prim_datapath|temp4|dout\(6) & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- ((\add_instance|prim_datapath|temp2|dout\(6)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (\add_instance|prim_datapath|temp3|dout\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000000000000011011000110110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	datab => \add_instance|prim_datapath|temp3|ALT_INV_dout\(6),
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(6),
	datae => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	dataf => \add_instance|prim_datapath|temp4|ALT_INV_dout\(6),
	combout => \add_instance|prim_datapath|rf_din[6]~8_combout\);

-- Location: LABCELL_X77_Y35_N21
\add_instance|prim_datapath|reg_file|registers[2][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][6]~combout\ = ( \add_instance|prim_datapath|rf_din[6]~8_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~6_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[2][6]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[6]~8_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[2][6]~combout\ & (!\input_vector[1]~input_o\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][6]~combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][6]~combout\);

-- Location: MLABCELL_X78_Y33_N21
\add_instance|prim_datapath|reg_file|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux25~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[3][6]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & 
-- (\add_instance|prim_datapath|reg_file|registers[0][6]~combout\)) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[1][6]~combout\))))) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & 
-- (\add_instance|prim_datapath|rf_add2[0]~0_combout\)) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[3][6]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & 
-- (\add_instance|prim_datapath|reg_file|registers[0][6]~combout\)) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[1][6]~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101000011001001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][6]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][6]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][6]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux25~1_combout\);

-- Location: LABCELL_X77_Y35_N54
\add_instance|prim_datapath|reg_file|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux25~0_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][6]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[6][6]~combout\ ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][6]~combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][6]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][6]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][6]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][6]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][6]~combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux25~0_combout\);

-- Location: LABCELL_X77_Y35_N18
\add_instance|prim_datapath|reg_file|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux25~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux25~0_combout\ & ( (((\add_instance|prim_datapath|reg_file|registers[2][6]~combout\ & \add_instance|prim_datapath|reg_file|Mux30~0_combout\)) # 
-- (\add_instance|prim_datapath|reg_file|Mux25~1_combout\)) # (\add_instance|prim_datapath|rf_add2[2]~2_combout\) ) ) # ( !\add_instance|prim_datapath|reg_file|Mux25~0_combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & 
-- (((\add_instance|prim_datapath|reg_file|registers[2][6]~combout\ & \add_instance|prim_datapath|reg_file|Mux30~0_combout\)) # (\add_instance|prim_datapath|reg_file|Mux25~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010101010000000101010101001010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][6]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux25~1_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux25~0_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux25~2_combout\);

-- Location: FF_X78_Y35_N41
\add_instance|prim_datapath|temp2|dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|reg_file|Mux25~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(6));

-- Location: MLABCELL_X78_Y35_N18
\add_instance|prim_datapath|alu_b[6]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[6]~12_combout\ = ( \add_instance|control_logic|CS.S7~q\ & ( \add_instance|control_logic|CS.S13~q\ & ( (!\add_instance|control_logic|CS.S4~q\ & (\add_instance|prim_datapath|ins_register|dout\(5))) # 
-- (\add_instance|control_logic|CS.S4~q\ & ((\add_instance|prim_datapath|temp2|dout\(6)))) ) ) ) # ( !\add_instance|control_logic|CS.S7~q\ & ( \add_instance|control_logic|CS.S13~q\ & ( (!\add_instance|control_logic|CS.S4~q\ & 
-- (\add_instance|prim_datapath|ins_register|dout\(6))) # (\add_instance|control_logic|CS.S4~q\ & ((\add_instance|prim_datapath|temp2|dout\(6)))) ) ) ) # ( \add_instance|control_logic|CS.S7~q\ & ( !\add_instance|control_logic|CS.S13~q\ & ( 
-- (!\add_instance|control_logic|CS.S4~q\ & (\add_instance|prim_datapath|ins_register|dout\(5))) # (\add_instance|control_logic|CS.S4~q\ & ((\add_instance|prim_datapath|temp2|dout\(6)))) ) ) ) # ( !\add_instance|control_logic|CS.S7~q\ & ( 
-- !\add_instance|control_logic|CS.S13~q\ & ( (\add_instance|control_logic|CS.S4~q\ & \add_instance|prim_datapath|temp2|dout\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100000011111101010000010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(6),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(5),
	datac => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datad => \add_instance|prim_datapath|temp2|ALT_INV_dout\(6),
	datae => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	combout => \add_instance|prim_datapath|alu_b[6]~12_combout\);

-- Location: LABCELL_X77_Y34_N39
\add_instance|prim_datapath|reg_file|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux7~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[7][8]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[6][8]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[5][8]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][8]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][8]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][8]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][8]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][8]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux7~0_combout\);

-- Location: MLABCELL_X78_Y33_N36
\add_instance|prim_datapath|reg_file|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux7~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[1][8]~combout\ & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & 
-- ((\add_instance|prim_datapath|reg_file|registers[2][8]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(9) & (\add_instance|prim_datapath|reg_file|registers[3][8]~combout\)) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[1][8]~combout\ & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & ((\add_instance|prim_datapath|reg_file|registers[2][8]~combout\))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(9) & (\add_instance|prim_datapath|reg_file|registers[3][8]~combout\)) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[1][8]~combout\ & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- (\add_instance|prim_datapath|reg_file|registers[0][8]~combout\) # (\add_instance|prim_datapath|ins_register|dout\(9)) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[1][8]~combout\ & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- (!\add_instance|prim_datapath|ins_register|dout\(9) & \add_instance|prim_datapath|reg_file|registers[0][8]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][8]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][8]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][8]~combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][8]~combout\,
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux7~1_combout\);

-- Location: LABCELL_X77_Y34_N57
\add_instance|prim_datapath|reg_file|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux7~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux7~1_combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(11)) # (\add_instance|prim_datapath|reg_file|Mux7~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux7~1_combout\ & ( (\add_instance|prim_datapath|reg_file|Mux7~0_combout\ & \add_instance|prim_datapath|ins_register|dout\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux7~0_combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux7~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux7~2_combout\);

-- Location: LABCELL_X77_Y34_N33
\add_instance|prim_datapath|t1_din[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[8]~8_combout\ = ( \add_instance|prim_datapath|reg_file|registers[7][8]~combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\ & (((!\add_instance|prim_datapath|Equal10~0_combout\)) # 
-- (\add_instance|prim_datapath|temp3|dout\(8)))) # (\add_instance|prim_datapath|Equal11~0_combout\ & (((\add_instance|prim_datapath|reg_file|Mux7~2_combout\)))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[7][8]~combout\ & ( 
-- (!\add_instance|prim_datapath|Equal11~0_combout\ & (\add_instance|prim_datapath|temp3|dout\(8) & ((\add_instance|prim_datapath|Equal10~0_combout\)))) # (\add_instance|prim_datapath|Equal11~0_combout\ & 
-- (((\add_instance|prim_datapath|reg_file|Mux7~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011000000110101001111110011010100111111001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp3|ALT_INV_dout\(8),
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Mux7~2_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][8]~combout\,
	combout => \add_instance|prim_datapath|t1_din[8]~8_combout\);

-- Location: FF_X77_Y34_N35
\add_instance|prim_datapath|temp1|dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[8]~8_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(8));

-- Location: MLABCELL_X82_Y35_N36
\add_instance|prim_datapath|alu_ent|carryL~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~7_combout\ = ( !\add_instance|prim_datapath|temp1|dout\(9) & ( !\add_instance|prim_datapath|alu_b[8]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[8]~10_combout\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(9),
	combout => \add_instance|prim_datapath|alu_ent|carryL~7_combout\);

-- Location: MLABCELL_X82_Y35_N6
\add_instance|prim_datapath|alu_ent|carryL~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~6_combout\ = ( \add_instance|prim_datapath|alu_b[4]~14_combout\ & ( \add_instance|prim_datapath|alu_ent|carryL~5_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(6) & 
-- !\add_instance|prim_datapath|alu_b[5]~13_combout\) ) ) ) # ( !\add_instance|prim_datapath|alu_b[4]~14_combout\ & ( \add_instance|prim_datapath|alu_ent|carryL~5_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(5) & 
-- ((!\add_instance|prim_datapath|temp1|dout\(6)) # (!\add_instance|prim_datapath|alu_b[5]~13_combout\))) # (\add_instance|prim_datapath|temp1|dout\(5) & (!\add_instance|prim_datapath|temp1|dout\(6) & !\add_instance|prim_datapath|alu_b[5]~13_combout\)) ) ) ) 
-- # ( \add_instance|prim_datapath|alu_b[4]~14_combout\ & ( !\add_instance|prim_datapath|alu_ent|carryL~5_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(6) & ((!\add_instance|prim_datapath|alu_b[5]~13_combout\) # 
-- ((!\add_instance|prim_datapath|temp1|dout\(5) & !\add_instance|prim_datapath|alu_ent|carryL~2_combout\)))) # (\add_instance|prim_datapath|temp1|dout\(6) & (!\add_instance|prim_datapath|temp1|dout\(5) & 
-- (!\add_instance|prim_datapath|alu_ent|carryL~2_combout\ & !\add_instance|prim_datapath|alu_b[5]~13_combout\))) ) ) ) # ( !\add_instance|prim_datapath|alu_b[4]~14_combout\ & ( !\add_instance|prim_datapath|alu_ent|carryL~5_combout\ & ( 
-- (!\add_instance|prim_datapath|temp1|dout\(6) & ((!\add_instance|prim_datapath|temp1|dout\(5)) # ((!\add_instance|prim_datapath|alu_ent|carryL~2_combout\) # (!\add_instance|prim_datapath|alu_b[5]~13_combout\)))) # 
-- (\add_instance|prim_datapath|temp1|dout\(6) & (!\add_instance|prim_datapath|alu_b[5]~13_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(5)) # (!\add_instance|prim_datapath|alu_ent|carryL~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011001000111011001000000011101110100010001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(5),
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(6),
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~2_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[5]~13_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_alu_b[4]~14_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~5_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carryL~6_combout\);

-- Location: MLABCELL_X82_Y35_N24
\add_instance|prim_datapath|alu_ent|carryL~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~8_combout\ = ( !\add_instance|prim_datapath|alu_ent|carryL~7_combout\ & ( \add_instance|prim_datapath|alu_ent|carryL~6_combout\ & ( (!\add_instance|prim_datapath|alu_b[7]~11_combout\ & 
-- (\add_instance|prim_datapath|alu_b[6]~12_combout\ & (\add_instance|prim_datapath|temp1|dout\(7) & \add_instance|prim_datapath|temp1|dout\(8)))) # (\add_instance|prim_datapath|alu_b[7]~11_combout\ & (((\add_instance|prim_datapath|alu_b[6]~12_combout\ & 
-- \add_instance|prim_datapath|temp1|dout\(7))) # (\add_instance|prim_datapath|temp1|dout\(8)))) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|carryL~7_combout\ & ( !\add_instance|prim_datapath|alu_ent|carryL~6_combout\ & ( 
-- (!\add_instance|prim_datapath|alu_b[7]~11_combout\ & (\add_instance|prim_datapath|temp1|dout\(8) & ((\add_instance|prim_datapath|temp1|dout\(7)) # (\add_instance|prim_datapath|alu_b[6]~12_combout\)))) # (\add_instance|prim_datapath|alu_b[7]~11_combout\ & 
-- (((\add_instance|prim_datapath|temp1|dout\(8)) # (\add_instance|prim_datapath|temp1|dout\(7))) # (\add_instance|prim_datapath|alu_b[6]~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101111111000000000000000000000001010101110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[7]~11_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[6]~12_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(7),
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(8),
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~7_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~6_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carryL~8_combout\);

-- Location: MLABCELL_X82_Y35_N3
\add_instance|prim_datapath|alu_ent|adl_temp[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|adl_temp\(11) = ( \add_instance|prim_datapath|alu_b[9]~9_combout\ & ( \add_instance|prim_datapath|alu_ent|carryL~8_combout\ & ( !\add_instance|prim_datapath|alu_b[10]~8_combout\ $ 
-- (\add_instance|prim_datapath|temp1|dout\(11)) ) ) ) # ( !\add_instance|prim_datapath|alu_b[9]~9_combout\ & ( \add_instance|prim_datapath|alu_ent|carryL~8_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(10) $ 
-- (!\add_instance|prim_datapath|alu_b[10]~8_combout\ $ (\add_instance|prim_datapath|temp1|dout\(11))) ) ) ) # ( \add_instance|prim_datapath|alu_b[9]~9_combout\ & ( !\add_instance|prim_datapath|alu_ent|carryL~8_combout\ & ( 
-- !\add_instance|prim_datapath|alu_b[10]~8_combout\ $ (!\add_instance|prim_datapath|temp1|dout\(11) $ (((\add_instance|prim_datapath|alu_ent|carryL~1_combout\) # (\add_instance|prim_datapath|temp1|dout\(10))))) ) ) ) # ( 
-- !\add_instance|prim_datapath|alu_b[9]~9_combout\ & ( !\add_instance|prim_datapath|alu_ent|carryL~8_combout\ & ( !\add_instance|prim_datapath|alu_b[10]~8_combout\ $ (!\add_instance|prim_datapath|temp1|dout\(11) $ 
-- (((\add_instance|prim_datapath|temp1|dout\(10) & \add_instance|prim_datapath|alu_ent|carryL~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001011011001001001101100110100110011100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(10),
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[10]~8_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~1_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(11),
	datae => \add_instance|prim_datapath|ALT_INV_alu_b[9]~9_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~8_combout\,
	combout => \add_instance|prim_datapath|alu_ent|adl_temp\(11));

-- Location: LABCELL_X81_Y37_N21
\add_instance|prim_datapath|alu_ent|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~29_sumout\ = SUM(( \add_instance|prim_datapath|alu_b[7]~11_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(7) ) + ( \add_instance|prim_datapath|alu_ent|Add0~26\ ))
-- \add_instance|prim_datapath|alu_ent|Add0~30\ = CARRY(( \add_instance|prim_datapath|alu_b[7]~11_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(7) ) + ( \add_instance|prim_datapath|alu_ent|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(7),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[7]~11_combout\,
	cin => \add_instance|prim_datapath|alu_ent|Add0~26\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~29_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~30\);

-- Location: LABCELL_X81_Y37_N24
\add_instance|prim_datapath|alu_ent|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~33_sumout\ = SUM(( \add_instance|prim_datapath|alu_b[8]~10_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(8) ) + ( \add_instance|prim_datapath|alu_ent|Add0~30\ ))
-- \add_instance|prim_datapath|alu_ent|Add0~34\ = CARRY(( \add_instance|prim_datapath|alu_b[8]~10_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(8) ) + ( \add_instance|prim_datapath|alu_ent|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(8),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[8]~10_combout\,
	cin => \add_instance|prim_datapath|alu_ent|Add0~30\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~33_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~34\);

-- Location: LABCELL_X81_Y37_N27
\add_instance|prim_datapath|alu_ent|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~37_sumout\ = SUM(( \add_instance|prim_datapath|temp1|dout\(9) ) + ( \add_instance|prim_datapath|alu_b[9]~9_combout\ ) + ( \add_instance|prim_datapath|alu_ent|Add0~34\ ))
-- \add_instance|prim_datapath|alu_ent|Add0~38\ = CARRY(( \add_instance|prim_datapath|temp1|dout\(9) ) + ( \add_instance|prim_datapath|alu_b[9]~9_combout\ ) + ( \add_instance|prim_datapath|alu_ent|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[9]~9_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(9),
	cin => \add_instance|prim_datapath|alu_ent|Add0~34\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~37_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~38\);

-- Location: LABCELL_X81_Y37_N30
\add_instance|prim_datapath|alu_ent|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~41_sumout\ = SUM(( \add_instance|prim_datapath|alu_b[10]~8_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(10) ) + ( \add_instance|prim_datapath|alu_ent|Add0~38\ ))
-- \add_instance|prim_datapath|alu_ent|Add0~42\ = CARRY(( \add_instance|prim_datapath|alu_b[10]~8_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(10) ) + ( \add_instance|prim_datapath|alu_ent|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(10),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[10]~8_combout\,
	cin => \add_instance|prim_datapath|alu_ent|Add0~38\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~41_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~42\);

-- Location: LABCELL_X81_Y37_N33
\add_instance|prim_datapath|alu_ent|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~45_sumout\ = SUM(( \add_instance|prim_datapath|temp1|dout\(11) ) + ( \add_instance|prim_datapath|alu_b[11]~7_combout\ ) + ( \add_instance|prim_datapath|alu_ent|Add0~42\ ))
-- \add_instance|prim_datapath|alu_ent|Add0~46\ = CARRY(( \add_instance|prim_datapath|temp1|dout\(11) ) + ( \add_instance|prim_datapath|alu_b[11]~7_combout\ ) + ( \add_instance|prim_datapath|alu_ent|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[11]~7_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(11),
	cin => \add_instance|prim_datapath|alu_ent|Add0~42\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~45_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~46\);

-- Location: LABCELL_X81_Y34_N0
\add_instance|prim_datapath|alu_ent|dest[11]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[11]~18_combout\ = ( \add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~45_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- ((!\add_instance|prim_datapath|alu_b[11]~7_combout\) # ((!\add_instance|prim_datapath|temp1|dout\(11))))) # (\add_instance|control_logic|Selector0~2_combout\ & (((\add_instance|prim_datapath|alu_ent|adl_temp\(11))))) ) ) ) # ( 
-- !\add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~45_sumout\ & ( (!\add_instance|prim_datapath|alu_b[11]~7_combout\) # ((!\add_instance|prim_datapath|temp1|dout\(11)) # 
-- (\add_instance|control_logic|Selector0~2_combout\)) ) ) ) # ( \add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~45_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- ((!\add_instance|prim_datapath|alu_b[11]~7_combout\) # ((!\add_instance|prim_datapath|temp1|dout\(11))))) # (\add_instance|control_logic|Selector0~2_combout\ & (((\add_instance|prim_datapath|alu_ent|adl_temp\(11))))) ) ) ) # ( 
-- !\add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~45_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|alu_b[11]~7_combout\) # 
-- (!\add_instance|prim_datapath|temp1|dout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001000110011111000101111111111101110111100111110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[11]~7_combout\,
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp\(11),
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(11),
	datae => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~45_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[11]~18_combout\);

-- Location: LABCELL_X81_Y34_N6
\add_instance|prim_datapath|alu_ent|dest[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(11) = ( \add_instance|prim_datapath|alu_ent|dest\(11) & ( (\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest[11]~18_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest\(11) & ( (\add_instance|prim_datapath|alu_ent|dest[11]~18_combout\ & !\add_instance|control_logic|WideOr2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[11]~18_combout\,
	datac => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(11),
	combout => \add_instance|prim_datapath|alu_ent|dest\(11));

-- Location: FF_X81_Y34_N8
\add_instance|prim_datapath|temp3|dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(11),
	asdata => \add_instance|prim_datapath|reg_file|Mux4~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(11));

-- Location: LABCELL_X75_Y32_N3
\add_instance|prim_datapath|t4_din[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[11]~11_combout\ = ( \add_instance|prim_datapath|reg_file|Mux20~2_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux4~10_combout\ & ( ((\add_instance|control_logic|CS.S23~q\) # 
-- (\add_instance|prim_datapath|temp3|dout\(11))) # (\add_instance|control_logic|CS.S21~q\) ) ) ) # ( !\add_instance|prim_datapath|reg_file|Mux20~2_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux4~10_combout\ & ( 
-- (!\add_instance|control_logic|CS.S23~q\ & ((\add_instance|prim_datapath|temp3|dout\(11)) # (\add_instance|control_logic|CS.S21~q\))) ) ) ) # ( \add_instance|prim_datapath|reg_file|Mux20~2_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|Mux4~10_combout\ & ( ((!\add_instance|control_logic|CS.S21~q\ & \add_instance|prim_datapath|temp3|dout\(11))) # (\add_instance|control_logic|CS.S23~q\) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux20~2_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux4~10_combout\ & ( (!\add_instance|control_logic|CS.S21~q\ & (\add_instance|prim_datapath|temp3|dout\(11) & !\add_instance|control_logic|CS.S23~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010101111111101011111000000000101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(11),
	datad => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Mux20~2_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~10_combout\,
	combout => \add_instance|prim_datapath|t4_din[11]~11_combout\);

-- Location: FF_X75_Y32_N4
\add_instance|prim_datapath|temp4|dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[11]~11_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(11));

-- Location: MLABCELL_X78_Y34_N9
\add_instance|prim_datapath|rf_din[11]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[11]~13_combout\ = ( \add_instance|prim_datapath|temp2|dout\(11) & ( \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- ((\add_instance|prim_datapath|ins_register|dout\(4)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (\add_instance|prim_datapath|temp4|dout\(11))) ) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(11) & ( 
-- \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|ins_register|dout\(4)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- (\add_instance|prim_datapath|temp4|dout\(11))) ) ) ) # ( \add_instance|prim_datapath|temp2|dout\(11) & ( !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\) # 
-- (\add_instance|prim_datapath|temp3|dout\(11)) ) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(11) & ( !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (\add_instance|prim_datapath|rf_din[6]~0_combout\ & \add_instance|prim_datapath|temp3|dout\(11)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp4|ALT_INV_dout\(11),
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(11),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(4),
	datae => \add_instance|prim_datapath|temp2|ALT_INV_dout\(11),
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	combout => \add_instance|prim_datapath|rf_din[11]~13_combout\);

-- Location: LABCELL_X79_Y32_N6
\add_instance|prim_datapath|reg_file|registers[3][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][11]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[11]~13_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[3][11]~combout\ & !\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][11]~combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[11]~13_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][11]~combout\);

-- Location: LABCELL_X79_Y32_N9
\add_instance|prim_datapath|reg_file|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux20~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[1][11]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (((!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[0][11]~combout\)))) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (((!\add_instance|prim_datapath|rf_add2[1]~1_combout\)) # (\add_instance|prim_datapath|reg_file|registers[3][11]~combout\))) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[1][11]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (((!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & \add_instance|prim_datapath|reg_file|registers[0][11]~combout\)))) # 
-- (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[3][11]~combout\ & (\add_instance|prim_datapath|rf_add2[1]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000000011100000100110001111100010011000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][11]~combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][11]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][11]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux20~1_combout\);

-- Location: MLABCELL_X78_Y32_N39
\add_instance|prim_datapath|reg_file|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux20~0_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][11]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[6][11]~combout\ ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][11]~combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][11]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][11]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][11]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][11]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][11]~combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux20~0_combout\);

-- Location: MLABCELL_X78_Y32_N33
\add_instance|prim_datapath|reg_file|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux20~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux20~0_combout\ & ( (((\add_instance|prim_datapath|reg_file|Mux30~0_combout\ & \add_instance|prim_datapath|reg_file|registers[2][11]~combout\)) # 
-- (\add_instance|prim_datapath|reg_file|Mux20~1_combout\)) # (\add_instance|prim_datapath|rf_add2[2]~2_combout\) ) ) # ( !\add_instance|prim_datapath|reg_file|Mux20~0_combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & 
-- (((\add_instance|prim_datapath|reg_file|Mux30~0_combout\ & \add_instance|prim_datapath|reg_file|registers[2][11]~combout\)) # (\add_instance|prim_datapath|reg_file|Mux20~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001001100000011000100110000111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux20~1_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][11]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux20~0_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux20~2_combout\);

-- Location: FF_X78_Y32_N35
\add_instance|prim_datapath|temp2|dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|reg_file|Mux20~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(11));

-- Location: LABCELL_X77_Y32_N15
\add_instance|prim_datapath|ram_din[11]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[11]~6_combout\ = (!\add_instance|control_logic|CS.S9~q\ & (\add_instance|prim_datapath|temp2|dout\(11))) # (\add_instance|control_logic|CS.S9~q\ & ((\add_instance|prim_datapath|temp3|dout\(11))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp2|ALT_INV_dout\(11),
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(11),
	datad => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	combout => \add_instance|prim_datapath|ram_din[11]~6_combout\);

-- Location: FF_X74_Y31_N58
\add_instance|prim_datapath|ram_memory|ram_block[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][11]~q\);

-- Location: FF_X74_Y31_N11
\add_instance|prim_datapath|ram_memory|ram_block[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][11]~q\);

-- Location: LABCELL_X73_Y31_N33
\add_instance|prim_datapath|ram_memory|ram_block[0][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[0][11]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[11]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[11]~6_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[0][11]~feeder_combout\);

-- Location: FF_X73_Y31_N34
\add_instance|prim_datapath|ram_memory|ram_block[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[0][11]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][11]~q\);

-- Location: LABCELL_X75_Y31_N42
\add_instance|prim_datapath|ram_memory|ram_block[2][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[2][11]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[11]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[11]~6_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[2][11]~feeder_combout\);

-- Location: FF_X75_Y31_N43
\add_instance|prim_datapath|ram_memory|ram_block[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[2][11]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][11]~q\);

-- Location: LABCELL_X74_Y31_N21
\add_instance|prim_datapath|ram_memory|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux4~8_combout\ = ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[3][11]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[1][11]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[2][11]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][11]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][11]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][11]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][11]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux4~8_combout\);

-- Location: FF_X71_Y35_N58
\add_instance|prim_datapath|ram_memory|ram_block[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][11]~q\);

-- Location: LABCELL_X73_Y36_N45
\add_instance|prim_datapath|ram_memory|ram_block[4][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[4][11]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[11]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[11]~6_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[4][11]~feeder_combout\);

-- Location: FF_X73_Y36_N46
\add_instance|prim_datapath|ram_memory|ram_block[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[4][11]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][11]~q\);

-- Location: FF_X78_Y32_N5
\add_instance|prim_datapath|ram_memory|ram_block[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][11]~q\);

-- Location: FF_X75_Y32_N38
\add_instance|prim_datapath|ram_memory|ram_block[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][11]~q\);

-- Location: LABCELL_X75_Y32_N36
\add_instance|prim_datapath|ram_memory|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux4~7_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[7][11]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[5][11]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][11]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[5][11]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[7][11]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[4][11]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[6][11]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][11]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[4][11]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[6][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][11]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][11]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][11]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][11]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux4~7_combout\);

-- Location: LABCELL_X71_Y35_N3
\add_instance|prim_datapath|ram_memory|ram_block[12][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[12][11]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[11]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[11]~6_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[12][11]~feeder_combout\);

-- Location: FF_X71_Y35_N5
\add_instance|prim_datapath|ram_memory|ram_block[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[12][11]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][11]~q\);

-- Location: FF_X74_Y32_N26
\add_instance|prim_datapath|ram_memory|ram_block[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][11]~q\);

-- Location: FF_X74_Y32_N56
\add_instance|prim_datapath|ram_memory|ram_block[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][11]~q\);

-- Location: LABCELL_X74_Y32_N21
\add_instance|prim_datapath|ram_memory|ram_block[14][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[14][11]~feeder_combout\ = \add_instance|prim_datapath|ram_din[11]~6_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_din[11]~6_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[14][11]~feeder_combout\);

-- Location: FF_X74_Y32_N22
\add_instance|prim_datapath|ram_memory|ram_block[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[14][11]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][11]~q\);

-- Location: LABCELL_X74_Y32_N54
\add_instance|prim_datapath|ram_memory|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux4~6_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[15][11]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[14][11]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[12][11]~q\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[13][11]~q\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[15][11]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[14][11]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[12][11]~q\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[13][11]~q\))))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[15][11]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[14][11]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[12][11]~q\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[13][11]~q\))))) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[15][11]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[14][11]~q\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[12][11]~q\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[13][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][11]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][11]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][11]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][11]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux4~6_combout\);

-- Location: LABCELL_X75_Y32_N9
\add_instance|prim_datapath|ram_memory|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux4~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux4~7_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux4~6_combout\ & ( ((\add_instance|prim_datapath|ram_memory|Mux4~8_combout\ & 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux4~7_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux4~6_combout\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|Mux4~8_combout\ & !\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_addr[3]~1_combout\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux4~7_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux4~6_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_addr[2]~0_combout\) # (\add_instance|prim_datapath|ram_memory|Mux4~8_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux4~7_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux4~6_combout\ & ( 
-- (\add_instance|prim_datapath|ram_memory|Mux4~8_combout\ & (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & !\add_instance|prim_datapath|ram_addr[3]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001111110000000000110000000011110011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~8_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~7_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~6_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux4~9_combout\);

-- Location: FF_X78_Y32_N11
\add_instance|prim_datapath|ram_memory|ram_block[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][11]~q\);

-- Location: FF_X72_Y32_N50
\add_instance|prim_datapath|ram_memory|ram_block[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][11]~q\);

-- Location: FF_X72_Y32_N14
\add_instance|prim_datapath|ram_memory|ram_block[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][11]~q\);

-- Location: FF_X72_Y32_N20
\add_instance|prim_datapath|ram_memory|ram_block[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][11]~q\);

-- Location: MLABCELL_X72_Y32_N18
\add_instance|prim_datapath|ram_memory|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux4~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[11][11]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[9][11]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][11]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[9][11]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[11][11]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[8][11]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[10][11]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][11]~q\ & 
-- ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[8][11]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[10][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][11]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][11]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][11]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][11]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux4~5_combout\);

-- Location: LABCELL_X74_Y33_N51
\add_instance|prim_datapath|ram_memory|ram_block[26][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[26][11]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[11]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[11]~6_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[26][11]~feeder_combout\);

-- Location: FF_X74_Y33_N53
\add_instance|prim_datapath|ram_memory|ram_block[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[26][11]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][11]~q\);

-- Location: FF_X75_Y34_N28
\add_instance|prim_datapath|ram_memory|ram_block[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][11]~q\);

-- Location: FF_X74_Y33_N20
\add_instance|prim_datapath|ram_memory|ram_block[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][11]~q\);

-- Location: FF_X72_Y35_N8
\add_instance|prim_datapath|ram_memory|ram_block[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][11]~q\);

-- Location: LABCELL_X74_Y33_N6
\add_instance|prim_datapath|ram_memory|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux4~2_combout\ = ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[30][11]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[22][11]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[26][11]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[18][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][11]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][11]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][11]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][11]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux4~2_combout\);

-- Location: FF_X71_Y36_N34
\add_instance|prim_datapath|ram_memory|ram_block[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][11]~q\);

-- Location: FF_X71_Y34_N19
\add_instance|prim_datapath|ram_memory|ram_block[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][11]~q\);

-- Location: FF_X71_Y34_N7
\add_instance|prim_datapath|ram_memory|ram_block[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][11]~q\);

-- Location: FF_X72_Y33_N50
\add_instance|prim_datapath|ram_memory|ram_block[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][11]~q\);

-- Location: MLABCELL_X72_Y33_N48
\add_instance|prim_datapath|ram_memory|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux4~0_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[28][11]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[20][11]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][11]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[20][11]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[28][11]~q\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[16][11]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[24][11]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][11]~q\ 
-- & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[16][11]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[24][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][11]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][11]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][11]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][11]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux4~0_combout\);

-- Location: FF_X73_Y33_N56
\add_instance|prim_datapath|ram_memory|ram_block[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][11]~q\);

-- Location: LABCELL_X77_Y36_N54
\add_instance|prim_datapath|ram_memory|ram_block[23][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[23][11]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[11]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[11]~6_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[23][11]~feeder_combout\);

-- Location: FF_X77_Y36_N55
\add_instance|prim_datapath|ram_memory|ram_block[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[23][11]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][11]~q\);

-- Location: FF_X73_Y33_N46
\add_instance|prim_datapath|ram_memory|ram_block[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][11]~q\);

-- Location: FF_X75_Y33_N8
\add_instance|prim_datapath|ram_memory|ram_block[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][11]~q\);

-- Location: LABCELL_X75_Y33_N6
\add_instance|prim_datapath|ram_memory|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux4~3_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[31][11]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[27][11]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][11]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[27][11]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[31][11]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[19][11]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[23][11]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][11]~q\ 
-- & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[19][11]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[23][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][11]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][11]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][11]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][11]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux4~3_combout\);

-- Location: MLABCELL_X72_Y34_N27
\add_instance|prim_datapath|ram_memory|ram_block[21][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[21][11]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[11]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[11]~6_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[21][11]~feeder_combout\);

-- Location: FF_X72_Y34_N29
\add_instance|prim_datapath|ram_memory|ram_block[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[21][11]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][11]~q\);

-- Location: MLABCELL_X72_Y34_N3
\add_instance|prim_datapath|ram_memory|ram_block[25][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[25][11]~feeder_combout\ = \add_instance|prim_datapath|ram_din[11]~6_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[11]~6_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[25][11]~feeder_combout\);

-- Location: FF_X72_Y34_N5
\add_instance|prim_datapath|ram_memory|ram_block[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[25][11]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][11]~q\);

-- Location: LABCELL_X70_Y35_N54
\add_instance|prim_datapath|ram_memory|ram_block[17][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[17][11]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[11]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[11]~6_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[17][11]~feeder_combout\);

-- Location: FF_X70_Y35_N55
\add_instance|prim_datapath|ram_memory|ram_block[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[17][11]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][11]~q\);

-- Location: FF_X75_Y33_N50
\add_instance|prim_datapath|ram_memory|ram_block[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[11]~6_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][11]~q\);

-- Location: LABCELL_X75_Y33_N48
\add_instance|prim_datapath|ram_memory|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux4~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[29][11]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[25][11]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][11]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[25][11]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[29][11]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[17][11]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[21][11]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][11]~q\ 
-- & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[17][11]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[21][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][11]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][11]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][11]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][11]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux4~1_combout\);

-- Location: LABCELL_X75_Y32_N42
\add_instance|prim_datapath|ram_memory|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux4~4_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux4~3_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux4~1_combout\ & ( ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux4~0_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux4~2_combout\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux4~3_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux4~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux4~0_combout\)) # 
-- (\add_instance|prim_datapath|ram_addr[0]~2_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|Mux4~2_combout\))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|Mux4~3_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux4~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux4~0_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux4~2_combout\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux4~3_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux4~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux4~0_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux4~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~2_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~3_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux4~4_combout\);

-- Location: LABCELL_X75_Y32_N51
\add_instance|prim_datapath|ram_memory|Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux4~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux4~4_combout\ & ( (((\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & \add_instance|prim_datapath|ram_memory|Mux4~5_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|Mux4~9_combout\)) # (\add_instance|prim_datapath|ram_addr[4]~4_combout\) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux4~4_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & 
-- (((\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & \add_instance|prim_datapath|ram_memory|Mux4~5_combout\)) # (\add_instance|prim_datapath|ram_memory|Mux4~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000101010000010100010101001011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~9_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~5_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux4~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux4~10_combout\);

-- Location: FF_X75_Y32_N29
\add_instance|prim_datapath|ins_register|dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_memory|Mux4~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(11));

-- Location: LABCELL_X79_Y33_N30
\add_instance|prim_datapath|reg_file|registers[6][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][5]~combout\ = ( \add_instance|prim_datapath|rf_din[5]~7_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~13_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[6][5]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[5]~7_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[6][5]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][5]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[5]~7_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][5]~combout\);

-- Location: LABCELL_X79_Y33_N3
\add_instance|prim_datapath|reg_file|registers[4][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][5]~combout\ = ( \add_instance|prim_datapath|rf_din[5]~7_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~11_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[4][5]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[5]~7_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[4][5]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][5]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[5]~7_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][5]~combout\);

-- Location: LABCELL_X79_Y33_N51
\add_instance|prim_datapath|reg_file|registers[7][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][5]~combout\ = ( \add_instance|prim_datapath|rf_din[5]~7_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[7][5]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~9_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[5]~7_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[7][5]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][5]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[5]~7_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][5]~combout\);

-- Location: LABCELL_X79_Y33_N45
\add_instance|prim_datapath|reg_file|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux10~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[7][5]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[6][5]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[5][5]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][5]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][5]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][5]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][5]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][5]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux10~0_combout\);

-- Location: LABCELL_X79_Y33_N39
\add_instance|prim_datapath|reg_file|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux10~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux10~0_combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(11)) # (\add_instance|prim_datapath|reg_file|Mux10~1_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux10~0_combout\ & ( (\add_instance|prim_datapath|reg_file|Mux10~1_combout\ & !\add_instance|prim_datapath|ins_register|dout\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux10~1_combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux10~0_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux10~2_combout\);

-- Location: LABCELL_X80_Y37_N42
\add_instance|prim_datapath|t1_din[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[5]~11_combout\ = ( \add_instance|prim_datapath|Equal11~0_combout\ & ( \add_instance|prim_datapath|temp3|dout\(5) & ( \add_instance|prim_datapath|reg_file|Mux10~2_combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|Equal11~0_combout\ & ( \add_instance|prim_datapath|temp3|dout\(5) & ( (\add_instance|prim_datapath|Equal10~0_combout\) # (\add_instance|prim_datapath|reg_file|registers[7][5]~combout\) ) ) ) # ( 
-- \add_instance|prim_datapath|Equal11~0_combout\ & ( !\add_instance|prim_datapath|temp3|dout\(5) & ( \add_instance|prim_datapath|reg_file|Mux10~2_combout\ ) ) ) # ( !\add_instance|prim_datapath|Equal11~0_combout\ & ( 
-- !\add_instance|prim_datapath|temp3|dout\(5) & ( (\add_instance|prim_datapath|reg_file|registers[7][5]~combout\ & !\add_instance|prim_datapath|Equal10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010101010101010100111111001111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux10~2_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][5]~combout\,
	datac => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	dataf => \add_instance|prim_datapath|temp3|ALT_INV_dout\(5),
	combout => \add_instance|prim_datapath|t1_din[5]~11_combout\);

-- Location: FF_X80_Y37_N44
\add_instance|prim_datapath|temp1|dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[5]~11_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(5));

-- Location: LABCELL_X83_Y33_N24
\add_instance|prim_datapath|alu_ent|dest[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[5]~9_combout\ = ( \add_instance|prim_datapath|alu_ent|carryL~13_combout\ & ( (\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|alu_b[4]~14_combout\ $ 
-- (!\add_instance|prim_datapath|temp1|dout\(5)))) ) ) # ( !\add_instance|prim_datapath|alu_ent|carryL~13_combout\ & ( (\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|alu_b[4]~14_combout\ $ 
-- (\add_instance|prim_datapath|temp1|dout\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010011001000000001001100100000000011001100000000001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[4]~14_combout\,
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(5),
	datad => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~13_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[5]~9_combout\);

-- Location: LABCELL_X79_Y33_N18
\add_instance|prim_datapath|alu_ent|dest[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[5]~10_combout\ = ( \add_instance|prim_datapath|alu_ent|dest[5]~9_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~21_sumout\ & ( ((!\add_instance|prim_datapath|temp1|dout\(5)) # 
-- (!\add_instance|prim_datapath|alu_b[5]~13_combout\)) # (\add_instance|control_logic|Selector0~2_combout\) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|dest[5]~9_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~21_sumout\ & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|temp1|dout\(5)) # (!\add_instance|prim_datapath|alu_b[5]~13_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & 
-- (!\add_instance|control_logic|T[26]~0_combout\)) ) ) ) # ( \add_instance|prim_datapath|alu_ent|dest[5]~9_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~21_sumout\ & ( ((!\add_instance|prim_datapath|temp1|dout\(5)) # 
-- (!\add_instance|prim_datapath|alu_b[5]~13_combout\)) # (\add_instance|control_logic|Selector0~2_combout\) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|dest[5]~9_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~21_sumout\ & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(5)) # (!\add_instance|prim_datapath|alu_b[5]~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000111111111111001111101110111000101111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(5),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[5]~13_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[5]~9_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~21_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[5]~10_combout\);

-- Location: LABCELL_X79_Y33_N0
\add_instance|prim_datapath|alu_ent|dest[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(5) = ( \add_instance|prim_datapath|alu_ent|dest[5]~10_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest\(5)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest[5]~10_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(5),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[5]~10_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest\(5));

-- Location: FF_X79_Y33_N2
\add_instance|prim_datapath|temp3|dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(5),
	asdata => \add_instance|prim_datapath|reg_file|Mux10~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(5));

-- Location: LABCELL_X77_Y35_N6
\add_instance|prim_datapath|t4_din[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[5]~5_combout\ = ( \add_instance|prim_datapath|temp3|dout\(5) & ( \add_instance|prim_datapath|ram_memory|Mux10~10_combout\ & ( (!\add_instance|control_logic|CS.S23~q\) # 
-- (\add_instance|prim_datapath|reg_file|Mux26~2_combout\) ) ) ) # ( !\add_instance|prim_datapath|temp3|dout\(5) & ( \add_instance|prim_datapath|ram_memory|Mux10~10_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & 
-- (\add_instance|control_logic|CS.S21~q\)) # (\add_instance|control_logic|CS.S23~q\ & ((\add_instance|prim_datapath|reg_file|Mux26~2_combout\))) ) ) ) # ( \add_instance|prim_datapath|temp3|dout\(5) & ( 
-- !\add_instance|prim_datapath|ram_memory|Mux10~10_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & (!\add_instance|control_logic|CS.S21~q\)) # (\add_instance|control_logic|CS.S23~q\ & ((\add_instance|prim_datapath|reg_file|Mux26~2_combout\))) ) ) ) # 
-- ( !\add_instance|prim_datapath|temp3|dout\(5) & ( !\add_instance|prim_datapath|ram_memory|Mux10~10_combout\ & ( (\add_instance|control_logic|CS.S23~q\ & \add_instance|prim_datapath|reg_file|Mux26~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111101000001010111101010000010111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux26~2_combout\,
	datae => \add_instance|prim_datapath|temp3|ALT_INV_dout\(5),
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~10_combout\,
	combout => \add_instance|prim_datapath|t4_din[5]~5_combout\);

-- Location: FF_X77_Y35_N7
\add_instance|prim_datapath|temp4|dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[5]~5_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(5));

-- Location: LABCELL_X79_Y33_N9
\add_instance|prim_datapath|rf_din[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[5]~7_combout\ = ( \add_instance|prim_datapath|temp3|dout\(5) & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & (((\add_instance|prim_datapath|temp2|dout\(5) & !\add_instance|prim_datapath|rf_din[6]~1_combout\)))) 
-- # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (((!\add_instance|prim_datapath|rf_din[6]~1_combout\)) # (\add_instance|prim_datapath|temp4|dout\(5)))) ) ) # ( !\add_instance|prim_datapath|temp3|dout\(5) & ( 
-- (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & (((\add_instance|prim_datapath|temp2|dout\(5) & !\add_instance|prim_datapath|rf_din[6]~1_combout\)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (\add_instance|prim_datapath|temp4|dout\(5) & 
-- ((\add_instance|prim_datapath|rf_din[6]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011000001000100111111000100010011111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp4|ALT_INV_dout\(5),
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(5),
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	dataf => \add_instance|prim_datapath|temp3|ALT_INV_dout\(5),
	combout => \add_instance|prim_datapath|rf_din[5]~7_combout\);

-- Location: LABCELL_X79_Y33_N12
\add_instance|prim_datapath|reg_file|registers[5][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][5]~combout\ = ( \add_instance|prim_datapath|rf_din[5]~7_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~12_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[5][5]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[5]~7_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[5][5]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][5]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[5]~7_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][5]~combout\);

-- Location: LABCELL_X79_Y33_N42
\add_instance|prim_datapath|reg_file|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux26~0_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][5]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[6][5]~combout\ ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][5]~combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][5]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][5]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][5]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][5]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][5]~combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux26~0_combout\);

-- Location: LABCELL_X80_Y33_N33
\add_instance|prim_datapath|reg_file|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux26~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[3][5]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & 
-- (\add_instance|prim_datapath|reg_file|registers[0][5]~combout\)) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[1][5]~combout\))))) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & 
-- (\add_instance|prim_datapath|rf_add2[0]~0_combout\)) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[3][5]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & 
-- (\add_instance|prim_datapath|reg_file|registers[0][5]~combout\)) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[1][5]~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101000011001001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][5]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][5]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][5]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux26~1_combout\);

-- Location: LABCELL_X79_Y33_N36
\add_instance|prim_datapath|reg_file|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux26~2_combout\ = ( \add_instance|prim_datapath|reg_file|registers[2][5]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (((\add_instance|prim_datapath|reg_file|Mux30~0_combout\) # 
-- (\add_instance|prim_datapath|reg_file|Mux26~1_combout\)))) # (\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (\add_instance|prim_datapath|reg_file|Mux26~0_combout\)) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[2][5]~combout\ & ( 
-- (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & ((\add_instance|prim_datapath|reg_file|Mux26~1_combout\))) # (\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (\add_instance|prim_datapath|reg_file|Mux26~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011101110110001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Mux26~0_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux26~1_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][5]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux26~2_combout\);

-- Location: FF_X79_Y33_N23
\add_instance|prim_datapath|temp2|dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|reg_file|Mux26~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(5));

-- Location: MLABCELL_X72_Y36_N42
\add_instance|prim_datapath|ram_din[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[5]~4_combout\ = ( \add_instance|prim_datapath|temp2|dout\(5) & ( \add_instance|prim_datapath|temp3|dout\(5) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(5) & ( \add_instance|prim_datapath|temp3|dout\(5) & ( 
-- \add_instance|control_logic|CS.S9~q\ ) ) ) # ( \add_instance|prim_datapath|temp2|dout\(5) & ( !\add_instance|prim_datapath|temp3|dout\(5) & ( !\add_instance|control_logic|CS.S9~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	datae => \add_instance|prim_datapath|temp2|ALT_INV_dout\(5),
	dataf => \add_instance|prim_datapath|temp3|ALT_INV_dout\(5),
	combout => \add_instance|prim_datapath|ram_din[5]~4_combout\);

-- Location: FF_X71_Y36_N5
\add_instance|prim_datapath|ram_memory|ram_block[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][5]~q\);

-- Location: FF_X71_Y34_N28
\add_instance|prim_datapath|ram_memory|ram_block[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][5]~q\);

-- Location: FF_X71_Y34_N46
\add_instance|prim_datapath|ram_memory|ram_block[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][5]~q\);

-- Location: FF_X71_Y34_N56
\add_instance|prim_datapath|ram_memory|ram_block[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][5]~q\);

-- Location: MLABCELL_X72_Y34_N6
\add_instance|prim_datapath|ram_memory|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux10~0_combout\ = ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[28][5]~q\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[24][5]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[28][5]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[16][5]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[20][5]~q\))) ) ) ) # ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[28][5]~q\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[24][5]~q\ & !\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[28][5]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[16][5]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[20][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][5]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][5]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][5]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][5]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux10~0_combout\);

-- Location: FF_X77_Y34_N1
\add_instance|prim_datapath|ram_memory|ram_block[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][5]~q\);

-- Location: FF_X72_Y34_N52
\add_instance|prim_datapath|ram_memory|ram_block[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][5]~q\);

-- Location: FF_X72_Y34_N25
\add_instance|prim_datapath|ram_memory|ram_block[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][5]~q\);

-- Location: FF_X75_Y34_N14
\add_instance|prim_datapath|ram_memory|ram_block[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][5]~q\);

-- Location: LABCELL_X75_Y34_N12
\add_instance|prim_datapath|ram_memory|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux10~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[29][5]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[25][5]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][5]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[25][5]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[29][5]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[17][5]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[21][5]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][5]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[17][5]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[21][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][5]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][5]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][5]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][5]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux10~1_combout\);

-- Location: LABCELL_X73_Y33_N30
\add_instance|prim_datapath|ram_memory|ram_block[19][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[19][5]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[5]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[5]~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[19][5]~feeder_combout\);

-- Location: FF_X73_Y33_N31
\add_instance|prim_datapath|ram_memory|ram_block[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[19][5]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][5]~q\);

-- Location: FF_X77_Y36_N19
\add_instance|prim_datapath|ram_memory|ram_block[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][5]~q\);

-- Location: FF_X77_Y36_N4
\add_instance|prim_datapath|ram_memory|ram_block[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][5]~q\);

-- Location: FF_X75_Y36_N50
\add_instance|prim_datapath|ram_memory|ram_block[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][5]~q\);

-- Location: LABCELL_X75_Y36_N48
\add_instance|prim_datapath|ram_memory|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux10~3_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[31][5]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[27][5]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][5]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[27][5]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[31][5]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[19][5]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[23][5]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][5]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[19][5]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[23][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][5]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][5]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][5]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][5]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux10~3_combout\);

-- Location: FF_X78_Y36_N26
\add_instance|prim_datapath|ram_memory|ram_block[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][5]~q\);

-- Location: FF_X75_Y36_N8
\add_instance|prim_datapath|ram_memory|ram_block[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][5]~q\);

-- Location: FF_X72_Y35_N59
\add_instance|prim_datapath|ram_memory|ram_block[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][5]~q\);

-- Location: FF_X72_Y33_N40
\add_instance|prim_datapath|ram_memory|ram_block[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][5]~q\);

-- Location: MLABCELL_X72_Y35_N0
\add_instance|prim_datapath|ram_memory|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux10~2_combout\ = ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[18][5]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[22][5]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[30][5]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[18][5]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # (\add_instance|prim_datapath|ram_memory|ram_block[26][5]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[18][5]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[22][5]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[30][5]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[18][5]~q\ & ( (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[26][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][5]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][5]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][5]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][5]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux10~2_combout\);

-- Location: LABCELL_X75_Y35_N33
\add_instance|prim_datapath|ram_memory|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux10~4_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux10~3_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux10~2_combout\ & ( ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux10~0_combout\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux10~1_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux10~3_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux10~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux10~0_combout\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux10~1_combout\))))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[0]~2_combout\)) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux10~3_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux10~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|Mux10~0_combout\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux10~1_combout\))))) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux10~3_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux10~2_combout\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|Mux10~0_combout\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux10~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~1_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~3_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux10~4_combout\);

-- Location: FF_X72_Y32_N2
\add_instance|prim_datapath|ram_memory|ram_block[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][5]~q\);

-- Location: FF_X77_Y32_N16
\add_instance|prim_datapath|ram_memory|ram_block[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][5]~q\);

-- Location: FF_X78_Y33_N34
\add_instance|prim_datapath|ram_memory|ram_block[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][5]~q\);

-- Location: FF_X82_Y35_N1
\add_instance|prim_datapath|ram_memory|ram_block[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][5]~q\);

-- Location: MLABCELL_X72_Y35_N6
\add_instance|prim_datapath|ram_memory|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux10~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[9][5]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[8][5]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[10][5]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[11][5]~q\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[9][5]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[8][5]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[10][5]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[11][5]~q\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[9][5]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[8][5]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[10][5]~q\))) # 
-- (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[11][5]~q\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[9][5]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[8][5]~q\ & ( 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[10][5]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[11][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][5]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][5]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][5]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][5]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux10~5_combout\);

-- Location: FF_X73_Y36_N53
\add_instance|prim_datapath|ram_memory|ram_block[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][5]~q\);

-- Location: FF_X72_Y36_N13
\add_instance|prim_datapath|ram_memory|ram_block[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][5]~q\);

-- Location: FF_X73_Y36_N28
\add_instance|prim_datapath|ram_memory|ram_block[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][5]~q\);

-- Location: FF_X73_Y36_N13
\add_instance|prim_datapath|ram_memory|ram_block[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][5]~q\);

-- Location: LABCELL_X74_Y36_N48
\add_instance|prim_datapath|ram_memory|Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux10~7_combout\ = ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[7][5]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[5][5]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[6][5]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[4][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][5]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][5]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][5]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][5]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux10~7_combout\);

-- Location: FF_X74_Y32_N20
\add_instance|prim_datapath|ram_memory|ram_block[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][5]~q\);

-- Location: FF_X74_Y32_N14
\add_instance|prim_datapath|ram_memory|ram_block[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][5]~q\);

-- Location: LABCELL_X74_Y32_N24
\add_instance|prim_datapath|ram_memory|ram_block[13][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[13][5]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[5]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[5]~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[13][5]~feeder_combout\);

-- Location: FF_X74_Y32_N25
\add_instance|prim_datapath|ram_memory|ram_block[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[13][5]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][5]~q\);

-- Location: FF_X74_Y34_N58
\add_instance|prim_datapath|ram_memory|ram_block[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][5]~q\);

-- Location: LABCELL_X74_Y32_N15
\add_instance|prim_datapath|ram_memory|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux10~6_combout\ = ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[15][5]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[13][5]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[14][5]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[12][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][5]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][5]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][5]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][5]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux10~6_combout\);

-- Location: FF_X75_Y35_N47
\add_instance|prim_datapath|ram_memory|ram_block[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][5]~q\);

-- Location: LABCELL_X75_Y31_N30
\add_instance|prim_datapath|ram_memory|ram_block[2][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[2][5]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[5]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[5]~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[2][5]~feeder_combout\);

-- Location: FF_X75_Y31_N31
\add_instance|prim_datapath|ram_memory|ram_block[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[2][5]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][5]~q\);

-- Location: FF_X77_Y32_N10
\add_instance|prim_datapath|ram_memory|ram_block[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[5]~4_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][5]~q\);

-- Location: LABCELL_X73_Y31_N30
\add_instance|prim_datapath|ram_memory|ram_block[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[0][5]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[5]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[5]~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[0][5]~feeder_combout\);

-- Location: FF_X73_Y31_N31
\add_instance|prim_datapath|ram_memory|ram_block[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[0][5]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][5]~q\);

-- Location: LABCELL_X75_Y35_N21
\add_instance|prim_datapath|ram_memory|Mux10~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux10~8_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[1][5]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[0][5]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[2][5]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[3][5]~q\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[1][5]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[0][5]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[2][5]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[3][5]~q\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[1][5]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[0][5]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[2][5]~q\))) # 
-- (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[3][5]~q\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[1][5]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[0][5]~q\ & ( 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[2][5]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[3][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][5]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][5]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][5]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][5]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux10~8_combout\);

-- Location: LABCELL_X75_Y35_N12
\add_instance|prim_datapath|ram_memory|Mux10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux10~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux10~8_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|Mux10~7_combout\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux10~6_combout\))))) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux10~8_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux10~7_combout\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux10~6_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110001100100111011000110010011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~7_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~6_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux10~9_combout\);

-- Location: LABCELL_X75_Y35_N36
\add_instance|prim_datapath|ram_memory|Mux10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux10~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux10~9_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\) # (\add_instance|prim_datapath|ram_memory|Mux10~4_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux10~9_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux10~5_combout\)))) # 
-- (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux10~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~4_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~5_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux10~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux10~10_combout\);

-- Location: FF_X75_Y35_N32
\add_instance|prim_datapath|ins_register|dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_memory|Mux10~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(5));

-- Location: MLABCELL_X78_Y35_N48
\add_instance|prim_datapath|alu_b[15]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[15]~2_combout\ = ( \add_instance|control_logic|CS.S13~q\ & ( (!\add_instance|control_logic|CS.S4~q\ & ((!\add_instance|control_logic|CS.S7~q\ & ((\add_instance|prim_datapath|ins_register|dout\(8)))) # 
-- (\add_instance|control_logic|CS.S7~q\ & (\add_instance|prim_datapath|ins_register|dout\(5))))) ) ) # ( !\add_instance|control_logic|CS.S13~q\ & ( (!\add_instance|control_logic|CS.S4~q\ & (\add_instance|prim_datapath|ins_register|dout\(5) & 
-- \add_instance|control_logic|CS.S7~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010101000100000001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(5),
	datac => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(8),
	dataf => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	combout => \add_instance|prim_datapath|alu_b[15]~2_combout\);

-- Location: MLABCELL_X78_Y35_N33
\add_instance|prim_datapath|alu_b[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[9]~9_combout\ = ( \add_instance|prim_datapath|alu_b[15]~2_combout\ ) # ( !\add_instance|prim_datapath|alu_b[15]~2_combout\ & ( (\add_instance|prim_datapath|temp2|dout\(9) & \add_instance|control_logic|CS.S4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(9),
	datad => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[15]~2_combout\,
	combout => \add_instance|prim_datapath|alu_b[9]~9_combout\);

-- Location: MLABCELL_X82_Y36_N45
\add_instance|prim_datapath|alu_ent|carryL~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~14_combout\ = ( \add_instance|prim_datapath|temp1|dout\(7) & ( \add_instance|prim_datapath|alu_ent|carryL~6_combout\ & ( \add_instance|prim_datapath|alu_b[6]~12_combout\ ) ) ) # ( 
-- \add_instance|prim_datapath|temp1|dout\(7) & ( !\add_instance|prim_datapath|alu_ent|carryL~6_combout\ ) ) # ( !\add_instance|prim_datapath|temp1|dout\(7) & ( !\add_instance|prim_datapath|alu_ent|carryL~6_combout\ & ( 
-- \add_instance|prim_datapath|alu_b[6]~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[6]~12_combout\,
	datae => \add_instance|prim_datapath|temp1|ALT_INV_dout\(7),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~6_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carryL~14_combout\);

-- Location: MLABCELL_X82_Y36_N24
\add_instance|prim_datapath|alu_ent|dest[9]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[9]~14_combout\ = ( \add_instance|prim_datapath|alu_ent|carryL~14_combout\ & ( \add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_b[8]~10_combout\ $ 
-- (!\add_instance|prim_datapath|temp1|dout\(9) $ (((\add_instance|prim_datapath|temp1|dout\(8)) # (\add_instance|prim_datapath|alu_b[7]~11_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|carryL~14_combout\ & ( 
-- \add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_b[8]~10_combout\ $ (!\add_instance|prim_datapath|temp1|dout\(9) $ (((\add_instance|prim_datapath|alu_b[7]~11_combout\ & \add_instance|prim_datapath|temp1|dout\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010110101010010110101010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[8]~10_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[7]~11_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(8),
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(9),
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~14_combout\,
	dataf => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[9]~14_combout\);

-- Location: MLABCELL_X82_Y36_N0
\add_instance|prim_datapath|alu_ent|dest[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[9]~15_combout\ = ( \add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~37_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- ((!\add_instance|prim_datapath|alu_b[9]~9_combout\) # ((!\add_instance|prim_datapath|temp1|dout\(9))))) # (\add_instance|control_logic|Selector0~2_combout\ & (((\add_instance|prim_datapath|alu_ent|dest[9]~14_combout\)))) ) ) ) # ( 
-- !\add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~37_sumout\ & ( (!\add_instance|prim_datapath|alu_b[9]~9_combout\) # ((!\add_instance|prim_datapath|temp1|dout\(9)) # 
-- (\add_instance|control_logic|Selector0~2_combout\)) ) ) ) # ( \add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~37_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- ((!\add_instance|prim_datapath|alu_b[9]~9_combout\) # ((!\add_instance|prim_datapath|temp1|dout\(9))))) # (\add_instance|control_logic|Selector0~2_combout\ & (((\add_instance|prim_datapath|alu_ent|dest[9]~14_combout\)))) ) ) ) # ( 
-- !\add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~37_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|alu_b[9]~9_combout\) # 
-- ((!\add_instance|prim_datapath|temp1|dout\(9))))) # (\add_instance|control_logic|Selector0~2_combout\ & (((\add_instance|prim_datapath|alu_ent|dest[9]~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110001011110011111000101111111111101110111100111110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[9]~9_combout\,
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[9]~14_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(9),
	datae => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~37_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[9]~15_combout\);

-- Location: MLABCELL_X82_Y36_N6
\add_instance|prim_datapath|alu_ent|dest[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(9) = ( \add_instance|prim_datapath|alu_ent|dest[9]~15_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest\(9)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest[9]~15_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(9),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[9]~15_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest\(9));

-- Location: FF_X82_Y36_N8
\add_instance|prim_datapath|temp3|dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(9),
	asdata => \add_instance|prim_datapath|reg_file|Mux6~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(9));

-- Location: LABCELL_X77_Y33_N15
\add_instance|prim_datapath|t4_din[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[9]~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux6~10_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|temp3|dout\(9))) # (\add_instance|control_logic|CS.S21~q\))) # 
-- (\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|reg_file|Mux22~2_combout\)))) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux6~10_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & (!\add_instance|control_logic|CS.S21~q\ & 
-- ((\add_instance|prim_datapath|temp3|dout\(9))))) # (\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|reg_file|Mux22~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux22~2_combout\,
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~10_combout\,
	combout => \add_instance|prim_datapath|t4_din[9]~9_combout\);

-- Location: FF_X77_Y33_N16
\add_instance|prim_datapath|temp4|dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[9]~9_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(9));

-- Location: MLABCELL_X78_Y31_N57
\add_instance|prim_datapath|rf_din[9]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[9]~11_combout\ = ( \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( \add_instance|prim_datapath|temp2|dout\(9) & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- ((\add_instance|prim_datapath|ins_register|dout\(2)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (\add_instance|prim_datapath|temp4|dout\(9))) ) ) ) # ( !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( 
-- \add_instance|prim_datapath|temp2|dout\(9) & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\) # (\add_instance|prim_datapath|temp3|dout\(9)) ) ) ) # ( \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( !\add_instance|prim_datapath|temp2|dout\(9) & 
-- ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|ins_register|dout\(2)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (\add_instance|prim_datapath|temp4|dout\(9))) ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( !\add_instance|prim_datapath|temp2|dout\(9) & ( (\add_instance|prim_datapath|temp3|dout\(9) & \add_instance|prim_datapath|rf_din[6]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp4|ALT_INV_dout\(9),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(2),
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(9),
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	dataf => \add_instance|prim_datapath|temp2|ALT_INV_dout\(9),
	combout => \add_instance|prim_datapath|rf_din[9]~11_combout\);

-- Location: MLABCELL_X78_Y31_N21
\add_instance|prim_datapath|reg_file|registers[1][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][9]~combout\ = ( \add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~4_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[1][9]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[9]~11_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[1][9]~combout\ & (!\input_vector[1]~input_o\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][9]~combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[9]~11_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][9]~combout\);

-- Location: MLABCELL_X78_Y31_N39
\add_instance|prim_datapath|reg_file|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux22~1_combout\ = ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][9]~combout\ & ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][9]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[0][9]~combout\))) # 
-- (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[1][9]~combout\)) ) ) ) # ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( !\add_instance|prim_datapath|reg_file|registers[3][9]~combout\ & ( 
-- (!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[0][9]~combout\))) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[1][9]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000000000110101001101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][9]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][9]~combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][9]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux22~1_combout\);

-- Location: MLABCELL_X78_Y31_N48
\add_instance|prim_datapath|reg_file|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux22~0_combout\ = ( \add_instance|prim_datapath|reg_file|registers[7][9]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[4][9]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & 
-- (((!\add_instance|prim_datapath|rf_add2[0]~0_combout\) # (\add_instance|prim_datapath|reg_file|registers[5][9]~combout\)))) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (((\add_instance|prim_datapath|rf_add2[0]~0_combout\)) # 
-- (\add_instance|prim_datapath|reg_file|registers[6][9]~combout\))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[7][9]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[4][9]~combout\ & ( 
-- (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (((!\add_instance|prim_datapath|rf_add2[0]~0_combout\) # (\add_instance|prim_datapath|reg_file|registers[5][9]~combout\)))) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & 
-- (\add_instance|prim_datapath|reg_file|registers[6][9]~combout\ & ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\)))) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[7][9]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[4][9]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (((\add_instance|prim_datapath|reg_file|registers[5][9]~combout\ & \add_instance|prim_datapath|rf_add2[0]~0_combout\)))) # 
-- (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (((\add_instance|prim_datapath|rf_add2[0]~0_combout\)) # (\add_instance|prim_datapath|reg_file|registers[6][9]~combout\))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[7][9]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[4][9]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (((\add_instance|prim_datapath|reg_file|registers[5][9]~combout\ & \add_instance|prim_datapath|rf_add2[0]~0_combout\)))) # 
-- (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (\add_instance|prim_datapath|reg_file|registers[6][9]~combout\ & ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][9]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][9]~combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][9]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][9]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux22~0_combout\);

-- Location: MLABCELL_X78_Y31_N33
\add_instance|prim_datapath|reg_file|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux22~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux22~0_combout\ & ( \add_instance|prim_datapath|reg_file|registers[2][9]~combout\ & ( ((\add_instance|prim_datapath|reg_file|Mux22~1_combout\) # 
-- (\add_instance|prim_datapath|rf_add2[2]~2_combout\)) # (\add_instance|prim_datapath|reg_file|Mux30~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|reg_file|Mux22~0_combout\ & ( \add_instance|prim_datapath|reg_file|registers[2][9]~combout\ & ( 
-- (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & ((\add_instance|prim_datapath|reg_file|Mux22~1_combout\) # (\add_instance|prim_datapath|reg_file|Mux30~0_combout\))) ) ) ) # ( \add_instance|prim_datapath|reg_file|Mux22~0_combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[2][9]~combout\ & ( (\add_instance|prim_datapath|reg_file|Mux22~1_combout\) # (\add_instance|prim_datapath|rf_add2[2]~2_combout\) ) ) ) # ( !\add_instance|prim_datapath|reg_file|Mux22~0_combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[2][9]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & \add_instance|prim_datapath|reg_file|Mux22~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101001100010011000111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux22~1_combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Mux22~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][9]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux22~2_combout\);

-- Location: FF_X78_Y31_N38
\add_instance|prim_datapath|temp2|dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|reg_file|Mux22~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(9));

-- Location: LABCELL_X77_Y32_N24
\add_instance|prim_datapath|ram_din[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[9]~9_combout\ = ( \add_instance|prim_datapath|temp3|dout\(9) & ( (\add_instance|prim_datapath|temp2|dout\(9)) # (\add_instance|control_logic|CS.S9~q\) ) ) # ( !\add_instance|prim_datapath|temp3|dout\(9) & ( 
-- (!\add_instance|control_logic|CS.S9~q\ & \add_instance|prim_datapath|temp2|dout\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|temp3|ALT_INV_dout\(9),
	combout => \add_instance|prim_datapath|ram_din[9]~9_combout\);

-- Location: LABCELL_X74_Y32_N6
\add_instance|prim_datapath|ram_memory|ram_block[13][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[13][9]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[13][9]~feeder_combout\);

-- Location: FF_X74_Y32_N8
\add_instance|prim_datapath|ram_memory|ram_block[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[13][9]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][9]~q\);

-- Location: LABCELL_X74_Y32_N18
\add_instance|prim_datapath|ram_memory|ram_block[14][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[14][9]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[14][9]~feeder_combout\);

-- Location: FF_X74_Y32_N19
\add_instance|prim_datapath|ram_memory|ram_block[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[14][9]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][9]~q\);

-- Location: LABCELL_X71_Y35_N51
\add_instance|prim_datapath|ram_memory|ram_block[12][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[12][9]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[12][9]~feeder_combout\);

-- Location: FF_X71_Y35_N53
\add_instance|prim_datapath|ram_memory|ram_block[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[12][9]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][9]~q\);

-- Location: FF_X74_Y32_N32
\add_instance|prim_datapath|ram_memory|ram_block[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][9]~q\);

-- Location: LABCELL_X74_Y32_N30
\add_instance|prim_datapath|ram_memory|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux6~6_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[15][9]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[13][9]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[15][9]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[13][9]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[15][9]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[12][9]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[14][9]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[15][9]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[12][9]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[14][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][9]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][9]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][9]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][9]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux6~6_combout\);

-- Location: FF_X73_Y37_N26
\add_instance|prim_datapath|ram_memory|ram_block[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][9]~q\);

-- Location: FF_X74_Y37_N26
\add_instance|prim_datapath|ram_memory|ram_block[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][9]~q\);

-- Location: LABCELL_X73_Y36_N0
\add_instance|prim_datapath|ram_memory|ram_block[4][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[4][9]~feeder_combout\ = \add_instance|prim_datapath|ram_din[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[4][9]~feeder_combout\);

-- Location: FF_X73_Y36_N1
\add_instance|prim_datapath|ram_memory|ram_block[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[4][9]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][9]~q\);

-- Location: FF_X73_Y37_N2
\add_instance|prim_datapath|ram_memory|ram_block[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][9]~q\);

-- Location: LABCELL_X73_Y37_N0
\add_instance|prim_datapath|ram_memory|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux6~7_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[7][9]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[5][9]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][9]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[5][9]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[7][9]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[4][9]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[6][9]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][9]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[4][9]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[6][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][9]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][9]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][9]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][9]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux6~7_combout\);

-- Location: FF_X75_Y31_N10
\add_instance|prim_datapath|ram_memory|ram_block[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][9]~q\);

-- Location: FF_X73_Y31_N47
\add_instance|prim_datapath|ram_memory|ram_block[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][9]~q\);

-- Location: FF_X73_Y31_N55
\add_instance|prim_datapath|ram_memory|ram_block[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][9]~q\);

-- Location: FF_X73_Y31_N52
\add_instance|prim_datapath|ram_memory|ram_block[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][9]~q\);

-- Location: LABCELL_X73_Y31_N51
\add_instance|prim_datapath|ram_memory|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux6~8_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[0][9]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[1][9]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[3][9]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[0][9]~q\ & ( 
-- \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[1][9]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[3][9]~q\)) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[0][9]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[2][9]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[0][9]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[2][9]~q\ & 
-- \add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][9]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][9]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][9]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][9]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux6~8_combout\);

-- Location: LABCELL_X74_Y33_N3
\add_instance|prim_datapath|ram_memory|Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux6~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux6~8_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((!\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|Mux6~7_combout\)))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|Mux6~6_combout\ & ((\add_instance|prim_datapath|ram_addr[2]~0_combout\)))) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux6~8_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux6~7_combout\))) # 
-- (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|Mux6~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101110101010000110111010101000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~6_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~7_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux6~9_combout\);

-- Location: LABCELL_X71_Y36_N51
\add_instance|prim_datapath|ram_memory|ram_block[16][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[16][9]~feeder_combout\ = \add_instance|prim_datapath|ram_din[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[16][9]~feeder_combout\);

-- Location: FF_X71_Y36_N52
\add_instance|prim_datapath|ram_memory|ram_block[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[16][9]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][9]~q\);

-- Location: LABCELL_X70_Y34_N9
\add_instance|prim_datapath|ram_memory|ram_block[20][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[20][9]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[20][9]~feeder_combout\);

-- Location: FF_X70_Y34_N10
\add_instance|prim_datapath|ram_memory|ram_block[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[20][9]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][9]~q\);

-- Location: FF_X72_Y33_N14
\add_instance|prim_datapath|ram_memory|ram_block[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][9]~q\);

-- Location: LABCELL_X71_Y34_N0
\add_instance|prim_datapath|ram_memory|ram_block[24][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[24][9]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[24][9]~feeder_combout\);

-- Location: FF_X71_Y34_N2
\add_instance|prim_datapath|ram_memory|ram_block[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[24][9]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][9]~q\);

-- Location: MLABCELL_X72_Y33_N12
\add_instance|prim_datapath|ram_memory|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux6~0_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[28][9]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[24][9]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[16][9]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[20][9]~q\)))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[28][9]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[24][9]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[16][9]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[20][9]~q\))))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[2]~0_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[28][9]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[24][9]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[16][9]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[20][9]~q\))))) # 
-- (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((\add_instance|prim_datapath|ram_addr[2]~0_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][9]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[24][9]~q\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[16][9]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[20][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][9]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][9]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][9]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][9]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux6~0_combout\);

-- Location: LABCELL_X77_Y36_N57
\add_instance|prim_datapath|ram_memory|ram_block[23][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[23][9]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[23][9]~feeder_combout\);

-- Location: FF_X77_Y36_N58
\add_instance|prim_datapath|ram_memory|ram_block[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[23][9]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][9]~q\);

-- Location: LABCELL_X73_Y33_N45
\add_instance|prim_datapath|ram_memory|ram_block[27][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[27][9]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[27][9]~feeder_combout\);

-- Location: FF_X73_Y33_N47
\add_instance|prim_datapath|ram_memory|ram_block[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[27][9]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][9]~q\);

-- Location: FF_X73_Y33_N14
\add_instance|prim_datapath|ram_memory|ram_block[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][9]~q\);

-- Location: FF_X73_Y33_N20
\add_instance|prim_datapath|ram_memory|ram_block[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][9]~q\);

-- Location: LABCELL_X73_Y33_N12
\add_instance|prim_datapath|ram_memory|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux6~3_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[31][9]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[19][9]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[2]~0_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[23][9]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[27][9]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][9]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[19][9]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[2]~0_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[23][9]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[27][9]~q\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[31][9]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[19][9]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[23][9]~q\ & (\add_instance|prim_datapath|ram_addr[2]~0_combout\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[27][9]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][9]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[19][9]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[23][9]~q\ & (\add_instance|prim_datapath|ram_addr[2]~0_combout\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[27][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][9]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][9]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][9]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][9]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux6~3_combout\);

-- Location: MLABCELL_X72_Y34_N0
\add_instance|prim_datapath|ram_memory|ram_block[25][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[25][9]~feeder_combout\ = \add_instance|prim_datapath|ram_din[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[25][9]~feeder_combout\);

-- Location: FF_X72_Y34_N1
\add_instance|prim_datapath|ram_memory|ram_block[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[25][9]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][9]~q\);

-- Location: LABCELL_X71_Y33_N45
\add_instance|prim_datapath|ram_memory|ram_block[21][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[21][9]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[21][9]~feeder_combout\);

-- Location: FF_X71_Y33_N47
\add_instance|prim_datapath|ram_memory|ram_block[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[21][9]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][9]~q\);

-- Location: LABCELL_X70_Y35_N9
\add_instance|prim_datapath|ram_memory|ram_block[17][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[17][9]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[17][9]~feeder_combout\);

-- Location: FF_X70_Y35_N11
\add_instance|prim_datapath|ram_memory|ram_block[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[17][9]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][9]~q\);

-- Location: FF_X75_Y33_N20
\add_instance|prim_datapath|ram_memory|ram_block[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][9]~q\);

-- Location: LABCELL_X75_Y33_N18
\add_instance|prim_datapath|ram_memory|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux6~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[29][9]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[25][9]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][9]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[25][9]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[29][9]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[17][9]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[21][9]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][9]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[17][9]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[21][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][9]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][9]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][9]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][9]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux6~1_combout\);

-- Location: FF_X74_Y33_N23
\add_instance|prim_datapath|ram_memory|ram_block[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][9]~q\);

-- Location: FF_X74_Y33_N17
\add_instance|prim_datapath|ram_memory|ram_block[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][9]~q\);

-- Location: FF_X74_Y33_N5
\add_instance|prim_datapath|ram_memory|ram_block[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][9]~q\);

-- Location: MLABCELL_X72_Y33_N57
\add_instance|prim_datapath|ram_memory|ram_block[18][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[18][9]~feeder_combout\ = \add_instance|prim_datapath|ram_din[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[18][9]~feeder_combout\);

-- Location: FF_X72_Y33_N59
\add_instance|prim_datapath|ram_memory|ram_block[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[18][9]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][9]~q\);

-- Location: LABCELL_X74_Y33_N18
\add_instance|prim_datapath|ram_memory|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux6~2_combout\ = ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[30][9]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[22][9]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[26][9]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[18][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][9]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][9]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][9]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][9]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux6~2_combout\);

-- Location: LABCELL_X73_Y33_N18
\add_instance|prim_datapath|ram_memory|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux6~4_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux6~1_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux6~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((\add_instance|prim_datapath|ram_memory|Mux6~0_combout\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- ((\add_instance|prim_datapath|ram_memory|Mux6~3_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux6~1_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux6~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|Mux6~0_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- ((\add_instance|prim_datapath|ram_memory|Mux6~3_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux6~1_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux6~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((\add_instance|prim_datapath|ram_memory|Mux6~0_combout\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux6~3_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux6~1_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux6~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|Mux6~0_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux6~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~3_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~1_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux6~4_combout\);

-- Location: LABCELL_X77_Y32_N48
\add_instance|prim_datapath|ram_memory|ram_block[10][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[10][9]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[9]~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[10][9]~feeder_combout\);

-- Location: FF_X77_Y32_N49
\add_instance|prim_datapath|ram_memory|ram_block[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[10][9]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][9]~q\);

-- Location: FF_X78_Y33_N8
\add_instance|prim_datapath|ram_memory|ram_block[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][9]~q\);

-- Location: FF_X77_Y33_N56
\add_instance|prim_datapath|ram_memory|ram_block[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][9]~q\);

-- Location: FF_X75_Y31_N58
\add_instance|prim_datapath|ram_memory|ram_block[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[9]~9_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][9]~q\);

-- Location: LABCELL_X77_Y33_N54
\add_instance|prim_datapath|ram_memory|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux6~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[11][9]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[8][9]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[1]~3_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[10][9]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[9][9]~q\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][9]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[8][9]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[1]~3_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[10][9]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[9][9]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[11][9]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[8][9]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[10][9]~q\ & ((\add_instance|prim_datapath|ram_addr[1]~3_combout\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[9][9]~q\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][9]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[8][9]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[10][9]~q\ & ((\add_instance|prim_datapath|ram_addr[1]~3_combout\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[9][9]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][9]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][9]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][9]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][9]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux6~5_combout\);

-- Location: LABCELL_X77_Y33_N27
\add_instance|prim_datapath|ram_memory|Mux6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux6~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux6~5_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux6~9_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|Mux0~0_combout\))) # (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux6~4_combout\)))) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux6~5_combout\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (\add_instance|prim_datapath|ram_memory|Mux6~9_combout\)) # (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux6~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~9_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~4_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux6~5_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux6~10_combout\);

-- Location: FF_X77_Y33_N23
\add_instance|prim_datapath|ins_register|dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_memory|Mux6~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(9));

-- Location: LABCELL_X79_Y34_N57
\add_instance|prim_datapath|reg_file|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux5~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[7][10]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[6][10]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[5][10]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][10]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][10]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][10]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][10]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][10]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux5~0_combout\);

-- Location: LABCELL_X81_Y36_N42
\add_instance|prim_datapath|reg_file|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux5~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[1][10]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][10]~combout\ & ( ((!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (\add_instance|prim_datapath|reg_file|registers[0][10]~combout\)) # (\add_instance|prim_datapath|ins_register|dout\(10) & ((\add_instance|prim_datapath|reg_file|registers[2][10]~combout\)))) # (\add_instance|prim_datapath|ins_register|dout\(9)) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[1][10]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][10]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & ((!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (\add_instance|prim_datapath|reg_file|registers[0][10]~combout\)) # (\add_instance|prim_datapath|ins_register|dout\(10) & ((\add_instance|prim_datapath|reg_file|registers[2][10]~combout\))))) # (\add_instance|prim_datapath|ins_register|dout\(9) & 
-- (\add_instance|prim_datapath|ins_register|dout\(10))) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[1][10]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[3][10]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & 
-- ((!\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[0][10]~combout\)) # (\add_instance|prim_datapath|ins_register|dout\(10) & ((\add_instance|prim_datapath|reg_file|registers[2][10]~combout\))))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(9) & (!\add_instance|prim_datapath|ins_register|dout\(10))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[1][10]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[3][10]~combout\ & ( 
-- (!\add_instance|prim_datapath|ins_register|dout\(9) & ((!\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[0][10]~combout\)) # (\add_instance|prim_datapath|ins_register|dout\(10) & 
-- ((\add_instance|prim_datapath|reg_file|registers[2][10]~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][10]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][10]~combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][10]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][10]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux5~1_combout\);

-- Location: LABCELL_X81_Y36_N36
\add_instance|prim_datapath|reg_file|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux5~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux5~1_combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(11)) # (\add_instance|prim_datapath|reg_file|Mux5~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux5~1_combout\ & ( (\add_instance|prim_datapath|reg_file|Mux5~0_combout\ & \add_instance|prim_datapath|ins_register|dout\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux5~0_combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux5~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux5~2_combout\);

-- Location: LABCELL_X81_Y36_N54
\add_instance|prim_datapath|t1_din[10]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[10]~6_combout\ = ( \add_instance|prim_datapath|reg_file|registers[7][10]~combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\ & (((!\add_instance|prim_datapath|Equal10~0_combout\) # 
-- (\add_instance|prim_datapath|temp3|dout\(10))))) # (\add_instance|prim_datapath|Equal11~0_combout\ & (\add_instance|prim_datapath|reg_file|Mux5~2_combout\)) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[7][10]~combout\ & ( 
-- (!\add_instance|prim_datapath|Equal11~0_combout\ & (((\add_instance|prim_datapath|temp3|dout\(10) & \add_instance|prim_datapath|Equal10~0_combout\)))) # (\add_instance|prim_datapath|Equal11~0_combout\ & 
-- (\add_instance|prim_datapath|reg_file|Mux5~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010111110011010101011111001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux5~2_combout\,
	datab => \add_instance|prim_datapath|temp3|ALT_INV_dout\(10),
	datac => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][10]~combout\,
	combout => \add_instance|prim_datapath|t1_din[10]~6_combout\);

-- Location: FF_X81_Y36_N56
\add_instance|prim_datapath|temp1|dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[10]~6_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(10));

-- Location: MLABCELL_X82_Y35_N12
\add_instance|prim_datapath|alu_ent|dest[10]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[10]~16_combout\ = ( \add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(10) $ (!\add_instance|prim_datapath|alu_b[9]~9_combout\ $ 
-- (((\add_instance|prim_datapath|alu_ent|carryL~1_combout\) # (\add_instance|prim_datapath|alu_ent|carryL~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111000100001110111100010000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~8_combout\,
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~1_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(10),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[9]~9_combout\,
	dataf => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[10]~16_combout\);

-- Location: LABCELL_X81_Y36_N30
\add_instance|prim_datapath|alu_ent|dest[10]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[10]~17_combout\ = ( \add_instance|prim_datapath|alu_ent|dest[10]~16_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~41_sumout\ & ( ((!\add_instance|prim_datapath|temp1|dout\(10)) # 
-- (!\add_instance|prim_datapath|alu_b[10]~8_combout\)) # (\add_instance|control_logic|Selector0~2_combout\) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|dest[10]~16_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~41_sumout\ & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|temp1|dout\(10)) # (!\add_instance|prim_datapath|alu_b[10]~8_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & 
-- (!\add_instance|control_logic|T[26]~0_combout\)) ) ) ) # ( \add_instance|prim_datapath|alu_ent|dest[10]~16_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~41_sumout\ & ( ((!\add_instance|prim_datapath|temp1|dout\(10)) # 
-- (!\add_instance|prim_datapath|alu_b[10]~8_combout\)) # (\add_instance|control_logic|Selector0~2_combout\) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|dest[10]~16_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~41_sumout\ & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(10)) # (!\add_instance|prim_datapath|alu_b[10]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000111111111111001111101110111000101111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(10),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[10]~8_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[10]~16_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~41_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[10]~17_combout\);

-- Location: LABCELL_X81_Y36_N39
\add_instance|prim_datapath|alu_ent|dest[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(10) = ( \add_instance|prim_datapath|alu_ent|dest[10]~17_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest\(10)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest[10]~17_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(10),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[10]~17_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest\(10));

-- Location: FF_X81_Y36_N41
\add_instance|prim_datapath|temp3|dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(10),
	asdata => \add_instance|prim_datapath|reg_file|Mux5~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(10));

-- Location: LABCELL_X81_Y36_N57
\add_instance|prim_datapath|ram_din[10]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[10]~3_combout\ = ( \add_instance|prim_datapath|temp2|dout\(10) & ( (!\add_instance|control_logic|CS.S9~q\) # (\add_instance|prim_datapath|temp3|dout\(10)) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(10) & ( 
-- (\add_instance|prim_datapath|temp3|dout\(10) & \add_instance|control_logic|CS.S9~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|temp3|ALT_INV_dout\(10),
	datad => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	dataf => \add_instance|prim_datapath|temp2|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|ram_din[10]~3_combout\);

-- Location: FF_X77_Y32_N4
\add_instance|prim_datapath|ram_memory|ram_block[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][10]~q\);

-- Location: FF_X79_Y34_N20
\add_instance|prim_datapath|ram_memory|ram_block[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][10]~q\);

-- Location: FF_X75_Y31_N52
\add_instance|prim_datapath|ram_memory|ram_block[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][10]~q\);

-- Location: FF_X80_Y33_N55
\add_instance|prim_datapath|ram_memory|ram_block[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][10]~q\);

-- Location: LABCELL_X79_Y34_N6
\add_instance|prim_datapath|ram_memory|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux5~8_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[0][10]~q\ & ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[2][10]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[3][10]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[0][10]~q\ & ( 
-- \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[2][10]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[3][10]~q\)) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[0][10]~q\ & ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[1][10]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[0][10]~q\ & ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[1][10]~q\ & 
-- \add_instance|prim_datapath|ram_addr[0]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][10]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][10]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][10]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][10]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux5~8_combout\);

-- Location: FF_X74_Y32_N23
\add_instance|prim_datapath|ram_memory|ram_block[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][10]~q\);

-- Location: FF_X71_Y35_N31
\add_instance|prim_datapath|ram_memory|ram_block[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][10]~q\);

-- Location: FF_X74_Y32_N28
\add_instance|prim_datapath|ram_memory|ram_block[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][10]~q\);

-- Location: FF_X74_Y32_N2
\add_instance|prim_datapath|ram_memory|ram_block[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][10]~q\);

-- Location: LABCELL_X74_Y32_N0
\add_instance|prim_datapath|ram_memory|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux5~6_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[15][10]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[13][10]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[15][10]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[13][10]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[15][10]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[12][10]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[14][10]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[15][10]~q\ 
-- & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[12][10]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[14][10]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][10]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][10]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][10]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][10]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux5~6_combout\);

-- Location: LABCELL_X73_Y36_N42
\add_instance|prim_datapath|ram_memory|ram_block[4][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[4][10]~feeder_combout\ = \add_instance|prim_datapath|ram_din[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ALT_INV_ram_din[10]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[4][10]~feeder_combout\);

-- Location: FF_X73_Y36_N44
\add_instance|prim_datapath|ram_memory|ram_block[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[4][10]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][10]~q\);

-- Location: LABCELL_X73_Y37_N45
\add_instance|prim_datapath|ram_memory|ram_block[6][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[6][10]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[10]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[10]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[6][10]~feeder_combout\);

-- Location: FF_X73_Y37_N47
\add_instance|prim_datapath|ram_memory|ram_block[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[6][10]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][10]~q\);

-- Location: FF_X73_Y37_N23
\add_instance|prim_datapath|ram_memory|ram_block[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][10]~q\);

-- Location: FF_X73_Y37_N50
\add_instance|prim_datapath|ram_memory|ram_block[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][10]~q\);

-- Location: LABCELL_X73_Y37_N48
\add_instance|prim_datapath|ram_memory|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux5~7_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[7][10]~q\ & ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[6][10]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][10]~q\ & ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[6][10]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[7][10]~q\ & ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[4][10]~q\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[5][10]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][10]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[4][10]~q\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[5][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][10]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][10]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][10]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][10]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux5~7_combout\);

-- Location: LABCELL_X79_Y34_N30
\add_instance|prim_datapath|ram_memory|Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux5~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux5~7_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|Mux5~8_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[3]~1_combout\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # (\add_instance|prim_datapath|ram_memory|Mux5~6_combout\)))) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux5~7_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|Mux5~8_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\))) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\ & \add_instance|prim_datapath|ram_memory|Mux5~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001000000010010101110000011101010111000001110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~8_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~6_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux5~9_combout\);

-- Location: FF_X78_Y32_N19
\add_instance|prim_datapath|ram_memory|ram_block[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][10]~q\);

-- Location: FF_X79_Y32_N34
\add_instance|prim_datapath|ram_memory|ram_block[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][10]~q\);

-- Location: FF_X77_Y32_N59
\add_instance|prim_datapath|ram_memory|ram_block[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][10]~q\);

-- Location: FF_X73_Y32_N8
\add_instance|prim_datapath|ram_memory|ram_block[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][10]~q\);

-- Location: LABCELL_X73_Y32_N6
\add_instance|prim_datapath|ram_memory|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux5~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[11][10]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[9][10]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][10]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[9][10]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[11][10]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[8][10]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[10][10]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][10]~q\ & 
-- ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[8][10]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[10][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][10]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][10]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][10]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][10]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux5~5_combout\);

-- Location: FF_X77_Y36_N28
\add_instance|prim_datapath|ram_memory|ram_block[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][10]~q\);

-- Location: FF_X79_Y35_N34
\add_instance|prim_datapath|ram_memory|ram_block[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][10]~q\);

-- Location: FF_X75_Y34_N20
\add_instance|prim_datapath|ram_memory|ram_block[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][10]~q\);

-- Location: FF_X77_Y36_N40
\add_instance|prim_datapath|ram_memory|ram_block[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][10]~q\);

-- Location: LABCELL_X75_Y34_N18
\add_instance|prim_datapath|ram_memory|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux5~3_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[31][10]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[27][10]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[19][10]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[23][10]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[31][10]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[27][10]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[19][10]~q\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[23][10]~q\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[31][10]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[27][10]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[19][10]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[23][10]~q\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[31][10]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[27][10]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[19][10]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[23][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][10]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][10]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][10]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][10]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux5~3_combout\);

-- Location: FF_X72_Y34_N20
\add_instance|prim_datapath|ram_memory|ram_block[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][10]~q\);

-- Location: FF_X72_Y34_N35
\add_instance|prim_datapath|ram_memory|ram_block[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][10]~q\);

-- Location: FF_X75_Y34_N32
\add_instance|prim_datapath|ram_memory|ram_block[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][10]~q\);

-- Location: LABCELL_X70_Y35_N18
\add_instance|prim_datapath|ram_memory|ram_block[17][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[17][10]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[10]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[10]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[17][10]~feeder_combout\);

-- Location: FF_X70_Y35_N19
\add_instance|prim_datapath|ram_memory|ram_block[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[17][10]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][10]~q\);

-- Location: LABCELL_X75_Y34_N30
\add_instance|prim_datapath|ram_memory|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux5~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[29][10]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[17][10]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[25][10]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[21][10]~q\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][10]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[17][10]~q\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[25][10]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (((\add_instance|prim_datapath|ram_memory|ram_block[21][10]~q\ & !\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[29][10]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[17][10]~q\ 
-- & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[25][10]~q\ & ((\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (((\add_instance|prim_datapath|ram_addr[3]~1_combout\) # (\add_instance|prim_datapath|ram_memory|ram_block[21][10]~q\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][10]~q\ & ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[17][10]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[25][10]~q\ & ((\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[21][10]~q\ & !\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][10]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][10]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][10]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][10]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux5~1_combout\);

-- Location: LABCELL_X71_Y36_N30
\add_instance|prim_datapath|ram_memory|ram_block[16][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[16][10]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[10]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[10]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[16][10]~feeder_combout\);

-- Location: FF_X71_Y36_N32
\add_instance|prim_datapath|ram_memory|ram_block[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[16][10]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][10]~q\);

-- Location: FF_X71_Y34_N52
\add_instance|prim_datapath|ram_memory|ram_block[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][10]~q\);

-- Location: FF_X71_Y34_N1
\add_instance|prim_datapath|ram_memory|ram_block[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][10]~q\);

-- Location: FF_X71_Y34_N38
\add_instance|prim_datapath|ram_memory|ram_block[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][10]~q\);

-- Location: LABCELL_X71_Y34_N36
\add_instance|prim_datapath|ram_memory|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux5~0_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[28][10]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[24][10]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][10]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[24][10]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[28][10]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[16][10]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[20][10]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][10]~q\ 
-- & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[16][10]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[20][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][10]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][10]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][10]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][10]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux5~0_combout\);

-- Location: FF_X72_Y35_N52
\add_instance|prim_datapath|ram_memory|ram_block[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][10]~q\);

-- Location: FF_X80_Y34_N22
\add_instance|prim_datapath|ram_memory|ram_block[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][10]~q\);

-- Location: FF_X75_Y34_N26
\add_instance|prim_datapath|ram_memory|ram_block[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][10]~q\);

-- Location: FF_X72_Y35_N26
\add_instance|prim_datapath|ram_memory|ram_block[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[10]~3_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][10]~q\);

-- Location: LABCELL_X75_Y34_N24
\add_instance|prim_datapath|ram_memory|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux5~2_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[30][10]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[26][10]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[18][10]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[22][10]~q\)))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[30][10]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[26][10]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[18][10]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[22][10]~q\ & !\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[30][10]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[26][10]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[18][10]~q\ & 
-- ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\) # (\add_instance|prim_datapath|ram_memory|ram_block[22][10]~q\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[30][10]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[26][10]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[18][10]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[22][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][10]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][10]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][10]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][10]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux5~2_combout\);

-- Location: LABCELL_X75_Y34_N48
\add_instance|prim_datapath|ram_memory|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux5~4_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux5~0_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux5~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux5~1_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux5~3_combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux5~0_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux5~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux5~1_combout\ & 
-- \add_instance|prim_datapath|ram_addr[0]~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)) # (\add_instance|prim_datapath|ram_memory|Mux5~3_combout\))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|Mux5~0_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux5~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|Mux5~1_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux5~3_combout\ & ((\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux5~0_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux5~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux5~1_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux5~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~1_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~0_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux5~4_combout\);

-- Location: LABCELL_X79_Y34_N24
\add_instance|prim_datapath|ram_memory|Mux5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux5~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux5~4_combout\ & ( (((\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & \add_instance|prim_datapath|ram_memory|Mux5~5_combout\)) # 
-- (\add_instance|prim_datapath|ram_addr[4]~4_combout\)) # (\add_instance|prim_datapath|ram_memory|Mux5~9_combout\) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux5~4_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & 
-- (((\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & \add_instance|prim_datapath|ram_memory|Mux5~5_combout\)) # (\add_instance|prim_datapath|ram_memory|Mux5~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001110000001100000111000000111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~9_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~5_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux5~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux5~10_combout\);

-- Location: FF_X79_Y34_N11
\add_instance|prim_datapath|ins_register|dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_memory|Mux5~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(10));

-- Location: LABCELL_X79_Y32_N3
\add_instance|prim_datapath|reg_file|registers[3][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][7]~combout\ = ( \add_instance|prim_datapath|rf_din[7]~9_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[3][7]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~8_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[7]~9_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[3][7]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][7]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[7]~9_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][7]~combout\);

-- Location: LABCELL_X80_Y32_N0
\add_instance|prim_datapath|reg_file|registers[0][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][7]~combout\ = ( \add_instance|prim_datapath|rf_din[7]~9_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[0][7]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~2_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[7]~9_combout\ & ( (!\add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & (\add_instance|prim_datapath|reg_file|registers[0][7]~combout\ & 
-- !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][7]~combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[7]~9_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][7]~combout\);

-- Location: LABCELL_X80_Y32_N12
\add_instance|prim_datapath|reg_file|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux8~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[3][7]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[0][7]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (((!\add_instance|prim_datapath|ins_register|dout\(9))) # (\add_instance|prim_datapath|reg_file|registers[1][7]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (((\add_instance|prim_datapath|ins_register|dout\(9)) # 
-- (\add_instance|prim_datapath|reg_file|registers[2][7]~combout\)))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[3][7]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[0][7]~combout\ & ( 
-- (!\add_instance|prim_datapath|ins_register|dout\(10) & (((!\add_instance|prim_datapath|ins_register|dout\(9))) # (\add_instance|prim_datapath|reg_file|registers[1][7]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (((\add_instance|prim_datapath|reg_file|registers[2][7]~combout\ & !\add_instance|prim_datapath|ins_register|dout\(9))))) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[3][7]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[0][7]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[1][7]~combout\ & ((\add_instance|prim_datapath|ins_register|dout\(9))))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(10) & (((\add_instance|prim_datapath|ins_register|dout\(9)) # (\add_instance|prim_datapath|reg_file|registers[2][7]~combout\)))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[3][7]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[0][7]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[1][7]~combout\ & ((\add_instance|prim_datapath|ins_register|dout\(9))))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(10) & (((\add_instance|prim_datapath|reg_file|registers[2][7]~combout\ & !\add_instance|prim_datapath|ins_register|dout\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][7]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][7]~combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][7]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][7]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux8~1_combout\);

-- Location: LABCELL_X80_Y32_N18
\add_instance|prim_datapath|reg_file|registers[6][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][7]~combout\ = ( \add_instance|prim_datapath|rf_din[7]~9_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~13_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[6][7]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[7]~9_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[6][7]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][7]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[7]~9_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][7]~combout\);

-- Location: LABCELL_X80_Y32_N57
\add_instance|prim_datapath|reg_file|registers[7][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][7]~combout\ = ( \add_instance|prim_datapath|rf_din[7]~9_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[7][7]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~9_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[7]~9_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[7][7]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][7]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[7]~9_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][7]~combout\);

-- Location: LABCELL_X80_Y32_N48
\add_instance|prim_datapath|reg_file|registers[5][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][7]~combout\ = ( \add_instance|prim_datapath|rf_din[7]~9_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~12_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[5][7]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[7]~9_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[5][7]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][7]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[7]~9_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][7]~combout\);

-- Location: LABCELL_X80_Y32_N54
\add_instance|prim_datapath|reg_file|registers[4][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][7]~combout\ = ( \add_instance|prim_datapath|rf_din[7]~9_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[4][7]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~11_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[7]~9_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[4][7]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][7]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[7]~9_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][7]~combout\);

-- Location: LABCELL_X80_Y32_N39
\add_instance|prim_datapath|reg_file|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux8~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[7][7]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[6][7]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[5][7]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][7]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][7]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][7]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][7]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][7]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux8~0_combout\);

-- Location: LABCELL_X80_Y32_N33
\add_instance|prim_datapath|reg_file|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux8~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux8~0_combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(11)) # (\add_instance|prim_datapath|reg_file|Mux8~1_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux8~0_combout\ & ( (\add_instance|prim_datapath|reg_file|Mux8~1_combout\ & !\add_instance|prim_datapath|ins_register|dout\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux8~1_combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux8~0_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux8~2_combout\);

-- Location: LABCELL_X81_Y32_N39
\add_instance|prim_datapath|t1_din[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[7]~9_combout\ = ( \add_instance|prim_datapath|temp3|dout\(7) & ( \add_instance|prim_datapath|reg_file|registers[7][7]~combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\) # 
-- (\add_instance|prim_datapath|reg_file|Mux8~2_combout\) ) ) ) # ( !\add_instance|prim_datapath|temp3|dout\(7) & ( \add_instance|prim_datapath|reg_file|registers[7][7]~combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\ & 
-- ((!\add_instance|prim_datapath|Equal10~0_combout\))) # (\add_instance|prim_datapath|Equal11~0_combout\ & (\add_instance|prim_datapath|reg_file|Mux8~2_combout\)) ) ) ) # ( \add_instance|prim_datapath|temp3|dout\(7) & ( 
-- !\add_instance|prim_datapath|reg_file|registers[7][7]~combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\ & ((\add_instance|prim_datapath|Equal10~0_combout\))) # (\add_instance|prim_datapath|Equal11~0_combout\ & 
-- (\add_instance|prim_datapath|reg_file|Mux8~2_combout\)) ) ) ) # ( !\add_instance|prim_datapath|temp3|dout\(7) & ( !\add_instance|prim_datapath|reg_file|registers[7][7]~combout\ & ( (\add_instance|prim_datapath|Equal11~0_combout\ & 
-- \add_instance|prim_datapath|reg_file|Mux8~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100011011101110111011000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Mux8~2_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	datae => \add_instance|prim_datapath|temp3|ALT_INV_dout\(7),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][7]~combout\,
	combout => \add_instance|prim_datapath|t1_din[7]~9_combout\);

-- Location: FF_X81_Y32_N41
\add_instance|prim_datapath|temp1|dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[7]~9_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(7));

-- Location: MLABCELL_X82_Y35_N45
\add_instance|prim_datapath|alu_ent|adl_temp[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|adl_temp\(7) = ( \add_instance|prim_datapath|alu_ent|carryL~6_combout\ & ( !\add_instance|prim_datapath|alu_b[6]~12_combout\ $ (!\add_instance|prim_datapath|temp1|dout\(7)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|carryL~6_combout\ & ( !\add_instance|prim_datapath|alu_b[6]~12_combout\ $ (\add_instance|prim_datapath|temp1|dout\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[6]~12_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(7),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~6_combout\,
	combout => \add_instance|prim_datapath|alu_ent|adl_temp\(7));

-- Location: LABCELL_X81_Y32_N3
\add_instance|prim_datapath|alu_ent|dest[7]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[7]~12_combout\ = ( \add_instance|prim_datapath|alu_ent|adl_temp\(7) & ( \add_instance|prim_datapath|alu_ent|Add0~29_sumout\ & ( ((!\add_instance|prim_datapath|alu_b[7]~11_combout\) # 
-- (!\add_instance|prim_datapath|temp1|dout\(7))) # (\add_instance|control_logic|Selector0~2_combout\) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|adl_temp\(7) & ( \add_instance|prim_datapath|alu_ent|Add0~29_sumout\ & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|alu_b[7]~11_combout\) # (!\add_instance|prim_datapath|temp1|dout\(7))))) # (\add_instance|control_logic|Selector0~2_combout\ & 
-- (!\add_instance|control_logic|T[26]~0_combout\)) ) ) ) # ( \add_instance|prim_datapath|alu_ent|adl_temp\(7) & ( !\add_instance|prim_datapath|alu_ent|Add0~29_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (((!\add_instance|prim_datapath|alu_b[7]~11_combout\) # (!\add_instance|prim_datapath|temp1|dout\(7))))) # (\add_instance|control_logic|Selector0~2_combout\ & (\add_instance|control_logic|T[26]~0_combout\)) ) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|adl_temp\(7) & ( !\add_instance|prim_datapath|alu_ent|Add0~29_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|alu_b[7]~11_combout\) # 
-- (!\add_instance|prim_datapath|temp1|dout\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101110111011000111101110111001001111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datab => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[7]~11_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(7),
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp\(7),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~29_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[7]~12_combout\);

-- Location: LABCELL_X81_Y32_N9
\add_instance|prim_datapath|alu_ent|dest[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(7) = ( \add_instance|control_logic|WideOr2~1_combout\ & ( \add_instance|prim_datapath|alu_ent|dest\(7) ) ) # ( !\add_instance|control_logic|WideOr2~1_combout\ & ( 
-- \add_instance|prim_datapath|alu_ent|dest[7]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[7]~12_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(7),
	datae => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest\(7));

-- Location: FF_X81_Y32_N11
\add_instance|prim_datapath|temp3|dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(7),
	asdata => \add_instance|prim_datapath|reg_file|Mux8~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(7));

-- Location: LABCELL_X75_Y32_N54
\add_instance|prim_datapath|t4_din[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[7]~7_combout\ = ( \add_instance|prim_datapath|reg_file|Mux24~2_combout\ & ( \add_instance|control_logic|CS.S23~q\ ) ) # ( \add_instance|prim_datapath|reg_file|Mux24~2_combout\ & ( !\add_instance|control_logic|CS.S23~q\ & 
-- ( (!\add_instance|control_logic|CS.S21~q\ & ((\add_instance|prim_datapath|temp3|dout\(7)))) # (\add_instance|control_logic|CS.S21~q\ & (\add_instance|prim_datapath|ram_memory|Mux8~10_combout\)) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux24~2_combout\ & ( !\add_instance|control_logic|CS.S23~q\ & ( (!\add_instance|control_logic|CS.S21~q\ & ((\add_instance|prim_datapath|temp3|dout\(7)))) # (\add_instance|control_logic|CS.S21~q\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux8~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~10_combout\,
	datac => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(7),
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Mux24~2_combout\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	combout => \add_instance|prim_datapath|t4_din[7]~7_combout\);

-- Location: FF_X75_Y32_N56
\add_instance|prim_datapath|temp4|dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[7]~7_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(7));

-- Location: LABCELL_X80_Y32_N6
\add_instance|prim_datapath|rf_din[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[7]~9_combout\ = ( \add_instance|prim_datapath|temp2|dout\(7) & ( \add_instance|prim_datapath|temp3|dout\(7) & ( (!\add_instance|prim_datapath|rf_din[6]~1_combout\) # ((!\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- ((\add_instance|prim_datapath|ins_register|dout\(0)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (\add_instance|prim_datapath|temp4|dout\(7)))) ) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(7) & ( 
-- \add_instance|prim_datapath|temp3|dout\(7) & ( (!\add_instance|prim_datapath|rf_din[6]~1_combout\ & (((\add_instance|prim_datapath|rf_din[6]~0_combout\)))) # (\add_instance|prim_datapath|rf_din[6]~1_combout\ & 
-- ((!\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|ins_register|dout\(0)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (\add_instance|prim_datapath|temp4|dout\(7))))) ) ) ) # ( 
-- \add_instance|prim_datapath|temp2|dout\(7) & ( !\add_instance|prim_datapath|temp3|dout\(7) & ( (!\add_instance|prim_datapath|rf_din[6]~1_combout\ & (((!\add_instance|prim_datapath|rf_din[6]~0_combout\)))) # 
-- (\add_instance|prim_datapath|rf_din[6]~1_combout\ & ((!\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|ins_register|dout\(0)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- (\add_instance|prim_datapath|temp4|dout\(7))))) ) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(7) & ( !\add_instance|prim_datapath|temp3|dout\(7) & ( (\add_instance|prim_datapath|rf_din[6]~1_combout\ & 
-- ((!\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|ins_register|dout\(0)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (\add_instance|prim_datapath|temp4|dout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp4|ALT_INV_dout\(7),
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	datae => \add_instance|prim_datapath|temp2|ALT_INV_dout\(7),
	dataf => \add_instance|prim_datapath|temp3|ALT_INV_dout\(7),
	combout => \add_instance|prim_datapath|rf_din[7]~9_combout\);

-- Location: LABCELL_X80_Y32_N21
\add_instance|prim_datapath|reg_file|registers[1][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][7]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( (\add_instance|prim_datapath|rf_din[7]~9_combout\ & !\input_vector[1]~input_o\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[1][7]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_din[7]~9_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][7]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][7]~combout\);

-- Location: LABCELL_X80_Y32_N27
\add_instance|prim_datapath|reg_file|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux24~1_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|reg_file|registers[0][7]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & 
-- (\add_instance|prim_datapath|reg_file|registers[1][7]~combout\)) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((\add_instance|prim_datapath|reg_file|registers[3][7]~combout\))) ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|registers[0][7]~combout\ & ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|reg_file|registers[0][7]~combout\ & ( 
-- (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (\add_instance|prim_datapath|reg_file|registers[1][7]~combout\)) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((\add_instance|prim_datapath|reg_file|registers[3][7]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100110101001111110000111100000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][7]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][7]~combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][7]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux24~1_combout\);

-- Location: LABCELL_X80_Y32_N36
\add_instance|prim_datapath|reg_file|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux24~0_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][7]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[6][7]~combout\ ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][7]~combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][7]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][7]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][7]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][7]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][7]~combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux24~0_combout\);

-- Location: LABCELL_X80_Y32_N30
\add_instance|prim_datapath|reg_file|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux24~2_combout\ = ( \add_instance|prim_datapath|reg_file|registers[2][7]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (((\add_instance|prim_datapath|reg_file|Mux30~0_combout\)) # 
-- (\add_instance|prim_datapath|reg_file|Mux24~1_combout\))) # (\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (((\add_instance|prim_datapath|reg_file|Mux24~0_combout\)))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[2][7]~combout\ & ( 
-- (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (\add_instance|prim_datapath|reg_file|Mux24~1_combout\)) # (\add_instance|prim_datapath|rf_add2[2]~2_combout\ & ((\add_instance|prim_datapath|reg_file|Mux24~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101110111000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux24~1_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux24~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][7]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux24~2_combout\);

-- Location: FF_X80_Y32_N17
\add_instance|prim_datapath|temp2|dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|reg_file|Mux24~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(7));

-- Location: LABCELL_X81_Y32_N54
\add_instance|prim_datapath|ram_din[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[7]~2_combout\ = ( \add_instance|prim_datapath|temp3|dout\(7) & ( \add_instance|control_logic|CS.S9~q\ ) ) # ( \add_instance|prim_datapath|temp3|dout\(7) & ( !\add_instance|control_logic|CS.S9~q\ & ( 
-- \add_instance|prim_datapath|temp2|dout\(7) ) ) ) # ( !\add_instance|prim_datapath|temp3|dout\(7) & ( !\add_instance|control_logic|CS.S9~q\ & ( \add_instance|prim_datapath|temp2|dout\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|temp2|ALT_INV_dout\(7),
	datae => \add_instance|prim_datapath|temp3|ALT_INV_dout\(7),
	dataf => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	combout => \add_instance|prim_datapath|ram_din[7]~2_combout\);

-- Location: MLABCELL_X72_Y32_N15
\add_instance|prim_datapath|ram_memory|ram_block[10][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[10][7]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[7]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[10][7]~feeder_combout\);

-- Location: FF_X72_Y32_N17
\add_instance|prim_datapath|ram_memory|ram_block[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[10][7]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][7]~q\);

-- Location: FF_X73_Y32_N43
\add_instance|prim_datapath|ram_memory|ram_block[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][7]~q\);

-- Location: FF_X78_Y33_N41
\add_instance|prim_datapath|ram_memory|ram_block[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][7]~q\);

-- Location: FF_X72_Y32_N56
\add_instance|prim_datapath|ram_memory|ram_block[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][7]~q\);

-- Location: MLABCELL_X72_Y32_N54
\add_instance|prim_datapath|ram_memory|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux8~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[11][7]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[9][7]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][7]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[9][7]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[11][7]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[8][7]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[10][7]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][7]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[8][7]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[10][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][7]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][7]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][7]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][7]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux8~5_combout\);

-- Location: FF_X79_Y35_N29
\add_instance|prim_datapath|ram_memory|ram_block[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][7]~q\);

-- Location: LABCELL_X77_Y36_N21
\add_instance|prim_datapath|ram_memory|ram_block[27][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[27][7]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[7]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[27][7]~feeder_combout\);

-- Location: FF_X77_Y36_N22
\add_instance|prim_datapath|ram_memory|ram_block[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[27][7]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][7]~q\);

-- Location: FF_X75_Y34_N56
\add_instance|prim_datapath|ram_memory|ram_block[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][7]~q\);

-- Location: FF_X77_Y36_N13
\add_instance|prim_datapath|ram_memory|ram_block[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][7]~q\);

-- Location: LABCELL_X75_Y34_N54
\add_instance|prim_datapath|ram_memory|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux8~3_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[31][7]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[23][7]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[19][7]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[27][7]~q\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[31][7]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[23][7]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[19][7]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[27][7]~q\))))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[31][7]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[23][7]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[19][7]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[27][7]~q\))))) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][7]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[23][7]~q\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[19][7]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[27][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][7]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][7]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][7]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][7]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux8~3_combout\);

-- Location: FF_X72_Y34_N50
\add_instance|prim_datapath|ram_memory|ram_block[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][7]~q\);

-- Location: FF_X72_Y34_N8
\add_instance|prim_datapath|ram_memory|ram_block[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][7]~q\);

-- Location: FF_X75_Y34_N8
\add_instance|prim_datapath|ram_memory|ram_block[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][7]~q\);

-- Location: FF_X70_Y35_N37
\add_instance|prim_datapath|ram_memory|ram_block[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][7]~q\);

-- Location: LABCELL_X75_Y34_N6
\add_instance|prim_datapath|ram_memory|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux8~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[29][7]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[17][7]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[25][7]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[21][7]~q\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][7]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[17][7]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[25][7]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[21][7]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[29][7]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[17][7]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[25][7]~q\ & ((\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[21][7]~q\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][7]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[17][7]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ 
-- & (\add_instance|prim_datapath|ram_memory|ram_block[25][7]~q\ & ((\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[21][7]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][7]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][7]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][7]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][7]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux8~1_combout\);

-- Location: LABCELL_X71_Y34_N18
\add_instance|prim_datapath|ram_memory|ram_block[24][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[24][7]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[7]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[24][7]~feeder_combout\);

-- Location: FF_X71_Y34_N20
\add_instance|prim_datapath|ram_memory|ram_block[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[24][7]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][7]~q\);

-- Location: FF_X71_Y34_N49
\add_instance|prim_datapath|ram_memory|ram_block[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][7]~q\);

-- Location: LABCELL_X71_Y36_N36
\add_instance|prim_datapath|ram_memory|ram_block[16][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[16][7]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[7]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[16][7]~feeder_combout\);

-- Location: FF_X71_Y36_N37
\add_instance|prim_datapath|ram_memory|ram_block[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[16][7]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][7]~q\);

-- Location: FF_X71_Y34_N14
\add_instance|prim_datapath|ram_memory|ram_block[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][7]~q\);

-- Location: LABCELL_X71_Y34_N12
\add_instance|prim_datapath|ram_memory|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux8~0_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[28][7]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[24][7]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][7]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[24][7]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[28][7]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[16][7]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[20][7]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][7]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[16][7]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[20][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][7]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][7]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][7]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][7]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux8~0_combout\);

-- Location: FF_X72_Y35_N50
\add_instance|prim_datapath|ram_memory|ram_block[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][7]~q\);

-- Location: FF_X80_Y34_N44
\add_instance|prim_datapath|ram_memory|ram_block[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][7]~q\);

-- Location: FF_X75_Y34_N38
\add_instance|prim_datapath|ram_memory|ram_block[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][7]~q\);

-- Location: FF_X72_Y35_N43
\add_instance|prim_datapath|ram_memory|ram_block[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][7]~q\);

-- Location: LABCELL_X75_Y34_N36
\add_instance|prim_datapath|ram_memory|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux8~2_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[30][7]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[26][7]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[18][7]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[22][7]~q\)))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[30][7]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[26][7]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[18][7]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[22][7]~q\ & !\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[30][7]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[26][7]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[18][7]~q\ & 
-- ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\) # (\add_instance|prim_datapath|ram_memory|ram_block[22][7]~q\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[30][7]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[26][7]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[18][7]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[22][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][7]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][7]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][7]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][7]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux8~2_combout\);

-- Location: LABCELL_X75_Y34_N0
\add_instance|prim_datapath|ram_memory|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux8~4_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux8~0_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux8~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux8~1_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux8~3_combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux8~0_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux8~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux8~1_combout\ & 
-- \add_instance|prim_datapath|ram_addr[0]~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)) # (\add_instance|prim_datapath|ram_memory|Mux8~3_combout\))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|Mux8~0_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux8~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|Mux8~1_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux8~3_combout\ & ((\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux8~0_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux8~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux8~1_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux8~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~1_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~0_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux8~4_combout\);

-- Location: FF_X73_Y36_N49
\add_instance|prim_datapath|ram_memory|ram_block[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][7]~q\);

-- Location: LABCELL_X71_Y35_N27
\add_instance|prim_datapath|ram_memory|ram_block[6][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[6][7]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[7]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[6][7]~feeder_combout\);

-- Location: FF_X71_Y35_N28
\add_instance|prim_datapath|ram_memory|ram_block[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[6][7]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][7]~q\);

-- Location: FF_X74_Y37_N52
\add_instance|prim_datapath|ram_memory|ram_block[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][7]~q\);

-- Location: FF_X75_Y32_N20
\add_instance|prim_datapath|ram_memory|ram_block[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][7]~q\);

-- Location: LABCELL_X75_Y32_N18
\add_instance|prim_datapath|ram_memory|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux8~7_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[7][7]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[5][7]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][7]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[5][7]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[7][7]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[4][7]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[6][7]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][7]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[4][7]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[6][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][7]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][7]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][7]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][7]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux8~7_combout\);

-- Location: FF_X77_Y32_N25
\add_instance|prim_datapath|ram_memory|ram_block[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][7]~q\);

-- Location: FF_X80_Y33_N1
\add_instance|prim_datapath|ram_memory|ram_block[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][7]~q\);

-- Location: LABCELL_X75_Y31_N6
\add_instance|prim_datapath|ram_memory|ram_block[2][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[2][7]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[7]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[2][7]~feeder_combout\);

-- Location: FF_X75_Y31_N7
\add_instance|prim_datapath|ram_memory|ram_block[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[2][7]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][7]~q\);

-- Location: FF_X77_Y32_N38
\add_instance|prim_datapath|ram_memory|ram_block[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][7]~q\);

-- Location: LABCELL_X77_Y32_N36
\add_instance|prim_datapath|ram_memory|Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux8~8_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[3][7]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[1][7]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[3][7]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[1][7]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[3][7]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[0][7]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[2][7]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[3][7]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[0][7]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[2][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][7]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][7]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][7]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][7]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux8~8_combout\);

-- Location: LABCELL_X74_Y32_N27
\add_instance|prim_datapath|ram_memory|ram_block[13][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[13][7]~feeder_combout\ = \add_instance|prim_datapath|ram_din[7]~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[7]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[13][7]~feeder_combout\);

-- Location: FF_X74_Y32_N29
\add_instance|prim_datapath|ram_memory|ram_block[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[13][7]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][7]~q\);

-- Location: FF_X74_Y32_N47
\add_instance|prim_datapath|ram_memory|ram_block[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][7]~q\);

-- Location: FF_X74_Y32_N50
\add_instance|prim_datapath|ram_memory|ram_block[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][7]~q\);

-- Location: FF_X80_Y33_N52
\add_instance|prim_datapath|ram_memory|ram_block[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[7]~2_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][7]~q\);

-- Location: LABCELL_X74_Y32_N48
\add_instance|prim_datapath|ram_memory|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux8~6_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[15][7]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[12][7]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # ((\add_instance|prim_datapath|ram_memory|ram_block[14][7]~q\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[13][7]~q\)) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[15][7]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[12][7]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # ((\add_instance|prim_datapath|ram_memory|ram_block[14][7]~q\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[13][7]~q\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[15][7]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[12][7]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[14][7]~q\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[13][7]~q\)) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[15][7]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[12][7]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[14][7]~q\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[13][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][7]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][7]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][7]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][7]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux8~6_combout\);

-- Location: LABCELL_X75_Y32_N33
\add_instance|prim_datapath|ram_memory|Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux8~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux8~8_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux8~6_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\) # (\add_instance|prim_datapath|ram_memory|Mux8~7_combout\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_addr[2]~0_combout\)) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux8~8_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux8~6_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux8~7_combout\) # 
-- (\add_instance|prim_datapath|ram_addr[3]~1_combout\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux8~8_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux8~6_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\) # (\add_instance|prim_datapath|ram_memory|Mux8~7_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux8~8_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux8~6_combout\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & \add_instance|prim_datapath|ram_memory|Mux8~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101000001010101000000101000011111010010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~7_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~8_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~6_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux8~9_combout\);

-- Location: LABCELL_X75_Y32_N48
\add_instance|prim_datapath|ram_memory|Mux8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux8~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux8~9_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\) # (\add_instance|prim_datapath|ram_memory|Mux8~4_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux8~9_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & (\add_instance|prim_datapath|ram_memory|Mux8~5_combout\))) # 
-- (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux8~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~5_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~4_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux8~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux8~10_combout\);

-- Location: FF_X75_Y32_N14
\add_instance|prim_datapath|ins_register|dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_memory|Mux8~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(7));

-- Location: LABCELL_X83_Y34_N24
\add_instance|prim_datapath|rf_addin[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_addin[1]~4_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(10) & ( (!\add_instance|prim_datapath|rf_addin[1]~3_combout\ & (!\add_instance|prim_datapath|rf_addin[1]~2_combout\ & 
-- !\add_instance|prim_datapath|ins_register|dout\(7))) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( (!\add_instance|prim_datapath|rf_addin[1]~3_combout\ & ((!\add_instance|prim_datapath|ins_register|dout\(7)) # 
-- (\add_instance|prim_datapath|rf_addin[1]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001100110011000000110011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~3_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~2_combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(7),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|rf_addin[1]~4_combout\);

-- Location: MLABCELL_X82_Y33_N39
\add_instance|control_logic|NS.S5~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~23_combout\ = ( !\add_instance|prim_datapath|ins_register|dout\(0) & ( (\add_instance|control_logic|CS.S4~q\ & ((!\add_instance|prim_datapath|ins_register|dout\(1) & (!\add_instance|prim_datapath|ins_register|dout\(12) $ 
-- (((!\add_instance|prim_datapath|ins_register|dout\(13)))))) # (\add_instance|prim_datapath|ins_register|dout\(1) & (\add_instance|prim_datapath|alu_ent|C~combout\ & (!\add_instance|prim_datapath|ins_register|dout\(12) $ 
-- (!\add_instance|prim_datapath|ins_register|dout\(13))))))) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(0) & ( (\add_instance|control_logic|CS.S4~q\ & ((!\add_instance|prim_datapath|ins_register|dout\(1) & 
-- (\add_instance|prim_datapath|alu_ent|Z~combout\ & (!\add_instance|prim_datapath|ins_register|dout\(12) $ (!\add_instance|prim_datapath|ins_register|dout\(13))))) # (\add_instance|prim_datapath|ins_register|dout\(1) & 
-- (\add_instance|prim_datapath|ins_register|dout\(12) & ((!\add_instance|prim_datapath|ins_register|dout\(13))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000001000101100010100001010100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_Z~combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	dataf => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datag => \add_instance|prim_datapath|alu_ent|ALT_INV_C~combout\,
	combout => \add_instance|control_logic|NS.S5~23_combout\);

-- Location: LABCELL_X81_Y33_N39
\add_instance|control_logic|NS.S5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~0_combout\ = ( !\input_vector[1]~input_o\ & ( \add_instance|control_logic|NS.S5~23_combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(14) & !\add_instance|prim_datapath|ins_register|dout\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datae => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|control_logic|ALT_INV_NS.S5~23_combout\,
	combout => \add_instance|control_logic|NS.S5~0_combout\);

-- Location: FF_X81_Y33_N41
\add_instance|control_logic|CS.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|NS.S5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S5~q\);

-- Location: LABCELL_X80_Y34_N45
\add_instance|prim_datapath|rf_wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_wr~0_combout\ = ( \add_instance|control_logic|CS.S5~q\ & ( (\add_instance|control_logic|CS.S22~q\ & !\add_instance|prim_datapath|lsm_hw|Mux0~0_combout\) ) ) # ( !\add_instance|control_logic|CS.S5~q\ & ( 
-- (!\add_instance|control_logic|CS.S22~q\ & (!\add_instance|control_logic|CS.S8~q\)) # (\add_instance|control_logic|CS.S22~q\ & ((!\add_instance|prim_datapath|lsm_hw|Mux0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111000000111100111100000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S8~q\,
	datad => \add_instance|prim_datapath|lsm_hw|ALT_INV_Mux0~0_combout\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S5~q\,
	combout => \add_instance|prim_datapath|rf_wr~0_combout\);

-- Location: LABCELL_X80_Y34_N54
\add_instance|prim_datapath|reg_file|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Decoder0~0_combout\ = ( !\add_instance|prim_datapath|rf_addin[1]~0_combout\ & ( \add_instance|prim_datapath|ins_register|dout\(4) & ( (!\add_instance|prim_datapath|rf_wr~0_combout\ & 
-- ((!\add_instance|prim_datapath|rf_addin[1]~1_combout\ & ((\add_instance|prim_datapath|rf_addin[1]~4_combout\))) # (\add_instance|prim_datapath|rf_addin[1]~1_combout\ & (!\add_instance|prim_datapath|lsm_hw|num\(1))))) ) ) ) # ( 
-- \add_instance|prim_datapath|rf_addin[1]~0_combout\ & ( !\add_instance|prim_datapath|ins_register|dout\(4) & ( !\add_instance|prim_datapath|rf_wr~0_combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_addin[1]~0_combout\ & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(4) & ( (!\add_instance|prim_datapath|rf_wr~0_combout\ & ((!\add_instance|prim_datapath|rf_addin[1]~1_combout\ & ((\add_instance|prim_datapath|rf_addin[1]~4_combout\))) # 
-- (\add_instance|prim_datapath|rf_addin[1]~1_combout\ & (!\add_instance|prim_datapath|lsm_hw|num\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101000000000111111110000000000111010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(1),
	datab => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~4_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~1_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_wr~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~0_combout\,
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(4),
	combout => \add_instance|prim_datapath|reg_file|Decoder0~0_combout\);

-- Location: LABCELL_X80_Y34_N3
\add_instance|prim_datapath|reg_file|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Decoder0~3_combout\ = ( \add_instance|prim_datapath|rf_addin[0]~8_combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_addin[0]~8_combout\,
	combout => \add_instance|prim_datapath|reg_file|Decoder0~3_combout\);

-- Location: LABCELL_X79_Y34_N15
\add_instance|prim_datapath|reg_file|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Decoder0~12_combout\ = ( \add_instance|prim_datapath|rf_addin[2]~6_combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_addin[2]~6_combout\,
	combout => \add_instance|prim_datapath|reg_file|Decoder0~12_combout\);

-- Location: LABCELL_X79_Y33_N24
\add_instance|prim_datapath|reg_file|registers[5][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][3]~combout\ = ( \add_instance|prim_datapath|rf_din[3]~5_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~12_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[5][3]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[3]~5_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[5][3]~combout\ & (!\add_instance|prim_datapath|reg_file|Decoder0~12_combout\ & 
-- !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][3]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[3]~5_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][3]~combout\);

-- Location: LABCELL_X80_Y33_N6
\add_instance|prim_datapath|reg_file|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux28~0_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][3]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[6][3]~combout\ ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][3]~combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][3]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][3]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][3]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][3]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][3]~combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux28~0_combout\);

-- Location: LABCELL_X80_Y33_N30
\add_instance|prim_datapath|reg_file|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux28~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[1][3]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (((\add_instance|prim_datapath|reg_file|registers[0][3]~combout\)) # 
-- (\add_instance|prim_datapath|rf_add2[0]~0_combout\))) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[3][3]~combout\))) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[1][3]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[0][3]~combout\)))) # 
-- (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[3][3]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001000000011000100100100011101010110010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][3]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][3]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][3]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux28~1_combout\);

-- Location: LABCELL_X80_Y35_N15
\add_instance|prim_datapath|reg_file|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux28~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux28~1_combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\) # (\add_instance|prim_datapath|reg_file|Mux28~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux28~1_combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (\add_instance|prim_datapath|reg_file|Mux30~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[2][3]~combout\))) # 
-- (\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (((\add_instance|prim_datapath|reg_file|Mux28~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111000100000001111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][3]~combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux28~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux28~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux28~2_combout\);

-- Location: FF_X80_Y35_N11
\add_instance|prim_datapath|temp2|dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|reg_file|Mux28~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(3));

-- Location: LABCELL_X71_Y35_N30
\add_instance|prim_datapath|ram_din[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[3]~7_combout\ = ( \add_instance|prim_datapath|temp2|dout\(3) & ( (!\add_instance|control_logic|CS.S9~q\) # (\add_instance|prim_datapath|temp3|dout\(3)) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(3) & ( 
-- (\add_instance|prim_datapath|temp3|dout\(3) & \add_instance|control_logic|CS.S9~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(3),
	datad => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	datae => \add_instance|prim_datapath|temp2|ALT_INV_dout\(3),
	combout => \add_instance|prim_datapath|ram_din[3]~7_combout\);

-- Location: FF_X77_Y32_N2
\add_instance|prim_datapath|ram_memory|ram_block[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][3]~q\);

-- Location: LABCELL_X75_Y31_N0
\add_instance|prim_datapath|ram_memory|ram_block[2][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[2][3]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[3]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[3]~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[2][3]~feeder_combout\);

-- Location: FF_X75_Y31_N1
\add_instance|prim_datapath|ram_memory|ram_block[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[2][3]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][3]~q\);

-- Location: LABCELL_X77_Y31_N30
\add_instance|prim_datapath|ram_memory|ram_block[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[0][3]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[3]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[3]~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[0][3]~feeder_combout\);

-- Location: FF_X77_Y31_N31
\add_instance|prim_datapath|ram_memory|ram_block[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[0][3]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][3]~q\);

-- Location: FF_X77_Y32_N32
\add_instance|prim_datapath|ram_memory|ram_block[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][3]~q\);

-- Location: LABCELL_X77_Y32_N30
\add_instance|prim_datapath|ram_memory|Mux12~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux12~8_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[3][3]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[1][3]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[3][3]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[1][3]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[3][3]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[0][3]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[2][3]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[3][3]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[0][3]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[2][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][3]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][3]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][3]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][3]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux12~8_combout\);

-- Location: FF_X74_Y36_N4
\add_instance|prim_datapath|ram_memory|ram_block[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][3]~q\);

-- Location: FF_X74_Y36_N23
\add_instance|prim_datapath|ram_memory|ram_block[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][3]~q\);

-- Location: FF_X74_Y36_N29
\add_instance|prim_datapath|ram_memory|ram_block[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][3]~q\);

-- Location: FF_X71_Y35_N40
\add_instance|prim_datapath|ram_memory|ram_block[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][3]~q\);

-- Location: LABCELL_X74_Y36_N27
\add_instance|prim_datapath|ram_memory|Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux12~6_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[15][3]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[12][3]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[13][3]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[14][3]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[15][3]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[12][3]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[13][3]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[14][3]~q\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[15][3]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[12][3]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[13][3]~q\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[14][3]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[15][3]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[12][3]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[13][3]~q\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[14][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][3]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][3]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][3]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][3]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux12~6_combout\);

-- Location: FF_X73_Y36_N35
\add_instance|prim_datapath|ram_memory|ram_block[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][3]~q\);

-- Location: FF_X73_Y36_N11
\add_instance|prim_datapath|ram_memory|ram_block[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][3]~q\);

-- Location: MLABCELL_X72_Y36_N12
\add_instance|prim_datapath|ram_memory|ram_block[6][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[6][3]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[3]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[3]~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[6][3]~feeder_combout\);

-- Location: FF_X72_Y36_N14
\add_instance|prim_datapath|ram_memory|ram_block[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[6][3]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][3]~q\);

-- Location: FF_X73_Y36_N23
\add_instance|prim_datapath|ram_memory|ram_block[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][3]~q\);

-- Location: LABCELL_X73_Y36_N21
\add_instance|prim_datapath|ram_memory|Mux12~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux12~7_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[7][3]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[5][3]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][3]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[5][3]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[7][3]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[4][3]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[6][3]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][3]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[4][3]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[6][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][3]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][3]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][3]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][3]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux12~7_combout\);

-- Location: LABCELL_X73_Y36_N9
\add_instance|prim_datapath|ram_memory|Mux12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux12~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux12~6_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux12~7_combout\ & ( ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- \add_instance|prim_datapath|ram_memory|Mux12~8_combout\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux12~6_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux12~7_combout\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux12~8_combout\) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux12~6_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|Mux12~7_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & \add_instance|prim_datapath|ram_memory|Mux12~8_combout\)) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_addr[3]~1_combout\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux12~6_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux12~7_combout\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & \add_instance|prim_datapath|ram_memory|Mux12~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000100011001100101000100110011000101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~8_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~6_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux12~9_combout\);

-- Location: MLABCELL_X72_Y32_N27
\add_instance|prim_datapath|ram_memory|ram_block[9][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[9][3]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[3]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[3]~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[9][3]~feeder_combout\);

-- Location: FF_X72_Y32_N28
\add_instance|prim_datapath|ram_memory|ram_block[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[9][3]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][3]~q\);

-- Location: MLABCELL_X72_Y32_N45
\add_instance|prim_datapath|ram_memory|ram_block[10][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[10][3]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[3]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[3]~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[10][3]~feeder_combout\);

-- Location: FF_X72_Y32_N46
\add_instance|prim_datapath|ram_memory|ram_block[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[10][3]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][3]~q\);

-- Location: FF_X73_Y32_N19
\add_instance|prim_datapath|ram_memory|ram_block[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][3]~q\);

-- Location: FF_X73_Y32_N2
\add_instance|prim_datapath|ram_memory|ram_block[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][3]~q\);

-- Location: LABCELL_X73_Y32_N0
\add_instance|prim_datapath|ram_memory|Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux12~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[11][3]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[9][3]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][3]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[9][3]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[11][3]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[8][3]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[10][3]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][3]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[8][3]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[10][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][3]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][3]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][3]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][3]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux12~5_combout\);

-- Location: MLABCELL_X72_Y34_N42
\add_instance|prim_datapath|ram_memory|ram_block[25][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[25][3]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[3]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[3]~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[25][3]~feeder_combout\);

-- Location: FF_X72_Y34_N43
\add_instance|prim_datapath|ram_memory|ram_block[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[25][3]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][3]~q\);

-- Location: MLABCELL_X72_Y34_N54
\add_instance|prim_datapath|ram_memory|ram_block[21][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[21][3]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[3]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[3]~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[21][3]~feeder_combout\);

-- Location: FF_X72_Y34_N55
\add_instance|prim_datapath|ram_memory|ram_block[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[21][3]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][3]~q\);

-- Location: FF_X73_Y35_N14
\add_instance|prim_datapath|ram_memory|ram_block[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][3]~q\);

-- Location: LABCELL_X70_Y35_N33
\add_instance|prim_datapath|ram_memory|ram_block[17][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[17][3]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[3]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[3]~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[17][3]~feeder_combout\);

-- Location: FF_X70_Y35_N35
\add_instance|prim_datapath|ram_memory|ram_block[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[17][3]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][3]~q\);

-- Location: LABCELL_X73_Y35_N12
\add_instance|prim_datapath|ram_memory|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux12~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[29][3]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[17][3]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[25][3]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[21][3]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][3]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[17][3]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[25][3]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[21][3]~q\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[29][3]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[17][3]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[25][3]~q\ & (\add_instance|prim_datapath|ram_addr[3]~1_combout\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[21][3]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][3]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[17][3]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[25][3]~q\ & (\add_instance|prim_datapath|ram_addr[3]~1_combout\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[21][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][3]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][3]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][3]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][3]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux12~1_combout\);

-- Location: FF_X78_Y34_N7
\add_instance|prim_datapath|ram_memory|ram_block[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][3]~q\);

-- Location: FF_X74_Y33_N52
\add_instance|prim_datapath|ram_memory|ram_block[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][3]~q\);

-- Location: FF_X72_Y33_N38
\add_instance|prim_datapath|ram_memory|ram_block[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][3]~q\);

-- Location: FF_X75_Y34_N44
\add_instance|prim_datapath|ram_memory|ram_block[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][3]~q\);

-- Location: LABCELL_X75_Y34_N42
\add_instance|prim_datapath|ram_memory|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux12~2_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[30][3]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[26][3]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[30][3]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[26][3]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[30][3]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[18][3]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[22][3]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[30][3]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[18][3]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[22][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][3]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][3]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][3]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][3]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux12~2_combout\);

-- Location: FF_X77_Y36_N26
\add_instance|prim_datapath|ram_memory|ram_block[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][3]~q\);

-- Location: FF_X77_Y36_N44
\add_instance|prim_datapath|ram_memory|ram_block[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][3]~q\);

-- Location: FF_X77_Y36_N23
\add_instance|prim_datapath|ram_memory|ram_block[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][3]~q\);

-- Location: FF_X78_Y36_N2
\add_instance|prim_datapath|ram_memory|ram_block[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][3]~q\);

-- Location: LABCELL_X77_Y36_N45
\add_instance|prim_datapath|ram_memory|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux12~3_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[19][3]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[27][3]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[31][3]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[19][3]~q\ & ( 
-- \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[27][3]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[31][3]~q\)) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[19][3]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[23][3]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[19][3]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[23][3]~q\ & 
-- \add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][3]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][3]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][3]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][3]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux12~3_combout\);

-- Location: LABCELL_X71_Y34_N24
\add_instance|prim_datapath|ram_memory|ram_block[24][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[24][3]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[3]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[3]~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[24][3]~feeder_combout\);

-- Location: FF_X71_Y34_N25
\add_instance|prim_datapath|ram_memory|ram_block[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[24][3]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][3]~q\);

-- Location: FF_X71_Y36_N50
\add_instance|prim_datapath|ram_memory|ram_block[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][3]~q\);

-- Location: LABCELL_X71_Y34_N9
\add_instance|prim_datapath|ram_memory|ram_block[20][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[20][3]~feeder_combout\ = \add_instance|prim_datapath|ram_din[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_din[3]~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[20][3]~feeder_combout\);

-- Location: FF_X71_Y34_N10
\add_instance|prim_datapath|ram_memory|ram_block[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[20][3]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][3]~q\);

-- Location: FF_X73_Y35_N32
\add_instance|prim_datapath|ram_memory|ram_block[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[3]~7_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][3]~q\);

-- Location: LABCELL_X73_Y35_N30
\add_instance|prim_datapath|ram_memory|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux12~0_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[28][3]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[24][3]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][3]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[24][3]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[28][3]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[16][3]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[20][3]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][3]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[16][3]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[20][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][3]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][3]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][3]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][3]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux12~0_combout\);

-- Location: LABCELL_X73_Y35_N6
\add_instance|prim_datapath|ram_memory|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux12~4_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux12~3_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux12~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # (\add_instance|prim_datapath|ram_memory|Mux12~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_addr[1]~3_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|Mux12~1_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux12~3_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux12~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # (\add_instance|prim_datapath|ram_memory|Mux12~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|Mux12~1_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[1]~3_combout\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux12~3_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux12~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (((\add_instance|prim_datapath|ram_addr[1]~3_combout\ & \add_instance|prim_datapath|ram_memory|Mux12~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_addr[1]~3_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|Mux12~1_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux12~3_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux12~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (((\add_instance|prim_datapath|ram_addr[1]~3_combout\ & \add_instance|prim_datapath|ram_memory|Mux12~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|Mux12~1_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~1_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~2_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~3_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux12~4_combout\);

-- Location: LABCELL_X74_Y35_N45
\add_instance|prim_datapath|ram_memory|Mux12~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux12~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux12~4_combout\ & ( (((\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & \add_instance|prim_datapath|ram_memory|Mux12~5_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|Mux12~9_combout\)) # (\add_instance|prim_datapath|ram_addr[4]~4_combout\) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux12~4_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & 
-- (((\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & \add_instance|prim_datapath|ram_memory|Mux12~5_combout\)) # (\add_instance|prim_datapath|ram_memory|Mux12~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001001100000011000100110000111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~9_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~5_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux12~10_combout\);

-- Location: FF_X74_Y35_N5
\add_instance|prim_datapath|ins_register|dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_memory|Mux12~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(3));

-- Location: LABCELL_X83_Y34_N30
\add_instance|prim_datapath|rf_addin[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_addin[0]~7_combout\ = ( \add_instance|prim_datapath|rf_addin[1]~2_combout\ & ( (!\add_instance|prim_datapath|rf_addin[1]~3_combout\ & !\add_instance|prim_datapath|ins_register|dout\(9)) ) ) # ( 
-- !\add_instance|prim_datapath|rf_addin[1]~2_combout\ & ( (!\add_instance|prim_datapath|rf_addin[1]~3_combout\ & !\add_instance|prim_datapath|ins_register|dout\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~3_combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(6),
	dataf => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~2_combout\,
	combout => \add_instance|prim_datapath|rf_addin[0]~7_combout\);

-- Location: LABCELL_X80_Y34_N39
\add_instance|prim_datapath|rf_addin[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_addin[0]~8_combout\ = ( \add_instance|prim_datapath|rf_addin[0]~7_combout\ & ( (!\add_instance|prim_datapath|rf_addin[1]~0_combout\ & (\add_instance|prim_datapath|lsm_hw|num[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|rf_addin[1]~1_combout\)))) # (\add_instance|prim_datapath|rf_addin[1]~0_combout\ & (((\add_instance|prim_datapath|ins_register|dout\(3))))) ) ) # ( !\add_instance|prim_datapath|rf_addin[0]~7_combout\ & ( 
-- (!\add_instance|prim_datapath|rf_addin[1]~0_combout\ & (((!\add_instance|prim_datapath|rf_addin[1]~1_combout\)) # (\add_instance|prim_datapath|lsm_hw|num[0]~2_combout\))) # (\add_instance|prim_datapath|rf_addin[1]~0_combout\ & 
-- (((\add_instance|prim_datapath|ins_register|dout\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100100111101011110010011100000101001001110000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~0_combout\,
	datab => \add_instance|prim_datapath|lsm_hw|ALT_INV_num[0]~2_combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(3),
	datad => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~1_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_addin[0]~7_combout\,
	combout => \add_instance|prim_datapath|rf_addin[0]~8_combout\);

-- Location: LABCELL_X80_Y34_N48
\add_instance|prim_datapath|reg_file|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Decoder0~1_combout\ = ( !\add_instance|prim_datapath|rf_addin[2]~6_combout\ & ( !\add_instance|prim_datapath|rf_addin[0]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ALT_INV_rf_addin[0]~8_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_addin[2]~6_combout\,
	combout => \add_instance|prim_datapath|reg_file|Decoder0~1_combout\);

-- Location: LABCELL_X79_Y34_N33
\add_instance|prim_datapath|reg_file|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Decoder0~6_combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~5_combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~1_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~5_combout\,
	combout => \add_instance|prim_datapath|reg_file|Decoder0~6_combout\);

-- Location: LABCELL_X79_Y37_N33
\add_instance|prim_datapath|reg_file|registers[6][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][15]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & ( \add_instance|prim_datapath|rf_din[15]~17_combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & ( \add_instance|prim_datapath|rf_din[15]~17_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[6][15]~combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & ( !\add_instance|prim_datapath|rf_din[15]~17_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[6][15]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000000000000000000000101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][15]~combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[15]~17_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][15]~combout\);

-- Location: LABCELL_X79_Y37_N42
\add_instance|prim_datapath|reg_file|registers[5][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][15]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[5][15]~combout\ & ( \add_instance|prim_datapath|rf_din[15]~17_combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[5][15]~combout\ & ( \add_instance|prim_datapath|rf_din[15]~17_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|Decoder0~12_combout\) ) ) ) # ( 
-- \add_instance|prim_datapath|reg_file|registers[5][15]~combout\ & ( !\add_instance|prim_datapath|rf_din[15]~17_combout\ & ( (!\input_vector[1]~input_o\ & !\add_instance|prim_datapath|reg_file|Decoder0~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][15]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[15]~17_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][15]~combout\);

-- Location: LABCELL_X79_Y37_N57
\add_instance|prim_datapath|reg_file|registers[4][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][15]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & ( \add_instance|prim_datapath|rf_din[15]~17_combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & ( \add_instance|prim_datapath|rf_din[15]~17_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[4][15]~combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & ( !\add_instance|prim_datapath|rf_din[15]~17_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[4][15]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000001010000010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][15]~combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[15]~17_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][15]~combout\);

-- Location: LABCELL_X79_Y37_N24
\add_instance|prim_datapath|reg_file|registers[7][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][15]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & ( \add_instance|prim_datapath|rf_din[15]~17_combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & ( \add_instance|prim_datapath|rf_din[15]~17_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[7][15]~combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & ( !\add_instance|prim_datapath|rf_din[15]~17_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[7][15]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000001010000010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][15]~combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[15]~17_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][15]~combout\);

-- Location: LABCELL_X79_Y37_N9
\add_instance|prim_datapath|reg_file|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux0~0_combout\ = ( \add_instance|prim_datapath|reg_file|registers[4][15]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][15]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & 
-- (((!\add_instance|prim_datapath|ins_register|dout\(10))) # (\add_instance|prim_datapath|reg_file|registers[6][15]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(9) & (((\add_instance|prim_datapath|ins_register|dout\(10)) # 
-- (\add_instance|prim_datapath|reg_file|registers[5][15]~combout\)))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[4][15]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][15]~combout\ & ( 
-- (!\add_instance|prim_datapath|ins_register|dout\(9) & (\add_instance|prim_datapath|reg_file|registers[6][15]~combout\ & ((\add_instance|prim_datapath|ins_register|dout\(10))))) # (\add_instance|prim_datapath|ins_register|dout\(9) & 
-- (((\add_instance|prim_datapath|ins_register|dout\(10)) # (\add_instance|prim_datapath|reg_file|registers[5][15]~combout\)))) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[4][15]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[7][15]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & (((!\add_instance|prim_datapath|ins_register|dout\(10))) # (\add_instance|prim_datapath|reg_file|registers[6][15]~combout\))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(9) & (((\add_instance|prim_datapath|reg_file|registers[5][15]~combout\ & !\add_instance|prim_datapath|ins_register|dout\(10))))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[4][15]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[7][15]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & (\add_instance|prim_datapath|reg_file|registers[6][15]~combout\ & ((\add_instance|prim_datapath|ins_register|dout\(10))))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(9) & (((\add_instance|prim_datapath|reg_file|registers[5][15]~combout\ & !\add_instance|prim_datapath|ins_register|dout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][15]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][15]~combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][15]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][15]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux0~0_combout\);

-- Location: LABCELL_X75_Y37_N45
\add_instance|prim_datapath|reg_file|registers[3][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][15]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[3][15]~combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & ( (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|rf_din[15]~17_combout\) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[3][15]~combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & ( (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|rf_din[15]~17_combout\) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[3][15]~combout\ & ( !\add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & ( !\input_vector[1]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[15]~17_combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][15]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][15]~combout\);

-- Location: LABCELL_X79_Y37_N48
\add_instance|prim_datapath|reg_file|registers[1][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][15]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( \add_instance|prim_datapath|rf_din[15]~17_combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( \add_instance|prim_datapath|rf_din[15]~17_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[1][15]~combout\ & !\input_vector[1]~input_o\) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( !\add_instance|prim_datapath|rf_din[15]~17_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[1][15]~combout\ & !\input_vector[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000001010000010100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][15]~combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[15]~17_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][15]~combout\);

-- Location: LABCELL_X75_Y37_N21
\add_instance|prim_datapath|reg_file|registers[0][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][15]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[0][15]~combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (\add_instance|prim_datapath|rf_din[15]~17_combout\ & 
-- !\input_vector[1]~input_o\) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[0][15]~combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (\add_instance|prim_datapath|rf_din[15]~17_combout\ & !\input_vector[1]~input_o\) ) ) ) 
-- # ( \add_instance|prim_datapath|reg_file|registers[0][15]~combout\ & ( !\add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( !\input_vector[1]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[15]~17_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][15]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][15]~combout\);

-- Location: LABCELL_X75_Y37_N24
\add_instance|prim_datapath|reg_file|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux0~1_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[0][15]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & 
-- (\add_instance|prim_datapath|reg_file|registers[2][15]~combout\)) # (\add_instance|prim_datapath|ins_register|dout\(9) & ((\add_instance|prim_datapath|reg_file|registers[3][15]~combout\))) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[0][15]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9)) # (\add_instance|prim_datapath|reg_file|registers[1][15]~combout\) ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- !\add_instance|prim_datapath|reg_file|registers[0][15]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & (\add_instance|prim_datapath|reg_file|registers[2][15]~combout\)) # (\add_instance|prim_datapath|ins_register|dout\(9) & 
-- ((\add_instance|prim_datapath|reg_file|registers[3][15]~combout\))) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( !\add_instance|prim_datapath|reg_file|registers[0][15]~combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(9) & 
-- \add_instance|prim_datapath|reg_file|registers[1][15]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][15]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][15]~combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][15]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][15]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux0~1_combout\);

-- Location: LABCELL_X75_Y37_N51
\add_instance|prim_datapath|reg_file|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux0~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux0~1_combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(11)) # (\add_instance|prim_datapath|reg_file|Mux0~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux0~1_combout\ & ( (\add_instance|prim_datapath|reg_file|Mux0~0_combout\ & \add_instance|prim_datapath|ins_register|dout\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux0~0_combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux0~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux0~2_combout\);

-- Location: LABCELL_X79_Y37_N0
\add_instance|prim_datapath|t1_din[15]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[15]~1_combout\ = ( \add_instance|prim_datapath|temp3|dout\(15) & ( \add_instance|prim_datapath|reg_file|registers[7][15]~combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\) # 
-- (\add_instance|prim_datapath|reg_file|Mux0~2_combout\) ) ) ) # ( !\add_instance|prim_datapath|temp3|dout\(15) & ( \add_instance|prim_datapath|reg_file|registers[7][15]~combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\ & 
-- (!\add_instance|prim_datapath|Equal10~0_combout\)) # (\add_instance|prim_datapath|Equal11~0_combout\ & ((\add_instance|prim_datapath|reg_file|Mux0~2_combout\))) ) ) ) # ( \add_instance|prim_datapath|temp3|dout\(15) & ( 
-- !\add_instance|prim_datapath|reg_file|registers[7][15]~combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\ & (\add_instance|prim_datapath|Equal10~0_combout\)) # (\add_instance|prim_datapath|Equal11~0_combout\ & 
-- ((\add_instance|prim_datapath|reg_file|Mux0~2_combout\))) ) ) ) # ( !\add_instance|prim_datapath|temp3|dout\(15) & ( !\add_instance|prim_datapath|reg_file|registers[7][15]~combout\ & ( (\add_instance|prim_datapath|Equal11~0_combout\ & 
-- \add_instance|prim_datapath|reg_file|Mux0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001001110010011110001101100011011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux0~2_combout\,
	datae => \add_instance|prim_datapath|temp3|ALT_INV_dout\(15),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][15]~combout\,
	combout => \add_instance|prim_datapath|t1_din[15]~1_combout\);

-- Location: FF_X79_Y37_N2
\add_instance|prim_datapath|temp1|dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[15]~1_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(15));

-- Location: LABCELL_X74_Y34_N30
\add_instance|prim_datapath|alu_ent|dest[15]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[15]~22_combout\ = ( !\add_instance|control_logic|Selector0~2_combout\ & ( (!\add_instance|prim_datapath|alu_b[15]~3_combout\) # (!\add_instance|prim_datapath|temp1|dout\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[15]~3_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(15),
	dataf => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[15]~22_combout\);

-- Location: LABCELL_X75_Y35_N24
\add_instance|prim_datapath|t4_din[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[12]~12_combout\ = ( \add_instance|control_logic|CS.S23~q\ & ( \add_instance|prim_datapath|reg_file|Mux19~2_combout\ ) ) # ( !\add_instance|control_logic|CS.S23~q\ & ( (!\add_instance|control_logic|CS.S21~q\ & 
-- ((\add_instance|prim_datapath|temp3|dout\(12)))) # (\add_instance|control_logic|CS.S21~q\ & (\add_instance|prim_datapath|ram_memory|Mux3~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux19~2_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~10_combout\,
	datac => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(12),
	dataf => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	combout => \add_instance|prim_datapath|t4_din[12]~12_combout\);

-- Location: FF_X75_Y35_N25
\add_instance|prim_datapath|temp4|dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[12]~12_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(12));

-- Location: MLABCELL_X78_Y34_N0
\add_instance|prim_datapath|rf_din[12]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[12]~14_combout\ = ( \add_instance|prim_datapath|temp4|dout\(12) & ( \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (\add_instance|prim_datapath|rf_din[6]~0_combout\) # 
-- (\add_instance|prim_datapath|ins_register|dout\(5)) ) ) ) # ( !\add_instance|prim_datapath|temp4|dout\(12) & ( \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(5) & 
-- !\add_instance|prim_datapath|rf_din[6]~0_combout\) ) ) ) # ( \add_instance|prim_datapath|temp4|dout\(12) & ( !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- ((\add_instance|prim_datapath|temp2|dout\(12)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (\add_instance|prim_datapath|temp3|dout\(12))) ) ) ) # ( !\add_instance|prim_datapath|temp4|dout\(12) & ( 
-- !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|temp2|dout\(12)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- (\add_instance|prim_datapath|temp3|dout\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(5),
	datab => \add_instance|prim_datapath|temp3|ALT_INV_dout\(12),
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(12),
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	datae => \add_instance|prim_datapath|temp4|ALT_INV_dout\(12),
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	combout => \add_instance|prim_datapath|rf_din[12]~14_combout\);

-- Location: LABCELL_X79_Y31_N15
\add_instance|prim_datapath|reg_file|registers[1][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][12]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( \add_instance|prim_datapath|reg_file|registers[1][12]~combout\ & ( (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|rf_din[12]~14_combout\) ) ) ) # ( !\add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( \add_instance|prim_datapath|reg_file|registers[1][12]~combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( 
-- \add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( !\add_instance|prim_datapath|reg_file|registers[1][12]~combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[12]~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000011110000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[12]~14_combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][12]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][12]~combout\);

-- Location: LABCELL_X79_Y31_N36
\add_instance|prim_datapath|reg_file|registers[3][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][12]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[3][12]~combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & ( (\add_instance|prim_datapath|rf_din[12]~14_combout\ & 
-- !\input_vector[1]~input_o\) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[3][12]~combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & ( (\add_instance|prim_datapath|rf_din[12]~14_combout\ & !\input_vector[1]~input_o\) ) ) ) 
-- # ( \add_instance|prim_datapath|reg_file|registers[3][12]~combout\ & ( !\add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & ( !\input_vector[1]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[12]~14_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][12]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][12]~combout\);

-- Location: LABCELL_X79_Y31_N21
\add_instance|prim_datapath|reg_file|registers[0][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][12]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (\add_instance|prim_datapath|rf_din[12]~14_combout\ & !\input_vector[1]~input_o\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[0][12]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100000101000000000000111100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_din[12]~14_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][12]~combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][12]~combout\);

-- Location: LABCELL_X79_Y35_N12
\add_instance|prim_datapath|reg_file|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux19~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[0][12]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (((!\add_instance|prim_datapath|rf_add2[1]~1_combout\)))) # 
-- (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (\add_instance|prim_datapath|reg_file|registers[1][12]~combout\)) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & 
-- ((\add_instance|prim_datapath|reg_file|registers[3][12]~combout\))))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[0][12]~combout\ & ( (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & 
-- (\add_instance|prim_datapath|reg_file|registers[1][12]~combout\)) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((\add_instance|prim_datapath|reg_file|registers[3][12]~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001010000001111110101000000111111010100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][12]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][12]~combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][12]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux19~1_combout\);

-- Location: LABCELL_X79_Y31_N57
\add_instance|prim_datapath|reg_file|registers[2][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][12]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & ( \add_instance|prim_datapath|reg_file|registers[2][12]~combout\ & ( (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|rf_din[12]~14_combout\) ) ) ) # ( !\add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & ( \add_instance|prim_datapath|reg_file|registers[2][12]~combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( 
-- \add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & ( !\add_instance|prim_datapath|reg_file|registers[2][12]~combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[12]~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110011001100110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[12]~14_combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][12]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][12]~combout\);

-- Location: LABCELL_X79_Y31_N9
\add_instance|prim_datapath|reg_file|registers[4][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][12]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & ( \add_instance|prim_datapath|reg_file|registers[4][12]~combout\ & ( (!\input_vector[1]~input_o\ & 
-- \add_instance|prim_datapath|rf_din[12]~14_combout\) ) ) ) # ( !\add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & ( \add_instance|prim_datapath|reg_file|registers[4][12]~combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( 
-- \add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & ( !\add_instance|prim_datapath|reg_file|registers[4][12]~combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[12]~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000011110000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[12]~14_combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][12]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][12]~combout\);

-- Location: LABCELL_X77_Y34_N21
\add_instance|prim_datapath|reg_file|registers[7][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][12]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & ( \add_instance|prim_datapath|rf_din[12]~14_combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & ( \add_instance|prim_datapath|rf_din[12]~14_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[7][12]~combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & ( !\add_instance|prim_datapath|rf_din[12]~14_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[7][12]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000000000000000000000101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][12]~combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[12]~14_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][12]~combout\);

-- Location: MLABCELL_X78_Y34_N27
\add_instance|prim_datapath|reg_file|registers[5][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][12]~combout\ = ( \add_instance|prim_datapath|rf_din[12]~14_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~12_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[5][12]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[12]~14_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[5][12]~combout\ & (!\input_vector[1]~input_o\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][12]~combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[12]~14_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][12]~combout\);

-- Location: LABCELL_X79_Y32_N51
\add_instance|prim_datapath|reg_file|registers[6][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][12]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[12]~14_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[6][12]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[12]~14_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][12]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][12]~combout\);

-- Location: LABCELL_X80_Y32_N45
\add_instance|prim_datapath|reg_file|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux19~0_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][12]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[6][12]~combout\ ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][12]~combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][12]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][12]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][12]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][12]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][12]~combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux19~0_combout\);

-- Location: LABCELL_X79_Y35_N54
\add_instance|prim_datapath|reg_file|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux19~2_combout\ = ( \add_instance|prim_datapath|rf_add2[2]~2_combout\ & ( \add_instance|prim_datapath|reg_file|Mux19~0_combout\ ) ) # ( !\add_instance|prim_datapath|rf_add2[2]~2_combout\ & ( 
-- ((\add_instance|prim_datapath|reg_file|Mux30~0_combout\ & \add_instance|prim_datapath|reg_file|registers[2][12]~combout\)) # (\add_instance|prim_datapath|reg_file|Mux19~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Mux19~1_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][12]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux19~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux19~2_combout\);

-- Location: FF_X79_Y35_N23
\add_instance|prim_datapath|temp2|dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|reg_file|Mux19~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(12));

-- Location: MLABCELL_X78_Y35_N45
\add_instance|prim_datapath|alu_b[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[12]~6_combout\ = ( \add_instance|prim_datapath|alu_b[15]~2_combout\ ) # ( !\add_instance|prim_datapath|alu_b[15]~2_combout\ & ( (\add_instance|control_logic|CS.S4~q\ & \add_instance|prim_datapath|temp2|dout\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datad => \add_instance|prim_datapath|temp2|ALT_INV_dout\(12),
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[15]~2_combout\,
	combout => \add_instance|prim_datapath|alu_b[12]~6_combout\);

-- Location: MLABCELL_X82_Y33_N9
\add_instance|prim_datapath|alu_ent|carry~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~11_combout\ = ( \add_instance|prim_datapath|alu_b[12]~6_combout\ & ( \add_instance|prim_datapath|temp1|dout\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(12),
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[12]~6_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~11_combout\);

-- Location: MLABCELL_X82_Y35_N51
\add_instance|prim_datapath|alu_ent|carryL~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~9_combout\ = ( \add_instance|prim_datapath|alu_b[9]~9_combout\ & ( \add_instance|prim_datapath|alu_ent|carryL~8_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(11) & 
-- !\add_instance|prim_datapath|alu_b[10]~8_combout\) ) ) ) # ( !\add_instance|prim_datapath|alu_b[9]~9_combout\ & ( \add_instance|prim_datapath|alu_ent|carryL~8_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(11) & 
-- ((!\add_instance|prim_datapath|alu_b[10]~8_combout\) # (!\add_instance|prim_datapath|temp1|dout\(10)))) # (\add_instance|prim_datapath|temp1|dout\(11) & (!\add_instance|prim_datapath|alu_b[10]~8_combout\ & !\add_instance|prim_datapath|temp1|dout\(10))) ) 
-- ) ) # ( \add_instance|prim_datapath|alu_b[9]~9_combout\ & ( !\add_instance|prim_datapath|alu_ent|carryL~8_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(11) & ((!\add_instance|prim_datapath|alu_b[10]~8_combout\) # 
-- ((!\add_instance|prim_datapath|alu_ent|carryL~1_combout\ & !\add_instance|prim_datapath|temp1|dout\(10))))) # (\add_instance|prim_datapath|temp1|dout\(11) & (!\add_instance|prim_datapath|alu_b[10]~8_combout\ & 
-- (!\add_instance|prim_datapath|alu_ent|carryL~1_combout\ & !\add_instance|prim_datapath|temp1|dout\(10)))) ) ) ) # ( !\add_instance|prim_datapath|alu_b[9]~9_combout\ & ( !\add_instance|prim_datapath|alu_ent|carryL~8_combout\ & ( 
-- (!\add_instance|prim_datapath|temp1|dout\(11) & ((!\add_instance|prim_datapath|alu_b[10]~8_combout\) # ((!\add_instance|prim_datapath|alu_ent|carryL~1_combout\) # (!\add_instance|prim_datapath|temp1|dout\(10))))) # 
-- (\add_instance|prim_datapath|temp1|dout\(11) & (!\add_instance|prim_datapath|alu_b[10]~8_combout\ & ((!\add_instance|prim_datapath|alu_ent|carryL~1_combout\) # (!\add_instance|prim_datapath|temp1|dout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101110100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(11),
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[10]~8_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~1_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(10),
	datae => \add_instance|prim_datapath|ALT_INV_alu_b[9]~9_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~8_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carryL~9_combout\);

-- Location: LABCELL_X81_Y34_N15
\add_instance|prim_datapath|alu_ent|adl_temp[12]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|adl_temp[12]~1_combout\ = ( \add_instance|prim_datapath|alu_b[11]~7_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(12) ) ) # ( !\add_instance|prim_datapath|alu_b[11]~7_combout\ & ( 
-- \add_instance|prim_datapath|temp1|dout\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(12),
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[11]~7_combout\,
	combout => \add_instance|prim_datapath|alu_ent|adl_temp[12]~1_combout\);

-- Location: LABCELL_X81_Y37_N36
\add_instance|prim_datapath|alu_ent|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~49_sumout\ = SUM(( \add_instance|prim_datapath|alu_b[12]~6_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(12) ) + ( \add_instance|prim_datapath|alu_ent|Add0~46\ ))
-- \add_instance|prim_datapath|alu_ent|Add0~50\ = CARRY(( \add_instance|prim_datapath|alu_b[12]~6_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(12) ) + ( \add_instance|prim_datapath|alu_ent|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(12),
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[12]~6_combout\,
	cin => \add_instance|prim_datapath|alu_ent|Add0~46\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~49_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~50\);

-- Location: LABCELL_X81_Y34_N24
\add_instance|prim_datapath|alu_ent|dest[12]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[12]~19_combout\ = ( \add_instance|prim_datapath|alu_ent|adl_temp[12]~1_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~49_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (!\add_instance|prim_datapath|alu_ent|carry~11_combout\)) # (\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|control_logic|T[26]~0_combout\) # (\add_instance|prim_datapath|alu_ent|carryL~9_combout\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|adl_temp[12]~1_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~49_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|alu_ent|carry~11_combout\)) # 
-- (\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|alu_ent|carryL~9_combout\) # (!\add_instance|control_logic|T[26]~0_combout\)))) ) ) ) # ( \add_instance|prim_datapath|alu_ent|adl_temp[12]~1_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|Add0~49_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|alu_ent|carry~11_combout\)) # (\add_instance|control_logic|Selector0~2_combout\ & 
-- (((\add_instance|prim_datapath|alu_ent|carryL~9_combout\ & \add_instance|control_logic|T[26]~0_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|adl_temp[12]~1_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~49_sumout\ & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|alu_ent|carry~11_combout\)) # (\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|alu_ent|carryL~9_combout\ & 
-- \add_instance|control_logic|T[26]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011011000100010001000110111011101110110001101110110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~11_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~9_combout\,
	datad => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[12]~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~49_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[12]~19_combout\);

-- Location: LABCELL_X81_Y34_N54
\add_instance|prim_datapath|alu_ent|dest[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(12) = ( \add_instance|prim_datapath|alu_ent|dest[12]~19_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest\(12)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest[12]~19_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(12),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[12]~19_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest\(12));

-- Location: LABCELL_X80_Y32_N42
\add_instance|prim_datapath|reg_file|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux3~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[7][12]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[6][12]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[5][12]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][12]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][12]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][12]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][12]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][12]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux3~0_combout\);

-- Location: LABCELL_X79_Y31_N48
\add_instance|prim_datapath|reg_file|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux3~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[3][12]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[0][12]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & 
-- (((!\add_instance|prim_datapath|ins_register|dout\(10))) # (\add_instance|prim_datapath|reg_file|registers[2][12]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(9) & (((\add_instance|prim_datapath|ins_register|dout\(10)) # 
-- (\add_instance|prim_datapath|reg_file|registers[1][12]~combout\)))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[3][12]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[0][12]~combout\ & ( 
-- (!\add_instance|prim_datapath|ins_register|dout\(9) & (((!\add_instance|prim_datapath|ins_register|dout\(10))) # (\add_instance|prim_datapath|reg_file|registers[2][12]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(9) & 
-- (((\add_instance|prim_datapath|reg_file|registers[1][12]~combout\ & !\add_instance|prim_datapath|ins_register|dout\(10))))) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[3][12]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[0][12]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & (\add_instance|prim_datapath|reg_file|registers[2][12]~combout\ & ((\add_instance|prim_datapath|ins_register|dout\(10))))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(9) & (((\add_instance|prim_datapath|ins_register|dout\(10)) # (\add_instance|prim_datapath|reg_file|registers[1][12]~combout\)))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[3][12]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[0][12]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & (\add_instance|prim_datapath|reg_file|registers[2][12]~combout\ & ((\add_instance|prim_datapath|ins_register|dout\(10))))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(9) & (((\add_instance|prim_datapath|reg_file|registers[1][12]~combout\ & !\add_instance|prim_datapath|ins_register|dout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][12]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][12]~combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][12]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][12]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux3~1_combout\);

-- Location: LABCELL_X81_Y34_N51
\add_instance|prim_datapath|reg_file|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux3~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux3~1_combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(11)) # (\add_instance|prim_datapath|reg_file|Mux3~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux3~1_combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(11) & \add_instance|prim_datapath|reg_file|Mux3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux3~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux3~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux3~2_combout\);

-- Location: FF_X81_Y34_N56
\add_instance|prim_datapath|temp3|dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(12),
	asdata => \add_instance|prim_datapath|reg_file|Mux3~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(12));

-- Location: LABCELL_X81_Y34_N30
\add_instance|prim_datapath|t1_din[12]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[12]~4_combout\ = ( \add_instance|prim_datapath|Equal10~0_combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\ & (\add_instance|prim_datapath|temp3|dout\(12))) # (\add_instance|prim_datapath|Equal11~0_combout\ & 
-- ((\add_instance|prim_datapath|reg_file|Mux3~2_combout\))) ) ) # ( !\add_instance|prim_datapath|Equal10~0_combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[7][12]~combout\)) # 
-- (\add_instance|prim_datapath|Equal11~0_combout\ & ((\add_instance|prim_datapath|reg_file|Mux3~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp3|ALT_INV_dout\(12),
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][12]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux3~2_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	combout => \add_instance|prim_datapath|t1_din[12]~4_combout\);

-- Location: FF_X81_Y34_N32
\add_instance|prim_datapath|temp1|dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[12]~4_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(12));

-- Location: LABCELL_X80_Y33_N54
\add_instance|prim_datapath|reg_file|registers[5][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][13]~combout\ = ( \add_instance|prim_datapath|rf_din[13]~15_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[5][13]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~12_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[13]~15_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|reg_file|Decoder0~12_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[5][13]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][13]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[13]~15_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][13]~combout\);

-- Location: LABCELL_X81_Y33_N30
\add_instance|prim_datapath|reg_file|registers[6][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][13]~combout\ = ( \add_instance|prim_datapath|rf_din[13]~15_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~13_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[6][13]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[13]~15_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[6][13]~combout\ & (!\input_vector[1]~input_o\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][13]~combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[13]~15_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][13]~combout\);

-- Location: LABCELL_X81_Y33_N3
\add_instance|prim_datapath|reg_file|registers[4][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][13]~combout\ = ( \add_instance|prim_datapath|rf_din[13]~15_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[4][13]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~11_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[13]~15_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[4][13]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][13]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[13]~15_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][13]~combout\);

-- Location: MLABCELL_X78_Y33_N27
\add_instance|prim_datapath|reg_file|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux18~0_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][13]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[6][13]~combout\ ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][13]~combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][13]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][13]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][13]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][13]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][13]~combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux18~0_combout\);

-- Location: LABCELL_X81_Y33_N0
\add_instance|prim_datapath|reg_file|registers[3][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][13]~combout\ = ( \add_instance|prim_datapath|rf_din[13]~15_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~8_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[3][13]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[13]~15_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[3][13]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][13]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[13]~15_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][13]~combout\);

-- Location: MLABCELL_X78_Y33_N15
\add_instance|prim_datapath|reg_file|registers[0][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][13]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[13]~15_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[0][13]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][13]~combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[13]~15_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][13]~combout\);

-- Location: LABCELL_X80_Y33_N18
\add_instance|prim_datapath|reg_file|registers[1][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][13]~combout\ = ( \add_instance|prim_datapath|rf_din[13]~15_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~4_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[1][13]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[13]~15_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[1][13]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][13]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[13]~15_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][13]~combout\);

-- Location: MLABCELL_X78_Y33_N6
\add_instance|prim_datapath|reg_file|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux18~1_combout\ = ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[3][13]~combout\ & \add_instance|prim_datapath|rf_add2[0]~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( (!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[0][13]~combout\)) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & 
-- ((\add_instance|prim_datapath|reg_file|registers[1][13]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][13]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][13]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][13]~combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux18~1_combout\);

-- Location: LABCELL_X80_Y33_N21
\add_instance|prim_datapath|reg_file|registers[2][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][13]~combout\ = ( \add_instance|prim_datapath|rf_din[13]~15_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|registers[2][13]~combout\) # 
-- (\add_instance|prim_datapath|reg_file|Decoder0~6_combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[13]~15_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & 
-- \add_instance|prim_datapath|reg_file|registers[2][13]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][13]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[13]~15_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][13]~combout\);

-- Location: MLABCELL_X78_Y33_N3
\add_instance|prim_datapath|reg_file|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux18~2_combout\ = ( \add_instance|prim_datapath|rf_add2[2]~2_combout\ & ( \add_instance|prim_datapath|reg_file|Mux18~0_combout\ ) ) # ( !\add_instance|prim_datapath|rf_add2[2]~2_combout\ & ( 
-- ((\add_instance|prim_datapath|reg_file|Mux30~0_combout\ & \add_instance|prim_datapath|reg_file|registers[2][13]~combout\)) # (\add_instance|prim_datapath|reg_file|Mux18~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux18~0_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux18~1_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][13]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux18~2_combout\);

-- Location: FF_X78_Y33_N53
\add_instance|prim_datapath|temp2|dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|reg_file|Mux18~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(13));

-- Location: MLABCELL_X78_Y35_N51
\add_instance|prim_datapath|alu_b[13]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[13]~5_combout\ = ( \add_instance|prim_datapath|alu_b[15]~2_combout\ ) # ( !\add_instance|prim_datapath|alu_b[15]~2_combout\ & ( (\add_instance|control_logic|CS.S4~q\ & \add_instance|prim_datapath|temp2|dout\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datad => \add_instance|prim_datapath|temp2|ALT_INV_dout\(13),
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[15]~2_combout\,
	combout => \add_instance|prim_datapath|alu_b[13]~5_combout\);

-- Location: MLABCELL_X82_Y35_N39
\add_instance|prim_datapath|alu_ent|adl_temp[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|adl_temp\(13) = ( \add_instance|prim_datapath|alu_ent|carryL~9_combout\ & ( !\add_instance|prim_datapath|alu_b[12]~6_combout\ $ (!\add_instance|prim_datapath|temp1|dout\(13) $ 
-- (((\add_instance|prim_datapath|alu_b[11]~7_combout\ & \add_instance|prim_datapath|temp1|dout\(12))))) ) ) # ( !\add_instance|prim_datapath|alu_ent|carryL~9_combout\ & ( !\add_instance|prim_datapath|alu_b[12]~6_combout\ $ 
-- (!\add_instance|prim_datapath|temp1|dout\(13) $ (((\add_instance|prim_datapath|temp1|dout\(12)) # (\add_instance|prim_datapath|alu_b[11]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100010000111011110001000011100011110111000010001111011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[11]~7_combout\,
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(12),
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[12]~6_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(13),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~9_combout\,
	combout => \add_instance|prim_datapath|alu_ent|adl_temp\(13));

-- Location: LABCELL_X81_Y37_N39
\add_instance|prim_datapath|alu_ent|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~53_sumout\ = SUM(( \add_instance|prim_datapath|alu_b[13]~5_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(13) ) + ( \add_instance|prim_datapath|alu_ent|Add0~50\ ))
-- \add_instance|prim_datapath|alu_ent|Add0~54\ = CARRY(( \add_instance|prim_datapath|alu_b[13]~5_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(13) ) + ( \add_instance|prim_datapath|alu_ent|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[13]~5_combout\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(13),
	cin => \add_instance|prim_datapath|alu_ent|Add0~50\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~53_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~54\);

-- Location: MLABCELL_X82_Y33_N30
\add_instance|prim_datapath|alu_ent|dest[13]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[13]~20_combout\ = ( \add_instance|prim_datapath|alu_ent|adl_temp\(13) & ( \add_instance|prim_datapath|alu_ent|Add0~53_sumout\ & ( ((!\add_instance|prim_datapath|alu_b[13]~5_combout\) # 
-- (!\add_instance|prim_datapath|temp1|dout\(13))) # (\add_instance|control_logic|Selector0~2_combout\) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|adl_temp\(13) & ( \add_instance|prim_datapath|alu_ent|Add0~53_sumout\ & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|alu_b[13]~5_combout\) # ((!\add_instance|prim_datapath|temp1|dout\(13))))) # (\add_instance|control_logic|Selector0~2_combout\ & 
-- (((!\add_instance|control_logic|T[26]~0_combout\)))) ) ) ) # ( \add_instance|prim_datapath|alu_ent|adl_temp\(13) & ( !\add_instance|prim_datapath|alu_ent|Add0~53_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- ((!\add_instance|prim_datapath|alu_b[13]~5_combout\) # ((!\add_instance|prim_datapath|temp1|dout\(13))))) # (\add_instance|control_logic|Selector0~2_combout\ & (((\add_instance|control_logic|T[26]~0_combout\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|adl_temp\(13) & ( !\add_instance|prim_datapath|alu_ent|Add0~53_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|alu_b[13]~5_combout\) # 
-- (!\add_instance|prim_datapath|temp1|dout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101011111000110111111010110110001111111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[13]~5_combout\,
	datac => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(13),
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp\(13),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~53_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[13]~20_combout\);

-- Location: MLABCELL_X82_Y33_N27
\add_instance|prim_datapath|alu_ent|dest[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(13) = ( \add_instance|control_logic|WideOr2~1_combout\ & ( \add_instance|prim_datapath|alu_ent|dest\(13) ) ) # ( !\add_instance|control_logic|WideOr2~1_combout\ & ( 
-- \add_instance|prim_datapath|alu_ent|dest[13]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[13]~20_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(13),
	dataf => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest\(13));

-- Location: FF_X82_Y33_N29
\add_instance|prim_datapath|temp3|dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(13),
	asdata => \add_instance|prim_datapath|reg_file|Mux2~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(13));

-- Location: LABCELL_X73_Y34_N0
\add_instance|prim_datapath|t4_din[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[13]~13_combout\ = ( \add_instance|prim_datapath|temp3|dout\(13) & ( (!\add_instance|control_logic|CS.S23~q\ & ((!\add_instance|control_logic|CS.S21~q\) # ((\add_instance|prim_datapath|ram_memory|Mux2~10_combout\)))) # 
-- (\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|reg_file|Mux18~2_combout\)))) ) ) # ( !\add_instance|prim_datapath|temp3|dout\(13) & ( (!\add_instance|control_logic|CS.S23~q\ & (\add_instance|control_logic|CS.S21~q\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux2~10_combout\))) # (\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|reg_file|Mux18~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111101100001011111100010000000111111011000010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~10_combout\,
	datac => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux18~2_combout\,
	datae => \add_instance|prim_datapath|temp3|ALT_INV_dout\(13),
	combout => \add_instance|prim_datapath|t4_din[13]~13_combout\);

-- Location: FF_X73_Y34_N1
\add_instance|prim_datapath|temp4|dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[13]~13_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(13));

-- Location: LABCELL_X81_Y33_N18
\add_instance|prim_datapath|rf_din[13]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[13]~15_combout\ = ( \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( \add_instance|prim_datapath|temp3|dout\(13) & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- (\add_instance|prim_datapath|ins_register|dout\(6))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|temp4|dout\(13)))) ) ) ) # ( !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( 
-- \add_instance|prim_datapath|temp3|dout\(13) & ( (\add_instance|prim_datapath|rf_din[6]~0_combout\) # (\add_instance|prim_datapath|temp2|dout\(13)) ) ) ) # ( \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( !\add_instance|prim_datapath|temp3|dout\(13) 
-- & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & (\add_instance|prim_datapath|ins_register|dout\(6))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|temp4|dout\(13)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( !\add_instance|prim_datapath|temp3|dout\(13) & ( (\add_instance|prim_datapath|temp2|dout\(13) & !\add_instance|prim_datapath|rf_din[6]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(6),
	datab => \add_instance|prim_datapath|temp4|ALT_INV_dout\(13),
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(13),
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	dataf => \add_instance|prim_datapath|temp3|ALT_INV_dout\(13),
	combout => \add_instance|prim_datapath|rf_din[13]~15_combout\);

-- Location: LABCELL_X81_Y33_N33
\add_instance|prim_datapath|reg_file|registers[7][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][13]~combout\ = ( \add_instance|prim_datapath|rf_din[13]~15_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~9_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[7][13]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[13]~15_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[7][13]~combout\ & (!\add_instance|prim_datapath|reg_file|Decoder0~9_combout\ 
-- & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][13]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[13]~15_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][13]~combout\);

-- Location: MLABCELL_X78_Y33_N24
\add_instance|prim_datapath|reg_file|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux2~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[7][13]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[6][13]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[5][13]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][13]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][13]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][13]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][13]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][13]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux2~0_combout\);

-- Location: MLABCELL_X78_Y33_N48
\add_instance|prim_datapath|reg_file|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux2~1_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[3][13]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[2][13]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[1][13]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[0][13]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][13]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][13]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][13]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][13]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux2~1_combout\);

-- Location: MLABCELL_X78_Y33_N0
\add_instance|prim_datapath|reg_file|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux2~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux2~1_combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(11)) # (\add_instance|prim_datapath|reg_file|Mux2~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux2~1_combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(11) & \add_instance|prim_datapath|reg_file|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux2~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux2~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux2~2_combout\);

-- Location: LABCELL_X80_Y33_N24
\add_instance|prim_datapath|t1_din[13]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[13]~3_combout\ = ( \add_instance|prim_datapath|reg_file|registers[7][13]~combout\ & ( (!\add_instance|prim_datapath|Equal11~0_combout\ & ((!\add_instance|prim_datapath|Equal10~0_combout\) # 
-- ((\add_instance|prim_datapath|temp3|dout\(13))))) # (\add_instance|prim_datapath|Equal11~0_combout\ & (((\add_instance|prim_datapath|reg_file|Mux2~2_combout\)))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[7][13]~combout\ & ( 
-- (!\add_instance|prim_datapath|Equal11~0_combout\ & (\add_instance|prim_datapath|Equal10~0_combout\ & ((\add_instance|prim_datapath|temp3|dout\(13))))) # (\add_instance|prim_datapath|Equal11~0_combout\ & 
-- (((\add_instance|prim_datapath|reg_file|Mux2~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011000000110101001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Mux2~2_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(13),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][13]~combout\,
	combout => \add_instance|prim_datapath|t1_din[13]~3_combout\);

-- Location: FF_X80_Y33_N26
\add_instance|prim_datapath|temp1|dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[13]~3_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(13));

-- Location: MLABCELL_X82_Y35_N42
\add_instance|prim_datapath|alu_ent|carryL~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~15_combout\ = ( \add_instance|prim_datapath|alu_ent|carryL~9_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(13) & (\add_instance|prim_datapath|alu_b[11]~7_combout\ & 
-- (\add_instance|prim_datapath|temp1|dout\(12) & \add_instance|prim_datapath|alu_b[12]~6_combout\))) # (\add_instance|prim_datapath|temp1|dout\(13) & (((\add_instance|prim_datapath|alu_b[11]~7_combout\ & \add_instance|prim_datapath|temp1|dout\(12))) # 
-- (\add_instance|prim_datapath|alu_b[12]~6_combout\))) ) ) # ( !\add_instance|prim_datapath|alu_ent|carryL~9_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(13) & (\add_instance|prim_datapath|alu_b[12]~6_combout\ & 
-- ((\add_instance|prim_datapath|temp1|dout\(12)) # (\add_instance|prim_datapath|alu_b[11]~7_combout\)))) # (\add_instance|prim_datapath|temp1|dout\(13) & (((\add_instance|prim_datapath|alu_b[12]~6_combout\) # (\add_instance|prim_datapath|temp1|dout\(12))) # 
-- (\add_instance|prim_datapath|alu_b[11]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011101111111000001110111111100000001000111110000000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[11]~7_combout\,
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(12),
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(13),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[12]~6_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~9_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carryL~15_combout\);

-- Location: LABCELL_X79_Y32_N27
\add_instance|prim_datapath|reg_file|registers[0][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][14]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[14]~16_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[0][14]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[14]~16_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][14]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][14]~combout\);

-- Location: LABCELL_X79_Y32_N24
\add_instance|prim_datapath|reg_file|registers[1][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][14]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( (\add_instance|prim_datapath|rf_din[14]~16_combout\ & !\input_vector[1]~input_o\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~4_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[1][14]~combout\ & !\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[14]~16_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][14]~combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][14]~combout\);

-- Location: LABCELL_X79_Y32_N57
\add_instance|prim_datapath|reg_file|registers[3][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][14]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[14]~16_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~8_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[3][14]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[14]~16_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][14]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][14]~combout\);

-- Location: LABCELL_X79_Y32_N21
\add_instance|prim_datapath|reg_file|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux17~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[3][14]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & 
-- (\add_instance|prim_datapath|reg_file|registers[0][14]~combout\)) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[1][14]~combout\))))) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & 
-- (((\add_instance|prim_datapath|rf_add2[0]~0_combout\)))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[3][14]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & 
-- (\add_instance|prim_datapath|reg_file|registers[0][14]~combout\)) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[1][14]~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101000100010010111110010001001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][14]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][14]~combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][14]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux17~1_combout\);

-- Location: LABCELL_X79_Y32_N42
\add_instance|prim_datapath|reg_file|registers[2][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][14]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[14]~16_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~6_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[2][14]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][14]~combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[14]~16_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][14]~combout\);

-- Location: LABCELL_X77_Y34_N3
\add_instance|prim_datapath|reg_file|registers[6][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][14]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & ( \add_instance|prim_datapath|rf_din[14]~16_combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & ( \add_instance|prim_datapath|rf_din[14]~16_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[6][14]~combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & ( !\add_instance|prim_datapath|rf_din[14]~16_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[6][14]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000000000000000000000101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][14]~combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[14]~16_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][14]~combout\);

-- Location: LABCELL_X79_Y32_N48
\add_instance|prim_datapath|reg_file|registers[5][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][14]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~12_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[14]~16_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~12_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[5][14]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[14]~16_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][14]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][14]~combout\);

-- Location: LABCELL_X79_Y35_N42
\add_instance|prim_datapath|reg_file|registers[4][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][14]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[4][14]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|prim_datapath|reg_file|Decoder0~11_combout\) # 
-- (\add_instance|prim_datapath|rf_din[14]~16_combout\))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[4][14]~combout\ & ( (\add_instance|prim_datapath|rf_din[14]~16_combout\ & (\add_instance|prim_datapath|reg_file|Decoder0~11_combout\ & 
-- !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011110011000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[14]~16_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][14]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][14]~combout\);

-- Location: LABCELL_X79_Y35_N30
\add_instance|prim_datapath|reg_file|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux17~0_combout\ = ( \add_instance|prim_datapath|reg_file|registers[4][14]~combout\ & ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & 
-- (\add_instance|prim_datapath|reg_file|registers[5][14]~combout\)) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((\add_instance|prim_datapath|reg_file|registers[7][14]~combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[4][14]~combout\ & ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (\add_instance|prim_datapath|reg_file|registers[5][14]~combout\)) # 
-- (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((\add_instance|prim_datapath|reg_file|registers[7][14]~combout\))) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[4][14]~combout\ & ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- (!\add_instance|prim_datapath|rf_add2[1]~1_combout\) # (\add_instance|prim_datapath|reg_file|registers[6][14]~combout\) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[4][14]~combout\ & ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- (\add_instance|prim_datapath|reg_file|registers[6][14]~combout\ & \add_instance|prim_datapath|rf_add2[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][14]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][14]~combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][14]~combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][14]~combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux17~0_combout\);

-- Location: LABCELL_X79_Y35_N48
\add_instance|prim_datapath|reg_file|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux17~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux17~0_combout\ & ( (((\add_instance|prim_datapath|reg_file|Mux30~0_combout\ & \add_instance|prim_datapath|reg_file|registers[2][14]~combout\)) # 
-- (\add_instance|prim_datapath|reg_file|Mux17~1_combout\)) # (\add_instance|prim_datapath|rf_add2[2]~2_combout\) ) ) # ( !\add_instance|prim_datapath|reg_file|Mux17~0_combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & 
-- (((\add_instance|prim_datapath|reg_file|Mux30~0_combout\ & \add_instance|prim_datapath|reg_file|registers[2][14]~combout\)) # (\add_instance|prim_datapath|reg_file|Mux17~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101010001000100010101001110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Mux17~1_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][14]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux17~0_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux17~2_combout\);

-- Location: FF_X79_Y35_N20
\add_instance|prim_datapath|temp2|dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|reg_file|Mux17~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(14));

-- Location: MLABCELL_X78_Y35_N54
\add_instance|prim_datapath|alu_b[14]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[14]~4_combout\ = ( \add_instance|prim_datapath|temp2|dout\(14) & ( (\add_instance|prim_datapath|alu_b[15]~2_combout\) # (\add_instance|control_logic|CS.S4~q\) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(14) & ( 
-- \add_instance|prim_datapath|alu_b[15]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[15]~2_combout\,
	dataf => \add_instance|prim_datapath|temp2|ALT_INV_dout\(14),
	combout => \add_instance|prim_datapath|alu_b[14]~4_combout\);

-- Location: MLABCELL_X82_Y33_N51
\add_instance|prim_datapath|alu_ent|carry~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~12_combout\ = ( \add_instance|prim_datapath|alu_b[14]~4_combout\ & ( \add_instance|prim_datapath|temp1|dout\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(14),
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[14]~4_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~12_combout\);

-- Location: MLABCELL_X82_Y33_N42
\add_instance|prim_datapath|alu_ent|adl_temp[14]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|adl_temp[14]~2_combout\ = !\add_instance|prim_datapath|temp1|dout\(14) $ (!\add_instance|prim_datapath|alu_b[13]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(14),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[13]~5_combout\,
	combout => \add_instance|prim_datapath|alu_ent|adl_temp[14]~2_combout\);

-- Location: LABCELL_X81_Y37_N42
\add_instance|prim_datapath|alu_ent|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~57_sumout\ = SUM(( \add_instance|prim_datapath|alu_b[14]~4_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(14) ) + ( \add_instance|prim_datapath|alu_ent|Add0~54\ ))
-- \add_instance|prim_datapath|alu_ent|Add0~58\ = CARRY(( \add_instance|prim_datapath|alu_b[14]~4_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(14) ) + ( \add_instance|prim_datapath|alu_ent|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(14),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[14]~4_combout\,
	cin => \add_instance|prim_datapath|alu_ent|Add0~54\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~57_sumout\,
	cout => \add_instance|prim_datapath|alu_ent|Add0~58\);

-- Location: MLABCELL_X82_Y33_N3
\add_instance|prim_datapath|alu_ent|dest[14]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[14]~21_combout\ = ( \add_instance|prim_datapath|alu_ent|adl_temp[14]~2_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~57_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (((!\add_instance|prim_datapath|alu_ent|carry~12_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|control_logic|T[26]~0_combout\) # ((!\add_instance|prim_datapath|alu_ent|carryL~15_combout\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|adl_temp[14]~2_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~57_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|alu_ent|carry~12_combout\)))) # 
-- (\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|control_logic|T[26]~0_combout\) # ((\add_instance|prim_datapath|alu_ent|carryL~15_combout\)))) ) ) ) # ( \add_instance|prim_datapath|alu_ent|adl_temp[14]~2_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|Add0~57_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|alu_ent|carry~12_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & 
-- (\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|alu_ent|carryL~15_combout\))) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|adl_temp[14]~2_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~57_sumout\ & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|alu_ent|carry~12_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (\add_instance|control_logic|T[26]~0_combout\ & 
-- (\add_instance|prim_datapath|alu_ent|carryL~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110100000001110111000001000011101111001000111111111000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~15_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~12_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[14]~2_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~57_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[14]~21_combout\);

-- Location: MLABCELL_X82_Y33_N45
\add_instance|prim_datapath|alu_ent|dest[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(14) = ( \add_instance|prim_datapath|alu_ent|dest[14]~21_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest\(14)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest[14]~21_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(14),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[14]~21_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest\(14));

-- Location: MLABCELL_X84_Y33_N51
\add_instance|prim_datapath|reg_file|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux1~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[7][14]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[6][14]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[5][14]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][14]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][14]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][14]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][14]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][14]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux1~0_combout\);

-- Location: LABCELL_X79_Y32_N30
\add_instance|prim_datapath|reg_file|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux1~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[1][14]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][14]~combout\ & ( ((!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- ((\add_instance|prim_datapath|reg_file|registers[0][14]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[2][14]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(9)) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[1][14]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][14]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & (((\add_instance|prim_datapath|reg_file|registers[0][14]~combout\ 
-- & !\add_instance|prim_datapath|ins_register|dout\(9))))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (((\add_instance|prim_datapath|ins_register|dout\(9))) # (\add_instance|prim_datapath|reg_file|registers[2][14]~combout\))) ) ) ) # ( 
-- \add_instance|prim_datapath|reg_file|registers[1][14]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[3][14]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & (((\add_instance|prim_datapath|ins_register|dout\(9)) # 
-- (\add_instance|prim_datapath|reg_file|registers[0][14]~combout\)))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[2][14]~combout\ & ((!\add_instance|prim_datapath|ins_register|dout\(9))))) ) ) ) # 
-- ( !\add_instance|prim_datapath|reg_file|registers[1][14]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[3][14]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & ((!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- ((\add_instance|prim_datapath|reg_file|registers[0][14]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[2][14]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][14]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][14]~combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][14]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][14]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux1~1_combout\);

-- Location: MLABCELL_X82_Y33_N24
\add_instance|prim_datapath|reg_file|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux1~2_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(11) & ( \add_instance|prim_datapath|reg_file|Mux1~0_combout\ ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(11) & ( 
-- \add_instance|prim_datapath|reg_file|Mux1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux1~0_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux1~1_combout\,
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	combout => \add_instance|prim_datapath|reg_file|Mux1~2_combout\);

-- Location: FF_X82_Y33_N47
\add_instance|prim_datapath|temp3|dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(14),
	asdata => \add_instance|prim_datapath|reg_file|Mux1~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(14));

-- Location: LABCELL_X77_Y33_N12
\add_instance|prim_datapath|t4_din[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[14]~14_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux1~10_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|temp3|dout\(14))) # (\add_instance|control_logic|CS.S21~q\))) # 
-- (\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|reg_file|Mux17~2_combout\)))) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux1~10_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & (!\add_instance|control_logic|CS.S21~q\ & 
-- ((\add_instance|prim_datapath|temp3|dout\(14))))) # (\add_instance|control_logic|CS.S23~q\ & (((\add_instance|prim_datapath|reg_file|Mux17~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux17~2_combout\,
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(14),
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~10_combout\,
	combout => \add_instance|prim_datapath|t4_din[14]~14_combout\);

-- Location: FF_X77_Y33_N14
\add_instance|prim_datapath|temp4|dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[14]~14_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(14));

-- Location: MLABCELL_X78_Y34_N18
\add_instance|prim_datapath|rf_din[14]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[14]~16_combout\ = ( \add_instance|prim_datapath|temp2|dout\(14) & ( \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- (\add_instance|prim_datapath|ins_register|dout\(7))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|temp4|dout\(14)))) ) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(14) & ( 
-- \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & (\add_instance|prim_datapath|ins_register|dout\(7))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- ((\add_instance|prim_datapath|temp4|dout\(14)))) ) ) ) # ( \add_instance|prim_datapath|temp2|dout\(14) & ( !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\) # 
-- (\add_instance|prim_datapath|temp3|dout\(14)) ) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(14) & ( !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (\add_instance|prim_datapath|temp3|dout\(14) & \add_instance|prim_datapath|rf_din[6]~0_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp3|ALT_INV_dout\(14),
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(7),
	datad => \add_instance|prim_datapath|temp4|ALT_INV_dout\(14),
	datae => \add_instance|prim_datapath|temp2|ALT_INV_dout\(14),
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	combout => \add_instance|prim_datapath|rf_din[14]~16_combout\);

-- Location: LABCELL_X79_Y34_N36
\add_instance|prim_datapath|reg_file|registers[7][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][14]~combout\ = ( \add_instance|prim_datapath|rf_din[14]~16_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~9_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[7][14]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[14]~16_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[7][14]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][14]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[14]~16_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][14]~combout\);

-- Location: MLABCELL_X82_Y33_N15
\add_instance|prim_datapath|t1_din[14]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[14]~2_combout\ = ( \add_instance|prim_datapath|Equal10~0_combout\ & ( \add_instance|prim_datapath|reg_file|Mux1~2_combout\ & ( (\add_instance|prim_datapath|Equal11~0_combout\) # 
-- (\add_instance|prim_datapath|temp3|dout\(14)) ) ) ) # ( !\add_instance|prim_datapath|Equal10~0_combout\ & ( \add_instance|prim_datapath|reg_file|Mux1~2_combout\ & ( (\add_instance|prim_datapath|Equal11~0_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[7][14]~combout\) ) ) ) # ( \add_instance|prim_datapath|Equal10~0_combout\ & ( !\add_instance|prim_datapath|reg_file|Mux1~2_combout\ & ( (\add_instance|prim_datapath|temp3|dout\(14) & 
-- !\add_instance|prim_datapath|Equal11~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|Equal10~0_combout\ & ( !\add_instance|prim_datapath|reg_file|Mux1~2_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[7][14]~combout\ & 
-- !\add_instance|prim_datapath|Equal11~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011000001011111010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][14]~combout\,
	datab => \add_instance|prim_datapath|temp3|ALT_INV_dout\(14),
	datac => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux1~2_combout\,
	combout => \add_instance|prim_datapath|t1_din[14]~2_combout\);

-- Location: FF_X82_Y33_N17
\add_instance|prim_datapath|temp1|dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[14]~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(14));

-- Location: LABCELL_X79_Y37_N39
\add_instance|prim_datapath|alu_ent|carryL~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~0_combout\ = ( \add_instance|prim_datapath|temp1|dout\(14) & ( \add_instance|prim_datapath|alu_b[13]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \add_instance|prim_datapath|temp1|ALT_INV_dout\(14),
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[13]~5_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carryL~0_combout\);

-- Location: LABCELL_X83_Y35_N33
\add_instance|prim_datapath|alu_ent|adl_temp[15]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|adl_temp[15]~3_combout\ = ( !\add_instance|prim_datapath|temp1|dout\(15) & ( \add_instance|prim_datapath|alu_b[14]~4_combout\ ) ) # ( \add_instance|prim_datapath|temp1|dout\(15) & ( 
-- !\add_instance|prim_datapath|alu_b[14]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \add_instance|prim_datapath|temp1|ALT_INV_dout\(15),
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[14]~4_combout\,
	combout => \add_instance|prim_datapath|alu_ent|adl_temp[15]~3_combout\);

-- Location: MLABCELL_X78_Y35_N39
\add_instance|prim_datapath|alu_ent|carryL~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~10_combout\ = ( !\add_instance|prim_datapath|alu_b[13]~5_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(14),
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[13]~5_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carryL~10_combout\);

-- Location: MLABCELL_X82_Y35_N30
\add_instance|prim_datapath|alu_ent|carryL~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carryL~11_combout\ = ( \add_instance|prim_datapath|alu_b[11]~7_combout\ & ( \add_instance|prim_datapath|alu_ent|carryL~9_combout\ & ( (!\add_instance|prim_datapath|alu_ent|carryL~10_combout\ & 
-- ((!\add_instance|prim_datapath|alu_b[12]~6_combout\ & (\add_instance|prim_datapath|temp1|dout\(13) & \add_instance|prim_datapath|temp1|dout\(12))) # (\add_instance|prim_datapath|alu_b[12]~6_combout\ & ((\add_instance|prim_datapath|temp1|dout\(12)) # 
-- (\add_instance|prim_datapath|temp1|dout\(13)))))) ) ) ) # ( !\add_instance|prim_datapath|alu_b[11]~7_combout\ & ( \add_instance|prim_datapath|alu_ent|carryL~9_combout\ & ( (\add_instance|prim_datapath|alu_b[12]~6_combout\ & 
-- (\add_instance|prim_datapath|temp1|dout\(13) & !\add_instance|prim_datapath|alu_ent|carryL~10_combout\)) ) ) ) # ( \add_instance|prim_datapath|alu_b[11]~7_combout\ & ( !\add_instance|prim_datapath|alu_ent|carryL~9_combout\ & ( 
-- (!\add_instance|prim_datapath|alu_ent|carryL~10_combout\ & ((\add_instance|prim_datapath|temp1|dout\(13)) # (\add_instance|prim_datapath|alu_b[12]~6_combout\))) ) ) ) # ( !\add_instance|prim_datapath|alu_b[11]~7_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|carryL~9_combout\ & ( (!\add_instance|prim_datapath|alu_ent|carryL~10_combout\ & ((!\add_instance|prim_datapath|alu_b[12]~6_combout\ & (\add_instance|prim_datapath|temp1|dout\(13) & 
-- \add_instance|prim_datapath|temp1|dout\(12))) # (\add_instance|prim_datapath|alu_b[12]~6_combout\ & ((\add_instance|prim_datapath|temp1|dout\(12)) # (\add_instance|prim_datapath|temp1|dout\(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110000011100000111000000010000000100000001000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[12]~6_combout\,
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(13),
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~10_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(12),
	datae => \add_instance|prim_datapath|ALT_INV_alu_b[11]~7_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~9_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carryL~11_combout\);

-- Location: LABCELL_X81_Y37_N45
\add_instance|prim_datapath|alu_ent|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Add0~61_sumout\ = SUM(( \add_instance|prim_datapath|alu_b[15]~3_combout\ ) + ( \add_instance|prim_datapath|temp1|dout\(15) ) + ( \add_instance|prim_datapath|alu_ent|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(15),
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[15]~3_combout\,
	cin => \add_instance|prim_datapath|alu_ent|Add0~58\,
	sumout => \add_instance|prim_datapath|alu_ent|Add0~61_sumout\);

-- Location: LABCELL_X75_Y37_N36
\add_instance|prim_datapath|alu_ent|dest[15]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[15]~24_combout\ = ( !\add_instance|control_logic|T[26]~0_combout\ & ( ((\add_instance|control_logic|Selector0~2_combout\ & (\add_instance|prim_datapath|alu_ent|Add0~61_sumout\))) # 
-- (\add_instance|prim_datapath|alu_ent|dest[15]~22_combout\) ) ) # ( \add_instance|control_logic|T[26]~0_combout\ & ( ((\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|alu_ent|adl_temp[15]~3_combout\ $ 
-- (((!\add_instance|prim_datapath|alu_ent|carryL~0_combout\ & !\add_instance|prim_datapath|alu_ent|carryL~11_combout\)))))) # (\add_instance|prim_datapath|alu_ent|dest[15]~22_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101011101010111010101110111010101010111010101110111011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[15]~22_combout\,
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~0_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[15]~3_combout\,
	datae => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~11_combout\,
	datag => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~61_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[15]~24_combout\);

-- Location: LABCELL_X75_Y37_N12
\add_instance|prim_datapath|alu_ent|dest[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(15) = ( \add_instance|control_logic|WideOr2~1_combout\ & ( \add_instance|prim_datapath|alu_ent|dest\(15) ) ) # ( !\add_instance|control_logic|WideOr2~1_combout\ & ( \add_instance|prim_datapath|alu_ent|dest\(15) & 
-- ( \add_instance|prim_datapath|alu_ent|dest[15]~24_combout\ ) ) ) # ( !\add_instance|control_logic|WideOr2~1_combout\ & ( !\add_instance|prim_datapath|alu_ent|dest\(15) & ( \add_instance|prim_datapath|alu_ent|dest[15]~24_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[15]~24_combout\,
	datae => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(15),
	combout => \add_instance|prim_datapath|alu_ent|dest\(15));

-- Location: FF_X75_Y37_N14
\add_instance|prim_datapath|temp3|dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(15),
	asdata => \add_instance|prim_datapath|reg_file|Mux0~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(15));

-- Location: LABCELL_X74_Y37_N9
\add_instance|prim_datapath|t4_din[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[15]~15_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux0~11_combout\ & ( \add_instance|prim_datapath|reg_file|Mux16~2_combout\ & ( ((\add_instance|control_logic|CS.S21~q\) # 
-- (\add_instance|prim_datapath|temp3|dout\(15))) # (\add_instance|control_logic|CS.S23~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux0~11_combout\ & ( \add_instance|prim_datapath|reg_file|Mux16~2_combout\ & ( 
-- ((\add_instance|prim_datapath|temp3|dout\(15) & !\add_instance|control_logic|CS.S21~q\)) # (\add_instance|control_logic|CS.S23~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux0~11_combout\ & ( !\add_instance|prim_datapath|reg_file|Mux16~2_combout\ 
-- & ( (!\add_instance|control_logic|CS.S23~q\ & ((\add_instance|control_logic|CS.S21~q\) # (\add_instance|prim_datapath|temp3|dout\(15)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux0~11_combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|Mux16~2_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & (\add_instance|prim_datapath|temp3|dout\(15) & !\add_instance|control_logic|CS.S21~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010101010101001011111010101010101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(15),
	datad => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~11_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux16~2_combout\,
	combout => \add_instance|prim_datapath|t4_din[15]~15_combout\);

-- Location: FF_X74_Y37_N11
\add_instance|prim_datapath|temp4|dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[15]~15_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(15));

-- Location: LABCELL_X79_Y37_N12
\add_instance|prim_datapath|rf_din[15]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[15]~17_combout\ = ( \add_instance|prim_datapath|rf_din[6]~0_combout\ & ( \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( \add_instance|prim_datapath|temp4|dout\(15) ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_din[6]~0_combout\ & ( \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( \add_instance|prim_datapath|ins_register|dout\(8) ) ) ) # ( \add_instance|prim_datapath|rf_din[6]~0_combout\ & ( 
-- !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( \add_instance|prim_datapath|temp3|dout\(15) ) ) ) # ( !\add_instance|prim_datapath|rf_din[6]~0_combout\ & ( !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( 
-- \add_instance|prim_datapath|temp2|dout\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(8),
	datab => \add_instance|prim_datapath|temp4|ALT_INV_dout\(15),
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(15),
	datad => \add_instance|prim_datapath|temp2|ALT_INV_dout\(15),
	datae => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	combout => \add_instance|prim_datapath|rf_din[15]~17_combout\);

-- Location: LABCELL_X80_Y36_N15
\add_instance|prim_datapath|reg_file|registers[2][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][15]~combout\ = ( \add_instance|prim_datapath|rf_din[15]~17_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~6_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[2][15]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[15]~17_combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|registers[2][15]~combout\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][15]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[15]~17_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][15]~combout\);

-- Location: LABCELL_X79_Y37_N18
\add_instance|prim_datapath|reg_file|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux16~0_combout\ = ( \add_instance|prim_datapath|reg_file|registers[4][15]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][15]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\) # 
-- ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[6][15]~combout\))) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[7][15]~combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[4][15]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][15]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (((\add_instance|prim_datapath|reg_file|registers[6][15]~combout\ 
-- & \add_instance|prim_datapath|rf_add2[1]~1_combout\)))) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (((!\add_instance|prim_datapath|rf_add2[1]~1_combout\)) # (\add_instance|prim_datapath|reg_file|registers[7][15]~combout\))) ) ) ) # ( 
-- \add_instance|prim_datapath|reg_file|registers[4][15]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[5][15]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (((!\add_instance|prim_datapath|rf_add2[1]~1_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[6][15]~combout\)))) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[7][15]~combout\ & ((\add_instance|prim_datapath|rf_add2[1]~1_combout\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[4][15]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[5][15]~combout\ & ( (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((!\add_instance|prim_datapath|rf_add2[0]~0_combout\ & 
-- ((\add_instance|prim_datapath|reg_file|registers[6][15]~combout\))) # (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[7][15]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][15]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][15]~combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][15]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][15]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux16~0_combout\);

-- Location: LABCELL_X75_Y37_N30
\add_instance|prim_datapath|reg_file|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux16~1_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][15]~combout\ & ( (\add_instance|prim_datapath|rf_add2[1]~1_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[1][15]~combout\) ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|reg_file|registers[3][15]~combout\ & ( 
-- (\add_instance|prim_datapath|reg_file|registers[0][15]~combout\ & !\add_instance|prim_datapath|rf_add2[1]~1_combout\) ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|reg_file|registers[3][15]~combout\ & ( 
-- (\add_instance|prim_datapath|reg_file|registers[1][15]~combout\ & !\add_instance|prim_datapath|rf_add2[1]~1_combout\) ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|reg_file|registers[3][15]~combout\ & ( 
-- (\add_instance|prim_datapath|reg_file|registers[0][15]~combout\ & !\add_instance|prim_datapath|rf_add2[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011000001010000010100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][15]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][15]~combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][15]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux16~1_combout\);

-- Location: LABCELL_X75_Y37_N54
\add_instance|prim_datapath|reg_file|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux16~2_combout\ = ( \add_instance|prim_datapath|rf_add2[2]~2_combout\ & ( \add_instance|prim_datapath|reg_file|Mux16~1_combout\ & ( \add_instance|prim_datapath|reg_file|Mux16~0_combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[2]~2_combout\ & ( \add_instance|prim_datapath|reg_file|Mux16~1_combout\ ) ) # ( \add_instance|prim_datapath|rf_add2[2]~2_combout\ & ( !\add_instance|prim_datapath|reg_file|Mux16~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|Mux16~0_combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_add2[2]~2_combout\ & ( !\add_instance|prim_datapath|reg_file|Mux16~1_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[2][15]~combout\ & 
-- \add_instance|prim_datapath|reg_file|Mux30~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][15]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux16~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux16~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux16~2_combout\);

-- Location: LABCELL_X75_Y37_N6
\add_instance|prim_datapath|temp2|dout[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|temp2|dout[15]~feeder_combout\ = \add_instance|prim_datapath|reg_file|Mux16~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux16~2_combout\,
	combout => \add_instance|prim_datapath|temp2|dout[15]~feeder_combout\);

-- Location: FF_X75_Y37_N8
\add_instance|prim_datapath|temp2|dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|temp2|dout[15]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(15));

-- Location: MLABCELL_X78_Y35_N6
\add_instance|prim_datapath|alu_b[15]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[15]~3_combout\ = ( \add_instance|prim_datapath|alu_b[15]~2_combout\ ) # ( !\add_instance|prim_datapath|alu_b[15]~2_combout\ & ( (\add_instance|control_logic|CS.S4~q\ & \add_instance|prim_datapath|temp2|dout\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datad => \add_instance|prim_datapath|temp2|ALT_INV_dout\(15),
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[15]~2_combout\,
	combout => \add_instance|prim_datapath|alu_b[15]~3_combout\);

-- Location: LABCELL_X80_Y35_N48
\add_instance|prim_datapath|alu_ent|carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~0_combout\ = ( \add_instance|prim_datapath|alu_b[8]~10_combout\ & ( \add_instance|prim_datapath|temp1|dout\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(8),
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[8]~10_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~0_combout\);

-- Location: LABCELL_X80_Y35_N12
\add_instance|prim_datapath|alu_ent|carry~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~6_combout\ = ( !\add_instance|prim_datapath|alu_b[8]~10_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(8),
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[8]~10_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~6_combout\);

-- Location: LABCELL_X80_Y35_N36
\add_instance|prim_datapath|alu_ent|carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~1_combout\ = ( \add_instance|control_logic|CS.S7~q\ & ( \add_instance|prim_datapath|temp1|dout\(3) & ( (!\add_instance|control_logic|CS.S13~q\ & ((!\add_instance|control_logic|CS.S4~q\ & 
-- ((\add_instance|prim_datapath|ins_register|dout\(3)))) # (\add_instance|control_logic|CS.S4~q\ & (\add_instance|prim_datapath|temp2|dout\(3))))) # (\add_instance|control_logic|CS.S13~q\ & (\add_instance|prim_datapath|temp2|dout\(3))) ) ) ) # ( 
-- !\add_instance|control_logic|CS.S7~q\ & ( \add_instance|prim_datapath|temp1|dout\(3) & ( (!\add_instance|control_logic|CS.S4~q\ & (\add_instance|control_logic|CS.S13~q\ & ((\add_instance|prim_datapath|ins_register|dout\(3))))) # 
-- (\add_instance|control_logic|CS.S4~q\ & (((\add_instance|prim_datapath|temp2|dout\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011010100110001001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datab => \add_instance|prim_datapath|temp2|ALT_INV_dout\(3),
	datac => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(3),
	datae => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(3),
	combout => \add_instance|prim_datapath|alu_ent|carry~1_combout\);

-- Location: LABCELL_X80_Y35_N30
\add_instance|prim_datapath|alu_ent|carry~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~2_combout\ = ( \add_instance|control_logic|CS.S7~q\ & ( \add_instance|prim_datapath|temp1|dout\(0) & ( (!\add_instance|control_logic|CS.S13~q\ & ((!\add_instance|control_logic|CS.S4~q\ & 
-- (\add_instance|prim_datapath|ins_register|dout\(0))) # (\add_instance|control_logic|CS.S4~q\ & ((\add_instance|prim_datapath|temp2|dout\(0)))))) # (\add_instance|control_logic|CS.S13~q\ & (((\add_instance|prim_datapath|temp2|dout\(0))))) ) ) ) # ( 
-- !\add_instance|control_logic|CS.S7~q\ & ( \add_instance|prim_datapath|temp1|dout\(0) & ( (!\add_instance|control_logic|CS.S4~q\ & ((!\add_instance|control_logic|CS.S13~q\) # ((\add_instance|prim_datapath|ins_register|dout\(0))))) # 
-- (\add_instance|control_logic|CS.S4~q\ & (((\add_instance|prim_datapath|temp2|dout\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010110000101111110010000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	datac => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datad => \add_instance|prim_datapath|temp2|ALT_INV_dout\(0),
	datae => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(0),
	combout => \add_instance|prim_datapath|alu_ent|carry~2_combout\);

-- Location: LABCELL_X80_Y35_N0
\add_instance|prim_datapath|alu_ent|carry~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~3_combout\ = ( \add_instance|control_logic|CS.S7~q\ & ( !\add_instance|prim_datapath|temp1|dout\(3) & ( (!\add_instance|control_logic|CS.S13~q\ & ((!\add_instance|control_logic|CS.S4~q\ & 
-- ((!\add_instance|prim_datapath|ins_register|dout\(3)))) # (\add_instance|control_logic|CS.S4~q\ & (!\add_instance|prim_datapath|temp2|dout\(3))))) # (\add_instance|control_logic|CS.S13~q\ & (!\add_instance|prim_datapath|temp2|dout\(3))) ) ) ) # ( 
-- !\add_instance|control_logic|CS.S7~q\ & ( !\add_instance|prim_datapath|temp1|dout\(3) & ( (!\add_instance|control_logic|CS.S4~q\ & ((!\add_instance|control_logic|CS.S13~q\) # ((!\add_instance|prim_datapath|ins_register|dout\(3))))) # 
-- (\add_instance|control_logic|CS.S4~q\ & (((!\add_instance|prim_datapath|temp2|dout\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101100111011000100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datab => \add_instance|prim_datapath|temp2|ALT_INV_dout\(3),
	datac => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(3),
	datae => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(3),
	combout => \add_instance|prim_datapath|alu_ent|carry~3_combout\);

-- Location: LABCELL_X81_Y35_N12
\add_instance|prim_datapath|alu_ent|carry~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~4_combout\ = ( \add_instance|prim_datapath|alu_b[1]~16_combout\ & ( !\add_instance|prim_datapath|alu_ent|carry~3_combout\ & ( (!\add_instance|prim_datapath|alu_b[2]~15_combout\ & 
-- (\add_instance|prim_datapath|temp1|dout\(2) & ((\add_instance|prim_datapath|alu_ent|carry~2_combout\) # (\add_instance|prim_datapath|temp1|dout\(1))))) # (\add_instance|prim_datapath|alu_b[2]~15_combout\ & (((\add_instance|prim_datapath|temp1|dout\(2)) # 
-- (\add_instance|prim_datapath|alu_ent|carry~2_combout\)) # (\add_instance|prim_datapath|temp1|dout\(1)))) ) ) ) # ( !\add_instance|prim_datapath|alu_b[1]~16_combout\ & ( !\add_instance|prim_datapath|alu_ent|carry~3_combout\ & ( 
-- (!\add_instance|prim_datapath|alu_b[2]~15_combout\ & (\add_instance|prim_datapath|temp1|dout\(1) & (\add_instance|prim_datapath|alu_ent|carry~2_combout\ & \add_instance|prim_datapath|temp1|dout\(2)))) # (\add_instance|prim_datapath|alu_b[2]~15_combout\ & 
-- (((\add_instance|prim_datapath|temp1|dout\(1) & \add_instance|prim_datapath|alu_ent|carry~2_combout\)) # (\add_instance|prim_datapath|temp1|dout\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010111000101010111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[2]~15_combout\,
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(1),
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~2_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(2),
	datae => \add_instance|prim_datapath|ALT_INV_alu_b[1]~16_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~3_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~4_combout\);

-- Location: LABCELL_X81_Y35_N30
\add_instance|prim_datapath|alu_ent|carry~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~5_combout\ = ( \add_instance|prim_datapath|alu_b[4]~14_combout\ & ( \add_instance|prim_datapath|alu_ent|carry~4_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(5) & 
-- !\add_instance|prim_datapath|alu_b[5]~13_combout\) ) ) ) # ( !\add_instance|prim_datapath|alu_b[4]~14_combout\ & ( \add_instance|prim_datapath|alu_ent|carry~4_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(5) & 
-- ((!\add_instance|prim_datapath|temp1|dout\(4)) # (!\add_instance|prim_datapath|alu_b[5]~13_combout\))) # (\add_instance|prim_datapath|temp1|dout\(5) & (!\add_instance|prim_datapath|temp1|dout\(4) & !\add_instance|prim_datapath|alu_b[5]~13_combout\)) ) ) ) 
-- # ( \add_instance|prim_datapath|alu_b[4]~14_combout\ & ( !\add_instance|prim_datapath|alu_ent|carry~4_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(5) & ((!\add_instance|prim_datapath|alu_b[5]~13_combout\) # 
-- ((!\add_instance|prim_datapath|temp1|dout\(4) & !\add_instance|prim_datapath|alu_ent|carry~1_combout\)))) # (\add_instance|prim_datapath|temp1|dout\(5) & (!\add_instance|prim_datapath|temp1|dout\(4) & (!\add_instance|prim_datapath|alu_ent|carry~1_combout\ 
-- & !\add_instance|prim_datapath|alu_b[5]~13_combout\))) ) ) ) # ( !\add_instance|prim_datapath|alu_b[4]~14_combout\ & ( !\add_instance|prim_datapath|alu_ent|carry~4_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(5) & 
-- ((!\add_instance|prim_datapath|temp1|dout\(4)) # ((!\add_instance|prim_datapath|alu_ent|carry~1_combout\) # (!\add_instance|prim_datapath|alu_b[5]~13_combout\)))) # (\add_instance|prim_datapath|temp1|dout\(5) & 
-- (!\add_instance|prim_datapath|alu_b[5]~13_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(4)) # (!\add_instance|prim_datapath|alu_ent|carry~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111010101000111010101000000011101110100010001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(5),
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(4),
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~1_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[5]~13_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_alu_b[4]~14_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~4_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~5_combout\);

-- Location: LABCELL_X81_Y35_N42
\add_instance|prim_datapath|alu_ent|carry~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~7_combout\ = ( !\add_instance|prim_datapath|alu_ent|carry~6_combout\ & ( \add_instance|prim_datapath|alu_ent|carry~5_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(7) & 
-- (\add_instance|prim_datapath|alu_b[6]~12_combout\ & (\add_instance|prim_datapath|temp1|dout\(6) & \add_instance|prim_datapath|alu_b[7]~11_combout\))) # (\add_instance|prim_datapath|temp1|dout\(7) & (((\add_instance|prim_datapath|alu_b[6]~12_combout\ & 
-- \add_instance|prim_datapath|temp1|dout\(6))) # (\add_instance|prim_datapath|alu_b[7]~11_combout\))) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|carry~6_combout\ & ( !\add_instance|prim_datapath|alu_ent|carry~5_combout\ & ( 
-- (!\add_instance|prim_datapath|temp1|dout\(7) & (\add_instance|prim_datapath|alu_b[7]~11_combout\ & ((\add_instance|prim_datapath|temp1|dout\(6)) # (\add_instance|prim_datapath|alu_b[6]~12_combout\)))) # (\add_instance|prim_datapath|temp1|dout\(7) & 
-- (((\add_instance|prim_datapath|alu_b[7]~11_combout\) # (\add_instance|prim_datapath|temp1|dout\(6))) # (\add_instance|prim_datapath|alu_b[6]~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101111111000000000000000000000001010101110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(7),
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[6]~12_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(6),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[7]~11_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~6_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~5_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~7_combout\);

-- Location: LABCELL_X81_Y35_N24
\add_instance|prim_datapath|alu_ent|carry~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~8_combout\ = ( \add_instance|prim_datapath|alu_ent|carry~0_combout\ & ( \add_instance|prim_datapath|alu_ent|carry~7_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(10) & 
-- ((!\add_instance|prim_datapath|alu_b[10]~8_combout\) # ((!\add_instance|prim_datapath|temp1|dout\(9) & !\add_instance|prim_datapath|alu_b[9]~9_combout\)))) # (\add_instance|prim_datapath|temp1|dout\(10) & (!\add_instance|prim_datapath|temp1|dout\(9) & 
-- (!\add_instance|prim_datapath|alu_b[9]~9_combout\ & !\add_instance|prim_datapath|alu_b[10]~8_combout\))) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|carry~0_combout\ & ( \add_instance|prim_datapath|alu_ent|carry~7_combout\ & ( 
-- (!\add_instance|prim_datapath|temp1|dout\(10) & ((!\add_instance|prim_datapath|alu_b[10]~8_combout\) # ((!\add_instance|prim_datapath|temp1|dout\(9) & !\add_instance|prim_datapath|alu_b[9]~9_combout\)))) # (\add_instance|prim_datapath|temp1|dout\(10) & 
-- (!\add_instance|prim_datapath|temp1|dout\(9) & (!\add_instance|prim_datapath|alu_b[9]~9_combout\ & !\add_instance|prim_datapath|alu_b[10]~8_combout\))) ) ) ) # ( \add_instance|prim_datapath|alu_ent|carry~0_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|carry~7_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(10) & ((!\add_instance|prim_datapath|alu_b[10]~8_combout\) # ((!\add_instance|prim_datapath|temp1|dout\(9) & 
-- !\add_instance|prim_datapath|alu_b[9]~9_combout\)))) # (\add_instance|prim_datapath|temp1|dout\(10) & (!\add_instance|prim_datapath|temp1|dout\(9) & (!\add_instance|prim_datapath|alu_b[9]~9_combout\ & !\add_instance|prim_datapath|alu_b[10]~8_combout\))) ) 
-- ) ) # ( !\add_instance|prim_datapath|alu_ent|carry~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|carry~7_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(10) & ((!\add_instance|prim_datapath|temp1|dout\(9)) # 
-- ((!\add_instance|prim_datapath|alu_b[9]~9_combout\) # (!\add_instance|prim_datapath|alu_b[10]~8_combout\)))) # (\add_instance|prim_datapath|temp1|dout\(10) & (!\add_instance|prim_datapath|alu_b[10]~8_combout\ & 
-- ((!\add_instance|prim_datapath|temp1|dout\(9)) # (!\add_instance|prim_datapath|alu_b[9]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011001000111011001000000011101100100000001110110010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(9),
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(10),
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[9]~9_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[10]~8_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~7_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~8_combout\);

-- Location: LABCELL_X81_Y35_N6
\add_instance|prim_datapath|alu_ent|carry~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~9_combout\ = ( \add_instance|prim_datapath|alu_ent|carry~8_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(12) & (\add_instance|prim_datapath|alu_b[11]~7_combout\ & 
-- (\add_instance|prim_datapath|temp1|dout\(11) & \add_instance|prim_datapath|alu_b[12]~6_combout\))) # (\add_instance|prim_datapath|temp1|dout\(12) & (((\add_instance|prim_datapath|alu_b[11]~7_combout\ & \add_instance|prim_datapath|temp1|dout\(11))) # 
-- (\add_instance|prim_datapath|alu_b[12]~6_combout\))) ) ) # ( !\add_instance|prim_datapath|alu_ent|carry~8_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(12) & (\add_instance|prim_datapath|alu_b[12]~6_combout\ & 
-- ((\add_instance|prim_datapath|temp1|dout\(11)) # (\add_instance|prim_datapath|alu_b[11]~7_combout\)))) # (\add_instance|prim_datapath|temp1|dout\(12) & (((\add_instance|prim_datapath|alu_b[12]~6_combout\) # (\add_instance|prim_datapath|temp1|dout\(11))) # 
-- (\add_instance|prim_datapath|alu_b[11]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101111111000101010111111100000001010101110000000101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(12),
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[11]~7_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(11),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[12]~6_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~8_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~9_combout\);

-- Location: LABCELL_X81_Y35_N18
\add_instance|prim_datapath|alu_ent|carry~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~10_combout\ = ( \add_instance|prim_datapath|alu_ent|carry~9_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(14) & (\add_instance|prim_datapath|alu_b[14]~4_combout\ & 
-- ((\add_instance|prim_datapath|alu_b[13]~5_combout\) # (\add_instance|prim_datapath|temp1|dout\(13))))) # (\add_instance|prim_datapath|temp1|dout\(14) & (((\add_instance|prim_datapath|alu_b[13]~5_combout\) # 
-- (\add_instance|prim_datapath|alu_b[14]~4_combout\)) # (\add_instance|prim_datapath|temp1|dout\(13)))) ) ) # ( !\add_instance|prim_datapath|alu_ent|carry~9_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(14) & 
-- (\add_instance|prim_datapath|temp1|dout\(13) & (\add_instance|prim_datapath|alu_b[14]~4_combout\ & \add_instance|prim_datapath|alu_b[13]~5_combout\))) # (\add_instance|prim_datapath|temp1|dout\(14) & (((\add_instance|prim_datapath|temp1|dout\(13) & 
-- \add_instance|prim_datapath|alu_b[13]~5_combout\)) # (\add_instance|prim_datapath|alu_b[14]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010111000000110001011100010111001111110001011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(13),
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(14),
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[14]~4_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[13]~5_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~9_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~10_combout\);

-- Location: LABCELL_X80_Y34_N24
\add_instance|prim_datapath|alu_ent|dest[15]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[15]~1_combout\ = ( !\add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|control_logic|Selector0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	dataf => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[15]~1_combout\);

-- Location: LABCELL_X81_Y35_N48
\add_instance|prim_datapath|alu_ent|C~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|C~1_combout\ = ( !\add_instance|prim_datapath|alu_ent|dest[15]~1_combout\ & ( !\add_instance|prim_datapath|alu_b[15]~3_combout\ $ (((!\add_instance|prim_datapath|temp1|dout\(15) & 
-- ((!\add_instance|prim_datapath|alu_b[14]~4_combout\) # ((!\add_instance|prim_datapath|alu_ent|carryL~0_combout\ & !\add_instance|prim_datapath|alu_ent|carryL~11_combout\)))) # (\add_instance|prim_datapath|temp1|dout\(15) & 
-- (!\add_instance|prim_datapath|alu_b[14]~4_combout\ & (!\add_instance|prim_datapath|alu_ent|carryL~0_combout\ & !\add_instance|prim_datapath|alu_ent|carryL~11_combout\))))) ) ) # ( \add_instance|prim_datapath|alu_ent|dest[15]~1_combout\ & ( 
-- (!\add_instance|prim_datapath|alu_b[15]~3_combout\ & (\add_instance|prim_datapath|temp1|dout\(15) & (\add_instance|prim_datapath|alu_ent|carry~10_combout\))) # (\add_instance|prim_datapath|alu_b[15]~3_combout\ & 
-- (((\add_instance|prim_datapath|alu_ent|carry~10_combout\)) # (\add_instance|prim_datapath|temp1|dout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101011001101010000101110001011101101010011010100001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[15]~3_combout\,
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(15),
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~10_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~0_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[15]~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~11_combout\,
	datag => \add_instance|prim_datapath|ALT_INV_alu_b[14]~4_combout\,
	combout => \add_instance|prim_datapath|alu_ent|C~1_combout\);

-- Location: LABCELL_X81_Y35_N3
\add_instance|prim_datapath|alu_ent|C\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|C~combout\ = ( \add_instance|prim_datapath|alu_ent|C~1_combout\ & ( (\add_instance|prim_datapath|alu_ent|C~combout\) # (\add_instance|prim_datapath|alu_ent|C~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|C~1_combout\ & ( (!\add_instance|prim_datapath|alu_ent|C~0_combout\ & \add_instance|prim_datapath|alu_ent|C~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_C~0_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_C~combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_C~1_combout\,
	combout => \add_instance|prim_datapath|alu_ent|C~combout\);

-- Location: LABCELL_X81_Y33_N6
\add_instance|control_logic|NS.S5~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~19_combout\ = ( !\add_instance|prim_datapath|ins_register|dout\(0) & ( (!\add_instance|prim_datapath|ins_register|dout\(13) & (!\add_instance|prim_datapath|ins_register|dout\(15) & 
-- ((!\add_instance|prim_datapath|ins_register|dout\(12)) # ((!\add_instance|prim_datapath|ins_register|dout\(1)) # (\add_instance|prim_datapath|alu_ent|C~combout\))))) # (\add_instance|prim_datapath|ins_register|dout\(13) & 
-- (((!\add_instance|prim_datapath|ins_register|dout\(12) & ((!\add_instance|prim_datapath|ins_register|dout\(1)) # (\add_instance|prim_datapath|alu_ent|C~combout\)))) # (\add_instance|prim_datapath|ins_register|dout\(15)))) ) ) # ( 
-- \add_instance|prim_datapath|ins_register|dout\(0) & ( (!\add_instance|prim_datapath|ins_register|dout\(13) & (!\add_instance|prim_datapath|ins_register|dout\(15) & ((!\add_instance|prim_datapath|ins_register|dout\(12)) # 
-- ((\add_instance|prim_datapath|alu_ent|Z~combout\) # (\add_instance|prim_datapath|ins_register|dout\(1)))))) # (\add_instance|prim_datapath|ins_register|dout\(13) & (((!\add_instance|prim_datapath|ins_register|dout\(12) & 
-- (!\add_instance|prim_datapath|ins_register|dout\(1) & \add_instance|prim_datapath|alu_ent|Z~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1110111110001010101111110000100000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_Z~combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datag => \add_instance|prim_datapath|alu_ent|ALT_INV_C~combout\,
	combout => \add_instance|control_logic|NS.S5~19_combout\);

-- Location: LABCELL_X81_Y33_N48
\add_instance|control_logic|NS.S5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~13_combout\ = ( !\add_instance|control_logic|CS.S2~q\ & ( \add_instance|control_logic|NS.S5~23_combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(15) & ((!\add_instance|control_logic|NS.S5~19_combout\) # 
-- (!\add_instance|control_logic|CS.S3~q\))) ) ) ) # ( \add_instance|control_logic|CS.S2~q\ & ( !\add_instance|control_logic|NS.S5~23_combout\ & ( (\add_instance|control_logic|NS.S5~12_combout\ & (!\add_instance|prim_datapath|ins_register|dout\(15) & 
-- ((!\add_instance|control_logic|NS.S5~19_combout\) # (!\add_instance|control_logic|CS.S3~q\)))) ) ) ) # ( !\add_instance|control_logic|CS.S2~q\ & ( !\add_instance|control_logic|NS.S5~23_combout\ & ( (!\add_instance|control_logic|NS.S5~19_combout\) # 
-- (!\add_instance|control_logic|CS.S3~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100010100000100000000001111000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_NS.S5~12_combout\,
	datab => \add_instance|control_logic|ALT_INV_NS.S5~19_combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datad => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	datae => \add_instance|control_logic|ALT_INV_CS.S2~q\,
	dataf => \add_instance|control_logic|ALT_INV_NS.S5~23_combout\,
	combout => \add_instance|control_logic|NS.S5~13_combout\);

-- Location: LABCELL_X81_Y33_N42
\add_instance|control_logic|CS.S4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|CS.S4~0_combout\ = ( !\add_instance|control_logic|NS.S8~0_combout\ & ( !\add_instance|prim_datapath|ins_register|dout\(15) & ( (!\input_vector[1]~input_o\ & (\add_instance|control_logic|NS.S5~19_combout\ & 
-- (!\add_instance|prim_datapath|ins_register|dout\(14) & \add_instance|control_logic|CS.S3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|control_logic|ALT_INV_NS.S5~19_combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datad => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	datae => \add_instance|control_logic|ALT_INV_NS.S8~0_combout\,
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	combout => \add_instance|control_logic|CS.S4~0_combout\);

-- Location: LABCELL_X83_Y34_N3
\add_instance|control_logic|NS.S5~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~14_combout\ = ( !\add_instance|prim_datapath|ins_register|dout\(14) & ( \add_instance|control_logic|CS.SL4~q\ & ( (!\add_instance|prim_datapath|ins_register|dout\(13) & (((\add_instance|control_logic|CS.S3~q\ & 
-- \add_instance|prim_datapath|ins_register|dout\(15))) # (\add_instance|control_logic|CS.S7~q\))) # (\add_instance|prim_datapath|ins_register|dout\(13) & (((\add_instance|prim_datapath|ins_register|dout\(15))))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(14) & ( !\add_instance|control_logic|CS.SL4~q\ & ( (!\add_instance|prim_datapath|ins_register|dout\(13) & (((\add_instance|control_logic|CS.S3~q\ & \add_instance|prim_datapath|ins_register|dout\(15))) # 
-- (\add_instance|control_logic|CS.S7~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011110000000000000000000000010011111100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datad => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	dataf => \add_instance|control_logic|ALT_INV_CS.SL4~q\,
	combout => \add_instance|control_logic|NS.S5~14_combout\);

-- Location: LABCELL_X77_Y34_N45
\add_instance|control_logic|Selector0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector0~1_combout\ = ( !\add_instance|control_logic|CS.S22~q\ & ( !\add_instance|control_logic|CS.S25~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_CS.S25~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	combout => \add_instance|control_logic|Selector0~1_combout\);

-- Location: LABCELL_X83_Y34_N12
\add_instance|control_logic|NS.S5~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~16_combout\ = ( !\add_instance|control_logic|CS.S20~q\ & ( (!\add_instance|control_logic|CS.S21~q\ & (!\add_instance|control_logic|CS.SL4~q\ & (!\add_instance|control_logic|CS.S2~q\ & 
-- !\add_instance|control_logic|CS.S3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.SL4~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S2~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S20~q\,
	combout => \add_instance|control_logic|NS.S5~16_combout\);

-- Location: LABCELL_X83_Y34_N54
\add_instance|control_logic|NS.S5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~17_combout\ = ( \add_instance|control_logic|NS.S5~16_combout\ & ( (\add_instance|control_logic|Selector0~1_combout\ & (!\add_instance|control_logic|CS.S7~q\ & !\add_instance|control_logic|CS.S4~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_Selector0~1_combout\,
	datac => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	dataf => \add_instance|control_logic|ALT_INV_NS.S5~16_combout\,
	combout => \add_instance|control_logic|NS.S5~17_combout\);

-- Location: LABCELL_X83_Y34_N21
\add_instance|control_logic|NS.S5~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~15_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(15) & ( (\add_instance|control_logic|CS.S21~q\ & (\add_instance|prim_datapath|ins_register|dout\(14) & !\add_instance|prim_datapath|ins_register|dout\(13))) ) 
-- ) # ( !\add_instance|prim_datapath|ins_register|dout\(15) & ( (\add_instance|prim_datapath|ins_register|dout\(14) & (\add_instance|control_logic|CS.S2~q\ & !\add_instance|prim_datapath|ins_register|dout\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datac => \add_instance|control_logic|ALT_INV_CS.S2~q\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	combout => \add_instance|control_logic|NS.S5~15_combout\);

-- Location: LABCELL_X83_Y34_N51
\add_instance|control_logic|WideOr14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|WideOr14~0_combout\ = ( \add_instance|control_logic|CS.S2~q\ & ( (!\add_instance|prim_datapath|ins_register|dout\(13) & \add_instance|prim_datapath|ins_register|dout\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	dataf => \add_instance|control_logic|ALT_INV_CS.S2~q\,
	combout => \add_instance|control_logic|WideOr14~0_combout\);

-- Location: LABCELL_X83_Y34_N36
\add_instance|control_logic|NS.S5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~18_combout\ = ( \add_instance|control_logic|NS.S5~15_combout\ & ( !\add_instance|control_logic|WideOr14~0_combout\ & ( (!\add_instance|control_logic|NS.S5~17_combout\ & (\add_instance|prim_datapath|ins_register|dout\(12) 
-- & !\input_vector[1]~input_o\)) ) ) ) # ( !\add_instance|control_logic|NS.S5~15_combout\ & ( !\add_instance|control_logic|WideOr14~0_combout\ & ( (!\add_instance|control_logic|NS.S5~17_combout\ & (!\input_vector[1]~input_o\ & 
-- ((!\add_instance|control_logic|NS.S5~14_combout\) # (\add_instance|prim_datapath|ins_register|dout\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_NS.S5~14_combout\,
	datab => \add_instance|control_logic|ALT_INV_NS.S5~17_combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datad => \ALT_INV_input_vector[1]~input_o\,
	datae => \add_instance|control_logic|ALT_INV_NS.S5~15_combout\,
	dataf => \add_instance|control_logic|ALT_INV_WideOr14~0_combout\,
	combout => \add_instance|control_logic|NS.S5~18_combout\);

-- Location: LABCELL_X80_Y36_N51
\add_instance|control_logic|Mux178~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Mux178~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(15) & ( (!\add_instance|prim_datapath|ins_register|dout\(13) & (\add_instance|prim_datapath|ins_register|dout\(12) & 
-- \add_instance|prim_datapath|ins_register|dout\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	combout => \add_instance|control_logic|Mux178~0_combout\);

-- Location: LABCELL_X80_Y36_N36
\add_instance|control_logic|NS.S5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~9_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(14) & ( \add_instance|prim_datapath|ins_register|dout\(15) & ( !\add_instance|control_logic|CS.S20~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(14) & ( \add_instance|prim_datapath|ins_register|dout\(15) & ( !\add_instance|control_logic|CS.S20~q\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(14) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(15) & ( (!\add_instance|control_logic|CS.S7~q\ & (!\add_instance|control_logic|CS.S3~q\ & !\add_instance|control_logic|CS.S20~q\)) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(14) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(15) & ( !\add_instance|control_logic|CS.S20~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000100000001000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S20~q\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	combout => \add_instance|control_logic|NS.S5~9_combout\);

-- Location: LABCELL_X80_Y36_N57
\add_instance|control_logic|NS.S5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~8_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(12) & ( (!\add_instance|prim_datapath|ins_register|dout\(14) & \add_instance|control_logic|CS.SL4~q\) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(12) & ( (!\add_instance|prim_datapath|ins_register|dout\(14) & ((\add_instance|control_logic|CS.SL4~q\))) # (\add_instance|prim_datapath|ins_register|dout\(14) & (\add_instance|control_logic|CS.S22~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datad => \add_instance|control_logic|ALT_INV_CS.SL4~q\,
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	combout => \add_instance|control_logic|NS.S5~8_combout\);

-- Location: LABCELL_X80_Y36_N24
\add_instance|control_logic|NS.S5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~10_combout\ = ( \add_instance|control_logic|NS.S5~9_combout\ & ( \add_instance|control_logic|NS.S5~8_combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(13) & (!\add_instance|prim_datapath|ins_register|dout\(15) 
-- & ((!\add_instance|control_logic|Mux178~0_combout\) # (!\add_instance|control_logic|CS.S25~q\)))) # (\add_instance|prim_datapath|ins_register|dout\(13) & (((!\add_instance|control_logic|Mux178~0_combout\) # (!\add_instance|control_logic|CS.S25~q\)))) ) ) 
-- ) # ( \add_instance|control_logic|NS.S5~9_combout\ & ( !\add_instance|control_logic|NS.S5~8_combout\ & ( (!\add_instance|control_logic|Mux178~0_combout\) # (!\add_instance|control_logic|CS.S25~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000001101110111010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datac => \add_instance|control_logic|ALT_INV_Mux178~0_combout\,
	datad => \add_instance|control_logic|ALT_INV_CS.S25~q\,
	datae => \add_instance|control_logic|ALT_INV_NS.S5~9_combout\,
	dataf => \add_instance|control_logic|ALT_INV_NS.S5~8_combout\,
	combout => \add_instance|control_logic|NS.S5~10_combout\);

-- Location: MLABCELL_X82_Y33_N48
\add_instance|control_logic|NS.S5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~6_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(0) & ( (!\add_instance|prim_datapath|ins_register|dout\(1) & (!\add_instance|prim_datapath|alu_ent|Z~combout\ & 
-- (!\add_instance|prim_datapath|ins_register|dout\(13) $ (!\add_instance|prim_datapath|ins_register|dout\(12))))) # (\add_instance|prim_datapath|ins_register|dout\(1) & (((\add_instance|prim_datapath|ins_register|dout\(13) & 
-- !\add_instance|prim_datapath|ins_register|dout\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001011100000000000101110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_Z~combout\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	combout => \add_instance|control_logic|NS.S5~6_combout\);

-- Location: LABCELL_X81_Y33_N54
\add_instance|control_logic|NS.S5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~7_combout\ = ( !\add_instance|prim_datapath|ins_register|dout\(15) & ( (!\add_instance|prim_datapath|ins_register|dout\(14) & \add_instance|control_logic|CS.S2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datad => \add_instance|control_logic|ALT_INV_CS.S2~q\,
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	combout => \add_instance|control_logic|NS.S5~7_combout\);

-- Location: LABCELL_X83_Y35_N54
\add_instance|control_logic|NS.S5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~1_combout\ = ( \add_instance|control_logic|CS.S25~q\ & ( \add_instance|prim_datapath|lsm_hw|valid~combout\ ) ) # ( !\add_instance|control_logic|CS.S25~q\ & ( (\add_instance|control_logic|CS.S22~q\ & 
-- \add_instance|prim_datapath|lsm_hw|valid~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	datac => \add_instance|prim_datapath|lsm_hw|ALT_INV_valid~combout\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S25~q\,
	combout => \add_instance|control_logic|NS.S5~1_combout\);

-- Location: LABCELL_X77_Y33_N6
\add_instance|control_logic|NS.S5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~3_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(15) & ( \add_instance|prim_datapath|ins_register|dout\(12) & ( ((\add_instance|control_logic|CS.S21~q\) # (\add_instance|control_logic|CS.S7~q\)) # 
-- (\add_instance|control_logic|CS.SL4~q\) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(15) & ( \add_instance|prim_datapath|ins_register|dout\(12) & ( (((\add_instance|control_logic|CS.S21~q\) # (\add_instance|control_logic|CS.S7~q\)) # 
-- (\add_instance|control_logic|CS.S3~q\)) # (\add_instance|control_logic|CS.SL4~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.SL4~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	combout => \add_instance|control_logic|NS.S5~3_combout\);

-- Location: LABCELL_X77_Y33_N51
\add_instance|control_logic|NS.S5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~2_combout\ = ( !\add_instance|prim_datapath|ins_register|dout\(13) & ( (\add_instance|control_logic|CS.S20~q\ & (\add_instance|prim_datapath|ins_register|dout\(15) & \add_instance|prim_datapath|ins_register|dout\(14))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S20~q\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	combout => \add_instance|control_logic|NS.S5~2_combout\);

-- Location: LABCELL_X77_Y33_N0
\add_instance|control_logic|NS.S5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~4_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(0) & ( \add_instance|prim_datapath|alu_ent|Z~combout\ & ( (!\add_instance|control_logic|NS.S5~3_combout\ & !\add_instance|control_logic|NS.S5~2_combout\) ) ) ) 
-- # ( !\add_instance|prim_datapath|ins_register|dout\(0) & ( \add_instance|prim_datapath|alu_ent|Z~combout\ & ( (!\add_instance|control_logic|NS.S5~3_combout\ & !\add_instance|control_logic|NS.S5~2_combout\) ) ) ) # ( 
-- \add_instance|prim_datapath|ins_register|dout\(0) & ( !\add_instance|prim_datapath|alu_ent|Z~combout\ & ( (!\add_instance|control_logic|NS.S5~3_combout\ & (!\add_instance|control_logic|NS.S5~2_combout\ & ((!\add_instance|control_logic|CS.S2~q\) # 
-- (\add_instance|prim_datapath|ins_register|dout\(1))))) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(0) & ( !\add_instance|prim_datapath|alu_ent|Z~combout\ & ( (!\add_instance|control_logic|NS.S5~3_combout\ & 
-- !\add_instance|control_logic|NS.S5~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000000100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	datab => \add_instance|control_logic|ALT_INV_NS.S5~3_combout\,
	datac => \add_instance|control_logic|ALT_INV_NS.S5~2_combout\,
	datad => \add_instance|control_logic|ALT_INV_CS.S2~q\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Z~combout\,
	combout => \add_instance|control_logic|NS.S5~4_combout\);

-- Location: MLABCELL_X82_Y33_N57
\add_instance|control_logic|NS.S5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~5_combout\ = ( \add_instance|control_logic|CS.SL4~q\ & ( \add_instance|control_logic|CS.S21~q\ & ( (\add_instance|prim_datapath|ins_register|dout\(13) & ((!\add_instance|control_logic|Selector0~1_combout\) # 
-- ((!\add_instance|prim_datapath|ins_register|dout\(15) & \add_instance|prim_datapath|ins_register|dout\(14))))) ) ) ) # ( !\add_instance|control_logic|CS.SL4~q\ & ( \add_instance|control_logic|CS.S21~q\ & ( 
-- (\add_instance|prim_datapath|ins_register|dout\(13) & ((!\add_instance|control_logic|Selector0~1_combout\) # ((!\add_instance|prim_datapath|ins_register|dout\(15) & \add_instance|prim_datapath|ins_register|dout\(14))))) ) ) ) # ( 
-- \add_instance|control_logic|CS.SL4~q\ & ( !\add_instance|control_logic|CS.S21~q\ & ( (!\add_instance|prim_datapath|ins_register|dout\(15) & (\add_instance|prim_datapath|ins_register|dout\(13) & ((!\add_instance|control_logic|Selector0~1_combout\) # 
-- (\add_instance|prim_datapath|ins_register|dout\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000101000000000110011100000000011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datab => \add_instance|control_logic|ALT_INV_Selector0~1_combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datae => \add_instance|control_logic|ALT_INV_CS.SL4~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	combout => \add_instance|control_logic|NS.S5~5_combout\);

-- Location: LABCELL_X81_Y33_N12
\add_instance|control_logic|NS.S5~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S5~11_combout\ = ( \add_instance|control_logic|NS.S5~4_combout\ & ( \add_instance|control_logic|NS.S5~5_combout\ & ( !\add_instance|control_logic|NS.S5~1_combout\ ) ) ) # ( \add_instance|control_logic|NS.S5~4_combout\ & ( 
-- !\add_instance|control_logic|NS.S5~5_combout\ & ( (!\add_instance|control_logic|NS.S5~1_combout\) # ((\add_instance|control_logic|NS.S5~10_combout\ & ((!\add_instance|control_logic|NS.S5~6_combout\) # (!\add_instance|control_logic|NS.S5~7_combout\)))) ) ) 
-- ) # ( !\add_instance|control_logic|NS.S5~4_combout\ & ( !\add_instance|control_logic|NS.S5~5_combout\ & ( (\add_instance|control_logic|NS.S5~10_combout\ & ((!\add_instance|control_logic|NS.S5~6_combout\) # (!\add_instance|control_logic|NS.S5~7_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100111111110101010000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_NS.S5~10_combout\,
	datab => \add_instance|control_logic|ALT_INV_NS.S5~6_combout\,
	datac => \add_instance|control_logic|ALT_INV_NS.S5~7_combout\,
	datad => \add_instance|control_logic|ALT_INV_NS.S5~1_combout\,
	datae => \add_instance|control_logic|ALT_INV_NS.S5~4_combout\,
	dataf => \add_instance|control_logic|ALT_INV_NS.S5~5_combout\,
	combout => \add_instance|control_logic|NS.S5~11_combout\);

-- Location: LABCELL_X81_Y33_N24
\add_instance|control_logic|CS.S4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|CS.S4~1_combout\ = ( \add_instance|control_logic|CS.S4~q\ & ( \add_instance|control_logic|NS.S5~11_combout\ & ( ((\add_instance|control_logic|NS.S5~18_combout\ & ((\add_instance|prim_datapath|ins_register|dout\(14)) # 
-- (\add_instance|control_logic|NS.S5~13_combout\)))) # (\add_instance|control_logic|CS.S4~0_combout\) ) ) ) # ( !\add_instance|control_logic|CS.S4~q\ & ( \add_instance|control_logic|NS.S5~11_combout\ & ( (\add_instance|control_logic|CS.S4~0_combout\ & 
-- ((!\add_instance|control_logic|NS.S5~18_combout\) # ((!\add_instance|control_logic|NS.S5~13_combout\ & !\add_instance|prim_datapath|ins_register|dout\(14))))) ) ) ) # ( \add_instance|control_logic|CS.S4~q\ & ( 
-- !\add_instance|control_logic|NS.S5~11_combout\ & ( \add_instance|control_logic|CS.S4~0_combout\ ) ) ) # ( !\add_instance|control_logic|CS.S4~q\ & ( !\add_instance|control_logic|NS.S5~11_combout\ & ( \add_instance|control_logic|CS.S4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001000000011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_NS.S5~13_combout\,
	datab => \add_instance|control_logic|ALT_INV_CS.S4~0_combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datad => \add_instance|control_logic|ALT_INV_NS.S5~18_combout\,
	datae => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	dataf => \add_instance|control_logic|ALT_INV_NS.S5~11_combout\,
	combout => \add_instance|control_logic|CS.S4~1_combout\);

-- Location: FF_X81_Y33_N26
\add_instance|control_logic|CS.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|CS.S4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S4~q\);

-- Location: LABCELL_X81_Y32_N45
\add_instance|prim_datapath|alu_b[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[7]~11_combout\ = ( \add_instance|control_logic|CS.S7~q\ & ( \add_instance|prim_datapath|ins_register|dout\(5) & ( (!\add_instance|control_logic|CS.S4~q\) # (\add_instance|prim_datapath|temp2|dout\(7)) ) ) ) # ( 
-- !\add_instance|control_logic|CS.S7~q\ & ( \add_instance|prim_datapath|ins_register|dout\(5) & ( (!\add_instance|control_logic|CS.S4~q\ & (\add_instance|control_logic|CS.S13~q\ & ((\add_instance|prim_datapath|ins_register|dout\(7))))) # 
-- (\add_instance|control_logic|CS.S4~q\ & (((\add_instance|prim_datapath|temp2|dout\(7))))) ) ) ) # ( \add_instance|control_logic|CS.S7~q\ & ( !\add_instance|prim_datapath|ins_register|dout\(5) & ( (\add_instance|control_logic|CS.S4~q\ & 
-- \add_instance|prim_datapath|temp2|dout\(7)) ) ) ) # ( !\add_instance|control_logic|CS.S7~q\ & ( !\add_instance|prim_datapath|ins_register|dout\(5) & ( (!\add_instance|control_logic|CS.S4~q\ & (\add_instance|control_logic|CS.S13~q\ & 
-- ((\add_instance|prim_datapath|ins_register|dout\(7))))) # (\add_instance|control_logic|CS.S4~q\ & (((\add_instance|prim_datapath|temp2|dout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110000001100000011010001111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(7),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(7),
	datae => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(5),
	combout => \add_instance|prim_datapath|alu_b[7]~11_combout\);

-- Location: MLABCELL_X82_Y36_N30
\add_instance|prim_datapath|alu_ent|adl_temp[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|adl_temp[8]~0_combout\ = ( \add_instance|prim_datapath|temp1|dout\(8) & ( !\add_instance|prim_datapath|alu_b[7]~11_combout\ ) ) # ( !\add_instance|prim_datapath|temp1|dout\(8) & ( 
-- \add_instance|prim_datapath|alu_b[7]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[7]~11_combout\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(8),
	combout => \add_instance|prim_datapath|alu_ent|adl_temp[8]~0_combout\);

-- Location: MLABCELL_X82_Y36_N12
\add_instance|prim_datapath|alu_ent|dest[8]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[8]~13_combout\ = ( \add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~33_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (((!\add_instance|prim_datapath|alu_ent|carry~0_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|alu_ent|adl_temp[8]~0_combout\ $ (((!\add_instance|prim_datapath|alu_ent|carryL~14_combout\))))) ) ) ) # ( 
-- !\add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~33_sumout\ & ( (!\add_instance|prim_datapath|alu_ent|carry~0_combout\) # (\add_instance|control_logic|Selector0~2_combout\) ) ) ) # ( 
-- \add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~33_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|alu_ent|carry~0_combout\)))) # 
-- (\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|alu_ent|adl_temp[8]~0_combout\ $ (((!\add_instance|prim_datapath|alu_ent|carryL~14_combout\))))) ) ) ) # ( !\add_instance|control_logic|T[26]~0_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|Add0~33_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & !\add_instance|prim_datapath|alu_ent|carry~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110100011110001011110011111100111101000111100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[8]~0_combout\,
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~0_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~14_combout\,
	datae => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~33_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[8]~13_combout\);

-- Location: MLABCELL_X82_Y36_N18
\add_instance|prim_datapath|alu_ent|dest[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(8) = ( \add_instance|prim_datapath|alu_ent|dest[8]~13_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest\(8)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest[8]~13_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(8),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[8]~13_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest\(8));

-- Location: FF_X82_Y36_N20
\add_instance|prim_datapath|temp3|dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(8),
	asdata => \add_instance|prim_datapath|reg_file|Mux7~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(8));

-- Location: LABCELL_X71_Y35_N36
\add_instance|prim_datapath|ram_din[8]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[8]~5_combout\ = ( \add_instance|prim_datapath|temp3|dout\(8) & ( \add_instance|prim_datapath|temp2|dout\(8) ) ) # ( !\add_instance|prim_datapath|temp3|dout\(8) & ( \add_instance|prim_datapath|temp2|dout\(8) & ( 
-- !\add_instance|control_logic|CS.S9~q\ ) ) ) # ( \add_instance|prim_datapath|temp3|dout\(8) & ( !\add_instance|prim_datapath|temp2|dout\(8) & ( \add_instance|control_logic|CS.S9~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	datae => \add_instance|prim_datapath|temp3|ALT_INV_dout\(8),
	dataf => \add_instance|prim_datapath|temp2|ALT_INV_dout\(8),
	combout => \add_instance|prim_datapath|ram_din[8]~5_combout\);

-- Location: FF_X73_Y34_N56
\add_instance|prim_datapath|ram_memory|ram_block[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][8]~q\);

-- Location: LABCELL_X74_Y36_N21
\add_instance|prim_datapath|ram_memory|ram_block[14][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[14][8]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[8]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[8]~5_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[14][8]~feeder_combout\);

-- Location: FF_X74_Y36_N22
\add_instance|prim_datapath|ram_memory|ram_block[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[14][8]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][8]~q\);

-- Location: LABCELL_X74_Y36_N15
\add_instance|prim_datapath|ram_memory|ram_block[13][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[13][8]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[8]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[8]~5_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[13][8]~feeder_combout\);

-- Location: FF_X74_Y36_N17
\add_instance|prim_datapath|ram_memory|ram_block[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[13][8]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][8]~q\);

-- Location: FF_X71_Y35_N1
\add_instance|prim_datapath|ram_memory|ram_block[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][8]~q\);

-- Location: LABCELL_X73_Y34_N57
\add_instance|prim_datapath|ram_memory|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux7~6_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[12][8]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[13][8]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[15][8]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[12][8]~q\ & ( 
-- \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[13][8]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[15][8]~q\)) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[12][8]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[14][8]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[12][8]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[14][8]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][8]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][8]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][8]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][8]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux7~6_combout\);

-- Location: FF_X73_Y31_N5
\add_instance|prim_datapath|ram_memory|ram_block[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][8]~q\);

-- Location: FF_X73_Y31_N8
\add_instance|prim_datapath|ram_memory|ram_block[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][8]~q\);

-- Location: LABCELL_X75_Y31_N24
\add_instance|prim_datapath|ram_memory|ram_block[2][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[2][8]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[8]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[8]~5_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[2][8]~feeder_combout\);

-- Location: FF_X75_Y31_N25
\add_instance|prim_datapath|ram_memory|ram_block[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[2][8]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][8]~q\);

-- Location: FF_X73_Y31_N44
\add_instance|prim_datapath|ram_memory|ram_block[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][8]~q\);

-- Location: LABCELL_X73_Y31_N42
\add_instance|prim_datapath|ram_memory|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux7~8_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[3][8]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[1][8]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[3][8]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[1][8]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[3][8]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[0][8]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[2][8]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[3][8]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[0][8]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[2][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][8]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][8]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][8]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][8]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux7~8_combout\);

-- Location: FF_X73_Y36_N8
\add_instance|prim_datapath|ram_memory|ram_block[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][8]~q\);

-- Location: FF_X73_Y36_N4
\add_instance|prim_datapath|ram_memory|ram_block[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][8]~q\);

-- Location: FF_X73_Y36_N19
\add_instance|prim_datapath|ram_memory|ram_block[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][8]~q\);

-- Location: FF_X71_Y35_N55
\add_instance|prim_datapath|ram_memory|ram_block[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][8]~q\);

-- Location: MLABCELL_X72_Y35_N12
\add_instance|prim_datapath|ram_memory|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux7~7_combout\ = ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[6][8]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[5][8]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[7][8]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[6][8]~q\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[4][8]~q\) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[6][8]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[5][8]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[7][8]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[6][8]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[4][8]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][8]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][8]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][8]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][8]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux7~7_combout\);

-- Location: MLABCELL_X72_Y35_N45
\add_instance|prim_datapath|ram_memory|Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux7~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux7~7_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux7~8_combout\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # ((\add_instance|prim_datapath|ram_memory|Mux7~6_combout\)))) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux7~7_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux7~8_combout\)))) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|Mux7~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001000000011000100101000101110011010100010111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~6_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~8_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux7~9_combout\);

-- Location: LABCELL_X73_Y32_N27
\add_instance|prim_datapath|ram_memory|ram_block[8][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[8][8]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[8]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[8]~5_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[8][8]~feeder_combout\);

-- Location: FF_X73_Y32_N29
\add_instance|prim_datapath|ram_memory|ram_block[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[8][8]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][8]~q\);

-- Location: LABCELL_X73_Y32_N57
\add_instance|prim_datapath|ram_memory|ram_block[10][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[10][8]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[8]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[8]~5_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[10][8]~feeder_combout\);

-- Location: FF_X73_Y32_N58
\add_instance|prim_datapath|ram_memory|ram_block[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[10][8]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][8]~q\);

-- Location: MLABCELL_X72_Y31_N15
\add_instance|prim_datapath|ram_memory|ram_block[9][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[9][8]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[8]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[8]~5_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[9][8]~feeder_combout\);

-- Location: FF_X72_Y31_N17
\add_instance|prim_datapath|ram_memory|ram_block[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[9][8]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][8]~q\);

-- Location: FF_X77_Y31_N14
\add_instance|prim_datapath|ram_memory|ram_block[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][8]~q\);

-- Location: LABCELL_X77_Y31_N12
\add_instance|prim_datapath|ram_memory|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux7~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[11][8]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[9][8]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][8]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[9][8]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[11][8]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[8][8]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[10][8]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][8]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[8][8]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[10][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][8]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][8]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][8]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][8]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux7~5_combout\);

-- Location: FF_X72_Y34_N37
\add_instance|prim_datapath|ram_memory|ram_block[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][8]~q\);

-- Location: FF_X72_Y34_N56
\add_instance|prim_datapath|ram_memory|ram_block[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][8]~q\);

-- Location: FF_X70_Y35_N17
\add_instance|prim_datapath|ram_memory|ram_block[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][8]~q\);

-- Location: FF_X72_Y34_N44
\add_instance|prim_datapath|ram_memory|ram_block[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][8]~q\);

-- Location: MLABCELL_X72_Y35_N27
\add_instance|prim_datapath|ram_memory|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux7~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[17][8]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[25][8]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[21][8]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[29][8]~q\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[17][8]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[25][8]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[21][8]~q\)))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((!\add_instance|prim_datapath|ram_addr[2]~0_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[29][8]~q\))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[17][8]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[25][8]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((!\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[21][8]~q\)))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[29][8]~q\ & (\add_instance|prim_datapath|ram_addr[2]~0_combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[17][8]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[25][8]~q\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[21][8]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[29][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][8]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][8]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][8]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][8]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux7~1_combout\);

-- Location: FF_X71_Y34_N23
\add_instance|prim_datapath|ram_memory|ram_block[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][8]~q\);

-- Location: FF_X71_Y34_N11
\add_instance|prim_datapath|ram_memory|ram_block[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][8]~q\);

-- Location: LABCELL_X71_Y36_N9
\add_instance|prim_datapath|ram_memory|ram_block[16][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[16][8]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[8]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[8]~5_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[16][8]~feeder_combout\);

-- Location: FF_X71_Y36_N11
\add_instance|prim_datapath|ram_memory|ram_block[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[16][8]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][8]~q\);

-- Location: FF_X71_Y34_N17
\add_instance|prim_datapath|ram_memory|ram_block[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][8]~q\);

-- Location: LABCELL_X71_Y34_N48
\add_instance|prim_datapath|ram_memory|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux7~0_combout\ = ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[28][8]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[24][8]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[20][8]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[16][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][8]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][8]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][8]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][8]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux7~0_combout\);

-- Location: FF_X77_Y36_N50
\add_instance|prim_datapath|ram_memory|ram_block[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][8]~q\);

-- Location: FF_X77_Y36_N37
\add_instance|prim_datapath|ram_memory|ram_block[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][8]~q\);

-- Location: FF_X77_Y36_N56
\add_instance|prim_datapath|ram_memory|ram_block[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][8]~q\);

-- Location: FF_X79_Y36_N16
\add_instance|prim_datapath|ram_memory|ram_block[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][8]~q\);

-- Location: LABCELL_X77_Y36_N12
\add_instance|prim_datapath|ram_memory|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux7~3_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[19][8]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[27][8]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[31][8]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[19][8]~q\ & ( 
-- \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[27][8]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[31][8]~q\)) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[19][8]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[23][8]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[19][8]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[23][8]~q\ & 
-- \add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][8]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][8]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][8]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][8]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux7~3_combout\);

-- Location: FF_X78_Y36_N11
\add_instance|prim_datapath|ram_memory|ram_block[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][8]~q\);

-- Location: MLABCELL_X72_Y35_N51
\add_instance|prim_datapath|ram_memory|ram_block[18][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[18][8]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[8]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[8]~5_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[18][8]~feeder_combout\);

-- Location: FF_X72_Y35_N53
\add_instance|prim_datapath|ram_memory|ram_block[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[18][8]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][8]~q\);

-- Location: MLABCELL_X72_Y35_N42
\add_instance|prim_datapath|ram_memory|ram_block[26][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[26][8]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[8]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[8]~5_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[26][8]~feeder_combout\);

-- Location: FF_X72_Y35_N44
\add_instance|prim_datapath|ram_memory|ram_block[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[26][8]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][8]~q\);

-- Location: FF_X72_Y35_N20
\add_instance|prim_datapath|ram_memory|ram_block[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[8]~5_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][8]~q\);

-- Location: MLABCELL_X72_Y35_N18
\add_instance|prim_datapath|ram_memory|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux7~2_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[30][8]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[26][8]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[30][8]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[26][8]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[30][8]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[18][8]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[22][8]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[30][8]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[18][8]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[22][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][8]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][8]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][8]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][8]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux7~2_combout\);

-- Location: MLABCELL_X72_Y35_N57
\add_instance|prim_datapath|ram_memory|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux7~4_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux7~3_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux7~2_combout\ & ( ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux7~0_combout\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|Mux7~1_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux7~3_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux7~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux7~0_combout\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|Mux7~1_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux7~3_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux7~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux7~0_combout\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|Mux7~1_combout\)))) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux7~3_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux7~2_combout\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux7~0_combout\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux7~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~1_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~3_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux7~4_combout\);

-- Location: MLABCELL_X78_Y35_N36
\add_instance|prim_datapath|ram_memory|Mux7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux7~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux7~4_combout\ & ( (((\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & \add_instance|prim_datapath|ram_memory|Mux7~5_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|Mux7~9_combout\)) # (\add_instance|prim_datapath|ram_addr[4]~4_combout\) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux7~4_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & 
-- (((\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & \add_instance|prim_datapath|ram_memory|Mux7~5_combout\)) # (\add_instance|prim_datapath|ram_memory|Mux7~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101010001000100010101001110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~9_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~5_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux7~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux7~10_combout\);

-- Location: FF_X78_Y35_N23
\add_instance|prim_datapath|ins_register|dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_memory|Mux7~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(8));

-- Location: LABCELL_X83_Y34_N57
\add_instance|prim_datapath|rf_addin[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_addin[2]~5_combout\ = ( \add_instance|prim_datapath|rf_addin[1]~2_combout\ & ( (!\add_instance|prim_datapath|rf_addin[1]~3_combout\ & !\add_instance|prim_datapath|ins_register|dout\(11)) ) ) # ( 
-- !\add_instance|prim_datapath|rf_addin[1]~2_combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(8) & !\add_instance|prim_datapath|rf_addin[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(8),
	datac => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~3_combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	dataf => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~2_combout\,
	combout => \add_instance|prim_datapath|rf_addin[2]~5_combout\);

-- Location: LABCELL_X80_Y34_N12
\add_instance|prim_datapath|rf_addin[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_addin[2]~6_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(5) & ( ((!\add_instance|prim_datapath|rf_addin[1]~1_combout\ & (!\add_instance|prim_datapath|rf_addin[2]~5_combout\)) # 
-- (\add_instance|prim_datapath|rf_addin[1]~1_combout\ & ((\add_instance|prim_datapath|lsm_hw|num\(2))))) # (\add_instance|prim_datapath|rf_addin[1]~0_combout\) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(5) & ( 
-- (!\add_instance|prim_datapath|rf_addin[1]~0_combout\ & ((!\add_instance|prim_datapath|rf_addin[1]~1_combout\ & (!\add_instance|prim_datapath|rf_addin[2]~5_combout\)) # (\add_instance|prim_datapath|rf_addin[1]~1_combout\ & 
-- ((\add_instance|prim_datapath|lsm_hw|num\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001010100000001000101011010101110111111101010111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_addin[2]~5_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~1_combout\,
	datad => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(2),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(5),
	combout => \add_instance|prim_datapath|rf_addin[2]~6_combout\);

-- Location: MLABCELL_X78_Y33_N9
\add_instance|prim_datapath|reg_file|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Decoder0~8_combout\ = (\add_instance|prim_datapath|reg_file|Decoder0~7_combout\ & !\add_instance|prim_datapath|rf_addin[2]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~7_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_addin[2]~6_combout\,
	combout => \add_instance|prim_datapath|reg_file|Decoder0~8_combout\);

-- Location: LABCELL_X79_Y36_N27
\add_instance|prim_datapath|reg_file|registers[3][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][0]~combout\ = ( \add_instance|prim_datapath|rf_din[0]~2_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~8_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[3][0]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[0]~2_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[3][0]~combout\ & (!\input_vector[1]~input_o\ & 
-- !\add_instance|prim_datapath|reg_file|Decoder0~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][0]~combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[0]~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][0]~combout\);

-- Location: LABCELL_X79_Y36_N45
\add_instance|prim_datapath|reg_file|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux15~1_combout\ = ( \add_instance|prim_datapath|reg_file|registers[1][0]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[0][0]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10)) # 
-- ((!\add_instance|prim_datapath|ins_register|dout\(9) & ((\add_instance|prim_datapath|reg_file|registers[2][0]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(9) & (\add_instance|prim_datapath|reg_file|registers[3][0]~combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[1][0]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[0][0]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & (((!\add_instance|prim_datapath|ins_register|dout\(10)) # 
-- (\add_instance|prim_datapath|reg_file|registers[2][0]~combout\)))) # (\add_instance|prim_datapath|ins_register|dout\(9) & (\add_instance|prim_datapath|reg_file|registers[3][0]~combout\ & ((\add_instance|prim_datapath|ins_register|dout\(10))))) ) ) ) # ( 
-- \add_instance|prim_datapath|reg_file|registers[1][0]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[0][0]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(9) & (((\add_instance|prim_datapath|reg_file|registers[2][0]~combout\ & 
-- \add_instance|prim_datapath|ins_register|dout\(10))))) # (\add_instance|prim_datapath|ins_register|dout\(9) & (((!\add_instance|prim_datapath|ins_register|dout\(10))) # (\add_instance|prim_datapath|reg_file|registers[3][0]~combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[1][0]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[0][0]~combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(10) & ((!\add_instance|prim_datapath|ins_register|dout\(9) & 
-- ((\add_instance|prim_datapath|reg_file|registers[2][0]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(9) & (\add_instance|prim_datapath|reg_file|registers[3][0]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][0]~combout\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][0]~combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][0]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][0]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux15~1_combout\);

-- Location: LABCELL_X79_Y36_N3
\add_instance|prim_datapath|reg_file|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux15~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[7][0]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[6][0]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[5][0]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][0]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][0]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][0]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][0]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][0]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux15~0_combout\);

-- Location: LABCELL_X79_Y36_N57
\add_instance|prim_datapath|reg_file|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux15~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux15~0_combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(11)) # (\add_instance|prim_datapath|reg_file|Mux15~1_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux15~0_combout\ & ( (\add_instance|prim_datapath|reg_file|Mux15~1_combout\ & !\add_instance|prim_datapath|ins_register|dout\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux15~1_combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux15~2_combout\);

-- Location: LABCELL_X80_Y37_N21
\add_instance|prim_datapath|t1_din[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[0]~0_combout\ = ( \add_instance|prim_datapath|Equal11~0_combout\ & ( \add_instance|prim_datapath|reg_file|Mux15~2_combout\ ) ) # ( !\add_instance|prim_datapath|Equal11~0_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|Mux15~2_combout\ & ( (!\add_instance|prim_datapath|Equal10~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[7][0]~combout\)) # (\add_instance|prim_datapath|Equal10~0_combout\ & 
-- ((\add_instance|prim_datapath|temp3|dout\(0)))) ) ) ) # ( !\add_instance|prim_datapath|Equal11~0_combout\ & ( !\add_instance|prim_datapath|reg_file|Mux15~2_combout\ & ( (!\add_instance|prim_datapath|Equal10~0_combout\ & 
-- (\add_instance|prim_datapath|reg_file|registers[7][0]~combout\)) # (\add_instance|prim_datapath|Equal10~0_combout\ & ((\add_instance|prim_datapath|temp3|dout\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000000000001010101000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][0]~combout\,
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(0),
	datad => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux15~2_combout\,
	combout => \add_instance|prim_datapath|t1_din[0]~0_combout\);

-- Location: FF_X80_Y37_N23
\add_instance|prim_datapath|temp1|dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[0]~0_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(0));

-- Location: LABCELL_X81_Y37_N51
\add_instance|prim_datapath|alu_b[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_b[0]~1_combout\ = ( \add_instance|control_logic|CS.S7~q\ & ( !\add_instance|prim_datapath|alu_b[0]~0_combout\ ) ) # ( !\add_instance|control_logic|CS.S7~q\ & ( (!\add_instance|prim_datapath|alu_b[0]~0_combout\ & 
-- ((\add_instance|control_logic|CS.S4~q\) # (\add_instance|control_logic|CS.S13~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100000000011101110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S13~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[0]~0_combout\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	combout => \add_instance|prim_datapath|alu_b[0]~1_combout\);

-- Location: MLABCELL_X82_Y34_N18
\add_instance|prim_datapath|alu_ent|dest[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[0]~0_combout\ = ( \add_instance|control_logic|Selector0~2_combout\ & ( (!\add_instance|control_logic|T[26]~0_combout\ & ((\add_instance|prim_datapath|alu_ent|Add0~1_sumout\))) # 
-- (\add_instance|control_logic|T[26]~0_combout\ & (\add_instance|prim_datapath|temp1|dout\(0))) ) ) # ( !\add_instance|control_logic|Selector0~2_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(0)) # (\add_instance|prim_datapath|alu_b[0]~1_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(0),
	datab => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~1_sumout\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[0]~1_combout\,
	dataf => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[0]~0_combout\);

-- Location: LABCELL_X74_Y34_N18
\add_instance|prim_datapath|alu_ent|dest[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(0) = ( \add_instance|prim_datapath|alu_ent|dest\(0) & ( (\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest[0]~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest\(0) & ( (\add_instance|prim_datapath|alu_ent|dest[0]~0_combout\ & !\add_instance|control_logic|WideOr2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[0]~0_combout\,
	datad => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(0),
	combout => \add_instance|prim_datapath|alu_ent|dest\(0));

-- Location: FF_X74_Y34_N20
\add_instance|prim_datapath|temp3|dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(0),
	asdata => \add_instance|prim_datapath|reg_file|Mux15~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(0));

-- Location: LABCELL_X71_Y35_N18
\add_instance|prim_datapath|ram_din[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[0]~0_combout\ = ( \add_instance|prim_datapath|temp2|dout\(0) & ( (!\add_instance|control_logic|CS.S9~q\) # (\add_instance|prim_datapath|temp3|dout\(0)) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(0) & ( 
-- (\add_instance|control_logic|CS.S9~q\ & \add_instance|prim_datapath|temp3|dout\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(0),
	dataf => \add_instance|prim_datapath|temp2|ALT_INV_dout\(0),
	combout => \add_instance|prim_datapath|ram_din[0]~0_combout\);

-- Location: LABCELL_X71_Y36_N42
\add_instance|prim_datapath|ram_memory|ram_block[16][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[16][0]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[0]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[16][0]~feeder_combout\);

-- Location: FF_X71_Y36_N43
\add_instance|prim_datapath|ram_memory|ram_block[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[16][0]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][0]~q\);

-- Location: LABCELL_X71_Y34_N3
\add_instance|prim_datapath|ram_memory|ram_block[24][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[24][0]~feeder_combout\ = \add_instance|prim_datapath|ram_din[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_din[0]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[24][0]~feeder_combout\);

-- Location: FF_X71_Y34_N5
\add_instance|prim_datapath|ram_memory|ram_block[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[24][0]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][0]~q\);

-- Location: FF_X70_Y34_N26
\add_instance|prim_datapath|ram_memory|ram_block[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][0]~q\);

-- Location: FF_X72_Y33_N52
\add_instance|prim_datapath|ram_memory|ram_block[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][0]~q\);

-- Location: LABCELL_X70_Y34_N24
\add_instance|prim_datapath|ram_memory|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux15~0_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[20][0]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[28][0]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[16][0]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[24][0]~q\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[20][0]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[28][0]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[16][0]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[24][0]~q\))))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (((\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[20][0]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[28][0]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[16][0]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[24][0]~q\))))) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[20][0]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[28][0]~q\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[16][0]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[24][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][0]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][0]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][0]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][0]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux15~0_combout\);

-- Location: FF_X73_Y33_N23
\add_instance|prim_datapath|ram_memory|ram_block[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][0]~q\);

-- Location: FF_X73_Y33_N44
\add_instance|prim_datapath|ram_memory|ram_block[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][0]~q\);

-- Location: FF_X77_Y36_N16
\add_instance|prim_datapath|ram_memory|ram_block[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][0]~q\);

-- Location: FF_X73_Y35_N44
\add_instance|prim_datapath|ram_memory|ram_block[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][0]~q\);

-- Location: LABCELL_X73_Y35_N42
\add_instance|prim_datapath|ram_memory|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux15~3_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[31][0]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[23][0]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][0]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[23][0]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[31][0]~q\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[19][0]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[27][0]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][0]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[19][0]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[27][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][0]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][0]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][0]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][0]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux15~3_combout\);

-- Location: MLABCELL_X72_Y34_N21
\add_instance|prim_datapath|ram_memory|ram_block[25][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[25][0]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[0]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[25][0]~feeder_combout\);

-- Location: FF_X72_Y34_N23
\add_instance|prim_datapath|ram_memory|ram_block[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[25][0]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][0]~q\);

-- Location: FF_X75_Y34_N16
\add_instance|prim_datapath|ram_memory|ram_block[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][0]~q\);

-- Location: FF_X72_Y34_N32
\add_instance|prim_datapath|ram_memory|ram_block[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][0]~q\);

-- Location: LABCELL_X70_Y35_N3
\add_instance|prim_datapath|ram_memory|ram_block[17][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[17][0]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[0]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[17][0]~feeder_combout\);

-- Location: FF_X70_Y35_N5
\add_instance|prim_datapath|ram_memory|ram_block[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[17][0]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][0]~q\);

-- Location: MLABCELL_X72_Y34_N30
\add_instance|prim_datapath|ram_memory|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux15~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[21][0]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[17][0]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[25][0]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[29][0]~q\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[21][0]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[17][0]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[25][0]~q\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[29][0]~q\)))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[21][0]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[17][0]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[25][0]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # ((\add_instance|prim_datapath|ram_memory|ram_block[29][0]~q\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[21][0]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[17][0]~q\ & ( (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[25][0]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[29][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][0]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][0]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][0]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][0]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux15~1_combout\);

-- Location: FF_X72_Y35_N5
\add_instance|prim_datapath|ram_memory|ram_block[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][0]~q\);

-- Location: FF_X72_Y35_N17
\add_instance|prim_datapath|ram_memory|ram_block[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][0]~q\);

-- Location: FF_X72_Y35_N38
\add_instance|prim_datapath|ram_memory|ram_block[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][0]~q\);

-- Location: LABCELL_X74_Y33_N45
\add_instance|prim_datapath|ram_memory|ram_block[22][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[22][0]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[0]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[22][0]~feeder_combout\);

-- Location: FF_X74_Y33_N47
\add_instance|prim_datapath|ram_memory|ram_block[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[22][0]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][0]~q\);

-- Location: MLABCELL_X72_Y35_N36
\add_instance|prim_datapath|ram_memory|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux15~2_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[30][0]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[22][0]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[18][0]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[26][0]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[30][0]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[22][0]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[18][0]~q\)) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[26][0]~q\))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[30][0]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[22][0]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[18][0]~q\)))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[26][0]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[30][0]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[22][0]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[18][0]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[26][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][0]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][0]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][0]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][0]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux15~2_combout\);

-- Location: LABCELL_X73_Y35_N48
\add_instance|prim_datapath|ram_memory|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux15~4_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux15~1_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux15~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((\add_instance|prim_datapath|ram_addr[0]~2_combout\)) # (\add_instance|prim_datapath|ram_memory|Mux15~0_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|Mux15~3_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux15~1_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux15~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux15~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|Mux15~3_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux15~1_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux15~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((\add_instance|prim_datapath|ram_addr[0]~2_combout\)) # (\add_instance|prim_datapath|ram_memory|Mux15~0_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux15~3_combout\ & 
-- \add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux15~1_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux15~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux15~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux15~3_combout\ & 
-- \add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~0_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~3_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~1_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux15~4_combout\);

-- Location: MLABCELL_X72_Y31_N48
\add_instance|prim_datapath|ram_memory|ram_block[9][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[9][0]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[0]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[9][0]~feeder_combout\);

-- Location: FF_X72_Y31_N49
\add_instance|prim_datapath|ram_memory|ram_block[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[9][0]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][0]~q\);

-- Location: FF_X73_Y32_N14
\add_instance|prim_datapath|ram_memory|ram_block[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][0]~q\);

-- Location: FF_X73_Y32_N50
\add_instance|prim_datapath|ram_memory|ram_block[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][0]~q\);

-- Location: LABCELL_X73_Y32_N54
\add_instance|prim_datapath|ram_memory|ram_block[10][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[10][0]~feeder_combout\ = \add_instance|prim_datapath|ram_din[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[0]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[10][0]~feeder_combout\);

-- Location: FF_X73_Y32_N56
\add_instance|prim_datapath|ram_memory|ram_block[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[10][0]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][0]~q\);

-- Location: LABCELL_X73_Y32_N45
\add_instance|prim_datapath|ram_memory|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux15~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[10][0]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[9][0]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[11][0]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[10][0]~q\ & ( 
-- \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[9][0]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[11][0]~q\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[10][0]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[8][0]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[10][0]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[8][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][0]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][0]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][0]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][0]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux15~5_combout\);

-- Location: FF_X74_Y32_N7
\add_instance|prim_datapath|ram_memory|ram_block[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][0]~q\);

-- Location: FF_X71_Y35_N13
\add_instance|prim_datapath|ram_memory|ram_block[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][0]~q\);

-- Location: LABCELL_X74_Y36_N18
\add_instance|prim_datapath|ram_memory|ram_block[14][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[14][0]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[0]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[14][0]~feeder_combout\);

-- Location: FF_X74_Y36_N20
\add_instance|prim_datapath|ram_memory|ram_block[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[14][0]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][0]~q\);

-- Location: FF_X73_Y34_N20
\add_instance|prim_datapath|ram_memory|ram_block[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][0]~q\);

-- Location: LABCELL_X73_Y34_N15
\add_instance|prim_datapath|ram_memory|Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux15~6_combout\ = ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[15][0]~q\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[14][0]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[0]~2_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[15][0]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[12][0]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[13][0]~q\)) ) ) ) # ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[15][0]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & \add_instance|prim_datapath|ram_memory|ram_block[14][0]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[15][0]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[12][0]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[13][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][0]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][0]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][0]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][0]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux15~6_combout\);

-- Location: MLABCELL_X72_Y36_N9
\add_instance|prim_datapath|ram_memory|ram_block[7][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[7][0]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[0]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[7][0]~feeder_combout\);

-- Location: FF_X72_Y36_N10
\add_instance|prim_datapath|ram_memory|ram_block[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[7][0]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][0]~q\);

-- Location: FF_X73_Y36_N31
\add_instance|prim_datapath|ram_memory|ram_block[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][0]~q\);

-- Location: FF_X73_Y36_N17
\add_instance|prim_datapath|ram_memory|ram_block[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][0]~q\);

-- Location: MLABCELL_X72_Y36_N27
\add_instance|prim_datapath|ram_memory|ram_block[6][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[6][0]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[0]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[6][0]~feeder_combout\);

-- Location: FF_X72_Y36_N28
\add_instance|prim_datapath|ram_memory|ram_block[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[6][0]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][0]~q\);

-- Location: LABCELL_X73_Y36_N54
\add_instance|prim_datapath|ram_memory|Mux15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux15~7_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[6][0]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[5][0]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[7][0]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[6][0]~q\ & ( 
-- \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[5][0]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[7][0]~q\)) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[6][0]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[4][0]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[6][0]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[4][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][0]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][0]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][0]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][0]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux15~7_combout\);

-- Location: FF_X74_Y31_N2
\add_instance|prim_datapath|ram_memory|ram_block[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][0]~q\);

-- Location: FF_X74_Y31_N28
\add_instance|prim_datapath|ram_memory|ram_block[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][0]~q\);

-- Location: FF_X73_Y31_N19
\add_instance|prim_datapath|ram_memory|ram_block[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][0]~q\);

-- Location: FF_X74_Y31_N50
\add_instance|prim_datapath|ram_memory|ram_block[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[0]~0_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][0]~q\);

-- Location: LABCELL_X74_Y31_N3
\add_instance|prim_datapath|ram_memory|Mux15~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux15~8_combout\ = ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[3][0]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[1][0]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[2][0]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][0]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][0]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][0]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][0]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux15~8_combout\);

-- Location: LABCELL_X73_Y34_N39
\add_instance|prim_datapath|ram_memory|Mux15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux15~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux15~8_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux15~7_combout\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux15~6_combout\)))) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux15~8_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux15~7_combout\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|Mux15~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110001001110011011000100111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~6_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~7_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux15~9_combout\);

-- Location: LABCELL_X74_Y35_N18
\add_instance|prim_datapath|ram_memory|Mux15~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux15~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux15~9_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\) # (\add_instance|prim_datapath|ram_memory|Mux15~4_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux15~9_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & \add_instance|prim_datapath|ram_memory|Mux15~5_combout\)))) # 
-- (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (\add_instance|prim_datapath|ram_memory|Mux15~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~4_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~5_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux15~10_combout\);

-- Location: FF_X74_Y35_N20
\add_instance|prim_datapath|ins_register|dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|Mux15~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(0));

-- Location: LABCELL_X79_Y35_N36
\add_instance|control_logic|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector4~0_combout\ = ( !\add_instance|prim_datapath|ins_register|dout\(14) & ( \add_instance|prim_datapath|ins_register|dout\(15) & ( (!\add_instance|prim_datapath|ins_register|dout\(13) & 
-- (\add_instance|prim_datapath|ins_register|dout\(12) & (!\add_instance|prim_datapath|ins_register|dout\(0) $ (!\add_instance|prim_datapath|ins_register|dout\(1))))) ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(14) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(15) & ( (\add_instance|prim_datapath|ins_register|dout\(13) & (!\add_instance|prim_datapath|ins_register|dout\(12) & ((\add_instance|prim_datapath|ins_register|dout\(1)) # 
-- (\add_instance|prim_datapath|ins_register|dout\(0))))) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(14) & ( !\add_instance|prim_datapath|ins_register|dout\(15) & ( (!\add_instance|prim_datapath|ins_register|dout\(13) & 
-- (\add_instance|prim_datapath|ins_register|dout\(12) & (!\add_instance|prim_datapath|ins_register|dout\(0) $ (!\add_instance|prim_datapath|ins_register|dout\(1))))) # (\add_instance|prim_datapath|ins_register|dout\(13) & 
-- (!\add_instance|prim_datapath|ins_register|dout\(12) & ((\add_instance|prim_datapath|ins_register|dout\(1)) # (\add_instance|prim_datapath|ins_register|dout\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000111000000100000011000000000100000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	combout => \add_instance|control_logic|Selector4~0_combout\);

-- Location: LABCELL_X79_Y35_N27
\add_instance|control_logic|Selector4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector4~2_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(15) & ( ((\add_instance|prim_datapath|ins_register|dout\(12) & !\add_instance|prim_datapath|ins_register|dout\(13))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(14)) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(15) & ( (!\add_instance|prim_datapath|ins_register|dout\(12) & ((\add_instance|prim_datapath|ins_register|dout\(14)))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(12) & (\add_instance|prim_datapath|ins_register|dout\(13) & !\add_instance|prim_datapath|ins_register|dout\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101000011010000110100001101001001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	combout => \add_instance|control_logic|Selector4~2_combout\);

-- Location: LABCELL_X79_Y35_N45
\add_instance|control_logic|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector4~1_combout\ = ( \add_instance|prim_datapath|alu_ent|Z~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(1) & ((\add_instance|prim_datapath|ins_register|dout\(0)))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(1) & (\add_instance|prim_datapath|alu_ent|C~combout\ & !\add_instance|prim_datapath|ins_register|dout\(0))) ) ) # ( !\add_instance|prim_datapath|alu_ent|Z~combout\ & ( 
-- (\add_instance|prim_datapath|ins_register|dout\(1) & (\add_instance|prim_datapath|alu_ent|C~combout\ & !\add_instance|prim_datapath|ins_register|dout\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101101010100000010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_C~combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Z~combout\,
	combout => \add_instance|control_logic|Selector4~1_combout\);

-- Location: LABCELL_X79_Y35_N9
\add_instance|control_logic|Selector4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector4~3_combout\ = ( \add_instance|control_logic|Selector4~1_combout\ & ( (\add_instance|control_logic|CS.S3~q\ & \add_instance|control_logic|Selector4~2_combout\) ) ) # ( !\add_instance|control_logic|Selector4~1_combout\ & 
-- ( (\add_instance|control_logic|CS.S3~q\ & ((\add_instance|control_logic|Selector4~2_combout\) # (\add_instance|control_logic|Selector4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	datac => \add_instance|control_logic|ALT_INV_Selector4~0_combout\,
	datad => \add_instance|control_logic|ALT_INV_Selector4~2_combout\,
	dataf => \add_instance|control_logic|ALT_INV_Selector4~1_combout\,
	combout => \add_instance|control_logic|Selector4~3_combout\);

-- Location: LABCELL_X79_Y35_N18
\add_instance|control_logic|Selector4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector4~4_combout\ = ( \add_instance|control_logic|CS.SL4~q\ & ( \add_instance|prim_datapath|ins_register|dout\(15) & ( (!\add_instance|prim_datapath|ins_register|dout\(12) & 
-- (((\add_instance|prim_datapath|ins_register|dout\(13))) # (\add_instance|control_logic|CS.S7~q\))) # (\add_instance|prim_datapath|ins_register|dout\(12) & (\add_instance|control_logic|CS.S3~q\ & ((\add_instance|prim_datapath|ins_register|dout\(13)) # 
-- (\add_instance|control_logic|CS.S7~q\)))) ) ) ) # ( !\add_instance|control_logic|CS.SL4~q\ & ( \add_instance|prim_datapath|ins_register|dout\(15) & ( (\add_instance|control_logic|CS.S7~q\ & (!\add_instance|prim_datapath|ins_register|dout\(13) & 
-- ((!\add_instance|prim_datapath|ins_register|dout\(12)) # (\add_instance|control_logic|CS.S3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100011000000000010001110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datab => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datae => \add_instance|control_logic|ALT_INV_CS.SL4~q\,
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	combout => \add_instance|control_logic|Selector4~4_combout\);

-- Location: LABCELL_X79_Y35_N6
\add_instance|control_logic|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Mux5~0_combout\ = ( \add_instance|prim_datapath|alu_ent|Z~combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(1) & ((!\add_instance|prim_datapath|ins_register|dout\(0) & 
-- ((!\add_instance|prim_datapath|alu_ent|C~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(0) & (!\add_instance|control_logic|CS.S3~q\)))) ) ) # ( !\add_instance|prim_datapath|alu_ent|Z~combout\ & ( 
-- (!\add_instance|prim_datapath|ins_register|dout\(1) & (((\add_instance|prim_datapath|ins_register|dout\(0))))) # (\add_instance|prim_datapath|ins_register|dout\(1) & ((!\add_instance|prim_datapath|ins_register|dout\(0) & 
-- ((!\add_instance|prim_datapath|alu_ent|C~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(0) & (!\add_instance|control_logic|CS.S3~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111010000011001111101000001100000010100000110000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_C~combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Z~combout\,
	combout => \add_instance|control_logic|Mux5~0_combout\);

-- Location: LABCELL_X79_Y35_N24
\add_instance|control_logic|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Mux5~1_combout\ = ( \add_instance|control_logic|Mux5~0_combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(13) & (!\add_instance|prim_datapath|ins_register|dout\(15) & 
-- ((!\add_instance|prim_datapath|ins_register|dout\(12)) # (\add_instance|control_logic|Equal2~0_combout\)))) # (\add_instance|prim_datapath|ins_register|dout\(13) & (\add_instance|prim_datapath|ins_register|dout\(12) & 
-- (\add_instance|prim_datapath|ins_register|dout\(15)))) ) ) # ( !\add_instance|control_logic|Mux5~0_combout\ & ( !\add_instance|prim_datapath|ins_register|dout\(15) $ (((\add_instance|prim_datapath|ins_register|dout\(12) & 
-- \add_instance|prim_datapath|ins_register|dout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000111100001111000011110000110000001110000011000000111000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datad => \add_instance|control_logic|ALT_INV_Equal2~0_combout\,
	dataf => \add_instance|control_logic|ALT_INV_Mux5~0_combout\,
	combout => \add_instance|control_logic|Mux5~1_combout\);

-- Location: LABCELL_X79_Y35_N0
\add_instance|control_logic|Selector4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector4~5_combout\ = ( \add_instance|control_logic|Mux5~1_combout\ & ( ((!\add_instance|prim_datapath|ins_register|dout\(14) & ((\add_instance|control_logic|Selector4~4_combout\) # (\add_instance|control_logic|CS.S2~q\)))) # 
-- (\add_instance|control_logic|Selector4~3_combout\) ) ) # ( !\add_instance|control_logic|Mux5~1_combout\ & ( ((\add_instance|control_logic|Selector4~4_combout\ & !\add_instance|prim_datapath|ins_register|dout\(14))) # 
-- (\add_instance|control_logic|Selector4~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110011001111110011001101111111001100110111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S2~q\,
	datab => \add_instance|control_logic|ALT_INV_Selector4~3_combout\,
	datac => \add_instance|control_logic|ALT_INV_Selector4~4_combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	dataf => \add_instance|control_logic|ALT_INV_Mux5~1_combout\,
	combout => \add_instance|control_logic|Selector4~5_combout\);

-- Location: FF_X79_Y35_N2
\add_instance|control_logic|CS.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|Selector4~5_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S3~q\);

-- Location: LABCELL_X75_Y35_N45
\add_instance|control_logic|WideOr4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|WideOr4~combout\ = ( \add_instance|control_logic|CS.S23~q\ ) # ( !\add_instance|control_logic|CS.S23~q\ & ( (\add_instance|control_logic|CS.S3~q\) # (\add_instance|control_logic|CS.S21~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	combout => \add_instance|control_logic|WideOr4~combout\);

-- Location: FF_X74_Y35_N55
\add_instance|prim_datapath|temp4|dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[1]~1_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(1));

-- Location: LABCELL_X77_Y34_N24
\add_instance|prim_datapath|rf_din[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[1]~3_combout\ = ( \add_instance|prim_datapath|temp4|dout\(1) & ( \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( \add_instance|prim_datapath|rf_din[6]~0_combout\ ) ) ) # ( \add_instance|prim_datapath|temp4|dout\(1) 
-- & ( !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & (\add_instance|prim_datapath|temp2|dout\(1))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- ((\add_instance|prim_datapath|temp3|dout\(1)))) ) ) ) # ( !\add_instance|prim_datapath|temp4|dout\(1) & ( !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- (\add_instance|prim_datapath|temp2|dout\(1))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|temp3|dout\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	datab => \add_instance|prim_datapath|temp2|ALT_INV_dout\(1),
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(1),
	datae => \add_instance|prim_datapath|temp4|ALT_INV_dout\(1),
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	combout => \add_instance|prim_datapath|rf_din[1]~3_combout\);

-- Location: LABCELL_X74_Y34_N15
\add_instance|prim_datapath|reg_file|registers[7][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][1]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[1]~3_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[7][1]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][1]~combout\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[1]~3_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][1]~combout\);

-- Location: MLABCELL_X78_Y32_N51
\add_instance|prim_datapath|reg_file|registers[5][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[5][1]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[5][1]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|prim_datapath|reg_file|Decoder0~12_combout\) # 
-- (\add_instance|prim_datapath|rf_din[1]~3_combout\))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[5][1]~combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|reg_file|Decoder0~12_combout\ & 
-- \add_instance|prim_datapath|rf_din[1]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~12_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[1]~3_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][1]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[5][1]~combout\);

-- Location: MLABCELL_X78_Y32_N48
\add_instance|prim_datapath|reg_file|registers[4][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[4][1]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[4][1]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|prim_datapath|reg_file|Decoder0~11_combout\) # 
-- (\add_instance|prim_datapath|rf_din[1]~3_combout\))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[4][1]~combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|rf_din[1]~3_combout\ & 
-- \add_instance|prim_datapath|reg_file|Decoder0~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010100010101000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[1]~3_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~11_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][1]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[4][1]~combout\);

-- Location: MLABCELL_X78_Y32_N3
\add_instance|prim_datapath|reg_file|registers[6][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[6][1]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[1]~3_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~13_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[6][1]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[1]~3_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][1]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~13_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[6][1]~combout\);

-- Location: MLABCELL_X78_Y32_N54
\add_instance|prim_datapath|reg_file|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux14~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[7][1]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[6][1]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[5][1]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][1]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][1]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][1]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][1]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][1]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux14~0_combout\);

-- Location: MLABCELL_X78_Y32_N15
\add_instance|prim_datapath|reg_file|registers[0][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][1]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (\add_instance|prim_datapath|rf_din[1]~3_combout\) # (\input_vector[1]~input_o\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[0][1]~combout\) # (\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[1]~3_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][1]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][1]~combout\);

-- Location: MLABCELL_X78_Y32_N12
\add_instance|prim_datapath|reg_file|registers[1][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[1][1]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[1][1]~combout\ & ( ((!\add_instance|prim_datapath|reg_file|Decoder0~4_combout\) # (\add_instance|prim_datapath|rf_din[1]~3_combout\)) # 
-- (\input_vector[1]~input_o\) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[1][1]~combout\ & ( ((\add_instance|prim_datapath|rf_din[1]~3_combout\ & \add_instance|prim_datapath|reg_file|Decoder0~4_combout\)) # (\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[1]~3_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][1]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[1][1]~combout\);

-- Location: MLABCELL_X78_Y32_N24
\add_instance|prim_datapath|reg_file|registers[2][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[2][1]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[2][1]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|prim_datapath|reg_file|Decoder0~6_combout\) # 
-- (\add_instance|prim_datapath|rf_din[1]~3_combout\))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[2][1]~combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|rf_din[1]~3_combout\ & 
-- \add_instance|prim_datapath|reg_file|Decoder0~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010100010101000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[1]~3_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][1]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[2][1]~combout\);

-- Location: MLABCELL_X78_Y32_N6
\add_instance|prim_datapath|reg_file|registers[3][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[3][1]~combout\ = ( \add_instance|prim_datapath|reg_file|registers[3][1]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|prim_datapath|reg_file|Decoder0~8_combout\) # 
-- (\add_instance|prim_datapath|rf_din[1]~3_combout\))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[3][1]~combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|prim_datapath|rf_din[1]~3_combout\ & 
-- \add_instance|prim_datapath|reg_file|Decoder0~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|ALT_INV_rf_din[1]~3_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~8_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][1]~combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[3][1]~combout\);

-- Location: MLABCELL_X78_Y32_N18
\add_instance|prim_datapath|reg_file|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux14~1_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|reg_file|registers[3][1]~combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(10)) # 
-- (\add_instance|prim_datapath|reg_file|registers[1][1]~combout\) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|reg_file|registers[3][1]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (\add_instance|prim_datapath|reg_file|registers[0][1]~combout\)) # (\add_instance|prim_datapath|ins_register|dout\(10) & ((\add_instance|prim_datapath|reg_file|registers[2][1]~combout\))) ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|reg_file|registers[3][1]~combout\ & ( (\add_instance|prim_datapath|reg_file|registers[1][1]~combout\ & !\add_instance|prim_datapath|ins_register|dout\(10)) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|reg_file|registers[3][1]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[0][1]~combout\)) # (\add_instance|prim_datapath|ins_register|dout\(10) & 
-- ((\add_instance|prim_datapath|reg_file|registers[2][1]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][1]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][1]~combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][1]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][1]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux14~1_combout\);

-- Location: MLABCELL_X78_Y32_N45
\add_instance|prim_datapath|reg_file|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux14~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux14~1_combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(11)) # (\add_instance|prim_datapath|reg_file|Mux14~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux14~1_combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(11) & \add_instance|prim_datapath|reg_file|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux14~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux14~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux14~2_combout\);

-- Location: LABCELL_X81_Y33_N57
\add_instance|prim_datapath|t1_din[1]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[1]~15_combout\ = ( \add_instance|prim_datapath|reg_file|Mux14~2_combout\ & ( ((!\add_instance|prim_datapath|Equal10~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[7][1]~combout\)) # 
-- (\add_instance|prim_datapath|Equal10~0_combout\ & ((\add_instance|prim_datapath|temp3|dout\(1))))) # (\add_instance|prim_datapath|Equal11~0_combout\) ) ) # ( !\add_instance|prim_datapath|reg_file|Mux14~2_combout\ & ( 
-- (!\add_instance|prim_datapath|Equal11~0_combout\ & ((!\add_instance|prim_datapath|Equal10~0_combout\ & (\add_instance|prim_datapath|reg_file|registers[7][1]~combout\)) # (\add_instance|prim_datapath|Equal10~0_combout\ & 
-- ((\add_instance|prim_datapath|temp3|dout\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110000000000100111111111110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][1]~combout\,
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(1),
	datad => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux14~2_combout\,
	combout => \add_instance|prim_datapath|t1_din[1]~15_combout\);

-- Location: FF_X81_Y33_N59
\add_instance|prim_datapath|temp1|dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[1]~15_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(1));

-- Location: LABCELL_X81_Y34_N39
\add_instance|prim_datapath|alu_ent|dest[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[1]~2_combout\ = ( \add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~5_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- ((!\add_instance|prim_datapath|temp1|dout\(1)) # ((!\add_instance|prim_datapath|alu_b[1]~16_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|temp1|dout\(1) $ 
-- (((\add_instance|prim_datapath|alu_b[0]~1_combout\))))) ) ) ) # ( !\add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~5_sumout\ & ( (!\add_instance|prim_datapath|temp1|dout\(1)) # 
-- ((!\add_instance|prim_datapath|alu_b[1]~16_combout\) # (\add_instance|control_logic|Selector0~2_combout\)) ) ) ) # ( \add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~5_sumout\ & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(1)) # ((!\add_instance|prim_datapath|alu_b[1]~16_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & 
-- (!\add_instance|prim_datapath|temp1|dout\(1) $ (((\add_instance|prim_datapath|alu_b[0]~1_combout\))))) ) ) ) # ( !\add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~5_sumout\ & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(1)) # (!\add_instance|prim_datapath|alu_b[1]~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011101010010111101110111111111110111010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(1),
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[1]~16_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[0]~1_combout\,
	datad => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datae => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~5_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[1]~2_combout\);

-- Location: LABCELL_X74_Y34_N33
\add_instance|prim_datapath|alu_ent|dest[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(1) = ( \add_instance|prim_datapath|alu_ent|dest\(1) & ( (\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest[1]~2_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest\(1) & ( (\add_instance|prim_datapath|alu_ent|dest[1]~2_combout\ & !\add_instance|control_logic|WideOr2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[1]~2_combout\,
	datac => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(1),
	combout => \add_instance|prim_datapath|alu_ent|dest\(1));

-- Location: FF_X74_Y34_N35
\add_instance|prim_datapath|temp3|dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(1),
	asdata => \add_instance|prim_datapath|reg_file|Mux14~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(1));

-- Location: LABCELL_X74_Y34_N42
\add_instance|prim_datapath|ram_addr[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_addr[1]~3_combout\ = ( \add_instance|prim_datapath|reg_file|registers[7][1]~combout\ & ( (!\add_instance|control_logic|CS.S0~q\) # (\add_instance|prim_datapath|temp3|dout\(1)) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[7][1]~combout\ & ( (\add_instance|control_logic|CS.S0~q\ & \add_instance|prim_datapath|temp3|dout\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(1),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][1]~combout\,
	combout => \add_instance|prim_datapath|ram_addr[1]~3_combout\);

-- Location: LABCELL_X77_Y35_N3
\add_instance|prim_datapath|ram_din[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[6]~8_combout\ = ( \add_instance|prim_datapath|temp2|dout\(6) & ( (!\add_instance|control_logic|CS.S9~q\) # (\add_instance|prim_datapath|temp3|dout\(6)) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(6) & ( 
-- (\add_instance|prim_datapath|temp3|dout\(6) & \add_instance|control_logic|CS.S9~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(6),
	datad => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	dataf => \add_instance|prim_datapath|temp2|ALT_INV_dout\(6),
	combout => \add_instance|prim_datapath|ram_din[6]~8_combout\);

-- Location: FF_X72_Y37_N25
\add_instance|prim_datapath|ram_memory|ram_block[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][6]~q\);

-- Location: MLABCELL_X72_Y32_N48
\add_instance|prim_datapath|ram_memory|ram_block[9][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[9][6]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[9][6]~feeder_combout\);

-- Location: FF_X72_Y32_N49
\add_instance|prim_datapath|ram_memory|ram_block[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[9][6]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][6]~q\);

-- Location: MLABCELL_X72_Y32_N30
\add_instance|prim_datapath|ram_memory|ram_block[10][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[10][6]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[10][6]~feeder_combout\);

-- Location: FF_X72_Y32_N31
\add_instance|prim_datapath|ram_memory|ram_block[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[10][6]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][6]~q\);

-- Location: LABCELL_X73_Y32_N24
\add_instance|prim_datapath|ram_memory|ram_block[8][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[8][6]~feeder_combout\ = \add_instance|prim_datapath|ram_din[6]~8_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[8][6]~feeder_combout\);

-- Location: FF_X73_Y32_N25
\add_instance|prim_datapath|ram_memory|ram_block[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[8][6]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][6]~q\);

-- Location: MLABCELL_X72_Y34_N39
\add_instance|prim_datapath|ram_memory|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux9~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[10][6]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[8][6]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[9][6]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[11][6]~q\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[10][6]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[8][6]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[9][6]~q\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[11][6]~q\))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[10][6]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[8][6]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[9][6]~q\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # ((\add_instance|prim_datapath|ram_memory|ram_block[11][6]~q\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[10][6]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[8][6]~q\ & ( (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[9][6]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[11][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][6]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][6]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][6]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][6]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux9~5_combout\);

-- Location: FF_X75_Y32_N32
\add_instance|prim_datapath|ram_memory|ram_block[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][6]~q\);

-- Location: FF_X73_Y36_N43
\add_instance|prim_datapath|ram_memory|ram_block[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][6]~q\);

-- Location: LABCELL_X71_Y35_N24
\add_instance|prim_datapath|ram_memory|ram_block[6][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[6][6]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[6][6]~feeder_combout\);

-- Location: FF_X71_Y35_N25
\add_instance|prim_datapath|ram_memory|ram_block[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[6][6]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][6]~q\);

-- Location: FF_X73_Y36_N59
\add_instance|prim_datapath|ram_memory|ram_block[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][6]~q\);

-- Location: LABCELL_X77_Y32_N54
\add_instance|prim_datapath|ram_memory|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux9~7_combout\ = ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[7][6]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[5][6]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[6][6]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[4][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][6]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][6]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][6]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][6]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux9~7_combout\);

-- Location: FF_X74_Y31_N26
\add_instance|prim_datapath|ram_memory|ram_block[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][6]~q\);

-- Location: LABCELL_X73_Y31_N0
\add_instance|prim_datapath|ram_memory|ram_block[0][6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[0][6]~1_combout\ = ( !\add_instance|prim_datapath|ram_din[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[0][6]~1_combout\);

-- Location: FF_X73_Y31_N2
\add_instance|prim_datapath|ram_memory|ram_block[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[0][6]~1_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][6]~q\);

-- Location: FF_X74_Y31_N53
\add_instance|prim_datapath|ram_memory|ram_block[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][6]~q\);

-- Location: FF_X74_Y31_N14
\add_instance|prim_datapath|ram_memory|ram_block[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][6]~q\);

-- Location: LABCELL_X74_Y31_N12
\add_instance|prim_datapath|ram_memory|Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux9~8_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[3][6]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[1][6]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[3][6]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[1][6]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[3][6]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (!\add_instance|prim_datapath|ram_memory|ram_block[0][6]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[2][6]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[3][6]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (!\add_instance|prim_datapath|ram_memory|ram_block[0][6]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[2][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001111110011000000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][6]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][6]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][6]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][6]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux9~8_combout\);

-- Location: LABCELL_X74_Y32_N42
\add_instance|prim_datapath|ram_memory|ram_block[14][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[14][6]~feeder_combout\ = \add_instance|prim_datapath|ram_din[6]~8_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[14][6]~feeder_combout\);

-- Location: FF_X74_Y32_N43
\add_instance|prim_datapath|ram_memory|ram_block[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[14][6]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][6]~q\);

-- Location: LABCELL_X71_Y35_N42
\add_instance|prim_datapath|ram_memory|ram_block[12][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[12][6]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[12][6]~feeder_combout\);

-- Location: FF_X71_Y35_N44
\add_instance|prim_datapath|ram_memory|ram_block[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[12][6]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][6]~q\);

-- Location: FF_X74_Y36_N55
\add_instance|prim_datapath|ram_memory|ram_block[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][6]~q\);

-- Location: LABCELL_X74_Y36_N9
\add_instance|prim_datapath|ram_memory|ram_block[13][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[13][6]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[13][6]~feeder_combout\);

-- Location: FF_X74_Y36_N10
\add_instance|prim_datapath|ram_memory|ram_block[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[13][6]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][6]~q\);

-- Location: LABCELL_X77_Y36_N51
\add_instance|prim_datapath|ram_memory|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux9~6_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[13][6]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[15][6]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[13][6]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[15][6]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[13][6]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[12][6]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[14][6]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[13][6]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[12][6]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[14][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][6]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][6]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][6]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][6]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux9~6_combout\);

-- Location: LABCELL_X77_Y35_N0
\add_instance|prim_datapath|ram_memory|Mux9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux9~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux9~6_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux9~8_combout\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|Mux9~7_combout\)))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (((\add_instance|prim_datapath|ram_addr[2]~0_combout\)))) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux9~6_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux9~8_combout\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|Mux9~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001000001010011101110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~7_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~8_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~6_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux9~9_combout\);

-- Location: LABCELL_X74_Y33_N48
\add_instance|prim_datapath|ram_memory|ram_block[26][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[26][6]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[26][6]~feeder_combout\);

-- Location: FF_X74_Y33_N50
\add_instance|prim_datapath|ram_memory|ram_block[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[26][6]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][6]~q\);

-- Location: FF_X78_Y36_N17
\add_instance|prim_datapath|ram_memory|ram_block[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][6]~q\);

-- Location: MLABCELL_X78_Y37_N48
\add_instance|prim_datapath|ram_memory|ram_block[18][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[18][6]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[18][6]~feeder_combout\);

-- Location: FF_X78_Y37_N49
\add_instance|prim_datapath|ram_memory|ram_block[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[18][6]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][6]~q\);

-- Location: FF_X75_Y36_N2
\add_instance|prim_datapath|ram_memory|ram_block[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][6]~q\);

-- Location: LABCELL_X75_Y36_N0
\add_instance|prim_datapath|ram_memory|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux9~2_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[30][6]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[26][6]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[30][6]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[26][6]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[30][6]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[18][6]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[22][6]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[30][6]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[18][6]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[22][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][6]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][6]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][6]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][6]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux9~2_combout\);

-- Location: LABCELL_X71_Y34_N27
\add_instance|prim_datapath|ram_memory|ram_block[24][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[24][6]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[24][6]~feeder_combout\);

-- Location: FF_X71_Y34_N29
\add_instance|prim_datapath|ram_memory|ram_block[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[24][6]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][6]~q\);

-- Location: FF_X71_Y36_N38
\add_instance|prim_datapath|ram_memory|ram_block[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][6]~q\);

-- Location: FF_X71_Y34_N44
\add_instance|prim_datapath|ram_memory|ram_block[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][6]~q\);

-- Location: FF_X75_Y36_N56
\add_instance|prim_datapath|ram_memory|ram_block[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][6]~q\);

-- Location: LABCELL_X75_Y36_N54
\add_instance|prim_datapath|ram_memory|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux9~0_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[28][6]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[24][6]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][6]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[24][6]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[28][6]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[16][6]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[20][6]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][6]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[16][6]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[20][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][6]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][6]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][6]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][6]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux9~0_combout\);

-- Location: MLABCELL_X72_Y34_N45
\add_instance|prim_datapath|ram_memory|ram_block[25][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[25][6]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[25][6]~feeder_combout\);

-- Location: FF_X72_Y34_N46
\add_instance|prim_datapath|ram_memory|ram_block[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[25][6]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][6]~q\);

-- Location: MLABCELL_X72_Y34_N57
\add_instance|prim_datapath|ram_memory|ram_block[21][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[21][6]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[21][6]~feeder_combout\);

-- Location: FF_X72_Y34_N58
\add_instance|prim_datapath|ram_memory|ram_block[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[21][6]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][6]~q\);

-- Location: FF_X70_Y35_N49
\add_instance|prim_datapath|ram_memory|ram_block[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][6]~q\);

-- Location: FF_X75_Y33_N44
\add_instance|prim_datapath|ram_memory|ram_block[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][6]~q\);

-- Location: LABCELL_X75_Y33_N42
\add_instance|prim_datapath|ram_memory|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux9~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[29][6]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[25][6]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][6]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[25][6]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[29][6]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[17][6]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[21][6]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][6]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[17][6]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[21][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][6]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][6]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][6]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][6]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux9~1_combout\);

-- Location: FF_X77_Y36_N2
\add_instance|prim_datapath|ram_memory|ram_block[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][6]~q\);

-- Location: LABCELL_X77_Y36_N18
\add_instance|prim_datapath|ram_memory|ram_block[27][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[27][6]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[6]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[6]~8_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[27][6]~feeder_combout\);

-- Location: FF_X77_Y36_N20
\add_instance|prim_datapath|ram_memory|ram_block[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[27][6]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][6]~q\);

-- Location: FF_X77_Y35_N25
\add_instance|prim_datapath|ram_memory|ram_block[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][6]~q\);

-- Location: FF_X77_Y36_N32
\add_instance|prim_datapath|ram_memory|ram_block[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[6]~8_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][6]~q\);

-- Location: LABCELL_X77_Y36_N30
\add_instance|prim_datapath|ram_memory|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux9~3_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[31][6]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[27][6]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][6]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[27][6]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[31][6]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[19][6]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[23][6]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][6]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[19][6]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[23][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][6]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][6]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][6]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][6]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux9~3_combout\);

-- Location: LABCELL_X77_Y36_N0
\add_instance|prim_datapath|ram_memory|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux9~4_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux9~1_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux9~3_combout\ & ( ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux9~0_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux9~2_combout\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux9~1_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux9~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux9~0_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux9~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\)) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux9~1_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux9~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux9~0_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux9~2_combout\)))) # 
-- (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (!\add_instance|prim_datapath|ram_addr[1]~3_combout\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux9~1_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux9~3_combout\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux9~0_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux9~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~2_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~1_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux9~4_combout\);

-- Location: LABCELL_X77_Y35_N27
\add_instance|prim_datapath|ram_memory|Mux9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux9~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux9~9_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux9~4_combout\ ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux9~9_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|Mux9~4_combout\ & ( ((\add_instance|prim_datapath|ram_memory|Mux9~5_combout\ & \add_instance|prim_datapath|ram_memory|Mux0~0_combout\)) # (\add_instance|prim_datapath|ram_addr[4]~4_combout\) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|Mux9~9_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux9~4_combout\ & ( !\add_instance|prim_datapath|ram_addr[4]~4_combout\ ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux9~9_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|Mux9~4_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (\add_instance|prim_datapath|ram_memory|Mux9~5_combout\ & \add_instance|prim_datapath|ram_memory|Mux0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101010101010101001010101010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~5_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~9_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux9~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux9~10_combout\);

-- Location: FF_X77_Y35_N47
\add_instance|prim_datapath|ins_register|dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_memory|Mux9~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(6));

-- Location: LABCELL_X77_Y32_N42
\add_instance|prim_datapath|reg_file|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux30~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(7) & ( \add_instance|control_logic|CS.S3~q\ & ( !\add_instance|prim_datapath|ins_register|dout\(6) ) ) ) # ( 
-- \add_instance|prim_datapath|ins_register|dout\(7) & ( !\add_instance|control_logic|CS.S3~q\ & ( (\add_instance|prim_datapath|lsm_hw|num\(1) & !\add_instance|prim_datapath|lsm_hw|num[0]~2_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(7) & ( !\add_instance|control_logic|CS.S3~q\ & ( (\add_instance|prim_datapath|lsm_hw|num\(1) & !\add_instance|prim_datapath|lsm_hw|num[0]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(1),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(6),
	datad => \add_instance|prim_datapath|lsm_hw|ALT_INV_num[0]~2_combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(7),
	dataf => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	combout => \add_instance|prim_datapath|reg_file|Mux30~0_combout\);

-- Location: MLABCELL_X78_Y32_N57
\add_instance|prim_datapath|reg_file|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux30~1_combout\ = ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][1]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( \add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[6][1]~combout\ ) ) ) # ( \add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( 
-- !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( \add_instance|prim_datapath|reg_file|registers[5][1]~combout\ ) ) ) # ( !\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ( !\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][1]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][1]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][1]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][1]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][1]~combout\,
	datae => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux30~1_combout\);

-- Location: MLABCELL_X78_Y32_N42
\add_instance|prim_datapath|reg_file|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux30~2_combout\ = ( \add_instance|prim_datapath|reg_file|registers[0][1]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (((!\add_instance|prim_datapath|rf_add2[0]~0_combout\)) # 
-- (\add_instance|prim_datapath|reg_file|registers[1][1]~combout\))) # (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (((\add_instance|prim_datapath|reg_file|registers[3][1]~combout\ & \add_instance|prim_datapath|rf_add2[0]~0_combout\)))) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[0][1]~combout\ & ( (\add_instance|prim_datapath|rf_add2[0]~0_combout\ & ((!\add_instance|prim_datapath|rf_add2[1]~1_combout\ & (\add_instance|prim_datapath|reg_file|registers[1][1]~combout\)) # 
-- (\add_instance|prim_datapath|rf_add2[1]~1_combout\ & ((\add_instance|prim_datapath|reg_file|registers[3][1]~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111000000000100011111001100010001111100110001000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][1]~combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_add2[1]~1_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][1]~combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_add2[0]~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][1]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux30~2_combout\);

-- Location: MLABCELL_X78_Y32_N30
\add_instance|prim_datapath|reg_file|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux30~3_combout\ = ( \add_instance|prim_datapath|reg_file|registers[2][1]~combout\ & ( (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (((\add_instance|prim_datapath|reg_file|Mux30~2_combout\)) # 
-- (\add_instance|prim_datapath|reg_file|Mux30~0_combout\))) # (\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (((\add_instance|prim_datapath|reg_file|Mux30~1_combout\)))) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[2][1]~combout\ & ( 
-- (!\add_instance|prim_datapath|rf_add2[2]~2_combout\ & ((\add_instance|prim_datapath|reg_file|Mux30~2_combout\))) # (\add_instance|prim_datapath|rf_add2[2]~2_combout\ & (\add_instance|prim_datapath|reg_file|Mux30~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_add2[2]~2_combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~1_combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_Mux30~2_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][1]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux30~3_combout\);

-- Location: FF_X78_Y32_N32
\add_instance|prim_datapath|temp2|dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|reg_file|Mux30~3_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|CS.S3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp2|dout\(1));

-- Location: LABCELL_X77_Y32_N27
\add_instance|prim_datapath|ram_din[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[1]~10_combout\ = ( \add_instance|prim_datapath|temp3|dout\(1) & ( (\add_instance|prim_datapath|temp2|dout\(1)) # (\add_instance|control_logic|CS.S9~q\) ) ) # ( !\add_instance|prim_datapath|temp3|dout\(1) & ( 
-- (!\add_instance|control_logic|CS.S9~q\ & \add_instance|prim_datapath|temp2|dout\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(1),
	dataf => \add_instance|prim_datapath|temp3|ALT_INV_dout\(1),
	combout => \add_instance|prim_datapath|ram_din[1]~10_combout\);

-- Location: FF_X73_Y33_N32
\add_instance|prim_datapath|ram_memory|ram_block[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][1]~q\);

-- Location: FF_X73_Y33_N17
\add_instance|prim_datapath|ram_memory|ram_block[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][1]~q\);

-- Location: FF_X73_Y33_N5
\add_instance|prim_datapath|ram_memory|ram_block[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][1]~q\);

-- Location: LABCELL_X77_Y37_N3
\add_instance|prim_datapath|ram_memory|ram_block[23][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[23][1]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[1]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[1]~10_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[23][1]~feeder_combout\);

-- Location: FF_X77_Y37_N5
\add_instance|prim_datapath|ram_memory|ram_block[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[23][1]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][1]~q\);

-- Location: LABCELL_X73_Y33_N48
\add_instance|prim_datapath|ram_memory|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux14~3_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[27][1]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[23][1]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (((\add_instance|prim_datapath|ram_addr[2]~0_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[19][1]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((!\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[31][1]~q\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[27][1]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[23][1]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (((\add_instance|prim_datapath|ram_addr[2]~0_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[19][1]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[31][1]~q\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[27][1]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[23][1]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[19][1]~q\ & (!\add_instance|prim_datapath|ram_addr[2]~0_combout\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((!\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[31][1]~q\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[27][1]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[23][1]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ 
-- & (\add_instance|prim_datapath|ram_memory|ram_block[19][1]~q\ & (!\add_instance|prim_datapath|ram_addr[2]~0_combout\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[31][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][1]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][1]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][1]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][1]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux14~3_combout\);

-- Location: FF_X71_Y33_N35
\add_instance|prim_datapath|ram_memory|ram_block[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][1]~q\);

-- Location: LABCELL_X70_Y35_N27
\add_instance|prim_datapath|ram_memory|ram_block[17][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[17][1]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[1]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[1]~10_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[17][1]~feeder_combout\);

-- Location: FF_X70_Y35_N28
\add_instance|prim_datapath|ram_memory|ram_block[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[17][1]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][1]~q\);

-- Location: FF_X71_Y33_N53
\add_instance|prim_datapath|ram_memory|ram_block[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][1]~q\);

-- Location: FF_X71_Y33_N26
\add_instance|prim_datapath|ram_memory|ram_block[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][1]~q\);

-- Location: LABCELL_X71_Y33_N24
\add_instance|prim_datapath|ram_memory|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux14~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[29][1]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[21][1]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][1]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[21][1]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[29][1]~q\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[17][1]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[25][1]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][1]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[17][1]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[25][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][1]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][1]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][1]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][1]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux14~1_combout\);

-- Location: LABCELL_X71_Y34_N6
\add_instance|prim_datapath|ram_memory|ram_block[20][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[20][1]~feeder_combout\ = \add_instance|prim_datapath|ram_din[1]~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|ALT_INV_ram_din[1]~10_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[20][1]~feeder_combout\);

-- Location: FF_X71_Y34_N8
\add_instance|prim_datapath|ram_memory|ram_block[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[20][1]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][1]~q\);

-- Location: LABCELL_X71_Y36_N6
\add_instance|prim_datapath|ram_memory|ram_block[16][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[16][1]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[1]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[1]~10_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[16][1]~feeder_combout\);

-- Location: FF_X71_Y36_N7
\add_instance|prim_datapath|ram_memory|ram_block[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[16][1]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][1]~q\);

-- Location: FF_X72_Y33_N26
\add_instance|prim_datapath|ram_memory|ram_block[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][1]~q\);

-- Location: LABCELL_X71_Y34_N21
\add_instance|prim_datapath|ram_memory|ram_block[24][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[24][1]~feeder_combout\ = \add_instance|prim_datapath|ram_din[1]~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[1]~10_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[24][1]~feeder_combout\);

-- Location: FF_X71_Y34_N22
\add_instance|prim_datapath|ram_memory|ram_block[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[24][1]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][1]~q\);

-- Location: MLABCELL_X72_Y33_N24
\add_instance|prim_datapath|ram_memory|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux14~0_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[28][1]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[24][1]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[16][1]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[20][1]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[28][1]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[24][1]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[16][1]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[20][1]~q\)))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[2]~0_combout\)) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[28][1]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[24][1]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[16][1]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[20][1]~q\)))) # 
-- (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_addr[2]~0_combout\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][1]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[24][1]~q\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[16][1]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[20][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][1]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][1]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][1]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][1]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux14~0_combout\);

-- Location: FF_X74_Y33_N1
\add_instance|prim_datapath|ram_memory|ram_block[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][1]~q\);

-- Location: MLABCELL_X72_Y33_N54
\add_instance|prim_datapath|ram_memory|ram_block[18][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[18][1]~feeder_combout\ = \add_instance|prim_datapath|ram_din[1]~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[1]~10_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[18][1]~feeder_combout\);

-- Location: FF_X72_Y33_N55
\add_instance|prim_datapath|ram_memory|ram_block[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[18][1]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][1]~q\);

-- Location: FF_X72_Y33_N44
\add_instance|prim_datapath|ram_memory|ram_block[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][1]~q\);

-- Location: LABCELL_X74_Y33_N42
\add_instance|prim_datapath|ram_memory|ram_block[22][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[22][1]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[1]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[1]~10_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[22][1]~feeder_combout\);

-- Location: FF_X74_Y33_N44
\add_instance|prim_datapath|ram_memory|ram_block[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[22][1]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][1]~q\);

-- Location: MLABCELL_X72_Y33_N42
\add_instance|prim_datapath|ram_memory|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux14~2_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[30][1]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[22][1]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[18][1]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[26][1]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[30][1]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[22][1]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[18][1]~q\)) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[26][1]~q\))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[30][1]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[22][1]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[18][1]~q\)))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[26][1]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[30][1]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[22][1]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[18][1]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[26][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][1]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][1]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][1]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][1]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux14~2_combout\);

-- Location: LABCELL_X73_Y33_N0
\add_instance|prim_datapath|ram_memory|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux14~4_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux14~0_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux14~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux14~1_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux14~3_combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux14~0_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux14~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux14~1_combout\ & 
-- \add_instance|prim_datapath|ram_addr[0]~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)) # (\add_instance|prim_datapath|ram_memory|Mux14~3_combout\))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|Mux14~0_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux14~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|Mux14~1_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux14~3_combout\ & ((\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux14~0_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux14~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux14~1_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux14~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~1_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~0_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux14~4_combout\);

-- Location: FF_X72_Y32_N40
\add_instance|prim_datapath|ram_memory|ram_block[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][1]~q\);

-- Location: FF_X72_Y32_N7
\add_instance|prim_datapath|ram_memory|ram_block[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][1]~q\);

-- Location: FF_X72_Y32_N25
\add_instance|prim_datapath|ram_memory|ram_block[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][1]~q\);

-- Location: FF_X78_Y32_N22
\add_instance|prim_datapath|ram_memory|ram_block[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][1]~q\);

-- Location: LABCELL_X73_Y32_N18
\add_instance|prim_datapath|ram_memory|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux14~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[8][1]~q\ & ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[10][1]~q\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[11][1]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[8][1]~q\ & ( 
-- \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[10][1]~q\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[11][1]~q\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[8][1]~q\ & ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[9][1]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[8][1]~q\ & ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[9][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][1]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][1]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][1]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][1]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux14~5_combout\);

-- Location: FF_X73_Y31_N50
\add_instance|prim_datapath|ram_memory|ram_block[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][1]~q\);

-- Location: LABCELL_X75_Y31_N45
\add_instance|prim_datapath|ram_memory|ram_block[2][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[2][1]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[1]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[1]~10_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[2][1]~feeder_combout\);

-- Location: FF_X75_Y31_N46
\add_instance|prim_datapath|ram_memory|ram_block[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[2][1]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][1]~q\);

-- Location: FF_X73_Y31_N59
\add_instance|prim_datapath|ram_memory|ram_block[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][1]~q\);

-- Location: FF_X73_Y31_N38
\add_instance|prim_datapath|ram_memory|ram_block[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][1]~q\);

-- Location: LABCELL_X73_Y31_N36
\add_instance|prim_datapath|ram_memory|Mux14~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux14~8_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[3][1]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[1][1]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[3][1]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[1][1]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[3][1]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[0][1]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[2][1]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[3][1]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[0][1]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[2][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][1]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][1]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][1]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][1]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux14~8_combout\);

-- Location: FF_X74_Y34_N17
\add_instance|prim_datapath|ram_memory|ram_block[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][1]~q\);

-- Location: FF_X74_Y36_N41
\add_instance|prim_datapath|ram_memory|ram_block[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][1]~q\);

-- Location: FF_X74_Y36_N46
\add_instance|prim_datapath|ram_memory|ram_block[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][1]~q\);

-- Location: FF_X74_Y36_N13
\add_instance|prim_datapath|ram_memory|ram_block[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][1]~q\);

-- Location: LABCELL_X74_Y36_N33
\add_instance|prim_datapath|ram_memory|Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux14~6_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[13][1]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[15][1]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[13][1]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[15][1]~q\ & 
-- \add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[13][1]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[12][1]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[14][1]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[13][1]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[12][1]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[14][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][1]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][1]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][1]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][1]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux14~6_combout\);

-- Location: FF_X73_Y37_N20
\add_instance|prim_datapath|ram_memory|ram_block[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][1]~q\);

-- Location: FF_X73_Y37_N29
\add_instance|prim_datapath|ram_memory|ram_block[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][1]~q\);

-- Location: FF_X73_Y37_N17
\add_instance|prim_datapath|ram_memory|ram_block[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][1]~q\);

-- Location: FF_X73_Y36_N47
\add_instance|prim_datapath|ram_memory|ram_block[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[1]~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][1]~q\);

-- Location: LABCELL_X73_Y37_N9
\add_instance|prim_datapath|ram_memory|Mux14~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux14~7_combout\ = ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[7][1]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[6][1]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[5][1]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][1]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][1]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][1]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][1]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux14~7_combout\);

-- Location: LABCELL_X73_Y33_N57
\add_instance|prim_datapath|ram_memory|Mux14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux14~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux14~7_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux14~8_combout\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # ((\add_instance|prim_datapath|ram_memory|Mux14~6_combout\)))) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux14~7_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|Mux14~8_combout\))) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux14~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001000010000001100101001100010111010100110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~8_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~6_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux14~9_combout\);

-- Location: LABCELL_X74_Y35_N51
\add_instance|prim_datapath|ram_memory|Mux14~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux14~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux14~9_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\) # (\add_instance|prim_datapath|ram_memory|Mux14~4_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux14~9_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux14~5_combout\)))) # 
-- (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux14~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110011000001010011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~4_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~5_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux14~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux14~10_combout\);

-- Location: FF_X74_Y35_N53
\add_instance|prim_datapath|ins_register|dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|Mux14~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(1));

-- Location: LABCELL_X77_Y33_N36
\add_instance|control_logic|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector3~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(14) & ( \add_instance|prim_datapath|ins_register|dout\(13) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(14) & ( 
-- \add_instance|prim_datapath|ins_register|dout\(13) & ( (!\add_instance|prim_datapath|ins_register|dout\(15) & (((\add_instance|prim_datapath|ins_register|dout\(1) & \add_instance|prim_datapath|ins_register|dout\(0))) # 
-- (\add_instance|prim_datapath|ins_register|dout\(12)))) ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(14) & ( !\add_instance|prim_datapath|ins_register|dout\(13) & ( (\add_instance|prim_datapath|ins_register|dout\(12) & 
-- !\add_instance|prim_datapath|ins_register|dout\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000000110111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	combout => \add_instance|control_logic|Selector3~0_combout\);

-- Location: LABCELL_X83_Y34_N18
\add_instance|control_logic|Selector3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector3~1_combout\ = ( \add_instance|control_logic|Selector3~0_combout\ & ( (\add_instance|control_logic|CS.S2~q\) # (\add_instance|control_logic|CS.S1~q\) ) ) # ( !\add_instance|control_logic|Selector3~0_combout\ & ( 
-- \add_instance|control_logic|CS.S1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_CS.S1~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.S2~q\,
	dataf => \add_instance|control_logic|ALT_INV_Selector3~0_combout\,
	combout => \add_instance|control_logic|Selector3~1_combout\);

-- Location: FF_X83_Y34_N20
\add_instance|control_logic|CS.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|Selector3~1_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S2~q\);

-- Location: LABCELL_X80_Y35_N54
\add_instance|control_logic|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector7~0_combout\ = ( !\add_instance|prim_datapath|ins_register|dout\(15) & ( (!\add_instance|prim_datapath|ins_register|dout\(14) & ((!\add_instance|prim_datapath|ins_register|dout\(12) & 
-- ((!\add_instance|prim_datapath|ins_register|dout\(13) & (\add_instance|control_logic|CS.S3~q\)) # (\add_instance|prim_datapath|ins_register|dout\(13) & ((\add_instance|control_logic|CS.S7~q\))))) # (\add_instance|prim_datapath|ins_register|dout\(12) & 
-- (((\add_instance|control_logic|CS.S7~q\)))))) # (\add_instance|prim_datapath|ins_register|dout\(14) & ((!\add_instance|prim_datapath|ins_register|dout\(12) & (((\add_instance|control_logic|CS.S7~q\)))) # (\add_instance|prim_datapath|ins_register|dout\(12) 
-- & (\add_instance|control_logic|CS.S3~q\)))) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(15) & ( (!\add_instance|prim_datapath|ins_register|dout\(14) & ((!\add_instance|prim_datapath|ins_register|dout\(12) & 
-- ((!\add_instance|prim_datapath|ins_register|dout\(13) & (\add_instance|control_logic|CS.S2~q\)) # (\add_instance|prim_datapath|ins_register|dout\(13) & ((\add_instance|control_logic|CS.S7~q\))))) # (\add_instance|prim_datapath|ins_register|dout\(12) & 
-- (((\add_instance|control_logic|CS.S7~q\)))))) # (\add_instance|prim_datapath|ins_register|dout\(14) & ((((\add_instance|control_logic|CS.S7~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100100000001000010000000000001101111111011110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datac => \add_instance|control_logic|ALT_INV_CS.S2~q\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	dataf => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datag => \add_instance|control_logic|ALT_INV_CS.S3~q\,
	combout => \add_instance|control_logic|Selector7~0_combout\);

-- Location: FF_X80_Y35_N56
\add_instance|control_logic|CS.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|Selector7~0_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S7~q\);

-- Location: MLABCELL_X78_Y36_N48
\add_instance|control_logic|NS.S9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S9~0_combout\ = ( !\input_vector[1]~input_o\ & ( \add_instance|control_logic|CS.S7~q\ & ( (!\add_instance|prim_datapath|ins_register|dout\(15) & (\add_instance|prim_datapath|ins_register|dout\(14) & 
-- (!\add_instance|prim_datapath|ins_register|dout\(13) & \add_instance|prim_datapath|ins_register|dout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datae => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	combout => \add_instance|control_logic|NS.S9~0_combout\);

-- Location: FF_X78_Y36_N50
\add_instance|control_logic|CS.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|NS.S9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S9~q\);

-- Location: LABCELL_X71_Y35_N15
\add_instance|prim_datapath|ram_din[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[12]~12_combout\ = ( \add_instance|prim_datapath|temp2|dout\(12) & ( (!\add_instance|control_logic|CS.S9~q\) # (\add_instance|prim_datapath|temp3|dout\(12)) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(12) & ( 
-- (\add_instance|control_logic|CS.S9~q\ & \add_instance|prim_datapath|temp3|dout\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(12),
	datae => \add_instance|prim_datapath|temp2|ALT_INV_dout\(12),
	combout => \add_instance|prim_datapath|ram_din[12]~12_combout\);

-- Location: FF_X71_Y36_N22
\add_instance|prim_datapath|ram_memory|ram_block[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][12]~q\);

-- Location: FF_X70_Y34_N4
\add_instance|prim_datapath|ram_memory|ram_block[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][12]~q\);

-- Location: FF_X70_Y34_N44
\add_instance|prim_datapath|ram_memory|ram_block[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][12]~q\);

-- Location: FF_X72_Y33_N32
\add_instance|prim_datapath|ram_memory|ram_block[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][12]~q\);

-- Location: MLABCELL_X72_Y33_N30
\add_instance|prim_datapath|ram_memory|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux3~0_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[28][12]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[20][12]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][12]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[20][12]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[28][12]~q\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[16][12]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[24][12]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][12]~q\ 
-- & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[16][12]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[24][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][12]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][12]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][12]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][12]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux3~0_combout\);

-- Location: FF_X73_Y33_N52
\add_instance|prim_datapath|ram_memory|ram_block[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][12]~q\);

-- Location: LABCELL_X73_Y33_N42
\add_instance|prim_datapath|ram_memory|ram_block[27][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[27][12]~feeder_combout\ = \add_instance|prim_datapath|ram_din[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[27][12]~feeder_combout\);

-- Location: FF_X73_Y33_N43
\add_instance|prim_datapath|ram_memory|ram_block[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[27][12]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][12]~q\);

-- Location: FF_X73_Y33_N58
\add_instance|prim_datapath|ram_memory|ram_block[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][12]~q\);

-- Location: LABCELL_X77_Y37_N48
\add_instance|prim_datapath|ram_memory|ram_block[23][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[23][12]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[23][12]~feeder_combout\);

-- Location: FF_X77_Y37_N49
\add_instance|prim_datapath|ram_memory|ram_block[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[23][12]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][12]~q\);

-- Location: LABCELL_X74_Y33_N57
\add_instance|prim_datapath|ram_memory|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux3~3_combout\ = ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[31][12]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[23][12]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[27][12]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[19][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][12]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][12]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][12]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][12]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux3~3_combout\);

-- Location: LABCELL_X71_Y33_N48
\add_instance|prim_datapath|ram_memory|ram_block[21][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[21][12]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[21][12]~feeder_combout\);

-- Location: FF_X71_Y33_N50
\add_instance|prim_datapath|ram_memory|ram_block[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[21][12]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][12]~q\);

-- Location: LABCELL_X70_Y35_N45
\add_instance|prim_datapath|ram_memory|ram_block[17][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[17][12]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[17][12]~feeder_combout\);

-- Location: FF_X70_Y35_N46
\add_instance|prim_datapath|ram_memory|ram_block[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[17][12]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][12]~q\);

-- Location: LABCELL_X71_Y33_N30
\add_instance|prim_datapath|ram_memory|ram_block[25][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[25][12]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[25][12]~feeder_combout\);

-- Location: FF_X71_Y33_N31
\add_instance|prim_datapath|ram_memory|ram_block[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[25][12]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][12]~q\);

-- Location: FF_X71_Y33_N20
\add_instance|prim_datapath|ram_memory|ram_block[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][12]~q\);

-- Location: LABCELL_X71_Y33_N18
\add_instance|prim_datapath|ram_memory|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux3~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[29][12]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[21][12]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][12]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[21][12]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[29][12]~q\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[17][12]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[25][12]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][12]~q\ 
-- & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[17][12]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[25][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][12]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][12]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][12]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][12]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux3~1_combout\);

-- Location: FF_X72_Y33_N56
\add_instance|prim_datapath|ram_memory|ram_block[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][12]~q\);

-- Location: FF_X74_Y33_N58
\add_instance|prim_datapath|ram_memory|ram_block[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][12]~q\);

-- Location: FF_X74_Y33_N41
\add_instance|prim_datapath|ram_memory|ram_block[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][12]~q\);

-- Location: FF_X74_Y33_N26
\add_instance|prim_datapath|ram_memory|ram_block[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][12]~q\);

-- Location: LABCELL_X74_Y33_N24
\add_instance|prim_datapath|ram_memory|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux3~2_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[30][12]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[22][12]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[30][12]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[22][12]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[30][12]~q\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[18][12]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[26][12]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[30][12]~q\ 
-- & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[18][12]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[26][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][12]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][12]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][12]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][12]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux3~2_combout\);

-- Location: LABCELL_X74_Y33_N39
\add_instance|prim_datapath|ram_memory|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux3~4_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux3~1_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux3~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (((\add_instance|prim_datapath|ram_addr[1]~3_combout\)) # (\add_instance|prim_datapath|ram_memory|Mux3~0_combout\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|Mux3~3_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux3~1_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux3~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (((\add_instance|prim_datapath|ram_addr[1]~3_combout\)) # (\add_instance|prim_datapath|ram_memory|Mux3~0_combout\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux3~3_combout\ & 
-- \add_instance|prim_datapath|ram_addr[1]~3_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux3~1_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux3~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux3~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|Mux3~3_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux3~1_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux3~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux3~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux3~3_combout\ & 
-- \add_instance|prim_datapath|ram_addr[1]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~3_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~1_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux3~4_combout\);

-- Location: MLABCELL_X72_Y32_N51
\add_instance|prim_datapath|ram_memory|ram_block[9][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[9][12]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[9][12]~feeder_combout\);

-- Location: FF_X72_Y32_N52
\add_instance|prim_datapath|ram_memory|ram_block[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[9][12]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][12]~q\);

-- Location: FF_X73_Y32_N26
\add_instance|prim_datapath|ram_memory|ram_block[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][12]~q\);

-- Location: FF_X73_Y32_N41
\add_instance|prim_datapath|ram_memory|ram_block[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][12]~q\);

-- Location: MLABCELL_X72_Y32_N33
\add_instance|prim_datapath|ram_memory|ram_block[10][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[10][12]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[10][12]~feeder_combout\);

-- Location: FF_X72_Y32_N34
\add_instance|prim_datapath|ram_memory|ram_block[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[10][12]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][12]~q\);

-- Location: LABCELL_X73_Y32_N12
\add_instance|prim_datapath|ram_memory|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux3~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[10][12]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[9][12]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[11][12]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[10][12]~q\ & 
-- ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[9][12]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[11][12]~q\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[10][12]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[8][12]~q\) 
-- # (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[10][12]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[8][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][12]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][12]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][12]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][12]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux3~5_combout\);

-- Location: LABCELL_X74_Y36_N6
\add_instance|prim_datapath|ram_memory|ram_block[13][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[13][12]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[13][12]~feeder_combout\);

-- Location: FF_X74_Y36_N8
\add_instance|prim_datapath|ram_memory|ram_block[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[13][12]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][12]~q\);

-- Location: FF_X73_Y34_N8
\add_instance|prim_datapath|ram_memory|ram_block[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][12]~q\);

-- Location: LABCELL_X74_Y36_N36
\add_instance|prim_datapath|ram_memory|ram_block[14][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[14][12]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[14][12]~feeder_combout\);

-- Location: FF_X74_Y36_N37
\add_instance|prim_datapath|ram_memory|ram_block[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[14][12]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][12]~q\);

-- Location: LABCELL_X71_Y35_N6
\add_instance|prim_datapath|ram_memory|ram_block[12][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[12][12]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[12][12]~feeder_combout\);

-- Location: FF_X71_Y35_N7
\add_instance|prim_datapath|ram_memory|ram_block[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[12][12]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][12]~q\);

-- Location: LABCELL_X73_Y34_N9
\add_instance|prim_datapath|ram_memory|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux3~6_combout\ = ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[15][12]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[13][12]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[14][12]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][12]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][12]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][12]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][12]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux3~6_combout\);

-- Location: LABCELL_X74_Y31_N36
\add_instance|prim_datapath|ram_memory|ram_block[2][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[2][12]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[2][12]~feeder_combout\);

-- Location: FF_X74_Y31_N38
\add_instance|prim_datapath|ram_memory|ram_block[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[2][12]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][12]~q\);

-- Location: LABCELL_X74_Y31_N54
\add_instance|prim_datapath|ram_memory|ram_block[1][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[1][12]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[1][12]~feeder_combout\);

-- Location: FF_X74_Y31_N55
\add_instance|prim_datapath|ram_memory|ram_block[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[1][12]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][12]~q\);

-- Location: MLABCELL_X72_Y31_N57
\add_instance|prim_datapath|ram_memory|ram_block[0][12]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[0][12]~2_combout\ = ( !\add_instance|prim_datapath|ram_din[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[0][12]~2_combout\);

-- Location: FF_X72_Y31_N58
\add_instance|prim_datapath|ram_memory|ram_block[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[0][12]~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][12]~q\);

-- Location: LABCELL_X74_Y31_N6
\add_instance|prim_datapath|ram_memory|ram_block[3][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[3][12]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[12]~12_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[3][12]~feeder_combout\);

-- Location: FF_X74_Y31_N8
\add_instance|prim_datapath|ram_memory|ram_block[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[3][12]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][12]~q\);

-- Location: LABCELL_X74_Y31_N42
\add_instance|prim_datapath|ram_memory|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux3~8_combout\ = ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[3][12]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[1][12]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[2][12]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][12]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][12]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][12]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][12]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux3~8_combout\);

-- Location: FF_X73_Y37_N44
\add_instance|prim_datapath|ram_memory|ram_block[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][12]~q\);

-- Location: FF_X73_Y37_N32
\add_instance|prim_datapath|ram_memory|ram_block[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][12]~q\);

-- Location: FF_X72_Y36_N58
\add_instance|prim_datapath|ram_memory|ram_block[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][12]~q\);

-- Location: FF_X74_Y37_N50
\add_instance|prim_datapath|ram_memory|ram_block[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[12]~12_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][12]~q\);

-- Location: LABCELL_X74_Y37_N48
\add_instance|prim_datapath|ram_memory|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux3~7_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[5][12]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[7][12]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[5][12]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[7][12]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[5][12]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[4][12]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[6][12]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[5][12]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[4][12]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[6][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][12]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][12]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][12]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][12]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux3~7_combout\);

-- Location: LABCELL_X75_Y35_N15
\add_instance|prim_datapath|ram_memory|Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux3~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux3~7_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux3~8_combout\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # ((\add_instance|prim_datapath|ram_memory|Mux3~6_combout\)))) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux3~7_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux3~8_combout\)))) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|Mux3~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001000000011000100101000101110011010100010111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~6_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~8_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux3~9_combout\);

-- Location: LABCELL_X75_Y35_N39
\add_instance|prim_datapath|ram_memory|Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux3~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux3~9_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\) # (\add_instance|prim_datapath|ram_memory|Mux3~4_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux3~9_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux3~5_combout\)))) # 
-- (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux3~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~4_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~5_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux3~9_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux3~10_combout\);

-- Location: FF_X75_Y35_N20
\add_instance|prim_datapath|ins_register|dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_memory|Mux3~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(12));

-- Location: LABCELL_X80_Y33_N15
\add_instance|control_logic|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector0~0_combout\ = ( !\add_instance|prim_datapath|ins_register|dout\(14) & ( !\add_instance|prim_datapath|ins_register|dout\(15) & ( (\add_instance|prim_datapath|ins_register|dout\(12) & 
-- (\add_instance|control_logic|CS.S4~q\ & !\add_instance|prim_datapath|ins_register|dout\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datac => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	combout => \add_instance|control_logic|Selector0~0_combout\);

-- Location: LABCELL_X74_Y34_N36
\add_instance|control_logic|Selector0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector0~2_combout\ = ( \add_instance|control_logic|Selector0~1_combout\ & ( ((\add_instance|control_logic|CS.S7~q\) # (\add_instance|control_logic|CS.S1~q\)) # (\add_instance|control_logic|Selector0~0_combout\) ) ) # ( 
-- !\add_instance|control_logic|Selector0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_Selector0~0_combout\,
	datac => \add_instance|control_logic|ALT_INV_CS.S1~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	dataf => \add_instance|control_logic|ALT_INV_Selector0~1_combout\,
	combout => \add_instance|control_logic|Selector0~2_combout\);

-- Location: LABCELL_X81_Y34_N57
\add_instance|prim_datapath|alu_ent|dest[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[3]~5_combout\ = (\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|temp1|dout\(3) $ (!\add_instance|prim_datapath|alu_b[2]~15_combout\ $ 
-- (\add_instance|prim_datapath|alu_ent|carryL~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001101001000000000110100100000000011010010000000001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(3),
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[2]~15_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~12_combout\,
	datad => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[3]~5_combout\);

-- Location: LABCELL_X81_Y34_N48
\add_instance|prim_datapath|alu_ent|dest[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[3]~6_combout\ = ( \add_instance|prim_datapath|alu_ent|Add0~13_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|alu_ent|carry~1_combout\)))) # 
-- (\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|control_logic|T[26]~0_combout\)) # (\add_instance|prim_datapath|alu_ent|dest[3]~5_combout\))) ) ) # ( !\add_instance|prim_datapath|alu_ent|Add0~13_sumout\ & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|alu_ent|carry~1_combout\))) # (\add_instance|control_logic|Selector0~2_combout\ & (\add_instance|prim_datapath|alu_ent|dest[3]~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000110110001101100011011000111110101101100011111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[3]~5_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~1_combout\,
	datad => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~13_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[3]~6_combout\);

-- Location: LABCELL_X74_Y34_N39
\add_instance|prim_datapath|alu_ent|dest[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(3) = ( \add_instance|prim_datapath|alu_ent|dest\(3) & ( (\add_instance|prim_datapath|alu_ent|dest[3]~6_combout\) # (\add_instance|control_logic|WideOr2~1_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest\(3) & ( (!\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest[3]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[3]~6_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(3),
	combout => \add_instance|prim_datapath|alu_ent|dest\(3));

-- Location: FF_X74_Y34_N41
\add_instance|prim_datapath|temp3|dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(3),
	asdata => \add_instance|prim_datapath|reg_file|Mux12~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(3));

-- Location: LABCELL_X74_Y35_N27
\add_instance|prim_datapath|t4_din[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[3]~3_combout\ = ( \add_instance|prim_datapath|reg_file|Mux28~2_combout\ & ( ((!\add_instance|control_logic|CS.S21~q\ & (\add_instance|prim_datapath|temp3|dout\(3))) # (\add_instance|control_logic|CS.S21~q\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux12~10_combout\)))) # (\add_instance|control_logic|CS.S23~q\) ) ) # ( !\add_instance|prim_datapath|reg_file|Mux28~2_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & ((!\add_instance|control_logic|CS.S21~q\ 
-- & (\add_instance|prim_datapath|temp3|dout\(3))) # (\add_instance|control_logic|CS.S21~q\ & ((\add_instance|prim_datapath|ram_memory|Mux12~10_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(3),
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux12~10_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux28~2_combout\,
	combout => \add_instance|prim_datapath|t4_din[3]~3_combout\);

-- Location: FF_X74_Y35_N29
\add_instance|prim_datapath|temp4|dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[3]~3_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(3));

-- Location: MLABCELL_X78_Y34_N48
\add_instance|prim_datapath|rf_din[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[3]~5_combout\ = ( \add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (\add_instance|prim_datapath|temp4|dout\(3) & \add_instance|prim_datapath|rf_din[6]~0_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|rf_din[6]~1_combout\ & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|temp2|dout\(3)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (\add_instance|prim_datapath|temp3|dout\(3))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp3|ALT_INV_dout\(3),
	datab => \add_instance|prim_datapath|temp2|ALT_INV_dout\(3),
	datac => \add_instance|prim_datapath|temp4|ALT_INV_dout\(3),
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	combout => \add_instance|prim_datapath|rf_din[3]~5_combout\);

-- Location: LABCELL_X74_Y34_N45
\add_instance|prim_datapath|reg_file|registers[7][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][3]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|rf_din[3]~5_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|prim_datapath|reg_file|registers[7][3]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][3]~combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[3]~5_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][3]~combout\);

-- Location: LABCELL_X74_Y34_N27
\add_instance|prim_datapath|ram_addr[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_addr[3]~1_combout\ = ( \add_instance|control_logic|CS.S0~q\ & ( \add_instance|prim_datapath|temp3|dout\(3) ) ) # ( !\add_instance|control_logic|CS.S0~q\ & ( \add_instance|prim_datapath|reg_file|registers[7][3]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][3]~combout\,
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(3),
	dataf => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	combout => \add_instance|prim_datapath|ram_addr[3]~1_combout\);

-- Location: LABCELL_X75_Y37_N48
\add_instance|prim_datapath|ram_din[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[15]~15_combout\ = ( \add_instance|prim_datapath|temp2|dout\(15) & ( (!\add_instance|control_logic|CS.S9~q\) # (\add_instance|prim_datapath|temp3|dout\(15)) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(15) & ( 
-- (\add_instance|prim_datapath|temp3|dout\(15) & \add_instance|control_logic|CS.S9~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(15),
	datad => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	dataf => \add_instance|prim_datapath|temp2|ALT_INV_dout\(15),
	combout => \add_instance|prim_datapath|ram_din[15]~15_combout\);

-- Location: FF_X74_Y37_N44
\add_instance|prim_datapath|ram_memory|ram_block[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][15]~q\);

-- Location: MLABCELL_X72_Y36_N39
\add_instance|prim_datapath|ram_memory|ram_block[4][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[4][15]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[15]~15_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[4][15]~feeder_combout\);

-- Location: FF_X72_Y36_N41
\add_instance|prim_datapath|ram_memory|ram_block[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[4][15]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][15]~q\);

-- Location: FF_X72_Y36_N20
\add_instance|prim_datapath|ram_memory|ram_block[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][15]~q\);

-- Location: MLABCELL_X72_Y36_N15
\add_instance|prim_datapath|ram_memory|ram_block[6][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[6][15]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[15]~15_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[6][15]~feeder_combout\);

-- Location: FF_X72_Y36_N16
\add_instance|prim_datapath|ram_memory|ram_block[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[6][15]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][15]~q\);

-- Location: MLABCELL_X72_Y36_N18
\add_instance|prim_datapath|ram_memory|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux0~8_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[7][15]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[6][15]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[4][15]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[5][15]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[7][15]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[6][15]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[4][15]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[5][15]~q\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[7][15]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[6][15]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[4][15]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[5][15]~q\)))) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][15]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[6][15]~q\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[4][15]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[5][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][15]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][15]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][15]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][15]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux0~8_combout\);

-- Location: FF_X75_Y31_N49
\add_instance|prim_datapath|ram_memory|ram_block[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][15]~q\);

-- Location: LABCELL_X73_Y31_N9
\add_instance|prim_datapath|ram_memory|ram_block[1][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[1][15]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[15]~15_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[1][15]~feeder_combout\);

-- Location: FF_X73_Y31_N11
\add_instance|prim_datapath|ram_memory|ram_block[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[1][15]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][15]~q\);

-- Location: MLABCELL_X72_Y31_N24
\add_instance|prim_datapath|ram_memory|ram_block[0][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[0][15]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[15]~15_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[0][15]~feeder_combout\);

-- Location: FF_X72_Y31_N25
\add_instance|prim_datapath|ram_memory|ram_block[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[0][15]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][15]~q\);

-- Location: FF_X73_Y31_N26
\add_instance|prim_datapath|ram_memory|ram_block[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][15]~q\);

-- Location: LABCELL_X73_Y31_N24
\add_instance|prim_datapath|ram_memory|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux0~9_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[3][15]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[1][15]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[3][15]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[1][15]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[3][15]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[0][15]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[2][15]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[3][15]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[0][15]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[2][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][15]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][15]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][15]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][15]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux0~9_combout\);

-- Location: FF_X74_Y36_N7
\add_instance|prim_datapath|ram_memory|ram_block[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][15]~q\);

-- Location: FF_X74_Y36_N19
\add_instance|prim_datapath|ram_memory|ram_block[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][15]~q\);

-- Location: FF_X74_Y36_N58
\add_instance|prim_datapath|ram_memory|ram_block[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][15]~q\);

-- Location: FF_X71_Y35_N35
\add_instance|prim_datapath|ram_memory|ram_block[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][15]~q\);

-- Location: LABCELL_X73_Y37_N24
\add_instance|prim_datapath|ram_memory|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux0~7_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[15][15]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[12][15]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # ((\add_instance|prim_datapath|ram_memory|ram_block[13][15]~q\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[14][15]~q\)) # 
-- (\add_instance|prim_datapath|ram_addr[0]~2_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[15][15]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[12][15]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # ((\add_instance|prim_datapath|ram_memory|ram_block[13][15]~q\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[14][15]~q\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[15][15]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[12][15]~q\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[13][15]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((\add_instance|prim_datapath|ram_memory|ram_block[14][15]~q\)) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[15][15]~q\ & ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[12][15]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[13][15]~q\))) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[14][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][15]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][15]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][15]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][15]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux0~7_combout\);

-- Location: LABCELL_X73_Y37_N33
\add_instance|prim_datapath|ram_memory|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux0~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux0~9_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux0~7_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (!\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux0~8_combout\) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux0~9_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux0~7_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux0~8_combout\) # 
-- (\add_instance|prim_datapath|ram_addr[3]~1_combout\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux0~9_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux0~7_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\) # (\add_instance|prim_datapath|ram_memory|Mux0~8_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux0~9_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux0~7_combout\ & ( 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & \add_instance|prim_datapath|ram_memory|Mux0~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100100010001100110000010001010101011001100111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~8_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~9_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux0~10_combout\);

-- Location: FF_X73_Y32_N28
\add_instance|prim_datapath|ram_memory|ram_block[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][15]~q\);

-- Location: FF_X78_Y33_N46
\add_instance|prim_datapath|ram_memory|ram_block[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][15]~q\);

-- Location: FF_X73_Y32_N55
\add_instance|prim_datapath|ram_memory|ram_block[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][15]~q\);

-- Location: FF_X73_Y32_N32
\add_instance|prim_datapath|ram_memory|ram_block[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][15]~q\);

-- Location: LABCELL_X73_Y32_N30
\add_instance|prim_datapath|ram_memory|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux0~6_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[11][15]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[9][15]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][15]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[9][15]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[11][15]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[8][15]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[10][15]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][15]~q\ & 
-- ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[8][15]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[10][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][15]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][15]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][15]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][15]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux0~6_combout\);

-- Location: LABCELL_X74_Y33_N0
\add_instance|prim_datapath|ram_memory|ram_block[26][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[26][15]~feeder_combout\ = \add_instance|prim_datapath|ram_din[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[15]~15_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[26][15]~feeder_combout\);

-- Location: FF_X74_Y33_N2
\add_instance|prim_datapath|ram_memory|ram_block[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[26][15]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][15]~q\);

-- Location: FF_X74_Y33_N8
\add_instance|prim_datapath|ram_memory|ram_block[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][15]~q\);

-- Location: MLABCELL_X72_Y33_N36
\add_instance|prim_datapath|ram_memory|ram_block[18][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[18][15]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[15]~15_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[18][15]~feeder_combout\);

-- Location: FF_X72_Y33_N37
\add_instance|prim_datapath|ram_memory|ram_block[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[18][15]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][15]~q\);

-- Location: FF_X74_Y33_N32
\add_instance|prim_datapath|ram_memory|ram_block[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][15]~q\);

-- Location: LABCELL_X74_Y33_N30
\add_instance|prim_datapath|ram_memory|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux0~3_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[30][15]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[22][15]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[30][15]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[22][15]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[30][15]~q\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[18][15]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[26][15]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[30][15]~q\ 
-- & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[18][15]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[26][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][15]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][15]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][15]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][15]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux0~3_combout\);

-- Location: FF_X72_Y34_N59
\add_instance|prim_datapath|ram_memory|ram_block[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][15]~q\);

-- Location: FF_X72_Y34_N47
\add_instance|prim_datapath|ram_memory|ram_block[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][15]~q\);

-- Location: FF_X70_Y35_N25
\add_instance|prim_datapath|ram_memory|ram_block[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][15]~q\);

-- Location: FF_X72_Y34_N13
\add_instance|prim_datapath|ram_memory|ram_block[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][15]~q\);

-- Location: LABCELL_X73_Y34_N30
\add_instance|prim_datapath|ram_memory|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux0~2_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[17][15]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[29][15]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # (\add_instance|prim_datapath|ram_memory|ram_block[25][15]~q\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[21][15]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[17][15]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[29][15]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ 
-- & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\ & \add_instance|prim_datapath|ram_memory|ram_block[25][15]~q\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[21][15]~q\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[17][15]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[29][15]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ 
-- & (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # (\add_instance|prim_datapath|ram_memory|ram_block[25][15]~q\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[21][15]~q\ & 
-- (!\add_instance|prim_datapath|ram_addr[3]~1_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[17][15]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[29][15]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (((\add_instance|prim_datapath|ram_addr[3]~1_combout\ & \add_instance|prim_datapath|ram_memory|ram_block[25][15]~q\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[21][15]~q\ & 
-- (!\add_instance|prim_datapath|ram_addr[3]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][15]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][15]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][15]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][15]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux0~2_combout\);

-- Location: LABCELL_X70_Y34_N15
\add_instance|prim_datapath|ram_memory|ram_block[20][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[20][15]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[15]~15_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[20][15]~feeder_combout\);

-- Location: FF_X70_Y34_N16
\add_instance|prim_datapath|ram_memory|ram_block[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[20][15]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][15]~q\);

-- Location: FF_X71_Y36_N46
\add_instance|prim_datapath|ram_memory|ram_block[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][15]~q\);

-- Location: LABCELL_X70_Y34_N33
\add_instance|prim_datapath|ram_memory|ram_block[24][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[24][15]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[15]~15_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[24][15]~feeder_combout\);

-- Location: FF_X70_Y34_N34
\add_instance|prim_datapath|ram_memory|ram_block[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[24][15]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][15]~q\);

-- Location: FF_X72_Y37_N50
\add_instance|prim_datapath|ram_memory|ram_block[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][15]~q\);

-- Location: MLABCELL_X72_Y37_N48
\add_instance|prim_datapath|ram_memory|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux0~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[28][15]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[24][15]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][15]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[24][15]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[28][15]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[16][15]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[20][15]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[28][15]~q\ 
-- & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[16][15]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[20][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][15]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][15]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][15]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][15]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux0~1_combout\);

-- Location: LABCELL_X77_Y37_N12
\add_instance|prim_datapath|ram_memory|ram_block[23][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[23][15]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[15]~15_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[23][15]~feeder_combout\);

-- Location: FF_X77_Y37_N13
\add_instance|prim_datapath|ram_memory|ram_block[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[23][15]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][15]~q\);

-- Location: LABCELL_X77_Y37_N45
\add_instance|prim_datapath|ram_memory|ram_block[27][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[27][15]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[15]~15_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[27][15]~feeder_combout\);

-- Location: FF_X77_Y37_N47
\add_instance|prim_datapath|ram_memory|ram_block[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[27][15]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][15]~q\);

-- Location: FF_X75_Y36_N14
\add_instance|prim_datapath|ram_memory|ram_block[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][15]~q\);

-- Location: FF_X79_Y35_N55
\add_instance|prim_datapath|ram_memory|ram_block[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[15]~15_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][15]~q\);

-- Location: LABCELL_X74_Y37_N12
\add_instance|prim_datapath|ram_memory|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux0~4_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[19][15]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[27][15]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[31][15]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[19][15]~q\ 
-- & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[27][15]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[31][15]~q\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[19][15]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[23][15]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[19][15]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[23][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][15]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][15]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][15]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][15]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux0~4_combout\);

-- Location: LABCELL_X74_Y37_N21
\add_instance|prim_datapath|ram_memory|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux0~5_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux0~1_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux0~4_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # (\add_instance|prim_datapath|ram_memory|Mux0~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_addr[0]~2_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|Mux0~3_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux0~1_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux0~4_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((\add_instance|prim_datapath|ram_memory|Mux0~2_combout\ & \add_instance|prim_datapath|ram_addr[0]~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_addr[0]~2_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|Mux0~3_combout\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux0~1_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux0~4_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # (\add_instance|prim_datapath|ram_memory|Mux0~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux0~3_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux0~1_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux0~4_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((\add_instance|prim_datapath|ram_memory|Mux0~2_combout\ & \add_instance|prim_datapath|ram_addr[0]~2_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux0~3_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~2_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~1_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux0~5_combout\);

-- Location: LABCELL_X74_Y37_N45
\add_instance|prim_datapath|ram_memory|Mux0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux0~11_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux0~5_combout\ & ( ((\add_instance|prim_datapath|ram_memory|Mux0~6_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|Mux0~10_combout\)) # (\add_instance|prim_datapath|ram_addr[4]~4_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux0~5_combout\ & ( 
-- (\add_instance|prim_datapath|ram_memory|Mux0~10_combout\) # (\add_instance|prim_datapath|ram_addr[4]~4_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux0~5_combout\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux0~6_combout\) # (\add_instance|prim_datapath|ram_memory|Mux0~10_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux0~0_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|Mux0~5_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & \add_instance|prim_datapath|ram_memory|Mux0~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010101010101001011111010111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~10_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~6_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~5_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux0~11_combout\);

-- Location: FF_X74_Y37_N56
\add_instance|prim_datapath|ins_register|dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_memory|Mux0~11_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(15));

-- Location: MLABCELL_X78_Y34_N54
\add_instance|control_logic|NS.SU~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.SU~0_combout\ = ( \add_instance|control_logic|CS.S2~q\ & ( (!\add_instance|prim_datapath|ins_register|dout\(15) & (!\input_vector[1]~input_o\ & (\add_instance|control_logic|NS.S8~0_combout\ & 
-- \add_instance|prim_datapath|ins_register|dout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|control_logic|ALT_INV_NS.S8~0_combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	dataf => \add_instance|control_logic|ALT_INV_CS.S2~q\,
	combout => \add_instance|control_logic|NS.SU~0_combout\);

-- Location: FF_X78_Y34_N56
\add_instance|control_logic|CS.SU\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|NS.SU~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.SU~q\);

-- Location: LABCELL_X80_Y34_N0
\add_instance|prim_datapath|rf_addin[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_addin[1]~1_combout\ = ( !\add_instance|control_logic|CS.SL4~q\ & ( (\add_instance|control_logic|CS.S22~q\ & (!\add_instance|control_logic|CS.SU~q\ & \add_instance|control_logic|WideOr8~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.SU~q\,
	datad => \add_instance|control_logic|ALT_INV_WideOr8~0_combout\,
	dataf => \add_instance|control_logic|ALT_INV_CS.SL4~q\,
	combout => \add_instance|prim_datapath|rf_addin[1]~1_combout\);

-- Location: LABCELL_X80_Y34_N18
\add_instance|prim_datapath|reg_file|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Decoder0~5_combout\ = ( \add_instance|prim_datapath|rf_addin[1]~0_combout\ & ( \add_instance|prim_datapath|rf_addin[1]~4_combout\ & ( (!\add_instance|prim_datapath|rf_wr~0_combout\ & 
-- \add_instance|prim_datapath|ins_register|dout\(4)) ) ) ) # ( !\add_instance|prim_datapath|rf_addin[1]~0_combout\ & ( \add_instance|prim_datapath|rf_addin[1]~4_combout\ & ( (\add_instance|prim_datapath|rf_addin[1]~1_combout\ & 
-- (!\add_instance|prim_datapath|rf_wr~0_combout\ & \add_instance|prim_datapath|lsm_hw|num\(1))) ) ) ) # ( \add_instance|prim_datapath|rf_addin[1]~0_combout\ & ( !\add_instance|prim_datapath|rf_addin[1]~4_combout\ & ( 
-- (!\add_instance|prim_datapath|rf_wr~0_combout\ & \add_instance|prim_datapath|ins_register|dout\(4)) ) ) ) # ( !\add_instance|prim_datapath|rf_addin[1]~0_combout\ & ( !\add_instance|prim_datapath|rf_addin[1]~4_combout\ & ( 
-- (!\add_instance|prim_datapath|rf_wr~0_combout\ & ((!\add_instance|prim_datapath|rf_addin[1]~1_combout\) # (\add_instance|prim_datapath|lsm_hw|num\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100000000001100110000000100000001000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~1_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_wr~0_combout\,
	datac => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(1),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(4),
	datae => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_addin[1]~4_combout\,
	combout => \add_instance|prim_datapath|reg_file|Decoder0~5_combout\);

-- Location: LABCELL_X80_Y34_N30
\add_instance|prim_datapath|reg_file|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Decoder0~7_combout\ = ( \add_instance|prim_datapath|rf_addin[0]~8_combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~5_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_addin[0]~8_combout\,
	combout => \add_instance|prim_datapath|reg_file|Decoder0~7_combout\);

-- Location: LABCELL_X80_Y34_N15
\add_instance|prim_datapath|reg_file|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Decoder0~9_combout\ = ( \add_instance|prim_datapath|rf_addin[2]~6_combout\ & ( \add_instance|prim_datapath|reg_file|Decoder0~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_addin[2]~6_combout\,
	combout => \add_instance|prim_datapath|reg_file|Decoder0~9_combout\);

-- Location: LABCELL_X74_Y34_N24
\add_instance|prim_datapath|reg_file|registers[7][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[7][2]~combout\ = ( \add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|prim_datapath|reg_file|Decoder0~9_combout\) # 
-- (\add_instance|prim_datapath|reg_file|registers[7][2]~combout\))) ) ) # ( !\add_instance|prim_datapath|rf_din[2]~4_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[7][2]~combout\ & (!\add_instance|prim_datapath|reg_file|Decoder0~9_combout\ & 
-- !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001110000011100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][2]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~9_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|prim_datapath|ALT_INV_rf_din[2]~4_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[7][2]~combout\);

-- Location: MLABCELL_X78_Y36_N12
\add_instance|prim_datapath|reg_file|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux13~1_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|reg_file|registers[3][2]~combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(10)) # 
-- (\add_instance|prim_datapath|reg_file|registers[1][2]~combout\) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|reg_file|registers[3][2]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & 
-- ((\add_instance|prim_datapath|reg_file|registers[0][2]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(10) & (\add_instance|prim_datapath|reg_file|registers[2][2]~combout\)) ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|reg_file|registers[3][2]~combout\ & ( (\add_instance|prim_datapath|reg_file|registers[1][2]~combout\ & !\add_instance|prim_datapath|ins_register|dout\(10)) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|reg_file|registers[3][2]~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(10) & ((\add_instance|prim_datapath|reg_file|registers[0][2]~combout\))) # (\add_instance|prim_datapath|ins_register|dout\(10) & 
-- (\add_instance|prim_datapath|reg_file|registers[2][2]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[2][2]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[1][2]~combout\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][2]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[3][2]~combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux13~1_combout\);

-- Location: MLABCELL_X78_Y36_N33
\add_instance|prim_datapath|reg_file|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux13~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[7][2]~combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(9) & ( \add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[6][2]~combout\ ) ) ) # ( \add_instance|prim_datapath|ins_register|dout\(9) & ( 
-- !\add_instance|prim_datapath|ins_register|dout\(10) & ( \add_instance|prim_datapath|reg_file|registers[5][2]~combout\ ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(9) & ( !\add_instance|prim_datapath|ins_register|dout\(10) & ( 
-- \add_instance|prim_datapath|reg_file|registers[4][2]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|reg_file|ALT_INV_registers[6][2]~combout\,
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[5][2]~combout\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[4][2]~combout\,
	datad => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][2]~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(9),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(10),
	combout => \add_instance|prim_datapath|reg_file|Mux13~0_combout\);

-- Location: MLABCELL_X78_Y36_N45
\add_instance|prim_datapath|reg_file|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|Mux13~2_combout\ = ( \add_instance|prim_datapath|reg_file|Mux13~0_combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(11)) # (\add_instance|prim_datapath|reg_file|Mux13~1_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux13~0_combout\ & ( (\add_instance|prim_datapath|reg_file|Mux13~1_combout\ & !\add_instance|prim_datapath|ins_register|dout\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_Mux13~1_combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(11),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux13~0_combout\,
	combout => \add_instance|prim_datapath|reg_file|Mux13~2_combout\);

-- Location: LABCELL_X80_Y37_N39
\add_instance|prim_datapath|t1_din[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t1_din[2]~14_combout\ = ( \add_instance|prim_datapath|Equal11~0_combout\ & ( \add_instance|prim_datapath|reg_file|Mux13~2_combout\ ) ) # ( !\add_instance|prim_datapath|Equal11~0_combout\ & ( 
-- \add_instance|prim_datapath|reg_file|Mux13~2_combout\ & ( (!\add_instance|prim_datapath|Equal10~0_combout\ & ((\add_instance|prim_datapath|reg_file|registers[7][2]~combout\))) # (\add_instance|prim_datapath|Equal10~0_combout\ & 
-- (\add_instance|prim_datapath|temp3|dout\(2))) ) ) ) # ( !\add_instance|prim_datapath|Equal11~0_combout\ & ( !\add_instance|prim_datapath|reg_file|Mux13~2_combout\ & ( (!\add_instance|prim_datapath|Equal10~0_combout\ & 
-- ((\add_instance|prim_datapath|reg_file|registers[7][2]~combout\))) # (\add_instance|prim_datapath|Equal10~0_combout\ & (\add_instance|prim_datapath|temp3|dout\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000000000110011010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp3|ALT_INV_dout\(2),
	datab => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][2]~combout\,
	datad => \add_instance|prim_datapath|ALT_INV_Equal10~0_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_Equal11~0_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Mux13~2_combout\,
	combout => \add_instance|prim_datapath|t1_din[2]~14_combout\);

-- Location: FF_X80_Y37_N41
\add_instance|prim_datapath|temp1|dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t1_din[2]~14_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp1|dout\(2));

-- Location: MLABCELL_X82_Y34_N24
\add_instance|prim_datapath|alu_ent|dest[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[2]~3_combout\ = ( \add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|carryL~3_combout\ $ (!\add_instance|prim_datapath|alu_b[1]~16_combout\ $ 
-- (\add_instance|prim_datapath|temp1|dout\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100110000110011110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~3_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[1]~16_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(2),
	dataf => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[2]~3_combout\);

-- Location: LABCELL_X81_Y34_N42
\add_instance|prim_datapath|alu_ent|dest[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[2]~4_combout\ = ( \add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~9_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- ((!\add_instance|prim_datapath|temp1|dout\(2)) # ((!\add_instance|prim_datapath|alu_b[2]~15_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (((\add_instance|prim_datapath|alu_ent|dest[2]~3_combout\)))) ) ) ) # ( 
-- !\add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|Add0~9_sumout\ & ( (!\add_instance|prim_datapath|temp1|dout\(2)) # ((!\add_instance|prim_datapath|alu_b[2]~15_combout\) # 
-- (\add_instance|control_logic|Selector0~2_combout\)) ) ) ) # ( \add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~9_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- ((!\add_instance|prim_datapath|temp1|dout\(2)) # ((!\add_instance|prim_datapath|alu_b[2]~15_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (((\add_instance|prim_datapath|alu_ent|dest[2]~3_combout\)))) ) ) ) # ( 
-- !\add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|Add0~9_sumout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(2)) # 
-- ((!\add_instance|prim_datapath|alu_b[2]~15_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (((\add_instance|prim_datapath|alu_ent|dest[2]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011101111111000001110111111101111111011111110000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(2),
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[2]~15_combout\,
	datac => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[2]~3_combout\,
	datae => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~9_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[2]~4_combout\);

-- Location: LABCELL_X74_Y34_N0
\add_instance|prim_datapath|alu_ent|dest[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest\(2) = ( \add_instance|control_logic|WideOr2~1_combout\ & ( \add_instance|prim_datapath|alu_ent|dest\(2) ) ) # ( !\add_instance|control_logic|WideOr2~1_combout\ & ( 
-- \add_instance|prim_datapath|alu_ent|dest[2]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_dest\(2),
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[2]~4_combout\,
	dataf => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest\(2));

-- Location: FF_X74_Y34_N2
\add_instance|prim_datapath|temp3|dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|alu_ent|dest\(2),
	asdata => \add_instance|prim_datapath|reg_file|Mux13~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => \add_instance|control_logic|WideOr2~0_combout\,
	ena => \add_instance|control_logic|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp3|dout\(2));

-- Location: LABCELL_X77_Y34_N12
\add_instance|prim_datapath|ram_memory|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux0~0_combout\ = ( \add_instance|prim_datapath|reg_file|registers[7][3]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][2]~combout\ & ( (!\add_instance|prim_datapath|temp3|dout\(2) & 
-- (\add_instance|control_logic|CS.S0~q\ & \add_instance|prim_datapath|temp3|dout\(3))) ) ) ) # ( !\add_instance|prim_datapath|reg_file|registers[7][3]~combout\ & ( \add_instance|prim_datapath|reg_file|registers[7][2]~combout\ & ( 
-- (!\add_instance|prim_datapath|temp3|dout\(2) & (\add_instance|control_logic|CS.S0~q\ & \add_instance|prim_datapath|temp3|dout\(3))) ) ) ) # ( \add_instance|prim_datapath|reg_file|registers[7][3]~combout\ & ( 
-- !\add_instance|prim_datapath|reg_file|registers[7][2]~combout\ & ( (!\add_instance|control_logic|CS.S0~q\) # ((!\add_instance|prim_datapath|temp3|dout\(2) & \add_instance|prim_datapath|temp3|dout\(3))) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[7][3]~combout\ & ( !\add_instance|prim_datapath|reg_file|registers[7][2]~combout\ & ( (!\add_instance|prim_datapath|temp3|dout\(2) & (\add_instance|control_logic|CS.S0~q\ & 
-- \add_instance|prim_datapath|temp3|dout\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100111100001111110000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|temp3|ALT_INV_dout\(2),
	datac => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(3),
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][3]~combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][2]~combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux0~0_combout\);

-- Location: LABCELL_X80_Y32_N3
\add_instance|prim_datapath|ram_din[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[14]~14_combout\ = ( \add_instance|control_logic|CS.S9~q\ & ( \add_instance|prim_datapath|temp3|dout\(14) ) ) # ( !\add_instance|control_logic|CS.S9~q\ & ( \add_instance|prim_datapath|temp2|dout\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp2|ALT_INV_dout\(14),
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(14),
	dataf => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	combout => \add_instance|prim_datapath|ram_din[14]~14_combout\);

-- Location: LABCELL_X70_Y35_N12
\add_instance|prim_datapath|ram_memory|ram_block[17][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[17][14]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[17][14]~feeder_combout\);

-- Location: FF_X70_Y35_N13
\add_instance|prim_datapath|ram_memory|ram_block[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[17][14]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][14]~q\);

-- Location: LABCELL_X71_Y33_N12
\add_instance|prim_datapath|ram_memory|ram_block[25][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[25][14]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[25][14]~feeder_combout\);

-- Location: FF_X71_Y33_N14
\add_instance|prim_datapath|ram_memory|ram_block[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[25][14]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][14]~q\);

-- Location: LABCELL_X71_Y33_N6
\add_instance|prim_datapath|ram_memory|ram_block[21][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[21][14]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[21][14]~feeder_combout\);

-- Location: FF_X71_Y33_N7
\add_instance|prim_datapath|ram_memory|ram_block[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[21][14]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][14]~q\);

-- Location: FF_X71_Y33_N56
\add_instance|prim_datapath|ram_memory|ram_block[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][14]~q\);

-- Location: LABCELL_X71_Y33_N54
\add_instance|prim_datapath|ram_memory|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux1~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[29][14]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[21][14]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][14]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[21][14]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[29][14]~q\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[17][14]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[25][14]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[29][14]~q\ 
-- & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[17][14]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[25][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][14]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][14]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][14]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][14]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux1~1_combout\);

-- Location: FF_X73_Y33_N8
\add_instance|prim_datapath|ram_memory|ram_block[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][14]~q\);

-- Location: LABCELL_X77_Y37_N33
\add_instance|prim_datapath|ram_memory|ram_block[23][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[23][14]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[23][14]~feeder_combout\);

-- Location: FF_X77_Y37_N34
\add_instance|prim_datapath|ram_memory|ram_block[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[23][14]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][14]~q\);

-- Location: FF_X73_Y33_N29
\add_instance|prim_datapath|ram_memory|ram_block[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][14]~q\);

-- Location: FF_X73_Y33_N38
\add_instance|prim_datapath|ram_memory|ram_block[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][14]~q\);

-- Location: LABCELL_X73_Y33_N39
\add_instance|prim_datapath|ram_memory|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux1~3_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[31][14]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[23][14]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][14]~q\ & ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[23][14]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[31][14]~q\ & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[19][14]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[27][14]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][14]~q\ 
-- & ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[19][14]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[27][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][14]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][14]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][14]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][14]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux1~3_combout\);

-- Location: FF_X82_Y35_N59
\add_instance|prim_datapath|ram_memory|ram_block[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][14]~q\);

-- Location: MLABCELL_X72_Y33_N39
\add_instance|prim_datapath|ram_memory|ram_block[18][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[18][14]~feeder_combout\ = \add_instance|prim_datapath|ram_din[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[18][14]~feeder_combout\);

-- Location: FF_X72_Y33_N41
\add_instance|prim_datapath|ram_memory|ram_block[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[18][14]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][14]~q\);

-- Location: FF_X72_Y33_N8
\add_instance|prim_datapath|ram_memory|ram_block[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][14]~q\);

-- Location: FF_X74_Y33_N11
\add_instance|prim_datapath|ram_memory|ram_block[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][14]~q\);

-- Location: MLABCELL_X72_Y33_N6
\add_instance|prim_datapath|ram_memory|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux1~2_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[30][14]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[22][14]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[18][14]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[26][14]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[30][14]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[22][14]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[18][14]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[26][14]~q\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[30][14]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[22][14]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[18][14]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[26][14]~q\)))) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[30][14]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[22][14]~q\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[18][14]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[26][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][14]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][14]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][14]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][14]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux1~2_combout\);

-- Location: LABCELL_X71_Y36_N27
\add_instance|prim_datapath|ram_memory|ram_block[16][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[16][14]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[16][14]~feeder_combout\);

-- Location: FF_X71_Y36_N28
\add_instance|prim_datapath|ram_memory|ram_block[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[16][14]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][14]~q\);

-- Location: LABCELL_X70_Y34_N54
\add_instance|prim_datapath|ram_memory|ram_block[24][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[24][14]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[24][14]~feeder_combout\);

-- Location: FF_X70_Y34_N55
\add_instance|prim_datapath|ram_memory|ram_block[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[24][14]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][14]~q\);

-- Location: FF_X72_Y33_N20
\add_instance|prim_datapath|ram_memory|ram_block[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][14]~q\);

-- Location: LABCELL_X70_Y34_N36
\add_instance|prim_datapath|ram_memory|ram_block[20][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[20][14]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[20][14]~feeder_combout\);

-- Location: FF_X70_Y34_N37
\add_instance|prim_datapath|ram_memory|ram_block[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[20][14]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][14]~q\);

-- Location: MLABCELL_X72_Y33_N18
\add_instance|prim_datapath|ram_memory|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux1~0_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[28][14]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[20][14]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[16][14]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[24][14]~q\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[28][14]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[20][14]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((\add_instance|prim_datapath|ram_addr[2]~0_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[16][14]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[24][14]~q\ & !\add_instance|prim_datapath|ram_addr[2]~0_combout\)))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[28][14]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[20][14]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[16][14]~q\ & 
-- ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\)))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (((\add_instance|prim_datapath|ram_addr[2]~0_combout\) # (\add_instance|prim_datapath|ram_memory|ram_block[24][14]~q\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[28][14]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[20][14]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[16][14]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[24][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][14]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][14]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][14]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][14]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux1~0_combout\);

-- Location: LABCELL_X73_Y33_N24
\add_instance|prim_datapath|ram_memory|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux1~4_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux1~2_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux1~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux1~1_combout\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux1~3_combout\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux1~2_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux1~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # 
-- ((\add_instance|prim_datapath|ram_memory|Mux1~1_combout\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux1~3_combout\)))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|Mux1~2_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux1~0_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux1~1_combout\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\) # ((\add_instance|prim_datapath|ram_memory|Mux1~3_combout\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux1~2_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux1~0_combout\ & ( (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux1~1_combout\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux1~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~1_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~3_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~2_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~0_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux1~4_combout\);

-- Location: LABCELL_X74_Y32_N45
\add_instance|prim_datapath|ram_memory|ram_block[14][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[14][14]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[14][14]~feeder_combout\);

-- Location: FF_X74_Y32_N46
\add_instance|prim_datapath|ram_memory|ram_block[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[14][14]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][14]~q\);

-- Location: FF_X71_Y35_N20
\add_instance|prim_datapath|ram_memory|ram_block[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][14]~q\);

-- Location: LABCELL_X74_Y32_N9
\add_instance|prim_datapath|ram_memory|ram_block[13][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[13][14]~feeder_combout\ = \add_instance|prim_datapath|ram_din[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[13][14]~feeder_combout\);

-- Location: FF_X74_Y32_N11
\add_instance|prim_datapath|ram_memory|ram_block[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[13][14]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][14]~q\);

-- Location: FF_X74_Y32_N38
\add_instance|prim_datapath|ram_memory|ram_block[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][14]~q\);

-- Location: LABCELL_X74_Y32_N36
\add_instance|prim_datapath|ram_memory|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux1~6_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[15][14]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[13][14]~q\) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[15][14]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- \add_instance|prim_datapath|ram_memory|ram_block[13][14]~q\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[15][14]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[12][14]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[14][14]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[15][14]~q\ 
-- & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[12][14]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[14][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][14]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][14]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][14]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][14]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux1~6_combout\);

-- Location: LABCELL_X73_Y31_N21
\add_instance|prim_datapath|ram_memory|ram_block[0][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[0][14]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[0][14]~feeder_combout\);

-- Location: FF_X73_Y31_N23
\add_instance|prim_datapath|ram_memory|ram_block[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[0][14]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][14]~q\);

-- Location: LABCELL_X73_Y31_N57
\add_instance|prim_datapath|ram_memory|ram_block[1][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[1][14]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[1][14]~feeder_combout\);

-- Location: FF_X73_Y31_N58
\add_instance|prim_datapath|ram_memory|ram_block[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[1][14]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][14]~q\);

-- Location: LABCELL_X75_Y31_N33
\add_instance|prim_datapath|ram_memory|ram_block[2][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[2][14]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[14]~14_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[2][14]~feeder_combout\);

-- Location: FF_X75_Y31_N34
\add_instance|prim_datapath|ram_memory|ram_block[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[2][14]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][14]~q\);

-- Location: FF_X73_Y31_N14
\add_instance|prim_datapath|ram_memory|ram_block[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][14]~q\);

-- Location: LABCELL_X73_Y31_N12
\add_instance|prim_datapath|ram_memory|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux1~8_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[3][14]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[1][14]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[3][14]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[1][14]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[3][14]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[0][14]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[2][14]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[3][14]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[0][14]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[2][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][14]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][14]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][14]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][14]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux1~8_combout\);

-- Location: FF_X72_Y36_N35
\add_instance|prim_datapath|ram_memory|ram_block[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][14]~q\);

-- Location: FF_X73_Y37_N40
\add_instance|prim_datapath|ram_memory|ram_block[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][14]~q\);

-- Location: FF_X72_Y36_N25
\add_instance|prim_datapath|ram_memory|ram_block[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][14]~q\);

-- Location: FF_X72_Y36_N50
\add_instance|prim_datapath|ram_memory|ram_block[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][14]~q\);

-- Location: MLABCELL_X72_Y36_N48
\add_instance|prim_datapath|ram_memory|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux1~7_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[7][14]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[5][14]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][14]~q\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[5][14]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[7][14]~q\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[4][14]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[6][14]~q\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[7][14]~q\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[4][14]~q\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[6][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][14]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][14]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][14]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][14]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux1~7_combout\);

-- Location: LABCELL_X73_Y33_N9
\add_instance|prim_datapath|ram_memory|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux1~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux1~8_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux1~7_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- ((\add_instance|prim_datapath|ram_memory|Mux1~6_combout\ & \add_instance|prim_datapath|ram_addr[2]~0_combout\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux1~8_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux1~7_combout\ & ( 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # (\add_instance|prim_datapath|ram_memory|Mux1~6_combout\))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|Mux1~8_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|Mux1~7_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux1~6_combout\ & \add_instance|prim_datapath|ram_addr[2]~0_combout\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux1~8_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux1~7_combout\ & ( 
-- (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|Mux1~6_combout\ & \add_instance|prim_datapath|ram_addr[2]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011110011000000001100000000110011111100110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~6_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~8_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~7_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux1~9_combout\);

-- Location: FF_X78_Y33_N59
\add_instance|prim_datapath|ram_memory|ram_block[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][14]~q\);

-- Location: FF_X73_Y32_N16
\add_instance|prim_datapath|ram_memory|ram_block[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][14]~q\);

-- Location: FF_X77_Y33_N44
\add_instance|prim_datapath|ram_memory|ram_block[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][14]~q\);

-- Location: FF_X73_Y32_N59
\add_instance|prim_datapath|ram_memory|ram_block[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[14]~14_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][14]~q\);

-- Location: LABCELL_X77_Y33_N42
\add_instance|prim_datapath|ram_memory|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux1~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[11][14]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[10][14]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[8][14]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[9][14]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[11][14]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[10][14]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[8][14]~q\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[9][14]~q\ & ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\)))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[11][14]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[10][14]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[8][14]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_addr[1]~3_combout\)) # (\add_instance|prim_datapath|ram_memory|ram_block[9][14]~q\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[11][14]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[10][14]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[8][14]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[9][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][14]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][14]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][14]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][14]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux1~5_combout\);

-- Location: LABCELL_X77_Y33_N24
\add_instance|prim_datapath|ram_memory|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux1~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux1~5_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux1~9_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|Mux0~0_combout\))) # (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux1~4_combout\)))) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux1~5_combout\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux1~9_combout\))) # (\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (\add_instance|prim_datapath|ram_memory|Mux1~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~4_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~9_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux1~5_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux1~10_combout\);

-- Location: FF_X77_Y33_N38
\add_instance|prim_datapath|ins_register|dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_memory|Mux1~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(14));

-- Location: LABCELL_X80_Y36_N21
\add_instance|control_logic|Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector18~0_combout\ = ( \add_instance|control_logic|CS.S22~q\ & ( \add_instance|prim_datapath|ins_register|dout\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	dataf => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	combout => \add_instance|control_logic|Selector18~0_combout\);

-- Location: LABCELL_X77_Y33_N18
\add_instance|control_logic|Selector18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector18~2_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(15) & ( \add_instance|prim_datapath|ins_register|dout\(13) & ( \add_instance|control_logic|CS.S21~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ins_register|dout\(15) & ( \add_instance|prim_datapath|ins_register|dout\(13) & ( (!\add_instance|prim_datapath|ins_register|dout\(14) & (\add_instance|control_logic|CS.S21~q\)) # 
-- (\add_instance|prim_datapath|ins_register|dout\(14) & ((!\add_instance|prim_datapath|ins_register|dout\(12) & (\add_instance|control_logic|CS.S21~q\)) # (\add_instance|prim_datapath|ins_register|dout\(12) & ((\add_instance|control_logic|CS.S7~q\))))) ) ) 
-- ) # ( \add_instance|prim_datapath|ins_register|dout\(15) & ( !\add_instance|prim_datapath|ins_register|dout\(13) & ( (\add_instance|control_logic|CS.S21~q\ & ((!\add_instance|prim_datapath|ins_register|dout\(14)) # 
-- (\add_instance|prim_datapath|ins_register|dout\(12)))) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(15) & ( !\add_instance|prim_datapath|ins_register|dout\(13) & ( \add_instance|control_logic|CS.S21~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001000100011001100110011001001110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datab => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	combout => \add_instance|control_logic|Selector18~2_combout\);

-- Location: LABCELL_X80_Y36_N12
\add_instance|control_logic|Selector18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector18~1_combout\ = ( \add_instance|control_logic|CS.S21~q\ & ( \add_instance|control_logic|CS.S20~q\ ) ) # ( !\add_instance|control_logic|CS.S21~q\ & ( (\add_instance|control_logic|CS.S20~q\ & 
-- \add_instance|prim_datapath|ins_register|dout\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S20~q\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	dataf => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	combout => \add_instance|control_logic|Selector18~1_combout\);

-- Location: LABCELL_X80_Y36_N42
\add_instance|control_logic|Selector18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector18~3_combout\ = ( \add_instance|control_logic|Selector18~2_combout\ & ( \add_instance|control_logic|Selector18~1_combout\ ) ) # ( !\add_instance|control_logic|Selector18~2_combout\ & ( 
-- \add_instance|control_logic|Selector18~1_combout\ & ( (\add_instance|control_logic|NS.S8~0_combout\ & \add_instance|prim_datapath|ins_register|dout\(15)) ) ) ) # ( \add_instance|control_logic|Selector18~2_combout\ & ( 
-- !\add_instance|control_logic|Selector18~1_combout\ ) ) # ( !\add_instance|control_logic|Selector18~2_combout\ & ( !\add_instance|control_logic|Selector18~1_combout\ & ( (\add_instance|control_logic|Selector18~0_combout\ & 
-- (\add_instance|prim_datapath|lsm_hw|valid~combout\ & (\add_instance|control_logic|NS.S8~0_combout\ & \add_instance|prim_datapath|ins_register|dout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111100000000000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_Selector18~0_combout\,
	datab => \add_instance|prim_datapath|lsm_hw|ALT_INV_valid~combout\,
	datac => \add_instance|control_logic|ALT_INV_NS.S8~0_combout\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datae => \add_instance|control_logic|ALT_INV_Selector18~2_combout\,
	dataf => \add_instance|control_logic|ALT_INV_Selector18~1_combout\,
	combout => \add_instance|control_logic|Selector18~3_combout\);

-- Location: FF_X80_Y36_N44
\add_instance|control_logic|CS.S21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|Selector18~3_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S21~q\);

-- Location: LABCELL_X77_Y33_N48
\add_instance|control_logic|Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector19~0_combout\ = ( !\add_instance|prim_datapath|ins_register|dout\(12) & ( (\add_instance|prim_datapath|ins_register|dout\(15) & (!\add_instance|prim_datapath|ins_register|dout\(13) & 
-- \add_instance|prim_datapath|ins_register|dout\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	combout => \add_instance|control_logic|Selector19~0_combout\);

-- Location: LABCELL_X80_Y36_N18
\add_instance|control_logic|Selector19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector19~1_combout\ = ( \add_instance|control_logic|Selector19~0_combout\ & ( ((\add_instance|control_logic|CS.S22~q\ & !\add_instance|prim_datapath|lsm_hw|valid~combout\)) # (\add_instance|control_logic|CS.S21~q\) ) ) # ( 
-- !\add_instance|control_logic|Selector19~0_combout\ & ( \add_instance|control_logic|CS.S22~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101110011011100110111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	datab => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datac => \add_instance|prim_datapath|lsm_hw|ALT_INV_valid~combout\,
	dataf => \add_instance|control_logic|ALT_INV_Selector19~0_combout\,
	combout => \add_instance|control_logic|Selector19~1_combout\);

-- Location: FF_X77_Y34_N17
\add_instance|control_logic|CS.S22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|control_logic|Selector19~1_combout\,
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S22~q\);

-- Location: LABCELL_X74_Y35_N48
\add_instance|prim_datapath|lsm_hw|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|lsm_hw|Equal0~0_combout\ = ( \add_instance|prim_datapath|lsm_hw|num[0]~2_combout\ & ( (\add_instance|prim_datapath|lsm_hw|num\(2) & \add_instance|prim_datapath|lsm_hw|num\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(2),
	datad => \add_instance|prim_datapath|lsm_hw|ALT_INV_num\(1),
	dataf => \add_instance|prim_datapath|lsm_hw|ALT_INV_num[0]~2_combout\,
	combout => \add_instance|prim_datapath|lsm_hw|Equal0~0_combout\);

-- Location: LABCELL_X74_Y35_N21
\add_instance|prim_datapath|lsm_hw|valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|lsm_hw|valid~combout\ = ( \add_instance|prim_datapath|lsm_hw|Equal0~0_combout\ & ( (!\add_instance|control_logic|CS.S22~q\ & \add_instance|prim_datapath|lsm_hw|valid~combout\) ) ) # ( 
-- !\add_instance|prim_datapath|lsm_hw|Equal0~0_combout\ & ( (\add_instance|prim_datapath|lsm_hw|valid~combout\) # (\add_instance|control_logic|CS.S22~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_CS.S22~q\,
	datad => \add_instance|prim_datapath|lsm_hw|ALT_INV_valid~combout\,
	dataf => \add_instance|prim_datapath|lsm_hw|ALT_INV_Equal0~0_combout\,
	combout => \add_instance|prim_datapath|lsm_hw|valid~combout\);

-- Location: LABCELL_X80_Y36_N54
\add_instance|control_logic|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector20~0_combout\ = ( \add_instance|control_logic|Mux178~0_combout\ & ( ((\add_instance|prim_datapath|lsm_hw|valid~combout\ & \add_instance|control_logic|CS.S25~q\)) # (\add_instance|control_logic|CS.S20~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|lsm_hw|ALT_INV_valid~combout\,
	datac => \add_instance|control_logic|ALT_INV_CS.S20~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.S25~q\,
	dataf => \add_instance|control_logic|ALT_INV_Mux178~0_combout\,
	combout => \add_instance|control_logic|Selector20~0_combout\);

-- Location: FF_X80_Y36_N56
\add_instance|control_logic|CS.S23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|Selector20~0_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S23~q\);

-- Location: LABCELL_X80_Y36_N30
\add_instance|control_logic|NS.S24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S24~0_combout\ = ( \add_instance|control_logic|CS.S23~q\ & ( !\input_vector[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	combout => \add_instance|control_logic|NS.S24~0_combout\);

-- Location: FF_X80_Y36_N32
\add_instance|control_logic|CS.S24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|NS.S24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S24~q\);

-- Location: LABCELL_X77_Y34_N42
\add_instance|control_logic|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector22~0_combout\ = ( \add_instance|control_logic|Mux178~0_combout\ & ( ((!\add_instance|prim_datapath|lsm_hw|valid~combout\ & \add_instance|control_logic|CS.S25~q\)) # (\add_instance|control_logic|CS.S24~q\) ) ) # ( 
-- !\add_instance|control_logic|Mux178~0_combout\ & ( (\add_instance|control_logic|CS.S25~q\) # (\add_instance|control_logic|CS.S24~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011111100110011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|control_logic|ALT_INV_CS.S24~q\,
	datac => \add_instance|prim_datapath|lsm_hw|ALT_INV_valid~combout\,
	datad => \add_instance|control_logic|ALT_INV_CS.S25~q\,
	dataf => \add_instance|control_logic|ALT_INV_Mux178~0_combout\,
	combout => \add_instance|control_logic|Selector22~0_combout\);

-- Location: FF_X77_Y34_N44
\add_instance|control_logic|CS.S25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|Selector22~0_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S25~q\);

-- Location: LABCELL_X81_Y34_N9
\add_instance|control_logic|WideOr2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|WideOr2~1_combout\ = ( !\add_instance|control_logic|CS.S4~q\ & ( (!\add_instance|control_logic|CS.S25~q\ & (!\add_instance|control_logic|CS.S7~q\ & !\add_instance|control_logic|CS.S1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S25~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S7~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.S1~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.S4~q\,
	combout => \add_instance|control_logic|WideOr2~1_combout\);

-- Location: LABCELL_X83_Y33_N36
\add_instance|prim_datapath|alu_ent|dest_temp[11]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[11]~2_combout\ = ( \add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|adl_temp\(11) & ( (!\add_instance|prim_datapath|temp1|dout\(11)) # 
-- ((!\add_instance|prim_datapath|alu_b[11]~7_combout\) # (\add_instance|control_logic|Selector0~2_combout\)) ) ) ) # ( !\add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|adl_temp\(11) & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(11)) # ((!\add_instance|prim_datapath|alu_b[11]~7_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & 
-- (!\add_instance|prim_datapath|temp1|dout\(11) $ (!\add_instance|prim_datapath|alu_ent|carry~8_combout\ $ (!\add_instance|prim_datapath|alu_b[11]~7_combout\)))) ) ) ) # ( \add_instance|control_logic|T[26]~0_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|adl_temp\(11) & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(11)) # (!\add_instance|prim_datapath|alu_b[11]~7_combout\))) ) ) ) # ( 
-- !\add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|adl_temp\(11) & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(11)) # 
-- ((!\add_instance|prim_datapath|alu_b[11]~7_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|temp1|dout\(11) $ (!\add_instance|prim_datapath|alu_ent|carry~8_combout\ $ 
-- (!\add_instance|prim_datapath|alu_b[11]~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110110011010110011001000100011101101100110101111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(11),
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~8_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[11]~7_combout\,
	datae => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp\(11),
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[11]~2_combout\);

-- Location: LABCELL_X83_Y33_N45
\add_instance|prim_datapath|alu_ent|dest_temp[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(11) = ( \add_instance|prim_datapath|alu_ent|dest_temp[11]~2_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest_temp\(11)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp[11]~2_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest_temp\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(11),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[11]~2_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(11));

-- Location: LABCELL_X81_Y35_N0
\add_instance|prim_datapath|alu_ent|carry~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~13_combout\ = ( \add_instance|prim_datapath|alu_ent|carry~4_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(4) & !\add_instance|prim_datapath|alu_b[4]~14_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|carry~4_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(4) & ((!\add_instance|prim_datapath|alu_ent|carry~1_combout\) # (!\add_instance|prim_datapath|alu_b[4]~14_combout\))) # 
-- (\add_instance|prim_datapath|temp1|dout\(4) & (!\add_instance|prim_datapath|alu_ent|carry~1_combout\ & !\add_instance|prim_datapath|alu_b[4]~14_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011000000111111001100000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(4),
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~1_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[4]~14_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~4_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~13_combout\);

-- Location: LABCELL_X83_Y33_N18
\add_instance|prim_datapath|alu_ent|dest_temp[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[5]~1_combout\ = ( \add_instance|prim_datapath|alu_b[5]~13_combout\ & ( \add_instance|prim_datapath|alu_ent|dest[5]~9_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(5)) # 
-- (\add_instance|control_logic|Selector0~2_combout\) ) ) ) # ( !\add_instance|prim_datapath|alu_b[5]~13_combout\ & ( \add_instance|prim_datapath|alu_ent|dest[5]~9_combout\ ) ) # ( \add_instance|prim_datapath|alu_b[5]~13_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|dest[5]~9_combout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|temp1|dout\(5))))) # (\add_instance|control_logic|Selector0~2_combout\ & 
-- (!\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|alu_ent|carry~13_combout\ $ (!\add_instance|prim_datapath|temp1|dout\(5))))) ) ) ) # ( !\add_instance|prim_datapath|alu_b[5]~13_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|dest[5]~9_combout\ & ( (!\add_instance|control_logic|Selector0~2_combout\) # ((!\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|alu_ent|carry~13_combout\ $ 
-- (\add_instance|prim_datapath|temp1|dout\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110010000110011000110000011111111111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~13_combout\,
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(5),
	datac => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datad => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_alu_b[5]~13_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[5]~9_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[5]~1_combout\);

-- Location: LABCELL_X83_Y33_N27
\add_instance|prim_datapath|alu_ent|dest_temp[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(5) = ( \add_instance|prim_datapath|alu_ent|dest_temp[5]~1_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest_temp\(5)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp[5]~1_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest_temp\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(5),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[5]~1_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(5));

-- Location: MLABCELL_X82_Y34_N30
\add_instance|prim_datapath|alu_ent|dest_temp[13]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[13]~17_combout\ = ( \add_instance|prim_datapath|alu_ent|carry~9_combout\ & ( \add_instance|prim_datapath|alu_ent|adl_temp\(13) & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- ((!\add_instance|prim_datapath|temp1|dout\(13)) # ((!\add_instance|prim_datapath|alu_b[13]~5_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(13) $ 
-- (\add_instance|prim_datapath|alu_b[13]~5_combout\)) # (\add_instance|control_logic|T[26]~0_combout\))) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|carry~9_combout\ & ( \add_instance|prim_datapath|alu_ent|adl_temp\(13) & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(13)) # ((!\add_instance|prim_datapath|alu_b[13]~5_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & 
-- ((!\add_instance|prim_datapath|temp1|dout\(13) $ (!\add_instance|prim_datapath|alu_b[13]~5_combout\)) # (\add_instance|control_logic|T[26]~0_combout\))) ) ) ) # ( \add_instance|prim_datapath|alu_ent|carry~9_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|adl_temp\(13) & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(13)) # ((!\add_instance|prim_datapath|alu_b[13]~5_combout\)))) # 
-- (\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|temp1|dout\(13) $ (\add_instance|prim_datapath|alu_b[13]~5_combout\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|carry~9_combout\ & ( !\add_instance|prim_datapath|alu_ent|adl_temp\(13) & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(13)) # 
-- ((!\add_instance|prim_datapath|alu_b[13]~5_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|temp1|dout\(13) $ 
-- (!\add_instance|prim_datapath|alu_b[13]~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011110010101000111010011010100010111100111111011110100111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(13),
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[13]~5_combout\,
	datad => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~9_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp\(13),
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[13]~17_combout\);

-- Location: MLABCELL_X82_Y34_N48
\add_instance|prim_datapath|alu_ent|dest_temp[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(13) = ( \add_instance|prim_datapath|alu_ent|dest_temp[13]~17_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest_temp\(13)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp[13]~17_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest_temp\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(13),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[13]~17_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(13));

-- Location: LABCELL_X83_Y35_N48
\add_instance|prim_datapath|alu_ent|dest_temp[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[12]~0_combout\ = ( \add_instance|control_logic|Selector0~2_combout\ & ( \add_instance|control_logic|T[26]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[12]~0_combout\);

-- Location: LABCELL_X83_Y35_N15
\add_instance|prim_datapath|alu_ent|dest[15]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest[15]~23_combout\ = ( \add_instance|prim_datapath|alu_ent|carryL~0_combout\ & ( \add_instance|prim_datapath|alu_ent|dest_temp[12]~0_combout\ & ( (\add_instance|prim_datapath|alu_ent|adl_temp[15]~3_combout\ & 
-- !\add_instance|prim_datapath|alu_ent|dest[15]~22_combout\) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|carryL~0_combout\ & ( \add_instance|prim_datapath|alu_ent|dest_temp[12]~0_combout\ & ( (!\add_instance|prim_datapath|alu_ent|dest[15]~22_combout\ & 
-- (!\add_instance|prim_datapath|alu_ent|adl_temp[15]~3_combout\ $ (\add_instance|prim_datapath|alu_ent|carryL~11_combout\))) ) ) ) # ( \add_instance|prim_datapath|alu_ent|carryL~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|dest_temp[12]~0_combout\ & 
-- ( !\add_instance|prim_datapath|alu_ent|dest[15]~22_combout\ ) ) ) # ( !\add_instance|prim_datapath|alu_ent|carryL~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|dest_temp[12]~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|dest[15]~22_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110010001000010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[15]~3_combout\,
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[15]~22_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~11_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[12]~0_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest[15]~23_combout\);

-- Location: LABCELL_X83_Y35_N42
\add_instance|prim_datapath|alu_ent|dest_temp[15]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[15]~19_combout\ = ( \add_instance|prim_datapath|alu_ent|carry~10_combout\ & ( \add_instance|prim_datapath|alu_ent|dest[15]~23_combout\ & ( (\add_instance|prim_datapath|alu_ent|dest[15]~1_combout\ & 
-- (!\add_instance|prim_datapath|temp1|dout\(15) $ (\add_instance|prim_datapath|alu_b[15]~3_combout\))) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|carry~10_combout\ & ( \add_instance|prim_datapath|alu_ent|dest[15]~23_combout\ & ( 
-- (\add_instance|prim_datapath|alu_ent|dest[15]~1_combout\ & (!\add_instance|prim_datapath|temp1|dout\(15) $ (!\add_instance|prim_datapath|alu_b[15]~3_combout\))) ) ) ) # ( \add_instance|prim_datapath|alu_ent|carry~10_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|dest[15]~23_combout\ ) ) # ( !\add_instance|prim_datapath|alu_ent|carry~10_combout\ & ( !\add_instance|prim_datapath|alu_ent|dest[15]~23_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000011001100000011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[15]~1_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(15),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[15]~3_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~10_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[15]~23_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[15]~19_combout\);

-- Location: LABCELL_X83_Y35_N57
\add_instance|prim_datapath|alu_ent|dest_temp[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(15) = ( \add_instance|prim_datapath|alu_ent|dest_temp[15]~19_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest_temp\(15)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp[15]~19_combout\ & ( (\add_instance|prim_datapath|alu_ent|dest_temp\(15) & \add_instance|control_logic|WideOr2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(15),
	datad => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[15]~19_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(15));

-- Location: LABCELL_X81_Y35_N21
\add_instance|prim_datapath|alu_ent|add_temp[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|add_temp\(14) = ( \add_instance|prim_datapath|alu_ent|carry~9_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(14) $ (!\add_instance|prim_datapath|alu_b[14]~4_combout\ $ 
-- (((\add_instance|prim_datapath|alu_b[13]~5_combout\) # (\add_instance|prim_datapath|temp1|dout\(13))))) ) ) # ( !\add_instance|prim_datapath|alu_ent|carry~9_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(14) $ 
-- (!\add_instance|prim_datapath|alu_b[14]~4_combout\ $ (((\add_instance|prim_datapath|temp1|dout\(13) & \add_instance|prim_datapath|alu_b[13]~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001001101101100100101101100100100110110110010010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(13),
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(14),
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[13]~5_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[14]~4_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~9_combout\,
	combout => \add_instance|prim_datapath|alu_ent|add_temp\(14));

-- Location: MLABCELL_X82_Y33_N0
\add_instance|prim_datapath|alu_ent|dest_temp[14]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[14]~18_combout\ = ( \add_instance|prim_datapath|alu_ent|adl_temp[14]~2_combout\ & ( \add_instance|prim_datapath|alu_ent|add_temp\(14) & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (((!\add_instance|prim_datapath|alu_ent|carry~12_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|control_logic|T[26]~0_combout\) # ((!\add_instance|prim_datapath|alu_ent|carryL~15_combout\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|adl_temp[14]~2_combout\ & ( \add_instance|prim_datapath|alu_ent|add_temp\(14) & ( (!\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|alu_ent|carry~12_combout\)))) # 
-- (\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|control_logic|T[26]~0_combout\) # ((\add_instance|prim_datapath|alu_ent|carryL~15_combout\)))) ) ) ) # ( \add_instance|prim_datapath|alu_ent|adl_temp[14]~2_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|add_temp\(14) & ( (!\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|alu_ent|carry~12_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & 
-- (\add_instance|control_logic|T[26]~0_combout\ & ((!\add_instance|prim_datapath|alu_ent|carryL~15_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|adl_temp[14]~2_combout\ & ( !\add_instance|prim_datapath|alu_ent|add_temp\(14) & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|prim_datapath|alu_ent|carry~12_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (\add_instance|control_logic|T[26]~0_combout\ & 
-- ((\add_instance|prim_datapath|alu_ent|carryL~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011010001110100011100000011100010111100111111001111100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~12_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~15_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[14]~2_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_add_temp\(14),
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[14]~18_combout\);

-- Location: MLABCELL_X82_Y33_N18
\add_instance|prim_datapath|alu_ent|dest_temp[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(14) = ( \add_instance|prim_datapath|alu_ent|dest_temp\(14) & ( (\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest_temp[14]~18_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp\(14) & ( (\add_instance|prim_datapath|alu_ent|dest_temp[14]~18_combout\ & !\add_instance|control_logic|WideOr2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[14]~18_combout\,
	datac => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(14),
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(14));

-- Location: LABCELL_X81_Y35_N9
\add_instance|prim_datapath|alu_ent|add_temp[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|add_temp\(12) = ( \add_instance|prim_datapath|alu_ent|carry~8_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(12) $ (!\add_instance|prim_datapath|alu_b[12]~6_combout\ $ 
-- (((\add_instance|prim_datapath|alu_b[11]~7_combout\ & \add_instance|prim_datapath|temp1|dout\(11))))) ) ) # ( !\add_instance|prim_datapath|alu_ent|carry~8_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(12) $ 
-- (!\add_instance|prim_datapath|alu_b[12]~6_combout\ $ (((\add_instance|prim_datapath|temp1|dout\(11)) # (\add_instance|prim_datapath|alu_b[11]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101011010011010010101011010011010010101101001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(12),
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[11]~7_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[12]~6_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(11),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~8_combout\,
	combout => \add_instance|prim_datapath|alu_ent|add_temp\(12));

-- Location: LABCELL_X81_Y34_N27
\add_instance|prim_datapath|alu_ent|dest_temp[12]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[12]~16_combout\ = ( \add_instance|prim_datapath|alu_ent|adl_temp[12]~1_combout\ & ( \add_instance|prim_datapath|alu_ent|add_temp\(12) & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (!\add_instance|prim_datapath|alu_ent|carry~11_combout\)) # (\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|control_logic|T[26]~0_combout\) # (\add_instance|prim_datapath|alu_ent|carryL~9_combout\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|adl_temp[12]~1_combout\ & ( \add_instance|prim_datapath|alu_ent|add_temp\(12) & ( (!\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|alu_ent|carry~11_combout\)) # 
-- (\add_instance|control_logic|Selector0~2_combout\ & (((!\add_instance|control_logic|T[26]~0_combout\) # (!\add_instance|prim_datapath|alu_ent|carryL~9_combout\)))) ) ) ) # ( \add_instance|prim_datapath|alu_ent|adl_temp[12]~1_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|add_temp\(12) & ( (!\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|alu_ent|carry~11_combout\)) # (\add_instance|control_logic|Selector0~2_combout\ & 
-- (((\add_instance|control_logic|T[26]~0_combout\ & \add_instance|prim_datapath|alu_ent|carryL~9_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|adl_temp[12]~1_combout\ & ( !\add_instance|prim_datapath|alu_ent|add_temp\(12) & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|alu_ent|carry~11_combout\)) # (\add_instance|control_logic|Selector0~2_combout\ & (((\add_instance|control_logic|T[26]~0_combout\ & 
-- !\add_instance|prim_datapath|alu_ent|carryL~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110110001000100010001000110111011101110110001101100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~11_combout\,
	datac => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~9_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[12]~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_add_temp\(12),
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[12]~16_combout\);

-- Location: LABCELL_X81_Y34_N33
\add_instance|prim_datapath|alu_ent|dest_temp[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(12) = ( \add_instance|prim_datapath|alu_ent|dest_temp\(12) & ( (\add_instance|prim_datapath|alu_ent|dest_temp[12]~16_combout\) # (\add_instance|control_logic|WideOr2~1_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp\(12) & ( (!\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest_temp[12]~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[12]~16_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(12),
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(12));

-- Location: MLABCELL_X82_Y34_N51
\add_instance|prim_datapath|alu_ent|WideOr0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|WideOr0~2_combout\ = ( !\add_instance|prim_datapath|alu_ent|dest_temp\(12) & ( (!\add_instance|prim_datapath|alu_ent|dest_temp\(13) & (!\add_instance|prim_datapath|alu_ent|dest_temp\(15) & 
-- !\add_instance|prim_datapath|alu_ent|dest_temp\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(13),
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(15),
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(14),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(12),
	combout => \add_instance|prim_datapath|alu_ent|WideOr0~2_combout\);

-- Location: LABCELL_X81_Y35_N57
\add_instance|prim_datapath|alu_ent|carry~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~14_combout\ = ( \add_instance|prim_datapath|alu_ent|carry~2_combout\ & ( (\add_instance|prim_datapath|alu_b[1]~16_combout\) # (\add_instance|prim_datapath|temp1|dout\(1)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|carry~2_combout\ & ( (\add_instance|prim_datapath|temp1|dout\(1) & \add_instance|prim_datapath|alu_b[1]~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(1),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[1]~16_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~2_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~14_combout\);

-- Location: MLABCELL_X82_Y34_N57
\add_instance|prim_datapath|alu_ent|carry~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~15_combout\ = ( \add_instance|prim_datapath|alu_b[2]~15_combout\ & ( (\add_instance|prim_datapath|alu_ent|carry~14_combout\) # (\add_instance|prim_datapath|temp1|dout\(2)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_b[2]~15_combout\ & ( (\add_instance|prim_datapath|temp1|dout\(2) & \add_instance|prim_datapath|alu_ent|carry~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(2),
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~14_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_alu_b[2]~15_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~15_combout\);

-- Location: MLABCELL_X82_Y34_N12
\add_instance|prim_datapath|alu_ent|dest_temp[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[3]~6_combout\ = ( \add_instance|prim_datapath|alu_ent|dest[3]~5_combout\ & ( \add_instance|control_logic|T[26]~0_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(3)) # 
-- ((!\add_instance|prim_datapath|alu_b[3]~18_combout\) # (\add_instance|control_logic|Selector0~2_combout\)) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|dest[3]~5_combout\ & ( \add_instance|control_logic|T[26]~0_combout\ & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(3)) # (!\add_instance|prim_datapath|alu_b[3]~18_combout\))) ) ) ) # ( \add_instance|prim_datapath|alu_ent|dest[3]~5_combout\ & ( 
-- !\add_instance|control_logic|T[26]~0_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(3)) # ((!\add_instance|prim_datapath|alu_b[3]~18_combout\) # (\add_instance|control_logic|Selector0~2_combout\)) ) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest[3]~5_combout\ & ( !\add_instance|control_logic|T[26]~0_combout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(3)) # 
-- ((!\add_instance|prim_datapath|alu_b[3]~18_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|temp1|dout\(3) $ (!\add_instance|prim_datapath|alu_b[3]~18_combout\ $ 
-- (\add_instance|prim_datapath|alu_ent|carry~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111001101001111011101111111111101110000000001110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(3),
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[3]~18_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~15_combout\,
	datad => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[3]~5_combout\,
	dataf => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[3]~6_combout\);

-- Location: MLABCELL_X82_Y34_N21
\add_instance|prim_datapath|alu_ent|dest_temp[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(3) = ( \add_instance|prim_datapath|alu_ent|dest_temp[3]~6_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest_temp\(3)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp[3]~6_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest_temp\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(3),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[3]~6_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(3));

-- Location: LABCELL_X81_Y34_N18
\add_instance|prim_datapath|alu_ent|dest_temp[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[1]~4_combout\ = ( \add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|temp1|dout\(0) & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (((!\add_instance|prim_datapath|temp1|dout\(1)) # (!\add_instance|prim_datapath|alu_b[1]~16_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|alu_b[0]~1_combout\ $ 
-- ((\add_instance|prim_datapath|temp1|dout\(1))))) ) ) ) # ( !\add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|temp1|dout\(0) & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (((!\add_instance|prim_datapath|temp1|dout\(1)) # (!\add_instance|prim_datapath|alu_b[1]~16_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|alu_b[0]~1_combout\ $ (!\add_instance|prim_datapath|temp1|dout\(1) 
-- $ (!\add_instance|prim_datapath|alu_b[1]~16_combout\)))) ) ) ) # ( \add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(0) & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (((!\add_instance|prim_datapath|temp1|dout\(1)) # (!\add_instance|prim_datapath|alu_b[1]~16_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|prim_datapath|alu_b[0]~1_combout\ $ 
-- ((\add_instance|prim_datapath|temp1|dout\(1))))) ) ) ) # ( !\add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|temp1|dout\(0) & ( (!\add_instance|prim_datapath|temp1|dout\(1) & 
-- ((!\add_instance|control_logic|Selector0~2_combout\) # (\add_instance|prim_datapath|alu_b[1]~16_combout\))) # (\add_instance|prim_datapath|temp1|dout\(1) & ((!\add_instance|prim_datapath|alu_b[1]~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111110000111010111110000111101011101101001110101111100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[0]~1_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(1),
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[1]~16_combout\,
	datae => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(0),
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[1]~4_combout\);

-- Location: MLABCELL_X82_Y34_N39
\add_instance|prim_datapath|alu_ent|dest_temp[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(1) = ( \add_instance|prim_datapath|alu_ent|dest_temp[1]~4_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest_temp\(1)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp[1]~4_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest_temp\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(1),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[1]~4_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(1));

-- Location: MLABCELL_X82_Y34_N42
\add_instance|prim_datapath|alu_ent|dest_temp[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[0]~3_combout\ = ( \add_instance|prim_datapath|alu_ent|Add0~1_sumout\ & ( (!\add_instance|prim_datapath|temp1|dout\(0) & (((!\add_instance|control_logic|T[26]~0_combout\)))) # 
-- (\add_instance|prim_datapath|temp1|dout\(0) & (((\add_instance|control_logic|T[26]~0_combout\) # (\add_instance|control_logic|Selector0~2_combout\)) # (\add_instance|prim_datapath|alu_b[0]~1_combout\))) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|Add0~1_sumout\ & ( (!\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(0)) # 
-- (\add_instance|prim_datapath|alu_b[0]~1_combout\)))) # (\add_instance|control_logic|T[26]~0_combout\ & (((\add_instance|prim_datapath|temp1|dout\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010000001111110001000000111111110111000011111111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[0]~1_combout\,
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(0),
	datad => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_Add0~1_sumout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[0]~3_combout\);

-- Location: MLABCELL_X82_Y34_N45
\add_instance|prim_datapath|alu_ent|dest_temp[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(0) = ( \add_instance|prim_datapath|alu_ent|dest_temp[0]~3_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest_temp\(0)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp[0]~3_combout\ & ( (\add_instance|prim_datapath|alu_ent|dest_temp\(0) & \add_instance|control_logic|WideOr2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(0),
	datad => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[0]~3_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(0));

-- Location: MLABCELL_X82_Y34_N54
\add_instance|prim_datapath|alu_ent|dest_temp[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[4]~7_combout\ = ( !\add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_b[4]~14_combout\ $ (!\add_instance|prim_datapath|temp1|dout\(4) $ 
-- (((\add_instance|prim_datapath|alu_ent|carry~1_combout\) # (\add_instance|prim_datapath|alu_ent|carry~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011011010011100001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~4_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[4]~14_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(4),
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~1_combout\,
	dataf => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[4]~7_combout\);

-- Location: MLABCELL_X82_Y34_N3
\add_instance|prim_datapath|alu_ent|dest_temp[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[4]~8_combout\ = ( \add_instance|prim_datapath|alu_ent|dest[4]~7_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(4)) # ((!\add_instance|prim_datapath|alu_b[4]~14_combout\) # 
-- (\add_instance|control_logic|Selector0~2_combout\)) ) ) # ( !\add_instance|prim_datapath|alu_ent|dest[4]~7_combout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(4)) # 
-- ((!\add_instance|prim_datapath|alu_b[4]~14_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (((\add_instance|prim_datapath|alu_ent|dest_temp[4]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011111011110010001111101111111011111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(4),
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[4]~14_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[4]~7_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[4]~7_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[4]~8_combout\);

-- Location: MLABCELL_X82_Y34_N0
\add_instance|prim_datapath|alu_ent|dest_temp[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(4) = ( \add_instance|prim_datapath|alu_ent|dest_temp[4]~8_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest_temp\(4)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp[4]~8_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest_temp\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(4),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[4]~8_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(4));

-- Location: MLABCELL_X82_Y34_N6
\add_instance|prim_datapath|alu_ent|dest_temp[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[2]~5_combout\ = ( \add_instance|prim_datapath|alu_ent|carry~14_combout\ & ( \add_instance|prim_datapath|alu_ent|dest[2]~3_combout\ & ( (!\add_instance|prim_datapath|alu_b[2]~15_combout\) # 
-- ((!\add_instance|prim_datapath|temp1|dout\(2)) # (\add_instance|control_logic|Selector0~2_combout\)) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|carry~14_combout\ & ( \add_instance|prim_datapath|alu_ent|dest[2]~3_combout\ & ( 
-- (!\add_instance|prim_datapath|alu_b[2]~15_combout\) # ((!\add_instance|prim_datapath|temp1|dout\(2)) # (\add_instance|control_logic|Selector0~2_combout\)) ) ) ) # ( \add_instance|prim_datapath|alu_ent|carry~14_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|dest[2]~3_combout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|alu_b[2]~15_combout\) # ((!\add_instance|prim_datapath|temp1|dout\(2))))) # 
-- (\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|alu_b[2]~15_combout\ $ (\add_instance|prim_datapath|temp1|dout\(2))))) ) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|carry~14_combout\ & ( !\add_instance|prim_datapath|alu_ent|dest[2]~3_combout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|alu_b[2]~15_combout\) # 
-- ((!\add_instance|prim_datapath|temp1|dout\(2))))) # (\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|alu_b[2]~15_combout\ $ (!\add_instance|prim_datapath|temp1|dout\(2))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101001001000111110101000010011111010111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[2]~15_combout\,
	datab => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(2),
	datad => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~14_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[2]~3_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[2]~5_combout\);

-- Location: MLABCELL_X82_Y34_N27
\add_instance|prim_datapath|alu_ent|dest_temp[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(2) = ( \add_instance|prim_datapath|alu_ent|dest_temp[2]~5_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest_temp\(2)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp[2]~5_combout\ & ( (\add_instance|control_logic|WideOr2~1_combout\ & \add_instance|prim_datapath|alu_ent|dest_temp\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(2),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[2]~5_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(2));

-- Location: MLABCELL_X82_Y34_N36
\add_instance|prim_datapath|alu_ent|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|WideOr0~0_combout\ = ( !\add_instance|prim_datapath|alu_ent|dest_temp\(2) & ( (!\add_instance|prim_datapath|alu_ent|dest_temp\(3) & (!\add_instance|prim_datapath|alu_ent|dest_temp\(1) & 
-- (!\add_instance|prim_datapath|alu_ent|dest_temp\(0) & !\add_instance|prim_datapath|alu_ent|dest_temp\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(3),
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(1),
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(0),
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(4),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(2),
	combout => \add_instance|prim_datapath|alu_ent|WideOr0~0_combout\);

-- Location: LABCELL_X81_Y35_N39
\add_instance|prim_datapath|alu_ent|carry~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~16_combout\ = ( \add_instance|prim_datapath|alu_ent|carry~5_combout\ & ( (\add_instance|prim_datapath|alu_b[6]~12_combout\ & \add_instance|prim_datapath|temp1|dout\(6)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|carry~5_combout\ & ( (\add_instance|prim_datapath|temp1|dout\(6)) # (\add_instance|prim_datapath|alu_b[6]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[6]~12_combout\,
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(6),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~5_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~16_combout\);

-- Location: MLABCELL_X82_Y35_N54
\add_instance|prim_datapath|alu_ent|dest_temp[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[7]~10_combout\ = ( \add_instance|prim_datapath|temp1|dout\(7) & ( \add_instance|control_logic|T[26]~0_combout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (!\add_instance|prim_datapath|alu_b[7]~11_combout\)) # (\add_instance|control_logic|Selector0~2_combout\ & ((\add_instance|prim_datapath|alu_ent|adl_temp\(7)))) ) ) ) # ( !\add_instance|prim_datapath|temp1|dout\(7) & ( 
-- \add_instance|control_logic|T[26]~0_combout\ & ( (!\add_instance|control_logic|Selector0~2_combout\) # (\add_instance|prim_datapath|alu_ent|adl_temp\(7)) ) ) ) # ( \add_instance|prim_datapath|temp1|dout\(7) & ( 
-- !\add_instance|control_logic|T[26]~0_combout\ & ( !\add_instance|prim_datapath|alu_b[7]~11_combout\ $ (((\add_instance|control_logic|Selector0~2_combout\ & \add_instance|prim_datapath|alu_ent|carry~16_combout\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|temp1|dout\(7) & ( !\add_instance|control_logic|T[26]~0_combout\ & ( (!\add_instance|control_logic|Selector0~2_combout\) # (!\add_instance|prim_datapath|alu_b[7]~11_combout\ $ 
-- (!\add_instance|prim_datapath|alu_ent|carry~16_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111011011110101010011010100111001100111111111000100010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[7]~11_combout\,
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~16_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp\(7),
	datae => \add_instance|prim_datapath|temp1|ALT_INV_dout\(7),
	dataf => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[7]~10_combout\);

-- Location: LABCELL_X83_Y33_N51
\add_instance|prim_datapath|alu_ent|dest_temp[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(7) = ( \add_instance|prim_datapath|alu_ent|dest_temp\(7) & ( (\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest_temp[7]~10_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp\(7) & ( (\add_instance|prim_datapath|alu_ent|dest_temp[7]~10_combout\ & !\add_instance|control_logic|WideOr2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[7]~10_combout\,
	datad => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(7),
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(7));

-- Location: LABCELL_X83_Y33_N6
\add_instance|prim_datapath|alu_ent|dest_temp[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[6]~9_combout\ = ( \add_instance|prim_datapath|alu_ent|adl_temp\(6) & ( \add_instance|prim_datapath|temp1|dout\(6) & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (((!\add_instance|prim_datapath|alu_b[6]~12_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|alu_b[6]~12_combout\ $ (!\add_instance|prim_datapath|alu_ent|carry~5_combout\)) # 
-- (\add_instance|control_logic|T[26]~0_combout\))) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|adl_temp\(6) & ( \add_instance|prim_datapath|temp1|dout\(6) & ( (!\add_instance|control_logic|Selector0~2_combout\ & 
-- (((!\add_instance|prim_datapath|alu_b[6]~12_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|alu_b[6]~12_combout\ $ 
-- (!\add_instance|prim_datapath|alu_ent|carry~5_combout\)))) ) ) ) # ( \add_instance|prim_datapath|alu_ent|adl_temp\(6) & ( !\add_instance|prim_datapath|temp1|dout\(6) & ( ((!\add_instance|control_logic|Selector0~2_combout\) # 
-- (!\add_instance|prim_datapath|alu_b[6]~12_combout\ $ (\add_instance|prim_datapath|alu_ent|carry~5_combout\))) # (\add_instance|control_logic|T[26]~0_combout\) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|adl_temp\(6) & ( 
-- !\add_instance|prim_datapath|temp1|dout\(6) & ( (!\add_instance|control_logic|Selector0~2_combout\) # ((!\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|alu_b[6]~12_combout\ $ 
-- (\add_instance|prim_datapath|alu_ent|carry~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011001110111111011101111111000010111000001101001111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|prim_datapath|ALT_INV_alu_b[6]~12_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~5_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp\(6),
	dataf => \add_instance|prim_datapath|temp1|ALT_INV_dout\(6),
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[6]~9_combout\);

-- Location: LABCELL_X83_Y33_N57
\add_instance|prim_datapath|alu_ent|dest_temp[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(6) = ( \add_instance|prim_datapath|alu_ent|dest_temp[6]~9_combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest_temp\(6)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp[6]~9_combout\ & ( (\add_instance|prim_datapath|alu_ent|dest_temp\(6) & \add_instance|control_logic|WideOr2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(6),
	datad => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[6]~9_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(6));

-- Location: LABCELL_X81_Y35_N36
\add_instance|prim_datapath|alu_ent|carry~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|carry~17_combout\ = ( \add_instance|prim_datapath|alu_ent|carry~7_combout\ & ( (!\add_instance|prim_datapath|alu_b[9]~9_combout\ & !\add_instance|prim_datapath|temp1|dout\(9)) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|carry~7_combout\ & ( (!\add_instance|prim_datapath|alu_b[9]~9_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(9)) # (!\add_instance|prim_datapath|alu_ent|carry~0_combout\))) # 
-- (\add_instance|prim_datapath|alu_b[9]~9_combout\ & (!\add_instance|prim_datapath|temp1|dout\(9) & !\add_instance|prim_datapath|alu_ent|carry~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101010100000111110101010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[9]~9_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(9),
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~7_combout\,
	combout => \add_instance|prim_datapath|alu_ent|carry~17_combout\);

-- Location: LABCELL_X81_Y36_N6
\add_instance|prim_datapath|alu_ent|dest_temp[10]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[10]~15_combout\ = ( \add_instance|prim_datapath|alu_ent|dest[10]~16_combout\ & ( \add_instance|prim_datapath|alu_ent|carry~17_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(10)) # 
-- ((!\add_instance|prim_datapath|alu_b[10]~8_combout\) # (\add_instance|control_logic|Selector0~2_combout\)) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|dest[10]~16_combout\ & ( \add_instance|prim_datapath|alu_ent|carry~17_combout\ & ( 
-- (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(10)) # ((!\add_instance|prim_datapath|alu_b[10]~8_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & 
-- (!\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|temp1|dout\(10) $ (!\add_instance|prim_datapath|alu_b[10]~8_combout\)))) ) ) ) # ( \add_instance|prim_datapath|alu_ent|dest[10]~16_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|carry~17_combout\ & ( (!\add_instance|prim_datapath|temp1|dout\(10)) # ((!\add_instance|prim_datapath|alu_b[10]~8_combout\) # (\add_instance|control_logic|Selector0~2_combout\)) ) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest[10]~16_combout\ & ( !\add_instance|prim_datapath|alu_ent|carry~17_combout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|temp1|dout\(10)) # 
-- ((!\add_instance|prim_datapath|alu_b[10]~8_combout\)))) # (\add_instance|control_logic|Selector0~2_combout\ & (!\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|temp1|dout\(10) $ 
-- (\add_instance|prim_datapath|alu_b[10]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110010011000111111111011101111011100101010001111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|temp1|ALT_INV_dout\(10),
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[10]~8_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[10]~16_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~17_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[10]~15_combout\);

-- Location: LABCELL_X81_Y36_N51
\add_instance|prim_datapath|alu_ent|dest_temp[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(10) = ( \add_instance|control_logic|WideOr2~1_combout\ & ( \add_instance|prim_datapath|alu_ent|dest_temp[10]~15_combout\ & ( \add_instance|prim_datapath|alu_ent|dest_temp\(10) ) ) ) # ( 
-- !\add_instance|control_logic|WideOr2~1_combout\ & ( \add_instance|prim_datapath|alu_ent|dest_temp[10]~15_combout\ ) ) # ( \add_instance|control_logic|WideOr2~1_combout\ & ( !\add_instance|prim_datapath|alu_ent|dest_temp[10]~15_combout\ & ( 
-- \add_instance|prim_datapath|alu_ent|dest_temp\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(10),
	datae => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[10]~15_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(10));

-- Location: MLABCELL_X82_Y36_N54
\add_instance|prim_datapath|alu_ent|dest_temp[8]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[8]~11_combout\ = ( !\add_instance|control_logic|T[26]~0_combout\ & ( \add_instance|prim_datapath|alu_ent|carry~16_combout\ & ( !\add_instance|prim_datapath|alu_b[8]~10_combout\ $ 
-- (!\add_instance|prim_datapath|temp1|dout\(8) $ (((\add_instance|prim_datapath|temp1|dout\(7)) # (\add_instance|prim_datapath|alu_b[7]~11_combout\)))) ) ) ) # ( !\add_instance|control_logic|T[26]~0_combout\ & ( 
-- !\add_instance|prim_datapath|alu_ent|carry~16_combout\ & ( !\add_instance|prim_datapath|alu_b[8]~10_combout\ $ (!\add_instance|prim_datapath|temp1|dout\(8) $ (((\add_instance|prim_datapath|alu_b[7]~11_combout\ & 
-- \add_instance|prim_datapath|temp1|dout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001101001000000000000000001101001101001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[8]~10_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_alu_b[7]~11_combout\,
	datac => \add_instance|prim_datapath|temp1|ALT_INV_dout\(8),
	datad => \add_instance|prim_datapath|temp1|ALT_INV_dout\(7),
	datae => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~16_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[8]~11_combout\);

-- Location: MLABCELL_X82_Y36_N36
\add_instance|prim_datapath|alu_ent|dest_temp[8]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[8]~12_combout\ = ( \add_instance|prim_datapath|alu_ent|dest_temp[8]~11_combout\ & ( \add_instance|prim_datapath|alu_ent|carry~0_combout\ & ( \add_instance|control_logic|Selector0~2_combout\ ) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp[8]~11_combout\ & ( \add_instance|prim_datapath|alu_ent|carry~0_combout\ & ( (\add_instance|control_logic|Selector0~2_combout\ & (\add_instance|control_logic|T[26]~0_combout\ & 
-- (!\add_instance|prim_datapath|alu_ent|adl_temp[8]~0_combout\ $ (!\add_instance|prim_datapath|alu_ent|carryL~14_combout\)))) ) ) ) # ( \add_instance|prim_datapath|alu_ent|dest_temp[8]~11_combout\ & ( !\add_instance|prim_datapath|alu_ent|carry~0_combout\ ) 
-- ) # ( !\add_instance|prim_datapath|alu_ent|dest_temp[8]~11_combout\ & ( !\add_instance|prim_datapath|alu_ent|carry~0_combout\ & ( (!\add_instance|control_logic|Selector0~2_combout\) # ((\add_instance|control_logic|T[26]~0_combout\ & 
-- (!\add_instance|prim_datapath|alu_ent|adl_temp[8]~0_combout\ $ (!\add_instance|prim_datapath|alu_ent|carryL~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110111001110111111111111111100000001000000100011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_adl_temp[8]~0_combout\,
	datab => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	datac => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_carryL~14_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[8]~11_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~0_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[8]~12_combout\);

-- Location: MLABCELL_X82_Y36_N21
\add_instance|prim_datapath|alu_ent|dest_temp[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(8) = ( \add_instance|control_logic|WideOr2~1_combout\ & ( \add_instance|prim_datapath|alu_ent|dest_temp\(8) ) ) # ( !\add_instance|control_logic|WideOr2~1_combout\ & ( 
-- \add_instance|prim_datapath|alu_ent|dest_temp[8]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[8]~12_combout\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(8),
	dataf => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(8));

-- Location: MLABCELL_X82_Y36_N33
\add_instance|prim_datapath|alu_ent|dest_temp[9]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[9]~13_combout\ = ( \add_instance|prim_datapath|alu_ent|carry~7_combout\ & ( (!\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|temp1|dout\(9) $ 
-- (\add_instance|prim_datapath|alu_b[9]~9_combout\))) ) ) # ( !\add_instance|prim_datapath|alu_ent|carry~7_combout\ & ( (!\add_instance|control_logic|T[26]~0_combout\ & (!\add_instance|prim_datapath|alu_ent|carry~0_combout\ $ 
-- (!\add_instance|prim_datapath|temp1|dout\(9) $ (\add_instance|prim_datapath|alu_b[9]~9_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000010010000011000001001000011000000001100001100000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~0_combout\,
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(9),
	datac => \add_instance|control_logic|ALT_INV_T[26]~0_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_alu_b[9]~9_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_carry~7_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[9]~13_combout\);

-- Location: MLABCELL_X82_Y36_N48
\add_instance|prim_datapath|alu_ent|dest_temp[9]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp[9]~14_combout\ = ( \add_instance|prim_datapath|alu_ent|dest[9]~14_combout\ & ( (!\add_instance|prim_datapath|alu_b[9]~9_combout\) # ((!\add_instance|prim_datapath|temp1|dout\(9)) # 
-- (\add_instance|control_logic|Selector0~2_combout\)) ) ) # ( !\add_instance|prim_datapath|alu_ent|dest[9]~14_combout\ & ( (!\add_instance|control_logic|Selector0~2_combout\ & ((!\add_instance|prim_datapath|alu_b[9]~9_combout\) # 
-- ((!\add_instance|prim_datapath|temp1|dout\(9))))) # (\add_instance|control_logic|Selector0~2_combout\ & (((\add_instance|prim_datapath|alu_ent|dest_temp[9]~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000001111111011100000111111101110111111111110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_alu_b[9]~9_combout\,
	datab => \add_instance|prim_datapath|temp1|ALT_INV_dout\(9),
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[9]~13_combout\,
	datad => \add_instance|control_logic|ALT_INV_Selector0~2_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest[9]~14_combout\,
	combout => \add_instance|prim_datapath|alu_ent|dest_temp[9]~14_combout\);

-- Location: MLABCELL_X82_Y36_N9
\add_instance|prim_datapath|alu_ent|dest_temp[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|dest_temp\(9) = ( \add_instance|prim_datapath|alu_ent|dest_temp\(9) & ( (\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|dest_temp[9]~14_combout\) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|dest_temp\(9) & ( (\add_instance|prim_datapath|alu_ent|dest_temp[9]~14_combout\ & !\add_instance|control_logic|WideOr2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp[9]~14_combout\,
	datad => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(9),
	combout => \add_instance|prim_datapath|alu_ent|dest_temp\(9));

-- Location: LABCELL_X83_Y33_N42
\add_instance|prim_datapath|alu_ent|WideOr0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|WideOr0~1_combout\ = ( !\add_instance|prim_datapath|alu_ent|dest_temp\(9) & ( (!\add_instance|prim_datapath|alu_ent|dest_temp\(7) & (!\add_instance|prim_datapath|alu_ent|dest_temp\(6) & 
-- (!\add_instance|prim_datapath|alu_ent|dest_temp\(10) & !\add_instance|prim_datapath|alu_ent|dest_temp\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(7),
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(6),
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(10),
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(8),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(9),
	combout => \add_instance|prim_datapath|alu_ent|WideOr0~1_combout\);

-- Location: LABCELL_X83_Y33_N12
\add_instance|prim_datapath|alu_ent|WideOr0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|WideOr0~combout\ = ( \add_instance|prim_datapath|alu_ent|WideOr0~0_combout\ & ( \add_instance|prim_datapath|alu_ent|WideOr0~1_combout\ & ( ((!\add_instance|prim_datapath|alu_ent|WideOr0~2_combout\) # 
-- (\add_instance|prim_datapath|alu_ent|dest_temp\(5))) # (\add_instance|prim_datapath|alu_ent|dest_temp\(11)) ) ) ) # ( !\add_instance|prim_datapath|alu_ent|WideOr0~0_combout\ & ( \add_instance|prim_datapath|alu_ent|WideOr0~1_combout\ ) ) # ( 
-- \add_instance|prim_datapath|alu_ent|WideOr0~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|WideOr0~1_combout\ ) ) # ( !\add_instance|prim_datapath|alu_ent|WideOr0~0_combout\ & ( !\add_instance|prim_datapath|alu_ent|WideOr0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(11),
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_dest_temp\(5),
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_WideOr0~2_combout\,
	datae => \add_instance|prim_datapath|alu_ent|ALT_INV_WideOr0~0_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_WideOr0~1_combout\,
	combout => \add_instance|prim_datapath|alu_ent|WideOr0~combout\);

-- Location: LABCELL_X83_Y33_N30
\add_instance|prim_datapath|alu_ent|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|alu_ent|Z~combout\ = ( \add_instance|prim_datapath|alu_ent|WideOr0~combout\ & ( (!\add_instance|control_logic|WideOr2~1_combout\) # (\add_instance|prim_datapath|alu_ent|Z~combout\) ) ) # ( 
-- !\add_instance|prim_datapath|alu_ent|WideOr0~combout\ & ( (\add_instance|prim_datapath|alu_ent|Z~combout\ & \add_instance|control_logic|WideOr2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|alu_ent|ALT_INV_Z~combout\,
	datac => \add_instance|control_logic|ALT_INV_WideOr2~1_combout\,
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_WideOr0~combout\,
	combout => \add_instance|prim_datapath|alu_ent|Z~combout\);

-- Location: MLABCELL_X78_Y34_N51
\add_instance|control_logic|NS.S0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S0~1_combout\ = ( \add_instance|control_logic|NS.S8~0_combout\ & ( (!\add_instance|prim_datapath|alu_ent|Z~combout\ & \add_instance|control_logic|NS.S0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|alu_ent|ALT_INV_Z~combout\,
	datad => \add_instance|control_logic|ALT_INV_NS.S0~0_combout\,
	dataf => \add_instance|control_logic|ALT_INV_NS.S8~0_combout\,
	combout => \add_instance|control_logic|NS.S0~1_combout\);

-- Location: LABCELL_X77_Y33_N33
\add_instance|control_logic|NS.S0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S0~3_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(0) & ( \add_instance|prim_datapath|ins_register|dout\(1) & ( (!\add_instance|control_logic|CS.S0~q\ & (!\add_instance|prim_datapath|ins_register|dout\(15) & 
-- \add_instance|control_logic|CS.S2~q\)) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(0) & ( \add_instance|prim_datapath|ins_register|dout\(1) & ( (!\add_instance|prim_datapath|ins_register|dout\(15) & \add_instance|control_logic|CS.S2~q\) ) ) 
-- ) # ( \add_instance|prim_datapath|ins_register|dout\(0) & ( !\add_instance|prim_datapath|ins_register|dout\(1) & ( (!\add_instance|prim_datapath|ins_register|dout\(15) & (\add_instance|control_logic|CS.S2~q\ & 
-- !\add_instance|prim_datapath|alu_ent|Z~combout\)) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(0) & ( !\add_instance|prim_datapath|ins_register|dout\(1) & ( (!\add_instance|control_logic|CS.S0~q\ & 
-- (!\add_instance|prim_datapath|ins_register|dout\(15) & \add_instance|control_logic|CS.S2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000011000000000000001100000011000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	datac => \add_instance|control_logic|ALT_INV_CS.S2~q\,
	datad => \add_instance|prim_datapath|alu_ent|ALT_INV_Z~combout\,
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	combout => \add_instance|control_logic|NS.S0~3_combout\);

-- Location: LABCELL_X83_Y35_N39
\add_instance|control_logic|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|Selector1~0_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(13) & ( !\add_instance|prim_datapath|ins_register|dout\(15) & ( (\add_instance|prim_datapath|ins_register|dout\(12) & 
-- (\add_instance|control_logic|CS.SL4~q\ & \add_instance|prim_datapath|ins_register|dout\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datac => \add_instance|control_logic|ALT_INV_CS.SL4~q\,
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	dataf => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(15),
	combout => \add_instance|control_logic|Selector1~0_combout\);

-- Location: LABCELL_X85_Y34_N39
\add_instance|control_logic|NS.S0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S0~4_combout\ = ( !\add_instance|control_logic|CS.S9~q\ & ( !\add_instance|control_logic|Selector1~0_combout\ & ( (!\input_vector[1]~input_o\ & (!\add_instance|control_logic|CS.SU~q\ & (!\add_instance|control_logic|CS.S8~q\ 
-- & !\add_instance|control_logic|CS.S5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|control_logic|ALT_INV_CS.SU~q\,
	datac => \add_instance|control_logic|ALT_INV_CS.S8~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.S5~q\,
	datae => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	dataf => \add_instance|control_logic|ALT_INV_Selector1~0_combout\,
	combout => \add_instance|control_logic|NS.S0~4_combout\);

-- Location: LABCELL_X83_Y34_N33
\add_instance|control_logic|WideOr8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|WideOr8~1_combout\ = ( !\add_instance|control_logic|CS.SK~q\ & ( (!\add_instance|control_logic|CS.S11~q\ & !\add_instance|control_logic|CS.S2p~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_CS.S11~q\,
	datad => \add_instance|control_logic|ALT_INV_CS.S2p~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.SK~q\,
	combout => \add_instance|control_logic|WideOr8~1_combout\);

-- Location: LABCELL_X75_Y33_N24
\add_instance|control_logic|NS.S0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S0~2_combout\ = ( \add_instance|prim_datapath|ins_register|dout\(0) & ( \add_instance|prim_datapath|alu_ent|C~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(13) & 
-- (\add_instance|prim_datapath|ins_register|dout\(12) & !\add_instance|prim_datapath|ins_register|dout\(1))) # (\add_instance|prim_datapath|ins_register|dout\(13) & (!\add_instance|prim_datapath|ins_register|dout\(12))) ) ) ) # ( 
-- \add_instance|prim_datapath|ins_register|dout\(0) & ( !\add_instance|prim_datapath|alu_ent|C~combout\ & ( (!\add_instance|prim_datapath|ins_register|dout\(13) & (\add_instance|prim_datapath|ins_register|dout\(12) & 
-- !\add_instance|prim_datapath|ins_register|dout\(1))) # (\add_instance|prim_datapath|ins_register|dout\(13) & (!\add_instance|prim_datapath|ins_register|dout\(12))) ) ) ) # ( !\add_instance|prim_datapath|ins_register|dout\(0) & ( 
-- !\add_instance|prim_datapath|alu_ent|C~combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(1) & (!\add_instance|prim_datapath|ins_register|dout\(13) $ (!\add_instance|prim_datapath|ins_register|dout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100001111000011000000000000000000000011110000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(1),
	datae => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(0),
	dataf => \add_instance|prim_datapath|alu_ent|ALT_INV_C~combout\,
	combout => \add_instance|control_logic|NS.S0~2_combout\);

-- Location: LABCELL_X74_Y34_N6
\add_instance|control_logic|NS.S0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S0~5_combout\ = ( \add_instance|control_logic|WideOr8~1_combout\ & ( \add_instance|control_logic|NS.S0~2_combout\ & ( (\add_instance|control_logic|NS.S0~4_combout\ & (((!\add_instance|control_logic|NS.S0~1_combout\ & 
-- !\add_instance|control_logic|NS.S0~3_combout\)) # (\add_instance|prim_datapath|ins_register|dout\(14)))) ) ) ) # ( \add_instance|control_logic|WideOr8~1_combout\ & ( !\add_instance|control_logic|NS.S0~2_combout\ & ( 
-- (\add_instance|control_logic|NS.S0~4_combout\ & ((!\add_instance|control_logic|NS.S0~1_combout\) # (\add_instance|prim_datapath|ins_register|dout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001011101100000000000000000000000010110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_NS.S0~1_combout\,
	datab => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datac => \add_instance|control_logic|ALT_INV_NS.S0~3_combout\,
	datad => \add_instance|control_logic|ALT_INV_NS.S0~4_combout\,
	datae => \add_instance|control_logic|ALT_INV_WideOr8~1_combout\,
	dataf => \add_instance|control_logic|ALT_INV_NS.S0~2_combout\,
	combout => \add_instance|control_logic|NS.S0~5_combout\);

-- Location: FF_X74_Y34_N8
\add_instance|control_logic|CS.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|NS.S0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S0~q\);

-- Location: LABCELL_X75_Y35_N27
\add_instance|prim_datapath|ram_addr[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_addr[4]~4_combout\ = ( \add_instance|prim_datapath|reg_file|registers[7][4]~combout\ & ( (!\add_instance|control_logic|CS.S0~q\) # (\add_instance|prim_datapath|temp3|dout\(4)) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|registers[7][4]~combout\ & ( (\add_instance|control_logic|CS.S0~q\ & \add_instance|prim_datapath|temp3|dout\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	datad => \add_instance|prim_datapath|temp3|ALT_INV_dout\(4),
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_registers[7][4]~combout\,
	combout => \add_instance|prim_datapath|ram_addr[4]~4_combout\);

-- Location: LABCELL_X75_Y32_N12
\add_instance|prim_datapath|ram_din[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_din[13]~13_combout\ = ( \add_instance|prim_datapath|temp2|dout\(13) & ( \add_instance|prim_datapath|temp3|dout\(13) ) ) # ( !\add_instance|prim_datapath|temp2|dout\(13) & ( \add_instance|prim_datapath|temp3|dout\(13) & ( 
-- \add_instance|control_logic|CS.S9~q\ ) ) ) # ( \add_instance|prim_datapath|temp2|dout\(13) & ( !\add_instance|prim_datapath|temp3|dout\(13) & ( !\add_instance|control_logic|CS.S9~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|control_logic|ALT_INV_CS.S9~q\,
	datae => \add_instance|prim_datapath|temp2|ALT_INV_dout\(13),
	dataf => \add_instance|prim_datapath|temp3|ALT_INV_dout\(13),
	combout => \add_instance|prim_datapath|ram_din[13]~13_combout\);

-- Location: MLABCELL_X72_Y32_N39
\add_instance|prim_datapath|ram_memory|ram_block[10][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[10][13]~feeder_combout\ = \add_instance|prim_datapath|ram_din[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_din[13]~13_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[10][13]~feeder_combout\);

-- Location: FF_X72_Y32_N41
\add_instance|prim_datapath|ram_memory|ram_block[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[10][13]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[10][13]~q\);

-- Location: MLABCELL_X72_Y32_N24
\add_instance|prim_datapath|ram_memory|ram_block[9][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[9][13]~feeder_combout\ = \add_instance|prim_datapath|ram_din[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[13]~13_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[9][13]~feeder_combout\);

-- Location: FF_X72_Y32_N26
\add_instance|prim_datapath|ram_memory|ram_block[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[9][13]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[9][13]~q\);

-- Location: FF_X72_Y32_N5
\add_instance|prim_datapath|ram_memory|ram_block[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[11][13]~q\);

-- Location: FF_X78_Y32_N26
\add_instance|prim_datapath|ram_memory|ram_block[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[8][13]~q\);

-- Location: MLABCELL_X72_Y32_N3
\add_instance|prim_datapath|ram_memory|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux2~5_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[11][13]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[8][13]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # ((\add_instance|prim_datapath|ram_memory|ram_block[10][13]~q\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[9][13]~q\)) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][13]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[8][13]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # ((\add_instance|prim_datapath|ram_memory|ram_block[10][13]~q\)))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[9][13]~q\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[11][13]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[8][13]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ 
-- & (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[10][13]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[9][13]~q\)) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[11][13]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[8][13]~q\ & ( (!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[10][13]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[9][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[10][13]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[9][13]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[11][13]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[8][13]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux2~5_combout\);

-- Location: FF_X73_Y36_N26
\add_instance|prim_datapath|ram_memory|ram_block[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[7][13]~q\);

-- Location: FF_X73_Y36_N41
\add_instance|prim_datapath|ram_memory|ram_block[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[5][13]~q\);

-- Location: FF_X73_Y36_N2
\add_instance|prim_datapath|ram_memory|ram_block[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[4][13]~q\);

-- Location: LABCELL_X73_Y37_N42
\add_instance|prim_datapath|ram_memory|ram_block[6][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[6][13]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[13]~13_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[6][13]~feeder_combout\);

-- Location: FF_X73_Y37_N43
\add_instance|prim_datapath|ram_memory|ram_block[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[6][13]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[6][13]~q\);

-- Location: LABCELL_X73_Y36_N36
\add_instance|prim_datapath|ram_memory|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux2~7_combout\ = ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[7][13]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[6][13]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[5][13]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[7][13]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[5][13]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[4][13]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[6][13]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux2~7_combout\);

-- Location: FF_X74_Y31_N5
\add_instance|prim_datapath|ram_memory|ram_block[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[3][13]~q\);

-- Location: FF_X75_Y31_N16
\add_instance|prim_datapath|ram_memory|ram_block[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[2][13]~q\);

-- Location: LABCELL_X73_Y31_N18
\add_instance|prim_datapath|ram_memory|ram_block[0][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[0][13]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[13]~13_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[0][13]~feeder_combout\);

-- Location: FF_X73_Y31_N20
\add_instance|prim_datapath|ram_memory|ram_block[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[0][13]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[0][13]~q\);

-- Location: FF_X74_Y31_N34
\add_instance|prim_datapath|ram_memory|ram_block[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[1][13]~q\);

-- Location: LABCELL_X74_Y31_N30
\add_instance|prim_datapath|ram_memory|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux2~8_combout\ = ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[3][13]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[1][13]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[2][13]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[3][13]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[2][13]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[0][13]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[1][13]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux2~8_combout\);

-- Location: FF_X74_Y36_N50
\add_instance|prim_datapath|ram_memory|ram_block[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[13][13]~q\);

-- Location: LABCELL_X71_Y35_N9
\add_instance|prim_datapath|ram_memory|ram_block[12][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[12][13]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[13]~13_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[12][13]~feeder_combout\);

-- Location: FF_X71_Y35_N10
\add_instance|prim_datapath|ram_memory|ram_block[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[12][13]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[12][13]~q\);

-- Location: FF_X73_Y34_N44
\add_instance|prim_datapath|ram_memory|ram_block[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[15][13]~q\);

-- Location: LABCELL_X74_Y36_N39
\add_instance|prim_datapath|ram_memory|ram_block[14][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[14][13]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[13]~13_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[14][13]~feeder_combout\);

-- Location: FF_X74_Y36_N40
\add_instance|prim_datapath|ram_memory|ram_block[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[14][13]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[14][13]~q\);

-- Location: LABCELL_X73_Y34_N42
\add_instance|prim_datapath|ram_memory|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux2~6_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[15][13]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[14][13]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[12][13]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[13][13]~q\))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[15][13]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[14][13]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[12][13]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[13][13]~q\)))) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (((!\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[15][13]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[14][13]~q\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[12][13]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[13][13]~q\)))) # 
-- (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (((\add_instance|prim_datapath|ram_addr[0]~2_combout\)))) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[15][13]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[14][13]~q\ & ( 
-- (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((!\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[12][13]~q\))) # (\add_instance|prim_datapath|ram_addr[0]~2_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[13][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[13][13]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[12][13]~q\,
	datac => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[15][13]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[14][13]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux2~6_combout\);

-- Location: LABCELL_X73_Y34_N36
\add_instance|prim_datapath|ram_memory|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux2~9_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux2~6_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux2~8_combout\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_memory|Mux2~7_combout\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\))) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|Mux2~6_combout\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux2~8_combout\))) # 
-- (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|Mux2~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000010101100111010001010110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~7_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~8_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~6_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux2~9_combout\);

-- Location: FF_X71_Y34_N26
\add_instance|prim_datapath|ram_memory|ram_block[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[24][13]~q\);

-- Location: FF_X73_Y35_N8
\add_instance|prim_datapath|ram_memory|ram_block[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[28][13]~q\);

-- Location: LABCELL_X71_Y34_N42
\add_instance|prim_datapath|ram_memory|ram_block[20][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[20][13]~feeder_combout\ = \add_instance|prim_datapath|ram_din[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[13]~13_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[20][13]~feeder_combout\);

-- Location: FF_X71_Y34_N43
\add_instance|prim_datapath|ram_memory|ram_block[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[20][13]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[20][13]~q\);

-- Location: FF_X71_Y36_N59
\add_instance|prim_datapath|ram_memory|ram_block[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[16][13]~q\);

-- Location: LABCELL_X71_Y34_N57
\add_instance|prim_datapath|ram_memory|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux2~0_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[20][13]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[16][13]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # 
-- ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[24][13]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[28][13]~q\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[20][13]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[16][13]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\)) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[24][13]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[28][13]~q\ & \add_instance|prim_datapath|ram_addr[3]~1_combout\)))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[20][13]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[16][13]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[24][13]~q\ & 
-- ((\add_instance|prim_datapath|ram_addr[3]~1_combout\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((!\add_instance|prim_datapath|ram_addr[3]~1_combout\) # (\add_instance|prim_datapath|ram_memory|ram_block[28][13]~q\)))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[20][13]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[16][13]~q\ & ( (\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[24][13]~q\)) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[28][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[24][13]~q\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[28][13]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[20][13]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[16][13]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux2~0_combout\);

-- Location: LABCELL_X77_Y36_N36
\add_instance|prim_datapath|ram_memory|ram_block[27][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[27][13]~feeder_combout\ = \add_instance|prim_datapath|ram_din[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|prim_datapath|ALT_INV_ram_din[13]~13_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[27][13]~feeder_combout\);

-- Location: FF_X77_Y36_N38
\add_instance|prim_datapath|ram_memory|ram_block[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[27][13]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[27][13]~q\);

-- Location: FF_X77_Y36_N59
\add_instance|prim_datapath|ram_memory|ram_block[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[23][13]~q\);

-- Location: FF_X79_Y35_N40
\add_instance|prim_datapath|ram_memory|ram_block[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[19][13]~q\);

-- Location: FF_X77_Y36_N8
\add_instance|prim_datapath|ram_memory|ram_block[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[31][13]~q\);

-- Location: LABCELL_X77_Y36_N6
\add_instance|prim_datapath|ram_memory|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux2~3_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[31][13]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[2]~0_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|ram_block[27][13]~q\) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][13]~q\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (\add_instance|prim_datapath|ram_memory|ram_block[27][13]~q\ & 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\) ) ) ) # ( \add_instance|prim_datapath|ram_memory|ram_block[31][13]~q\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[19][13]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[23][13]~q\)) ) ) ) # ( !\add_instance|prim_datapath|ram_memory|ram_block[31][13]~q\ 
-- & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ((\add_instance|prim_datapath|ram_memory|ram_block[19][13]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|ram_block[23][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[27][13]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[23][13]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[19][13]~q\,
	datad => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[31][13]~q\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux2~3_combout\);

-- Location: MLABCELL_X72_Y35_N48
\add_instance|prim_datapath|ram_memory|ram_block[18][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[18][13]~feeder_combout\ = \add_instance|prim_datapath|ram_din[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|prim_datapath|ALT_INV_ram_din[13]~13_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[18][13]~feeder_combout\);

-- Location: FF_X72_Y35_N49
\add_instance|prim_datapath|ram_memory|ram_block[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[18][13]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[18][13]~q\);

-- Location: FF_X72_Y35_N56
\add_instance|prim_datapath|ram_memory|ram_block[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[26][13]~q\);

-- Location: FF_X75_Y36_N34
\add_instance|prim_datapath|ram_memory|ram_block[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[30][13]~q\);

-- Location: FF_X74_Y33_N56
\add_instance|prim_datapath|ram_memory|ram_block[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[22][13]~q\);

-- Location: MLABCELL_X72_Y32_N9
\add_instance|prim_datapath|ram_memory|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux2~2_combout\ = ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[30][13]~q\ ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( \add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[26][13]~q\ ) ) ) # ( \add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( 
-- !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( \add_instance|prim_datapath|ram_memory|ram_block[22][13]~q\ ) ) ) # ( !\add_instance|prim_datapath|ram_addr[2]~0_combout\ & ( !\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[18][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[18][13]~q\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[26][13]~q\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[30][13]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[22][13]~q\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	dataf => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux2~2_combout\);

-- Location: MLABCELL_X72_Y34_N24
\add_instance|prim_datapath|ram_memory|ram_block[21][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[21][13]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[13]~13_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[21][13]~feeder_combout\);

-- Location: FF_X72_Y34_N26
\add_instance|prim_datapath|ram_memory|ram_block[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[21][13]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[21][13]~q\);

-- Location: FF_X70_Y33_N1
\add_instance|prim_datapath|ram_memory|ram_block[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[17][13]~q\);

-- Location: FF_X72_Y34_N2
\add_instance|prim_datapath|ram_memory|ram_block[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_din[13]~13_combout\,
	sload => VCC,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[25][13]~q\);

-- Location: LABCELL_X71_Y33_N3
\add_instance|prim_datapath|ram_memory|ram_block[29][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|ram_block[29][13]~feeder_combout\ = ( \add_instance|prim_datapath|ram_din[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|prim_datapath|ALT_INV_ram_din[13]~13_combout\,
	combout => \add_instance|prim_datapath|ram_memory|ram_block[29][13]~feeder_combout\);

-- Location: FF_X71_Y33_N4
\add_instance|prim_datapath|ram_memory|ram_block[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|ram_memory|ram_block[29][13]~feeder_combout\,
	ena => \add_instance|prim_datapath|ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ram_memory|ram_block[29][13]~q\);

-- Location: MLABCELL_X72_Y34_N48
\add_instance|prim_datapath|ram_memory|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux2~1_combout\ = ( \add_instance|prim_datapath|ram_memory|ram_block[25][13]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[29][13]~q\ & ( ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[17][13]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[21][13]~q\))) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[25][13]~q\ & ( \add_instance|prim_datapath|ram_memory|ram_block[29][13]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[17][13]~q\)))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[21][13]~q\)) # (\add_instance|prim_datapath|ram_addr[3]~1_combout\))) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|ram_block[25][13]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[29][13]~q\ & ( (!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (((\add_instance|prim_datapath|ram_memory|ram_block[17][13]~q\)) # 
-- (\add_instance|prim_datapath|ram_addr[3]~1_combout\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[21][13]~q\))) ) ) ) # ( 
-- !\add_instance|prim_datapath|ram_memory|ram_block[25][13]~q\ & ( !\add_instance|prim_datapath|ram_memory|ram_block[29][13]~q\ & ( (!\add_instance|prim_datapath|ram_addr[3]~1_combout\ & ((!\add_instance|prim_datapath|ram_addr[2]~0_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|ram_block[17][13]~q\))) # (\add_instance|prim_datapath|ram_addr[2]~0_combout\ & (\add_instance|prim_datapath|ram_memory|ram_block[21][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[2]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_ram_addr[3]~1_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[21][13]~q\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[17][13]~q\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[25][13]~q\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_ram_block[29][13]~q\,
	combout => \add_instance|prim_datapath|ram_memory|Mux2~1_combout\);

-- Location: MLABCELL_X72_Y34_N15
\add_instance|prim_datapath|ram_memory|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux2~4_combout\ = ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux2~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\) # 
-- (\add_instance|prim_datapath|ram_memory|Mux2~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux2~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- (\add_instance|prim_datapath|ram_memory|Mux2~0_combout\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & ((\add_instance|prim_datapath|ram_memory|Mux2~2_combout\))) ) ) ) # ( \add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|Mux2~1_combout\ & ( (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & \add_instance|prim_datapath|ram_memory|Mux2~3_combout\) ) ) ) # ( !\add_instance|prim_datapath|ram_addr[0]~2_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|Mux2~1_combout\ & ( (!\add_instance|prim_datapath|ram_addr[1]~3_combout\ & (\add_instance|prim_datapath|ram_memory|Mux2~0_combout\)) # (\add_instance|prim_datapath|ram_addr[1]~3_combout\ & 
-- ((\add_instance|prim_datapath|ram_memory|Mux2~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[1]~3_combout\,
	datab => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~0_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~3_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~2_combout\,
	datae => \add_instance|prim_datapath|ALT_INV_ram_addr[0]~2_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~1_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux2~4_combout\);

-- Location: LABCELL_X73_Y34_N21
\add_instance|prim_datapath|ram_memory|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|ram_memory|Mux2~10_combout\ = ( \add_instance|prim_datapath|ram_memory|Mux2~9_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux2~4_combout\ ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux2~9_combout\ & ( 
-- \add_instance|prim_datapath|ram_memory|Mux2~4_combout\ & ( ((\add_instance|prim_datapath|ram_memory|Mux2~5_combout\ & \add_instance|prim_datapath|ram_memory|Mux0~0_combout\)) # (\add_instance|prim_datapath|ram_addr[4]~4_combout\) ) ) ) # ( 
-- \add_instance|prim_datapath|ram_memory|Mux2~9_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux2~4_combout\ & ( !\add_instance|prim_datapath|ram_addr[4]~4_combout\ ) ) ) # ( !\add_instance|prim_datapath|ram_memory|Mux2~9_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|Mux2~4_combout\ & ( (!\add_instance|prim_datapath|ram_addr[4]~4_combout\ & (\add_instance|prim_datapath|ram_memory|Mux2~5_combout\ & \add_instance|prim_datapath|ram_memory|Mux0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101010101010101001010101010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_ram_addr[4]~4_combout\,
	datac => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~5_combout\,
	datad => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux0~0_combout\,
	datae => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~9_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux2~4_combout\,
	combout => \add_instance|prim_datapath|ram_memory|Mux2~10_combout\);

-- Location: FF_X73_Y34_N53
\add_instance|prim_datapath|ins_register|dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|prim_datapath|ram_memory|Mux2~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|control_logic|ALT_INV_CS.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|ins_register|dout\(13));

-- Location: MLABCELL_X78_Y34_N33
\add_instance|control_logic|NS.S11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|control_logic|NS.S11~0_combout\ = ( \add_instance|control_logic|NS.S0~0_combout\ & ( (\add_instance|prim_datapath|ins_register|dout\(13) & (!\input_vector[1]~input_o\ & (!\add_instance|prim_datapath|ins_register|dout\(14) & 
-- !\add_instance|prim_datapath|ins_register|dout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(13),
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(14),
	datad => \add_instance|prim_datapath|ins_register|ALT_INV_dout\(12),
	dataf => \add_instance|control_logic|ALT_INV_NS.S0~0_combout\,
	combout => \add_instance|control_logic|NS.S11~0_combout\);

-- Location: FF_X78_Y34_N35
\add_instance|control_logic|CS.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|control_logic|NS.S11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|control_logic|CS.S11~q\);

-- Location: MLABCELL_X78_Y34_N24
\add_instance|prim_datapath|rf_din[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[6]~0_combout\ = ( !\add_instance|control_logic|CS.SU~q\ & ( !\add_instance|control_logic|CS.S11~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|control_logic|ALT_INV_CS.S11~q\,
	dataf => \add_instance|control_logic|ALT_INV_CS.SU~q\,
	combout => \add_instance|prim_datapath|rf_din[6]~0_combout\);

-- Location: LABCELL_X75_Y37_N3
\add_instance|prim_datapath|t4_din[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|t4_din[0]~0_combout\ = ( \add_instance|prim_datapath|reg_file|Mux31~2_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux15~10_combout\ & ( ((\add_instance|control_logic|CS.S21~q\) # 
-- (\add_instance|prim_datapath|temp3|dout\(0))) # (\add_instance|control_logic|CS.S23~q\) ) ) ) # ( !\add_instance|prim_datapath|reg_file|Mux31~2_combout\ & ( \add_instance|prim_datapath|ram_memory|Mux15~10_combout\ & ( 
-- (!\add_instance|control_logic|CS.S23~q\ & ((\add_instance|control_logic|CS.S21~q\) # (\add_instance|prim_datapath|temp3|dout\(0)))) ) ) ) # ( \add_instance|prim_datapath|reg_file|Mux31~2_combout\ & ( 
-- !\add_instance|prim_datapath|ram_memory|Mux15~10_combout\ & ( ((\add_instance|prim_datapath|temp3|dout\(0) & !\add_instance|control_logic|CS.S21~q\)) # (\add_instance|control_logic|CS.S23~q\) ) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Mux31~2_combout\ & ( !\add_instance|prim_datapath|ram_memory|Mux15~10_combout\ & ( (!\add_instance|control_logic|CS.S23~q\ & (\add_instance|prim_datapath|temp3|dout\(0) & !\add_instance|control_logic|CS.S21~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000011101010111010100101010001010100111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|control_logic|ALT_INV_CS.S23~q\,
	datab => \add_instance|prim_datapath|temp3|ALT_INV_dout\(0),
	datac => \add_instance|control_logic|ALT_INV_CS.S21~q\,
	datae => \add_instance|prim_datapath|reg_file|ALT_INV_Mux31~2_combout\,
	dataf => \add_instance|prim_datapath|ram_memory|ALT_INV_Mux15~10_combout\,
	combout => \add_instance|prim_datapath|t4_din[0]~0_combout\);

-- Location: FF_X75_Y37_N4
\add_instance|prim_datapath|temp4|dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|prim_datapath|t4_din[0]~0_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|control_logic|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|prim_datapath|temp4|dout\(0));

-- Location: MLABCELL_X78_Y34_N45
\add_instance|prim_datapath|rf_din[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|rf_din[0]~2_combout\ = ( \add_instance|prim_datapath|temp4|dout\(0) & ( (!\add_instance|prim_datapath|rf_din[6]~0_combout\ & (!\add_instance|prim_datapath|rf_din[6]~1_combout\ & ((\add_instance|prim_datapath|temp2|dout\(0))))) 
-- # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & (((\add_instance|prim_datapath|temp3|dout\(0))) # (\add_instance|prim_datapath|rf_din[6]~1_combout\))) ) ) # ( !\add_instance|prim_datapath|temp4|dout\(0) & ( 
-- (!\add_instance|prim_datapath|rf_din[6]~1_combout\ & ((!\add_instance|prim_datapath|rf_din[6]~0_combout\ & ((\add_instance|prim_datapath|temp2|dout\(0)))) # (\add_instance|prim_datapath|rf_din[6]~0_combout\ & 
-- (\add_instance|prim_datapath|temp3|dout\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000010101100111010001010110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|prim_datapath|ALT_INV_rf_din[6]~0_combout\,
	datab => \add_instance|prim_datapath|ALT_INV_rf_din[6]~1_combout\,
	datac => \add_instance|prim_datapath|temp3|ALT_INV_dout\(0),
	datad => \add_instance|prim_datapath|temp2|ALT_INV_dout\(0),
	dataf => \add_instance|prim_datapath|temp4|ALT_INV_dout\(0),
	combout => \add_instance|prim_datapath|rf_din[0]~2_combout\);

-- Location: LABCELL_X79_Y36_N9
\add_instance|prim_datapath|reg_file|registers[0][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|prim_datapath|reg_file|registers[0][0]~combout\ = ( \add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (\add_instance|prim_datapath|rf_din[0]~2_combout\) # (\input_vector[1]~input_o\) ) ) # ( 
-- !\add_instance|prim_datapath|reg_file|Decoder0~2_combout\ & ( (\add_instance|prim_datapath|reg_file|registers[0][0]~combout\) # (\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|prim_datapath|reg_file|ALT_INV_registers[0][0]~combout\,
	datad => \add_instance|prim_datapath|ALT_INV_rf_din[0]~2_combout\,
	dataf => \add_instance|prim_datapath|reg_file|ALT_INV_Decoder0~2_combout\,
	combout => \add_instance|prim_datapath|reg_file|registers[0][0]~combout\);

-- Location: LABCELL_X24_Y10_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


