Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr 12 21:38:42 2023
| Host         : jaswanthkrishna running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clock24_control_sets_placed.rpt
| Design       : clock24
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    51 |
| Unused register locations in slices containing registers |   357 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              23 |           23 |
| No           | Yes                   | No                     |              17 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              11 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------+-----------------------------+------------------+----------------+
|         Clock Signal         |     Enable Signal     |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------+-----------------------------+------------------+----------------+
|  hour_reg_reg[0]_LDC_i_1_n_0 |                       | hour_reg_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               |                       | hour_reg_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               |                       | min_reg_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | hour_reg_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               |                       | min_reg_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | hour_reg_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               |                       | min_reg_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | min_reg_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | min_reg_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | hour_reg_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               |                       | min_reg_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | hour_reg_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               |                       | sec_reg_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | sec_reg_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | sec_reg_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | sec_reg_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | sec_reg_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | sec_reg_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | sec_reg_reg[4]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | sec_reg_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | sec_reg_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | sec_reg_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | sec_reg_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                       | sec_reg_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               | hour_reg[4]_P_i_1_n_0 | hour_reg_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               | hour_reg[4]_P_i_1_n_0 | hour_reg_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               | hour_reg[4]_P_i_1_n_0 | hour_reg_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               | hour_reg[4]_P_i_1_n_0 | hour_reg_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               | hour_reg[4]_P_i_1_n_0 | hour_reg_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               | min_reg[5]_P_i_1_n_0  | min_reg_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               | min_reg[5]_P_i_1_n_0  | min_reg_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               | min_reg[5]_P_i_1_n_0  | min_reg_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               | min_reg[5]_P_i_1_n_0  | min_reg_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               | min_reg[5]_P_i_1_n_0  | min_reg_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               | min_reg[5]_P_i_1_n_0  | min_reg_reg[4]_LDC_i_1_n_0  |                1 |              1 |
|  min_reg_reg[5]_LDC_i_1_n_0  |                       | min_reg_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  hour_reg_reg[1]_LDC_i_1_n_0 |                       | hour_reg_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  min_reg_reg[2]_LDC_i_1_n_0  |                       | min_reg_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  min_reg_reg[0]_LDC_i_1_n_0  |                       | min_reg_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  hour_reg_reg[3]_LDC_i_1_n_0 |                       | hour_reg_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  hour_reg_reg[4]_LDC_i_1_n_0 |                       | hour_reg_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  min_reg_reg[1]_LDC_i_1_n_0  |                       | min_reg_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  hour_reg_reg[2]_LDC_i_1_n_0 |                       | hour_reg_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  min_reg_reg[3]_LDC_i_1_n_0  |                       | min_reg_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  min_reg_reg[4]_LDC_i_1_n_0  |                       | min_reg_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  sec_reg_reg[0]_LDC_i_1_n_0  |                       | sec_reg_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  sec_reg_reg[3]_LDC_i_1_n_0  |                       | sec_reg_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  sec_reg_reg[4]_LDC_i_1_n_0  |                       | sec_reg_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  sec_reg_reg[5]_LDC_i_1_n_0  |                       | sec_reg_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  sec_reg_reg[1]_LDC_i_1_n_0  |                       | sec_reg_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  sec_reg_reg[2]_LDC_i_1_n_0  |                       | sec_reg_reg[2]_LDC_i_2_n_0  |                1 |              1 |
+------------------------------+-----------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    51 |
+--------+-----------------------+


