
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ifstat_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004021b8 <.init>:
  4021b8:	stp	x29, x30, [sp, #-16]!
  4021bc:	mov	x29, sp
  4021c0:	bl	402940 <ferror@plt+0x60>
  4021c4:	ldp	x29, x30, [sp], #16
  4021c8:	ret

Disassembly of section .plt:

00000000004021d0 <memcpy@plt-0x20>:
  4021d0:	stp	x16, x30, [sp, #-16]!
  4021d4:	adrp	x16, 425000 <ferror@plt+0x22720>
  4021d8:	ldr	x17, [x16, #4088]
  4021dc:	add	x16, x16, #0xff8
  4021e0:	br	x17
  4021e4:	nop
  4021e8:	nop
  4021ec:	nop

00000000004021f0 <memcpy@plt>:
  4021f0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4021f4:	ldr	x17, [x16]
  4021f8:	add	x16, x16, #0x0
  4021fc:	br	x17

0000000000402200 <recvmsg@plt>:
  402200:	adrp	x16, 426000 <ferror@plt+0x23720>
  402204:	ldr	x17, [x16, #8]
  402208:	add	x16, x16, #0x8
  40220c:	br	x17

0000000000402210 <strtoul@plt>:
  402210:	adrp	x16, 426000 <ferror@plt+0x23720>
  402214:	ldr	x17, [x16, #16]
  402218:	add	x16, x16, #0x10
  40221c:	br	x17

0000000000402220 <strlen@plt>:
  402220:	adrp	x16, 426000 <ferror@plt+0x23720>
  402224:	ldr	x17, [x16, #24]
  402228:	add	x16, x16, #0x18
  40222c:	br	x17

0000000000402230 <exit@plt>:
  402230:	adrp	x16, 426000 <ferror@plt+0x23720>
  402234:	ldr	x17, [x16, #32]
  402238:	add	x16, x16, #0x20
  40223c:	br	x17

0000000000402240 <perror@plt>:
  402240:	adrp	x16, 426000 <ferror@plt+0x23720>
  402244:	ldr	x17, [x16, #40]
  402248:	add	x16, x16, #0x28
  40224c:	br	x17

0000000000402250 <__cmsg_nxthdr@plt>:
  402250:	adrp	x16, 426000 <ferror@plt+0x23720>
  402254:	ldr	x17, [x16, #48]
  402258:	add	x16, x16, #0x30
  40225c:	br	x17

0000000000402260 <listen@plt>:
  402260:	adrp	x16, 426000 <ferror@plt+0x23720>
  402264:	ldr	x17, [x16, #56]
  402268:	add	x16, x16, #0x38
  40226c:	br	x17

0000000000402270 <htonl@plt>:
  402270:	adrp	x16, 426000 <ferror@plt+0x23720>
  402274:	ldr	x17, [x16, #64]
  402278:	add	x16, x16, #0x40
  40227c:	br	x17

0000000000402280 <strtoll@plt>:
  402280:	adrp	x16, 426000 <ferror@plt+0x23720>
  402284:	ldr	x17, [x16, #72]
  402288:	add	x16, x16, #0x48
  40228c:	br	x17

0000000000402290 <daemon@plt>:
  402290:	adrp	x16, 426000 <ferror@plt+0x23720>
  402294:	ldr	x17, [x16, #80]
  402298:	add	x16, x16, #0x50
  40229c:	br	x17

00000000004022a0 <strtod@plt>:
  4022a0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4022a4:	ldr	x17, [x16, #88]
  4022a8:	add	x16, x16, #0x58
  4022ac:	br	x17

00000000004022b0 <geteuid@plt>:
  4022b0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4022b4:	ldr	x17, [x16, #96]
  4022b8:	add	x16, x16, #0x60
  4022bc:	br	x17

00000000004022c0 <sethostent@plt>:
  4022c0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4022c4:	ldr	x17, [x16, #104]
  4022c8:	add	x16, x16, #0x68
  4022cc:	br	x17

00000000004022d0 <bind@plt>:
  4022d0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4022d4:	ldr	x17, [x16, #112]
  4022d8:	add	x16, x16, #0x70
  4022dc:	br	x17

00000000004022e0 <ntohl@plt>:
  4022e0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4022e4:	ldr	x17, [x16, #120]
  4022e8:	add	x16, x16, #0x78
  4022ec:	br	x17

00000000004022f0 <ftell@plt>:
  4022f0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4022f4:	ldr	x17, [x16, #128]
  4022f8:	add	x16, x16, #0x80
  4022fc:	br	x17

0000000000402300 <sprintf@plt>:
  402300:	adrp	x16, 426000 <ferror@plt+0x23720>
  402304:	ldr	x17, [x16, #136]
  402308:	add	x16, x16, #0x88
  40230c:	br	x17

0000000000402310 <getuid@plt>:
  402310:	adrp	x16, 426000 <ferror@plt+0x23720>
  402314:	ldr	x17, [x16, #144]
  402318:	add	x16, x16, #0x90
  40231c:	br	x17

0000000000402320 <putc@plt>:
  402320:	adrp	x16, 426000 <ferror@plt+0x23720>
  402324:	ldr	x17, [x16, #152]
  402328:	add	x16, x16, #0x98
  40232c:	br	x17

0000000000402330 <strftime@plt>:
  402330:	adrp	x16, 426000 <ferror@plt+0x23720>
  402334:	ldr	x17, [x16, #160]
  402338:	add	x16, x16, #0xa0
  40233c:	br	x17

0000000000402340 <fputc@plt>:
  402340:	adrp	x16, 426000 <ferror@plt+0x23720>
  402344:	ldr	x17, [x16, #168]
  402348:	add	x16, x16, #0xa8
  40234c:	br	x17

0000000000402350 <fork@plt>:
  402350:	adrp	x16, 426000 <ferror@plt+0x23720>
  402354:	ldr	x17, [x16, #176]
  402358:	add	x16, x16, #0xb0
  40235c:	br	x17

0000000000402360 <snprintf@plt>:
  402360:	adrp	x16, 426000 <ferror@plt+0x23720>
  402364:	ldr	x17, [x16, #184]
  402368:	add	x16, x16, #0xb8
  40236c:	br	x17

0000000000402370 <fileno@plt>:
  402370:	adrp	x16, 426000 <ferror@plt+0x23720>
  402374:	ldr	x17, [x16, #192]
  402378:	add	x16, x16, #0xc0
  40237c:	br	x17

0000000000402380 <localtime@plt>:
  402380:	adrp	x16, 426000 <ferror@plt+0x23720>
  402384:	ldr	x17, [x16, #200]
  402388:	add	x16, x16, #0xc8
  40238c:	br	x17

0000000000402390 <signal@plt>:
  402390:	adrp	x16, 426000 <ferror@plt+0x23720>
  402394:	ldr	x17, [x16, #208]
  402398:	add	x16, x16, #0xd0
  40239c:	br	x17

00000000004023a0 <ftruncate64@plt>:
  4023a0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4023a4:	ldr	x17, [x16, #216]
  4023a8:	add	x16, x16, #0xd8
  4023ac:	br	x17

00000000004023b0 <fclose@plt>:
  4023b0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4023b4:	ldr	x17, [x16, #224]
  4023b8:	add	x16, x16, #0xe0
  4023bc:	br	x17

00000000004023c0 <atoi@plt>:
  4023c0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4023c4:	ldr	x17, [x16, #232]
  4023c8:	add	x16, x16, #0xe8
  4023cc:	br	x17

00000000004023d0 <getpid@plt>:
  4023d0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4023d4:	ldr	x17, [x16, #240]
  4023d8:	add	x16, x16, #0xf0
  4023dc:	br	x17

00000000004023e0 <time@plt>:
  4023e0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4023e4:	ldr	x17, [x16, #248]
  4023e8:	add	x16, x16, #0xf8
  4023ec:	br	x17

00000000004023f0 <ntohs@plt>:
  4023f0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4023f4:	ldr	x17, [x16, #256]
  4023f8:	add	x16, x16, #0x100
  4023fc:	br	x17

0000000000402400 <malloc@plt>:
  402400:	adrp	x16, 426000 <ferror@plt+0x23720>
  402404:	ldr	x17, [x16, #264]
  402408:	add	x16, x16, #0x108
  40240c:	br	x17

0000000000402410 <setsockopt@plt>:
  402410:	adrp	x16, 426000 <ferror@plt+0x23720>
  402414:	ldr	x17, [x16, #272]
  402418:	add	x16, x16, #0x110
  40241c:	br	x17

0000000000402420 <poll@plt>:
  402420:	adrp	x16, 426000 <ferror@plt+0x23720>
  402424:	ldr	x17, [x16, #280]
  402428:	add	x16, x16, #0x118
  40242c:	br	x17

0000000000402430 <__isoc99_fscanf@plt>:
  402430:	adrp	x16, 426000 <ferror@plt+0x23720>
  402434:	ldr	x17, [x16, #288]
  402438:	add	x16, x16, #0x120
  40243c:	br	x17

0000000000402440 <strncmp@plt>:
  402440:	adrp	x16, 426000 <ferror@plt+0x23720>
  402444:	ldr	x17, [x16, #296]
  402448:	add	x16, x16, #0x128
  40244c:	br	x17

0000000000402450 <__libc_start_main@plt>:
  402450:	adrp	x16, 426000 <ferror@plt+0x23720>
  402454:	ldr	x17, [x16, #304]
  402458:	add	x16, x16, #0x130
  40245c:	br	x17

0000000000402460 <strcat@plt>:
  402460:	adrp	x16, 426000 <ferror@plt+0x23720>
  402464:	ldr	x17, [x16, #312]
  402468:	add	x16, x16, #0x138
  40246c:	br	x17

0000000000402470 <flock@plt>:
  402470:	adrp	x16, 426000 <ferror@plt+0x23720>
  402474:	ldr	x17, [x16, #320]
  402478:	add	x16, x16, #0x140
  40247c:	br	x17

0000000000402480 <if_indextoname@plt>:
  402480:	adrp	x16, 426000 <ferror@plt+0x23720>
  402484:	ldr	x17, [x16, #328]
  402488:	add	x16, x16, #0x148
  40248c:	br	x17

0000000000402490 <memset@plt>:
  402490:	adrp	x16, 426000 <ferror@plt+0x23720>
  402494:	ldr	x17, [x16, #336]
  402498:	add	x16, x16, #0x150
  40249c:	br	x17

00000000004024a0 <fdopen@plt>:
  4024a0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4024a4:	ldr	x17, [x16, #344]
  4024a8:	add	x16, x16, #0x158
  4024ac:	br	x17

00000000004024b0 <gettimeofday@plt>:
  4024b0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4024b4:	ldr	x17, [x16, #352]
  4024b8:	add	x16, x16, #0x160
  4024bc:	br	x17

00000000004024c0 <accept@plt>:
  4024c0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4024c4:	ldr	x17, [x16, #360]
  4024c8:	add	x16, x16, #0x168
  4024cc:	br	x17

00000000004024d0 <random@plt>:
  4024d0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4024d4:	ldr	x17, [x16, #368]
  4024d8:	add	x16, x16, #0x170
  4024dc:	br	x17

00000000004024e0 <sendmsg@plt>:
  4024e0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4024e4:	ldr	x17, [x16, #376]
  4024e8:	add	x16, x16, #0x178
  4024ec:	br	x17

00000000004024f0 <cap_get_flag@plt>:
  4024f0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4024f4:	ldr	x17, [x16, #384]
  4024f8:	add	x16, x16, #0x180
  4024fc:	br	x17

0000000000402500 <strcasecmp@plt>:
  402500:	adrp	x16, 426000 <ferror@plt+0x23720>
  402504:	ldr	x17, [x16, #392]
  402508:	add	x16, x16, #0x188
  40250c:	br	x17

0000000000402510 <realloc@plt>:
  402510:	adrp	x16, 426000 <ferror@plt+0x23720>
  402514:	ldr	x17, [x16, #400]
  402518:	add	x16, x16, #0x190
  40251c:	br	x17

0000000000402520 <htons@plt>:
  402520:	adrp	x16, 426000 <ferror@plt+0x23720>
  402524:	ldr	x17, [x16, #408]
  402528:	add	x16, x16, #0x198
  40252c:	br	x17

0000000000402530 <rewind@plt>:
  402530:	adrp	x16, 426000 <ferror@plt+0x23720>
  402534:	ldr	x17, [x16, #416]
  402538:	add	x16, x16, #0x1a0
  40253c:	br	x17

0000000000402540 <cap_set_proc@plt>:
  402540:	adrp	x16, 426000 <ferror@plt+0x23720>
  402544:	ldr	x17, [x16, #424]
  402548:	add	x16, x16, #0x1a8
  40254c:	br	x17

0000000000402550 <strdup@plt>:
  402550:	adrp	x16, 426000 <ferror@plt+0x23720>
  402554:	ldr	x17, [x16, #432]
  402558:	add	x16, x16, #0x1b0
  40255c:	br	x17

0000000000402560 <strerror@plt>:
  402560:	adrp	x16, 426000 <ferror@plt+0x23720>
  402564:	ldr	x17, [x16, #440]
  402568:	add	x16, x16, #0x1b8
  40256c:	br	x17

0000000000402570 <close@plt>:
  402570:	adrp	x16, 426000 <ferror@plt+0x23720>
  402574:	ldr	x17, [x16, #448]
  402578:	add	x16, x16, #0x1c0
  40257c:	br	x17

0000000000402580 <strrchr@plt>:
  402580:	adrp	x16, 426000 <ferror@plt+0x23720>
  402584:	ldr	x17, [x16, #456]
  402588:	add	x16, x16, #0x1c8
  40258c:	br	x17

0000000000402590 <recv@plt>:
  402590:	adrp	x16, 426000 <ferror@plt+0x23720>
  402594:	ldr	x17, [x16, #464]
  402598:	add	x16, x16, #0x1d0
  40259c:	br	x17

00000000004025a0 <__gmon_start__@plt>:
  4025a0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4025a4:	ldr	x17, [x16, #472]
  4025a8:	add	x16, x16, #0x1d8
  4025ac:	br	x17

00000000004025b0 <abort@plt>:
  4025b0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4025b4:	ldr	x17, [x16, #480]
  4025b8:	add	x16, x16, #0x1e0
  4025bc:	br	x17

00000000004025c0 <feof@plt>:
  4025c0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4025c4:	ldr	x17, [x16, #488]
  4025c8:	add	x16, x16, #0x1e8
  4025cc:	br	x17

00000000004025d0 <memcmp@plt>:
  4025d0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4025d4:	ldr	x17, [x16, #496]
  4025d8:	add	x16, x16, #0x1f0
  4025dc:	br	x17

00000000004025e0 <getopt_long@plt>:
  4025e0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4025e4:	ldr	x17, [x16, #504]
  4025e8:	add	x16, x16, #0x1f8
  4025ec:	br	x17

00000000004025f0 <strcmp@plt>:
  4025f0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4025f4:	ldr	x17, [x16, #512]
  4025f8:	add	x16, x16, #0x200
  4025fc:	br	x17

0000000000402600 <__ctype_b_loc@plt>:
  402600:	adrp	x16, 426000 <ferror@plt+0x23720>
  402604:	ldr	x17, [x16, #520]
  402608:	add	x16, x16, #0x208
  40260c:	br	x17

0000000000402610 <strtol@plt>:
  402610:	adrp	x16, 426000 <ferror@plt+0x23720>
  402614:	ldr	x17, [x16, #528]
  402618:	add	x16, x16, #0x210
  40261c:	br	x17

0000000000402620 <cap_get_proc@plt>:
  402620:	adrp	x16, 426000 <ferror@plt+0x23720>
  402624:	ldr	x17, [x16, #536]
  402628:	add	x16, x16, #0x218
  40262c:	br	x17

0000000000402630 <fread@plt>:
  402630:	adrp	x16, 426000 <ferror@plt+0x23720>
  402634:	ldr	x17, [x16, #544]
  402638:	add	x16, x16, #0x220
  40263c:	br	x17

0000000000402640 <getline@plt>:
  402640:	adrp	x16, 426000 <ferror@plt+0x23720>
  402644:	ldr	x17, [x16, #552]
  402648:	add	x16, x16, #0x228
  40264c:	br	x17

0000000000402650 <gethostbyaddr@plt>:
  402650:	adrp	x16, 426000 <ferror@plt+0x23720>
  402654:	ldr	x17, [x16, #560]
  402658:	add	x16, x16, #0x230
  40265c:	br	x17

0000000000402660 <free@plt>:
  402660:	adrp	x16, 426000 <ferror@plt+0x23720>
  402664:	ldr	x17, [x16, #568]
  402668:	add	x16, x16, #0x238
  40266c:	br	x17

0000000000402670 <inet_pton@plt>:
  402670:	adrp	x16, 426000 <ferror@plt+0x23720>
  402674:	ldr	x17, [x16, #576]
  402678:	add	x16, x16, #0x240
  40267c:	br	x17

0000000000402680 <__fxstat64@plt>:
  402680:	adrp	x16, 426000 <ferror@plt+0x23720>
  402684:	ldr	x17, [x16, #584]
  402688:	add	x16, x16, #0x248
  40268c:	br	x17

0000000000402690 <send@plt>:
  402690:	adrp	x16, 426000 <ferror@plt+0x23720>
  402694:	ldr	x17, [x16, #592]
  402698:	add	x16, x16, #0x250
  40269c:	br	x17

00000000004026a0 <connect@plt>:
  4026a0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4026a4:	ldr	x17, [x16, #600]
  4026a8:	add	x16, x16, #0x258
  4026ac:	br	x17

00000000004026b0 <strspn@plt>:
  4026b0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4026b4:	ldr	x17, [x16, #608]
  4026b8:	add	x16, x16, #0x260
  4026bc:	br	x17

00000000004026c0 <strchr@plt>:
  4026c0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4026c4:	ldr	x17, [x16, #616]
  4026c8:	add	x16, x16, #0x268
  4026cc:	br	x17

00000000004026d0 <strtoull@plt>:
  4026d0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4026d4:	ldr	x17, [x16, #624]
  4026d8:	add	x16, x16, #0x270
  4026dc:	br	x17

00000000004026e0 <fwrite@plt>:
  4026e0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4026e4:	ldr	x17, [x16, #632]
  4026e8:	add	x16, x16, #0x278
  4026ec:	br	x17

00000000004026f0 <fnmatch@plt>:
  4026f0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4026f4:	ldr	x17, [x16, #640]
  4026f8:	add	x16, x16, #0x280
  4026fc:	br	x17

0000000000402700 <socket@plt>:
  402700:	adrp	x16, 426000 <ferror@plt+0x23720>
  402704:	ldr	x17, [x16, #648]
  402708:	add	x16, x16, #0x288
  40270c:	br	x17

0000000000402710 <fflush@plt>:
  402710:	adrp	x16, 426000 <ferror@plt+0x23720>
  402714:	ldr	x17, [x16, #656]
  402718:	add	x16, x16, #0x290
  40271c:	br	x17

0000000000402720 <strcpy@plt>:
  402720:	adrp	x16, 426000 <ferror@plt+0x23720>
  402724:	ldr	x17, [x16, #664]
  402728:	add	x16, x16, #0x298
  40272c:	br	x17

0000000000402730 <fopen64@plt>:
  402730:	adrp	x16, 426000 <ferror@plt+0x23720>
  402734:	ldr	x17, [x16, #672]
  402738:	add	x16, x16, #0x2a0
  40273c:	br	x17

0000000000402740 <getsockopt@plt>:
  402740:	adrp	x16, 426000 <ferror@plt+0x23720>
  402744:	ldr	x17, [x16, #680]
  402748:	add	x16, x16, #0x2a8
  40274c:	br	x17

0000000000402750 <cap_clear@plt>:
  402750:	adrp	x16, 426000 <ferror@plt+0x23720>
  402754:	ldr	x17, [x16, #688]
  402758:	add	x16, x16, #0x2b0
  40275c:	br	x17

0000000000402760 <isatty@plt>:
  402760:	adrp	x16, 426000 <ferror@plt+0x23720>
  402764:	ldr	x17, [x16, #696]
  402768:	add	x16, x16, #0x2b8
  40276c:	br	x17

0000000000402770 <sysconf@plt>:
  402770:	adrp	x16, 426000 <ferror@plt+0x23720>
  402774:	ldr	x17, [x16, #704]
  402778:	add	x16, x16, #0x2c0
  40277c:	br	x17

0000000000402780 <open64@plt>:
  402780:	adrp	x16, 426000 <ferror@plt+0x23720>
  402784:	ldr	x17, [x16, #712]
  402788:	add	x16, x16, #0x2c8
  40278c:	br	x17

0000000000402790 <asctime@plt>:
  402790:	adrp	x16, 426000 <ferror@plt+0x23720>
  402794:	ldr	x17, [x16, #720]
  402798:	add	x16, x16, #0x2d0
  40279c:	br	x17

00000000004027a0 <cap_free@plt>:
  4027a0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4027a4:	ldr	x17, [x16, #728]
  4027a8:	add	x16, x16, #0x2d8
  4027ac:	br	x17

00000000004027b0 <if_nametoindex@plt>:
  4027b0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4027b4:	ldr	x17, [x16, #736]
  4027b8:	add	x16, x16, #0x2e0
  4027bc:	br	x17

00000000004027c0 <strchrnul@plt>:
  4027c0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4027c4:	ldr	x17, [x16, #744]
  4027c8:	add	x16, x16, #0x2e8
  4027cc:	br	x17

00000000004027d0 <strstr@plt>:
  4027d0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4027d4:	ldr	x17, [x16, #752]
  4027d8:	add	x16, x16, #0x2f0
  4027dc:	br	x17

00000000004027e0 <__isoc99_sscanf@plt>:
  4027e0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4027e4:	ldr	x17, [x16, #760]
  4027e8:	add	x16, x16, #0x2f8
  4027ec:	br	x17

00000000004027f0 <strncpy@plt>:
  4027f0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4027f4:	ldr	x17, [x16, #768]
  4027f8:	add	x16, x16, #0x300
  4027fc:	br	x17

0000000000402800 <strcspn@plt>:
  402800:	adrp	x16, 426000 <ferror@plt+0x23720>
  402804:	ldr	x17, [x16, #776]
  402808:	add	x16, x16, #0x308
  40280c:	br	x17

0000000000402810 <vfprintf@plt>:
  402810:	adrp	x16, 426000 <ferror@plt+0x23720>
  402814:	ldr	x17, [x16, #784]
  402818:	add	x16, x16, #0x310
  40281c:	br	x17

0000000000402820 <printf@plt>:
  402820:	adrp	x16, 426000 <ferror@plt+0x23720>
  402824:	ldr	x17, [x16, #792]
  402828:	add	x16, x16, #0x318
  40282c:	br	x17

0000000000402830 <__assert_fail@plt>:
  402830:	adrp	x16, 426000 <ferror@plt+0x23720>
  402834:	ldr	x17, [x16, #800]
  402838:	add	x16, x16, #0x320
  40283c:	br	x17

0000000000402840 <__errno_location@plt>:
  402840:	adrp	x16, 426000 <ferror@plt+0x23720>
  402844:	ldr	x17, [x16, #808]
  402848:	add	x16, x16, #0x328
  40284c:	br	x17

0000000000402850 <getenv@plt>:
  402850:	adrp	x16, 426000 <ferror@plt+0x23720>
  402854:	ldr	x17, [x16, #816]
  402858:	add	x16, x16, #0x330
  40285c:	br	x17

0000000000402860 <putchar@plt>:
  402860:	adrp	x16, 426000 <ferror@plt+0x23720>
  402864:	ldr	x17, [x16, #824]
  402868:	add	x16, x16, #0x338
  40286c:	br	x17

0000000000402870 <getsockname@plt>:
  402870:	adrp	x16, 426000 <ferror@plt+0x23720>
  402874:	ldr	x17, [x16, #832]
  402878:	add	x16, x16, #0x340
  40287c:	br	x17

0000000000402880 <waitpid@plt>:
  402880:	adrp	x16, 426000 <ferror@plt+0x23720>
  402884:	ldr	x17, [x16, #840]
  402888:	add	x16, x16, #0x348
  40288c:	br	x17

0000000000402890 <unlink@plt>:
  402890:	adrp	x16, 426000 <ferror@plt+0x23720>
  402894:	ldr	x17, [x16, #848]
  402898:	add	x16, x16, #0x350
  40289c:	br	x17

00000000004028a0 <fprintf@plt>:
  4028a0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4028a4:	ldr	x17, [x16, #856]
  4028a8:	add	x16, x16, #0x358
  4028ac:	br	x17

00000000004028b0 <fgets@plt>:
  4028b0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4028b4:	ldr	x17, [x16, #864]
  4028b8:	add	x16, x16, #0x360
  4028bc:	br	x17

00000000004028c0 <exp@plt>:
  4028c0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4028c4:	ldr	x17, [x16, #872]
  4028c8:	add	x16, x16, #0x368
  4028cc:	br	x17

00000000004028d0 <inet_ntop@plt>:
  4028d0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4028d4:	ldr	x17, [x16, #880]
  4028d8:	add	x16, x16, #0x370
  4028dc:	br	x17

00000000004028e0 <ferror@plt>:
  4028e0:	adrp	x16, 426000 <ferror@plt+0x23720>
  4028e4:	ldr	x17, [x16, #888]
  4028e8:	add	x16, x16, #0x378
  4028ec:	br	x17

Disassembly of section .text:

00000000004028f0 <.text>:
  4028f0:	mov	x29, #0x0                   	// #0
  4028f4:	mov	x30, #0x0                   	// #0
  4028f8:	mov	x5, x0
  4028fc:	ldr	x1, [sp]
  402900:	add	x2, sp, #0x8
  402904:	mov	x6, sp
  402908:	movz	x0, #0x0, lsl #48
  40290c:	movk	x0, #0x0, lsl #32
  402910:	movk	x0, #0x40, lsl #16
  402914:	movk	x0, #0x4f7c
  402918:	movz	x3, #0x0, lsl #48
  40291c:	movk	x3, #0x0, lsl #32
  402920:	movk	x3, #0x41, lsl #16
  402924:	movk	x3, #0x968
  402928:	movz	x4, #0x0, lsl #48
  40292c:	movk	x4, #0x0, lsl #32
  402930:	movk	x4, #0x41, lsl #16
  402934:	movk	x4, #0x9e8
  402938:	bl	402450 <__libc_start_main@plt>
  40293c:	bl	4025b0 <abort@plt>
  402940:	adrp	x0, 425000 <ferror@plt+0x22720>
  402944:	ldr	x0, [x0, #4040]
  402948:	cbz	x0, 402950 <ferror@plt+0x70>
  40294c:	b	4025a0 <__gmon_start__@plt>
  402950:	ret
  402954:	stp	x29, x30, [sp, #-32]!
  402958:	mov	x29, sp
  40295c:	adrp	x0, 426000 <ferror@plt+0x23720>
  402960:	add	x0, x0, #0x498
  402964:	str	x0, [sp, #24]
  402968:	ldr	x0, [sp, #24]
  40296c:	str	x0, [sp, #24]
  402970:	ldr	x1, [sp, #24]
  402974:	adrp	x0, 426000 <ferror@plt+0x23720>
  402978:	add	x0, x0, #0x498
  40297c:	cmp	x1, x0
  402980:	b.eq	4029bc <ferror@plt+0xdc>  // b.none
  402984:	adrp	x0, 410000 <ferror@plt+0xd720>
  402988:	add	x0, x0, #0xa18
  40298c:	ldr	x0, [x0]
  402990:	str	x0, [sp, #16]
  402994:	ldr	x0, [sp, #16]
  402998:	str	x0, [sp, #16]
  40299c:	ldr	x0, [sp, #16]
  4029a0:	cmp	x0, #0x0
  4029a4:	b.eq	4029c0 <ferror@plt+0xe0>  // b.none
  4029a8:	ldr	x1, [sp, #16]
  4029ac:	adrp	x0, 426000 <ferror@plt+0x23720>
  4029b0:	add	x0, x0, #0x498
  4029b4:	blr	x1
  4029b8:	b	4029c0 <ferror@plt+0xe0>
  4029bc:	nop
  4029c0:	ldp	x29, x30, [sp], #32
  4029c4:	ret
  4029c8:	stp	x29, x30, [sp, #-48]!
  4029cc:	mov	x29, sp
  4029d0:	adrp	x0, 426000 <ferror@plt+0x23720>
  4029d4:	add	x0, x0, #0x498
  4029d8:	str	x0, [sp, #40]
  4029dc:	ldr	x0, [sp, #40]
  4029e0:	str	x0, [sp, #40]
  4029e4:	ldr	x1, [sp, #40]
  4029e8:	adrp	x0, 426000 <ferror@plt+0x23720>
  4029ec:	add	x0, x0, #0x498
  4029f0:	sub	x0, x1, x0
  4029f4:	asr	x0, x0, #3
  4029f8:	lsr	x1, x0, #63
  4029fc:	add	x0, x1, x0
  402a00:	asr	x0, x0, #1
  402a04:	str	x0, [sp, #32]
  402a08:	ldr	x0, [sp, #32]
  402a0c:	cmp	x0, #0x0
  402a10:	b.eq	402a50 <ferror@plt+0x170>  // b.none
  402a14:	adrp	x0, 410000 <ferror@plt+0xd720>
  402a18:	add	x0, x0, #0xa20
  402a1c:	ldr	x0, [x0]
  402a20:	str	x0, [sp, #24]
  402a24:	ldr	x0, [sp, #24]
  402a28:	str	x0, [sp, #24]
  402a2c:	ldr	x0, [sp, #24]
  402a30:	cmp	x0, #0x0
  402a34:	b.eq	402a54 <ferror@plt+0x174>  // b.none
  402a38:	ldr	x2, [sp, #24]
  402a3c:	ldr	x1, [sp, #32]
  402a40:	adrp	x0, 426000 <ferror@plt+0x23720>
  402a44:	add	x0, x0, #0x498
  402a48:	blr	x2
  402a4c:	b	402a54 <ferror@plt+0x174>
  402a50:	nop
  402a54:	ldp	x29, x30, [sp], #48
  402a58:	ret
  402a5c:	stp	x29, x30, [sp, #-16]!
  402a60:	mov	x29, sp
  402a64:	adrp	x0, 426000 <ferror@plt+0x23720>
  402a68:	add	x0, x0, #0x4b8
  402a6c:	ldrb	w0, [x0]
  402a70:	and	x0, x0, #0xff
  402a74:	cmp	x0, #0x0
  402a78:	b.ne	402a94 <ferror@plt+0x1b4>  // b.any
  402a7c:	bl	402954 <ferror@plt+0x74>
  402a80:	adrp	x0, 426000 <ferror@plt+0x23720>
  402a84:	add	x0, x0, #0x4b8
  402a88:	mov	w1, #0x1                   	// #1
  402a8c:	strb	w1, [x0]
  402a90:	b	402a98 <ferror@plt+0x1b8>
  402a94:	nop
  402a98:	ldp	x29, x30, [sp], #16
  402a9c:	ret
  402aa0:	stp	x29, x30, [sp, #-16]!
  402aa4:	mov	x29, sp
  402aa8:	bl	4029c8 <ferror@plt+0xe8>
  402aac:	nop
  402ab0:	ldp	x29, x30, [sp], #16
  402ab4:	ret
  402ab8:	stp	x29, x30, [sp, #-48]!
  402abc:	mov	x29, sp
  402ac0:	str	x0, [sp, #24]
  402ac4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402ac8:	add	x0, x0, #0xf48
  402acc:	ldr	w0, [x0]
  402ad0:	cmp	w0, #0x0
  402ad4:	b.ne	402ae0 <ferror@plt+0x200>  // b.any
  402ad8:	mov	w0, #0x1                   	// #1
  402adc:	b	402b48 <ferror@plt+0x268>
  402ae0:	str	wzr, [sp, #44]
  402ae4:	b	402b2c <ferror@plt+0x24c>
  402ae8:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402aec:	add	x0, x0, #0xfd8
  402af0:	ldr	x1, [x0]
  402af4:	ldrsw	x0, [sp, #44]
  402af8:	lsl	x0, x0, #3
  402afc:	add	x0, x1, x0
  402b00:	ldr	x0, [x0]
  402b04:	mov	w2, #0x0                   	// #0
  402b08:	ldr	x1, [sp, #24]
  402b0c:	bl	4026f0 <fnmatch@plt>
  402b10:	cmp	w0, #0x0
  402b14:	b.ne	402b20 <ferror@plt+0x240>  // b.any
  402b18:	mov	w0, #0x1                   	// #1
  402b1c:	b	402b48 <ferror@plt+0x268>
  402b20:	ldr	w0, [sp, #44]
  402b24:	add	w0, w0, #0x1
  402b28:	str	w0, [sp, #44]
  402b2c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402b30:	add	x0, x0, #0xf48
  402b34:	ldr	w0, [x0]
  402b38:	ldr	w1, [sp, #44]
  402b3c:	cmp	w1, w0
  402b40:	b.lt	402ae8 <ferror@plt+0x208>  // b.tstop
  402b44:	mov	w0, #0x0                   	// #0
  402b48:	ldp	x29, x30, [sp], #48
  402b4c:	ret
  402b50:	stp	x29, x30, [sp, #-112]!
  402b54:	mov	x29, sp
  402b58:	str	x0, [sp, #24]
  402b5c:	str	x1, [sp, #16]
  402b60:	ldr	x0, [sp, #24]
  402b64:	add	x0, x0, #0x10
  402b68:	str	x0, [sp, #104]
  402b6c:	ldr	x0, [sp, #24]
  402b70:	ldr	w0, [x0]
  402b74:	str	w0, [sp, #100]
  402b78:	ldr	x0, [sp, #24]
  402b7c:	ldrh	w0, [x0, #4]
  402b80:	cmp	w0, #0x5c
  402b84:	b.eq	402b90 <ferror@plt+0x2b0>  // b.none
  402b88:	mov	w0, #0x0                   	// #0
  402b8c:	b	402d74 <ferror@plt+0x494>
  402b90:	ldr	w0, [sp, #100]
  402b94:	sub	w0, w0, #0x1c
  402b98:	str	w0, [sp, #100]
  402b9c:	ldr	w0, [sp, #100]
  402ba0:	cmp	w0, #0x0
  402ba4:	b.ge	402bb0 <ferror@plt+0x2d0>  // b.tcont
  402ba8:	mov	w0, #0xffffffff            	// #-1
  402bac:	b	402d74 <ferror@plt+0x494>
  402bb0:	ldr	x0, [sp, #104]
  402bb4:	add	x1, x0, #0xc
  402bb8:	add	x0, sp, #0x20
  402bbc:	ldr	w3, [sp, #100]
  402bc0:	mov	x2, x1
  402bc4:	mov	w1, #0x5                   	// #5
  402bc8:	bl	410608 <ferror@plt+0xdd28>
  402bcc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402bd0:	add	x0, x0, #0xf20
  402bd4:	ldr	w0, [x0]
  402bd8:	sxtw	x0, w0
  402bdc:	lsl	x0, x0, #3
  402be0:	add	x1, sp, #0x20
  402be4:	ldr	x0, [x1, x0]
  402be8:	cmp	x0, #0x0
  402bec:	b.ne	402bf8 <ferror@plt+0x318>  // b.any
  402bf0:	mov	w0, #0x0                   	// #0
  402bf4:	b	402d74 <ferror@plt+0x494>
  402bf8:	mov	x0, #0x1f8                 	// #504
  402bfc:	bl	402400 <malloc@plt>
  402c00:	str	x0, [sp, #88]
  402c04:	ldr	x0, [sp, #88]
  402c08:	cmp	x0, #0x0
  402c0c:	b.ne	402c14 <ferror@plt+0x334>  // b.any
  402c10:	bl	4025b0 <abort@plt>
  402c14:	ldr	x0, [sp, #104]
  402c18:	ldr	w0, [x0, #4]
  402c1c:	mov	w1, w0
  402c20:	ldr	x0, [sp, #88]
  402c24:	str	w1, [x0, #16]
  402c28:	ldr	x0, [sp, #104]
  402c2c:	ldr	w0, [x0, #4]
  402c30:	bl	40a838 <ferror@plt+0x7f58>
  402c34:	bl	402550 <strdup@plt>
  402c38:	mov	x1, x0
  402c3c:	ldr	x0, [sp, #88]
  402c40:	str	x1, [x0, #8]
  402c44:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402c48:	add	x0, x0, #0xf08
  402c4c:	ldr	w1, [x0]
  402c50:	mov	w0, #0xffff                	// #65535
  402c54:	cmp	w1, w0
  402c58:	b.ne	402c98 <ferror@plt+0x3b8>  // b.any
  402c5c:	ldr	x0, [sp, #88]
  402c60:	add	x3, x0, #0x18
  402c64:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402c68:	add	x0, x0, #0xf20
  402c6c:	ldr	w0, [x0]
  402c70:	sxtw	x0, w0
  402c74:	lsl	x0, x0, #3
  402c78:	add	x1, sp, #0x20
  402c7c:	ldr	x0, [x1, x0]
  402c80:	add	x0, x0, #0x4
  402c84:	mov	x2, #0xc0                  	// #192
  402c88:	mov	x1, x0
  402c8c:	mov	x0, x3
  402c90:	bl	4021f0 <memcpy@plt>
  402c94:	b	402d38 <ferror@plt+0x458>
  402c98:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402c9c:	add	x0, x0, #0xf08
  402ca0:	ldr	w3, [x0]
  402ca4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402ca8:	add	x0, x0, #0xf20
  402cac:	ldr	w0, [x0]
  402cb0:	sxtw	x0, w0
  402cb4:	lsl	x0, x0, #3
  402cb8:	add	x1, sp, #0x20
  402cbc:	ldr	x0, [x1, x0]
  402cc0:	add	x4, x0, #0x4
  402cc4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402cc8:	add	x0, x0, #0xf20
  402ccc:	ldr	w0, [x0]
  402cd0:	sxtw	x0, w0
  402cd4:	lsl	x0, x0, #3
  402cd8:	add	x1, sp, #0x20
  402cdc:	ldr	x0, [x1, x0]
  402ce0:	ldrh	w0, [x0]
  402ce4:	sub	w0, w0, #0x4
  402ce8:	mov	w2, w0
  402cec:	mov	x1, x4
  402cf0:	mov	w0, w3
  402cf4:	bl	41079c <ferror@plt+0xdebc>
  402cf8:	str	x0, [sp, #80]
  402cfc:	ldr	x0, [sp, #80]
  402d00:	cmp	x0, #0x0
  402d04:	b.ne	402d18 <ferror@plt+0x438>  // b.any
  402d08:	ldr	x0, [sp, #88]
  402d0c:	bl	402660 <free@plt>
  402d10:	mov	w0, #0x0                   	// #0
  402d14:	b	402d74 <ferror@plt+0x494>
  402d18:	ldr	x0, [sp, #88]
  402d1c:	add	x3, x0, #0x18
  402d20:	ldr	x0, [sp, #80]
  402d24:	add	x0, x0, #0x4
  402d28:	mov	x2, #0xc0                  	// #192
  402d2c:	mov	x1, x0
  402d30:	mov	x0, x3
  402d34:	bl	4021f0 <memcpy@plt>
  402d38:	ldr	x0, [sp, #88]
  402d3c:	add	x0, x0, #0xd8
  402d40:	mov	x2, #0xc0                  	// #192
  402d44:	mov	w1, #0x0                   	// #0
  402d48:	bl	402490 <memset@plt>
  402d4c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402d50:	add	x0, x0, #0xf18
  402d54:	ldr	x1, [x0]
  402d58:	ldr	x0, [sp, #88]
  402d5c:	str	x1, [x0]
  402d60:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402d64:	add	x0, x0, #0xf18
  402d68:	ldr	x1, [sp, #88]
  402d6c:	str	x1, [x0]
  402d70:	mov	w0, #0x0                   	// #0
  402d74:	ldp	x29, x30, [sp], #112
  402d78:	ret
  402d7c:	stp	x29, x30, [sp, #-496]!
  402d80:	mov	x29, sp
  402d84:	str	x0, [sp, #24]
  402d88:	str	x1, [sp, #16]
  402d8c:	ldr	x0, [sp, #24]
  402d90:	add	x0, x0, #0x10
  402d94:	str	x0, [sp, #480]
  402d98:	ldr	x0, [sp, #24]
  402d9c:	ldr	w0, [x0]
  402da0:	str	w0, [sp, #476]
  402da4:	ldr	x0, [sp, #24]
  402da8:	ldrh	w0, [x0, #4]
  402dac:	cmp	w0, #0x10
  402db0:	b.eq	402dbc <ferror@plt+0x4dc>  // b.none
  402db4:	mov	w0, #0x0                   	// #0
  402db8:	b	402f28 <ferror@plt+0x648>
  402dbc:	ldr	w0, [sp, #476]
  402dc0:	sub	w0, w0, #0x20
  402dc4:	str	w0, [sp, #476]
  402dc8:	ldr	w0, [sp, #476]
  402dcc:	cmp	w0, #0x0
  402dd0:	b.ge	402ddc <ferror@plt+0x4fc>  // b.tcont
  402dd4:	mov	w0, #0xffffffff            	// #-1
  402dd8:	b	402f28 <ferror@plt+0x648>
  402ddc:	ldr	x0, [sp, #480]
  402de0:	ldr	w0, [x0, #8]
  402de4:	and	w0, w0, #0x1
  402de8:	cmp	w0, #0x0
  402dec:	b.ne	402df8 <ferror@plt+0x518>  // b.any
  402df0:	mov	w0, #0x0                   	// #0
  402df4:	b	402f28 <ferror@plt+0x648>
  402df8:	ldr	x0, [sp, #480]
  402dfc:	add	x1, x0, #0x10
  402e00:	add	x0, sp, #0x20
  402e04:	ldr	w3, [sp, #476]
  402e08:	mov	x2, x1
  402e0c:	mov	w1, #0x35                  	// #53
  402e10:	bl	410608 <ferror@plt+0xdd28>
  402e14:	ldr	x0, [sp, #56]
  402e18:	cmp	x0, #0x0
  402e1c:	b.eq	402e2c <ferror@plt+0x54c>  // b.none
  402e20:	ldr	x0, [sp, #88]
  402e24:	cmp	x0, #0x0
  402e28:	b.ne	402e34 <ferror@plt+0x554>  // b.any
  402e2c:	mov	w0, #0x0                   	// #0
  402e30:	b	402f28 <ferror@plt+0x648>
  402e34:	mov	x0, #0x1f8                 	// #504
  402e38:	bl	402400 <malloc@plt>
  402e3c:	str	x0, [sp, #464]
  402e40:	ldr	x0, [sp, #464]
  402e44:	cmp	x0, #0x0
  402e48:	b.ne	402e50 <ferror@plt+0x570>  // b.any
  402e4c:	bl	4025b0 <abort@plt>
  402e50:	ldr	x0, [sp, #480]
  402e54:	ldr	w1, [x0, #4]
  402e58:	ldr	x0, [sp, #464]
  402e5c:	str	w1, [x0, #16]
  402e60:	ldr	x0, [sp, #56]
  402e64:	add	x0, x0, #0x4
  402e68:	bl	402550 <strdup@plt>
  402e6c:	mov	x1, x0
  402e70:	ldr	x0, [sp, #464]
  402e74:	str	x1, [x0, #8]
  402e78:	ldr	x0, [sp, #464]
  402e7c:	add	x3, x0, #0x198
  402e80:	ldr	x0, [sp, #88]
  402e84:	add	x0, x0, #0x4
  402e88:	mov	x2, #0x60                  	// #96
  402e8c:	mov	x1, x0
  402e90:	mov	x0, x3
  402e94:	bl	4021f0 <memcpy@plt>
  402e98:	ldr	x0, [sp, #464]
  402e9c:	add	x0, x0, #0xd8
  402ea0:	mov	x2, #0xc0                  	// #192
  402ea4:	mov	w1, #0x0                   	// #0
  402ea8:	bl	402490 <memset@plt>
  402eac:	str	wzr, [sp, #492]
  402eb0:	b	402ef4 <ferror@plt+0x614>
  402eb4:	ldr	x1, [sp, #464]
  402eb8:	ldrsw	x0, [sp, #492]
  402ebc:	add	x0, x0, #0x64
  402ec0:	lsl	x0, x0, #2
  402ec4:	add	x0, x1, x0
  402ec8:	ldr	w0, [x0, #8]
  402ecc:	mov	w1, w0
  402ed0:	ldr	x2, [sp, #464]
  402ed4:	ldrsw	x0, [sp, #492]
  402ed8:	add	x0, x0, #0x2
  402edc:	lsl	x0, x0, #3
  402ee0:	add	x0, x2, x0
  402ee4:	str	x1, [x0, #8]
  402ee8:	ldr	w0, [sp, #492]
  402eec:	add	w0, w0, #0x1
  402ef0:	str	w0, [sp, #492]
  402ef4:	ldr	w0, [sp, #492]
  402ef8:	cmp	w0, #0x17
  402efc:	b.ls	402eb4 <ferror@plt+0x5d4>  // b.plast
  402f00:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402f04:	add	x0, x0, #0xf18
  402f08:	ldr	x1, [x0]
  402f0c:	ldr	x0, [sp, #464]
  402f10:	str	x1, [x0]
  402f14:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402f18:	add	x0, x0, #0xf18
  402f1c:	ldr	x1, [sp, #464]
  402f20:	str	x1, [x0]
  402f24:	mov	w0, #0x0                   	// #0
  402f28:	ldp	x29, x30, [sp], #496
  402f2c:	ret
  402f30:	stp	x29, x30, [sp, #-96]!
  402f34:	mov	x29, sp
  402f38:	add	x0, sp, #0x10
  402f3c:	mov	w1, #0x0                   	// #0
  402f40:	bl	40d8dc <ferror@plt+0xaffc>
  402f44:	cmp	w0, #0x0
  402f48:	b.ge	402f54 <ferror@plt+0x674>  // b.tcont
  402f4c:	mov	w0, #0x1                   	// #1
  402f50:	bl	402230 <exit@plt>
  402f54:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402f58:	add	x0, x0, #0xf40
  402f5c:	ldrb	w0, [x0]
  402f60:	cmp	w0, #0x0
  402f64:	b.eq	403008 <ferror@plt+0x728>  // b.none
  402f68:	add	x0, sp, #0x10
  402f6c:	bl	40aa88 <ferror@plt+0x81a8>
  402f70:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  402f74:	add	x0, x0, #0xf20
  402f78:	ldr	w0, [x0]
  402f7c:	sub	w0, w0, #0x1
  402f80:	mov	w1, #0x1                   	// #1
  402f84:	lsl	w0, w1, w0
  402f88:	str	w0, [sp, #84]
  402f8c:	add	x0, sp, #0x10
  402f90:	ldr	w2, [sp, #84]
  402f94:	mov	w1, #0x0                   	// #0
  402f98:	bl	40e3ac <ferror@plt+0xbacc>
  402f9c:	cmp	w0, #0x0
  402fa0:	b.ge	402fb8 <ferror@plt+0x6d8>  // b.tcont
  402fa4:	adrp	x0, 410000 <ferror@plt+0xd720>
  402fa8:	add	x0, x0, #0xbd0
  402fac:	bl	402240 <perror@plt>
  402fb0:	mov	w0, #0x1                   	// #1
  402fb4:	bl	402230 <exit@plt>
  402fb8:	add	x4, sp, #0x10
  402fbc:	mov	w3, #0x0                   	// #0
  402fc0:	mov	x2, #0x0                   	// #0
  402fc4:	adrp	x0, 402000 <memcpy@plt-0x1f0>
  402fc8:	add	x1, x0, #0xb50
  402fcc:	mov	x0, x4
  402fd0:	bl	40ef60 <ferror@plt+0xc680>
  402fd4:	cmp	w0, #0x0
  402fd8:	b.ge	403080 <ferror@plt+0x7a0>  // b.tcont
  402fdc:	adrp	x0, 426000 <ferror@plt+0x23720>
  402fe0:	add	x0, x0, #0x498
  402fe4:	ldr	x0, [x0]
  402fe8:	mov	x3, x0
  402fec:	mov	x2, #0x10                  	// #16
  402ff0:	mov	x1, #0x1                   	// #1
  402ff4:	adrp	x0, 410000 <ferror@plt+0xd720>
  402ff8:	add	x0, x0, #0xbf0
  402ffc:	bl	4026e0 <fwrite@plt>
  403000:	mov	w0, #0x1                   	// #1
  403004:	bl	402230 <exit@plt>
  403008:	add	x0, sp, #0x10
  40300c:	mov	w1, #0x2                   	// #2
  403010:	bl	40e0b8 <ferror@plt+0xb7d8>
  403014:	cmp	w0, #0x0
  403018:	b.ge	403030 <ferror@plt+0x750>  // b.tcont
  40301c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403020:	add	x0, x0, #0xbd0
  403024:	bl	402240 <perror@plt>
  403028:	mov	w0, #0x1                   	// #1
  40302c:	bl	402230 <exit@plt>
  403030:	add	x4, sp, #0x10
  403034:	mov	w3, #0x0                   	// #0
  403038:	mov	x2, #0x0                   	// #0
  40303c:	adrp	x0, 402000 <memcpy@plt-0x1f0>
  403040:	add	x1, x0, #0xd7c
  403044:	mov	x0, x4
  403048:	bl	40ef60 <ferror@plt+0xc680>
  40304c:	cmp	w0, #0x0
  403050:	b.ge	403080 <ferror@plt+0x7a0>  // b.tcont
  403054:	adrp	x0, 426000 <ferror@plt+0x23720>
  403058:	add	x0, x0, #0x498
  40305c:	ldr	x0, [x0]
  403060:	mov	x3, x0
  403064:	mov	x2, #0x10                  	// #16
  403068:	mov	x1, #0x1                   	// #1
  40306c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403070:	add	x0, x0, #0xbf0
  403074:	bl	4026e0 <fwrite@plt>
  403078:	mov	w0, #0x1                   	// #1
  40307c:	bl	402230 <exit@plt>
  403080:	add	x0, sp, #0x10
  403084:	bl	40d634 <ferror@plt+0xad54>
  403088:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40308c:	add	x0, x0, #0xf18
  403090:	ldr	x0, [x0]
  403094:	str	x0, [sp, #88]
  403098:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40309c:	add	x0, x0, #0xf18
  4030a0:	str	xzr, [x0]
  4030a4:	b	4030e0 <ferror@plt+0x800>
  4030a8:	ldr	x0, [sp, #88]
  4030ac:	str	x0, [sp, #72]
  4030b0:	ldr	x0, [sp, #88]
  4030b4:	ldr	x0, [x0]
  4030b8:	str	x0, [sp, #88]
  4030bc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4030c0:	add	x0, x0, #0xf18
  4030c4:	ldr	x1, [x0]
  4030c8:	ldr	x0, [sp, #72]
  4030cc:	str	x1, [x0]
  4030d0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4030d4:	add	x0, x0, #0xf18
  4030d8:	ldr	x1, [sp, #72]
  4030dc:	str	x1, [x0]
  4030e0:	ldr	x0, [sp, #88]
  4030e4:	cmp	x0, #0x0
  4030e8:	b.ne	4030a8 <ferror@plt+0x7c8>  // b.any
  4030ec:	nop
  4030f0:	nop
  4030f4:	ldp	x29, x30, [sp], #96
  4030f8:	ret
  4030fc:	mov	x12, #0x1050                	// #4176
  403100:	sub	sp, sp, x12
  403104:	stp	x29, x30, [sp]
  403108:	mov	x29, sp
  40310c:	str	x0, [sp, #24]
  403110:	str	xzr, [sp, #4168]
  403114:	b	4033b0 <ferror@plt+0xad0>
  403118:	ldrb	w0, [sp, #40]
  40311c:	cmp	w0, #0x23
  403120:	b.ne	40319c <ferror@plt+0x8bc>  // b.any
  403124:	add	x0, sp, #0x28
  403128:	bl	402220 <strlen@plt>
  40312c:	sub	x0, x0, #0x1
  403130:	add	x1, sp, #0x28
  403134:	strb	wzr, [x1, x0]
  403138:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40313c:	add	x0, x0, #0xf50
  403140:	ldrb	w0, [x0]
  403144:	cmp	w0, #0x0
  403148:	b.eq	40317c <ferror@plt+0x89c>  // b.none
  40314c:	add	x0, sp, #0x28
  403150:	add	x0, x0, #0x1
  403154:	mov	x1, x0
  403158:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40315c:	add	x0, x0, #0xf50
  403160:	bl	4025f0 <strcmp@plt>
  403164:	cmp	w0, #0x0
  403168:	b.eq	40317c <ferror@plt+0x89c>  // b.none
  40316c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  403170:	add	x0, x0, #0xf2c
  403174:	mov	w1, #0x1                   	// #1
  403178:	str	w1, [x0]
  40317c:	add	x0, sp, #0x28
  403180:	add	x0, x0, #0x1
  403184:	mov	x2, #0x7f                  	// #127
  403188:	mov	x1, x0
  40318c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  403190:	add	x0, x0, #0xf50
  403194:	bl	4027f0 <strncpy@plt>
  403198:	b	4033b0 <ferror@plt+0xad0>
  40319c:	mov	x0, #0x1f8                 	// #504
  4031a0:	bl	402400 <malloc@plt>
  4031a4:	str	x0, [sp, #4144]
  4031a8:	ldr	x0, [sp, #4144]
  4031ac:	cmp	x0, #0x0
  4031b0:	b.ne	4031b8 <ferror@plt+0x8d8>  // b.any
  4031b4:	bl	4025b0 <abort@plt>
  4031b8:	add	x0, sp, #0x28
  4031bc:	mov	w1, #0x20                  	// #32
  4031c0:	bl	4026c0 <strchr@plt>
  4031c4:	str	x0, [sp, #4160]
  4031c8:	ldr	x0, [sp, #4160]
  4031cc:	cmp	x0, #0x0
  4031d0:	b.ne	4031d8 <ferror@plt+0x8f8>  // b.any
  4031d4:	bl	4025b0 <abort@plt>
  4031d8:	ldr	x0, [sp, #4160]
  4031dc:	add	x1, x0, #0x1
  4031e0:	str	x1, [sp, #4160]
  4031e4:	strb	wzr, [x0]
  4031e8:	ldr	x0, [sp, #4144]
  4031ec:	add	x0, x0, #0x10
  4031f0:	add	x3, sp, #0x28
  4031f4:	mov	x2, x0
  4031f8:	adrp	x0, 410000 <ferror@plt+0xd720>
  4031fc:	add	x1, x0, #0xc08
  403200:	mov	x0, x3
  403204:	bl	4027e0 <__isoc99_sscanf@plt>
  403208:	cmp	w0, #0x1
  40320c:	b.eq	403214 <ferror@plt+0x934>  // b.none
  403210:	bl	4025b0 <abort@plt>
  403214:	mov	w1, #0x20                  	// #32
  403218:	ldr	x0, [sp, #4160]
  40321c:	bl	4026c0 <strchr@plt>
  403220:	str	x0, [sp, #4136]
  403224:	ldr	x0, [sp, #4136]
  403228:	cmp	x0, #0x0
  40322c:	b.ne	403234 <ferror@plt+0x954>  // b.any
  403230:	bl	4025b0 <abort@plt>
  403234:	ldr	x0, [sp, #4136]
  403238:	add	x1, x0, #0x1
  40323c:	str	x1, [sp, #4136]
  403240:	strb	wzr, [x0]
  403244:	ldr	x0, [sp, #4160]
  403248:	bl	402550 <strdup@plt>
  40324c:	mov	x1, x0
  403250:	ldr	x0, [sp, #4144]
  403254:	str	x1, [x0, #8]
  403258:	ldr	x0, [sp, #4136]
  40325c:	str	x0, [sp, #4160]
  403260:	str	wzr, [sp, #4156]
  403264:	b	403390 <ferror@plt+0xab0>
  403268:	mov	w1, #0x20                  	// #32
  40326c:	ldr	x0, [sp, #4160]
  403270:	bl	4026c0 <strchr@plt>
  403274:	str	x0, [sp, #4136]
  403278:	ldr	x0, [sp, #4136]
  40327c:	cmp	x0, #0x0
  403280:	b.ne	403288 <ferror@plt+0x9a8>  // b.any
  403284:	bl	4025b0 <abort@plt>
  403288:	ldr	x0, [sp, #4136]
  40328c:	add	x1, x0, #0x1
  403290:	str	x1, [sp, #4136]
  403294:	strb	wzr, [x0]
  403298:	ldr	x0, [sp, #4144]
  40329c:	add	x1, x0, #0x18
  4032a0:	ldrsw	x0, [sp, #4156]
  4032a4:	lsl	x0, x0, #3
  4032a8:	add	x0, x1, x0
  4032ac:	mov	x2, x0
  4032b0:	adrp	x0, 410000 <ferror@plt+0xd720>
  4032b4:	add	x1, x0, #0xc10
  4032b8:	ldr	x0, [sp, #4160]
  4032bc:	bl	4027e0 <__isoc99_sscanf@plt>
  4032c0:	cmp	w0, #0x1
  4032c4:	b.eq	4032cc <ferror@plt+0x9ec>  // b.none
  4032c8:	bl	4025b0 <abort@plt>
  4032cc:	ldr	x1, [sp, #4144]
  4032d0:	ldrsw	x0, [sp, #4156]
  4032d4:	add	x0, x0, #0x2
  4032d8:	lsl	x0, x0, #3
  4032dc:	add	x0, x1, x0
  4032e0:	ldr	x0, [x0, #8]
  4032e4:	mov	w2, w0
  4032e8:	ldr	x1, [sp, #4144]
  4032ec:	ldrsw	x0, [sp, #4156]
  4032f0:	add	x0, x0, #0x64
  4032f4:	lsl	x0, x0, #2
  4032f8:	add	x0, x1, x0
  4032fc:	str	w2, [x0, #8]
  403300:	ldr	x0, [sp, #4136]
  403304:	str	x0, [sp, #4160]
  403308:	mov	w1, #0x20                  	// #32
  40330c:	ldr	x0, [sp, #4160]
  403310:	bl	4026c0 <strchr@plt>
  403314:	str	x0, [sp, #4136]
  403318:	ldr	x0, [sp, #4136]
  40331c:	cmp	x0, #0x0
  403320:	b.ne	403328 <ferror@plt+0xa48>  // b.any
  403324:	bl	4025b0 <abort@plt>
  403328:	ldr	x0, [sp, #4136]
  40332c:	add	x1, x0, #0x1
  403330:	str	x1, [sp, #4136]
  403334:	strb	wzr, [x0]
  403338:	add	x0, sp, #0x24
  40333c:	mov	x2, x0
  403340:	adrp	x0, 410000 <ferror@plt+0xd720>
  403344:	add	x1, x0, #0xc18
  403348:	ldr	x0, [sp, #4160]
  40334c:	bl	4027e0 <__isoc99_sscanf@plt>
  403350:	cmp	w0, #0x1
  403354:	b.eq	40335c <ferror@plt+0xa7c>  // b.none
  403358:	bl	4025b0 <abort@plt>
  40335c:	ldr	w0, [sp, #36]
  403360:	ucvtf	d0, w0
  403364:	ldr	x1, [sp, #4144]
  403368:	ldrsw	x0, [sp, #4156]
  40336c:	add	x0, x0, #0x1a
  403370:	lsl	x0, x0, #3
  403374:	add	x0, x1, x0
  403378:	str	d0, [x0, #8]
  40337c:	ldr	x0, [sp, #4136]
  403380:	str	x0, [sp, #4160]
  403384:	ldr	w0, [sp, #4156]
  403388:	add	w0, w0, #0x1
  40338c:	str	w0, [sp, #4156]
  403390:	ldr	w0, [sp, #4156]
  403394:	cmp	w0, #0x17
  403398:	b.ls	403268 <ferror@plt+0x988>  // b.plast
  40339c:	ldr	x0, [sp, #4144]
  4033a0:	ldr	x1, [sp, #4168]
  4033a4:	str	x1, [x0]
  4033a8:	ldr	x0, [sp, #4144]
  4033ac:	str	x0, [sp, #4168]
  4033b0:	add	x0, sp, #0x28
  4033b4:	ldr	x2, [sp, #24]
  4033b8:	mov	w1, #0x1000                	// #4096
  4033bc:	bl	4028b0 <fgets@plt>
  4033c0:	cmp	x0, #0x0
  4033c4:	b.ne	403118 <ferror@plt+0x838>  // b.any
  4033c8:	b	403404 <ferror@plt+0xb24>
  4033cc:	ldr	x0, [sp, #4168]
  4033d0:	str	x0, [sp, #4144]
  4033d4:	ldr	x0, [sp, #4168]
  4033d8:	ldr	x0, [x0]
  4033dc:	str	x0, [sp, #4168]
  4033e0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4033e4:	add	x0, x0, #0xf18
  4033e8:	ldr	x1, [x0]
  4033ec:	ldr	x0, [sp, #4144]
  4033f0:	str	x1, [x0]
  4033f4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4033f8:	add	x0, x0, #0xf18
  4033fc:	ldr	x1, [sp, #4144]
  403400:	str	x1, [x0]
  403404:	ldr	x0, [sp, #4168]
  403408:	cmp	x0, #0x0
  40340c:	b.ne	4033cc <ferror@plt+0xaec>  // b.any
  403410:	nop
  403414:	nop
  403418:	ldp	x29, x30, [sp]
  40341c:	mov	x12, #0x1050                	// #4176
  403420:	add	sp, sp, x12
  403424:	ret
  403428:	stp	x29, x30, [sp, #-96]!
  40342c:	mov	x29, sp
  403430:	str	x0, [sp, #24]
  403434:	str	w1, [sp, #20]
  403438:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40343c:	add	x0, x0, #0xf34
  403440:	ldr	w0, [x0]
  403444:	cmp	w0, #0x0
  403448:	b.eq	403458 <ferror@plt+0xb78>  // b.none
  40344c:	ldr	x0, [sp, #24]
  403450:	bl	40b174 <ferror@plt+0x8894>
  403454:	b	40345c <ferror@plt+0xb7c>
  403458:	mov	x0, #0x0                   	// #0
  40345c:	str	x0, [sp, #40]
  403460:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  403464:	add	x0, x0, #0xf38
  403468:	ldr	x0, [x0]
  40346c:	str	x0, [sp, #80]
  403470:	ldr	x0, [sp, #40]
  403474:	cmp	x0, #0x0
  403478:	b.eq	4034cc <ferror@plt+0xbec>  // b.none
  40347c:	ldr	x0, [sp, #40]
  403480:	bl	40b48c <ferror@plt+0x8bac>
  403484:	ldr	x2, [sp, #40]
  403488:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40348c:	add	x0, x0, #0xff4
  403490:	ldr	w0, [x0]
  403494:	cmp	w0, #0x0
  403498:	cset	w0, ne  // ne = any
  40349c:	and	w0, w0, #0xff
  4034a0:	mov	w1, w0
  4034a4:	mov	x0, x2
  4034a8:	bl	40b24c <ferror@plt+0x896c>
  4034ac:	ldr	x2, [sp, #40]
  4034b0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4034b4:	add	x1, x0, #0xf50
  4034b8:	mov	x0, x2
  4034bc:	bl	40b35c <ferror@plt+0x8a7c>
  4034c0:	ldr	x0, [sp, #40]
  4034c4:	bl	40b48c <ferror@plt+0x8bac>
  4034c8:	b	4034e4 <ferror@plt+0xc04>
  4034cc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4034d0:	add	x2, x0, #0xf50
  4034d4:	adrp	x0, 410000 <ferror@plt+0xd720>
  4034d8:	add	x1, x0, #0xc20
  4034dc:	ldr	x0, [sp, #24]
  4034e0:	bl	4028a0 <fprintf@plt>
  4034e4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4034e8:	add	x0, x0, #0xf18
  4034ec:	ldr	x0, [x0]
  4034f0:	str	x0, [sp, #88]
  4034f4:	b	4036e4 <ferror@plt+0xe04>
  4034f8:	ldr	x0, [sp, #88]
  4034fc:	add	x0, x0, #0x18
  403500:	str	x0, [sp, #64]
  403504:	ldr	x0, [sp, #88]
  403508:	add	x0, x0, #0xd8
  40350c:	str	x0, [sp, #56]
  403510:	ldr	x0, [sp, #88]
  403514:	ldr	x0, [x0, #8]
  403518:	bl	402ab8 <ferror@plt+0x1d8>
  40351c:	cmp	w0, #0x0
  403520:	b.ne	403594 <ferror@plt+0xcb4>  // b.any
  403524:	ldr	w0, [sp, #20]
  403528:	cmp	w0, #0x0
  40352c:	b.eq	4036d4 <ferror@plt+0xdf4>  // b.none
  403530:	ldr	x0, [sp, #80]
  403534:	str	x0, [sp, #48]
  403538:	b	403588 <ferror@plt+0xca8>
  40353c:	ldr	x0, [sp, #48]
  403540:	ldr	w1, [x0, #16]
  403544:	ldr	x0, [sp, #88]
  403548:	ldr	w0, [x0, #16]
  40354c:	cmp	w1, w0
  403550:	b.ne	40357c <ferror@plt+0xc9c>  // b.any
  403554:	ldr	x0, [sp, #48]
  403558:	add	x0, x0, #0x18
  40355c:	str	x0, [sp, #64]
  403560:	ldr	x0, [sp, #48]
  403564:	add	x0, x0, #0xd8
  403568:	str	x0, [sp, #56]
  40356c:	ldr	x0, [sp, #48]
  403570:	ldr	x0, [x0]
  403574:	str	x0, [sp, #80]
  403578:	b	403594 <ferror@plt+0xcb4>
  40357c:	ldr	x0, [sp, #48]
  403580:	ldr	x0, [x0]
  403584:	str	x0, [sp, #48]
  403588:	ldr	x0, [sp, #48]
  40358c:	cmp	x0, #0x0
  403590:	b.ne	40353c <ferror@plt+0xc5c>  // b.any
  403594:	ldr	x0, [sp, #40]
  403598:	cmp	x0, #0x0
  40359c:	b.eq	40363c <ferror@plt+0xd5c>  // b.none
  4035a0:	ldr	x2, [sp, #40]
  4035a4:	ldr	x0, [sp, #88]
  4035a8:	ldr	x0, [x0, #8]
  4035ac:	mov	x1, x0
  4035b0:	mov	x0, x2
  4035b4:	bl	40b35c <ferror@plt+0x8a7c>
  4035b8:	ldr	x0, [sp, #40]
  4035bc:	bl	40b48c <ferror@plt+0x8bac>
  4035c0:	str	wzr, [sp, #76]
  4035c4:	b	40360c <ferror@plt+0xd2c>
  4035c8:	ldr	x3, [sp, #40]
  4035cc:	adrp	x0, 426000 <ferror@plt+0x23720>
  4035d0:	add	x0, x0, #0x390
  4035d4:	ldrsw	x1, [sp, #76]
  4035d8:	ldr	x4, [x0, x1, lsl #3]
  4035dc:	ldrsw	x0, [sp, #76]
  4035e0:	lsl	x0, x0, #3
  4035e4:	ldr	x1, [sp, #64]
  4035e8:	add	x0, x1, x0
  4035ec:	ldr	x0, [x0]
  4035f0:	mov	w2, w0
  4035f4:	mov	x1, x4
  4035f8:	mov	x0, x3
  4035fc:	bl	40b8b4 <ferror@plt+0x8fd4>
  403600:	ldr	w0, [sp, #76]
  403604:	add	w0, w0, #0x1
  403608:	str	w0, [sp, #76]
  40360c:	ldr	w0, [sp, #76]
  403610:	cmp	w0, #0x17
  403614:	b.hi	403630 <ferror@plt+0xd50>  // b.pmore
  403618:	adrp	x0, 426000 <ferror@plt+0x23720>
  40361c:	add	x0, x0, #0x390
  403620:	ldrsw	x1, [sp, #76]
  403624:	ldr	x0, [x0, x1, lsl #3]
  403628:	cmp	x0, #0x0
  40362c:	b.ne	4035c8 <ferror@plt+0xce8>  // b.any
  403630:	ldr	x0, [sp, #40]
  403634:	bl	40b4b0 <ferror@plt+0x8bd0>
  403638:	b	4036d8 <ferror@plt+0xdf8>
  40363c:	ldr	x0, [sp, #88]
  403640:	ldr	w1, [x0, #16]
  403644:	ldr	x0, [sp, #88]
  403648:	ldr	x0, [x0, #8]
  40364c:	mov	x3, x0
  403650:	mov	w2, w1
  403654:	adrp	x0, 410000 <ferror@plt+0xd720>
  403658:	add	x1, x0, #0xc28
  40365c:	ldr	x0, [sp, #24]
  403660:	bl	4028a0 <fprintf@plt>
  403664:	str	wzr, [sp, #76]
  403668:	b	4036b8 <ferror@plt+0xdd8>
  40366c:	ldrsw	x0, [sp, #76]
  403670:	lsl	x0, x0, #3
  403674:	ldr	x1, [sp, #64]
  403678:	add	x0, x1, x0
  40367c:	ldr	x2, [x0]
  403680:	ldrsw	x0, [sp, #76]
  403684:	lsl	x0, x0, #3
  403688:	ldr	x1, [sp, #56]
  40368c:	add	x0, x1, x0
  403690:	ldr	d0, [x0]
  403694:	fcvtzu	w0, d0
  403698:	mov	w3, w0
  40369c:	adrp	x0, 410000 <ferror@plt+0xd720>
  4036a0:	add	x1, x0, #0xc30
  4036a4:	ldr	x0, [sp, #24]
  4036a8:	bl	4028a0 <fprintf@plt>
  4036ac:	ldr	w0, [sp, #76]
  4036b0:	add	w0, w0, #0x1
  4036b4:	str	w0, [sp, #76]
  4036b8:	ldr	w0, [sp, #76]
  4036bc:	cmp	w0, #0x17
  4036c0:	b.ls	40366c <ferror@plt+0xd8c>  // b.plast
  4036c4:	ldr	x1, [sp, #24]
  4036c8:	mov	w0, #0xa                   	// #10
  4036cc:	bl	402340 <fputc@plt>
  4036d0:	b	4036d8 <ferror@plt+0xdf8>
  4036d4:	nop
  4036d8:	ldr	x0, [sp, #88]
  4036dc:	ldr	x0, [x0]
  4036e0:	str	x0, [sp, #88]
  4036e4:	ldr	x0, [sp, #88]
  4036e8:	cmp	x0, #0x0
  4036ec:	b.ne	4034f8 <ferror@plt+0xc18>  // b.any
  4036f0:	ldr	x0, [sp, #40]
  4036f4:	cmp	x0, #0x0
  4036f8:	b.eq	403714 <ferror@plt+0xe34>  // b.none
  4036fc:	ldr	x0, [sp, #40]
  403700:	bl	40b4b0 <ferror@plt+0x8bd0>
  403704:	ldr	x0, [sp, #40]
  403708:	bl	40b4b0 <ferror@plt+0x8bd0>
  40370c:	add	x0, sp, #0x28
  403710:	bl	40b1c8 <ferror@plt+0x88e8>
  403714:	nop
  403718:	ldp	x29, x30, [sp], #96
  40371c:	ret
  403720:	stp	x29, x30, [sp, #-112]!
  403724:	mov	x29, sp
  403728:	str	x0, [sp, #40]
  40372c:	str	x1, [sp, #32]
  403730:	str	x2, [sp, #24]
  403734:	str	w3, [sp, #20]
  403738:	ldrsw	x0, [sp, #20]
  40373c:	lsl	x0, x0, #3
  403740:	ldr	x1, [sp, #32]
  403744:	add	x0, x1, x0
  403748:	ldr	x1, [x0]
  40374c:	mov	x0, #0xca00                	// #51712
  403750:	movk	x0, #0x3b9a, lsl #16
  403754:	cmp	x1, x0
  403758:	b.ls	403794 <ferror@plt+0xeb4>  // b.plast
  40375c:	ldrsw	x0, [sp, #20]
  403760:	lsl	x0, x0, #3
  403764:	ldr	x1, [sp, #32]
  403768:	add	x0, x1, x0
  40376c:	ldr	x1, [x0]
  403770:	mov	x0, #0x4240                	// #16960
  403774:	movk	x0, #0xf, lsl #16
  403778:	udiv	x0, x1, x0
  40377c:	mov	x2, x0
  403780:	adrp	x0, 410000 <ferror@plt+0xd720>
  403784:	add	x1, x0, #0xc58
  403788:	ldr	x0, [sp, #40]
  40378c:	bl	4028a0 <fprintf@plt>
  403790:	b	403814 <ferror@plt+0xf34>
  403794:	ldrsw	x0, [sp, #20]
  403798:	lsl	x0, x0, #3
  40379c:	ldr	x1, [sp, #32]
  4037a0:	add	x0, x1, x0
  4037a4:	ldr	x1, [x0]
  4037a8:	mov	x0, #0x4240                	// #16960
  4037ac:	movk	x0, #0xf, lsl #16
  4037b0:	cmp	x1, x0
  4037b4:	b.ls	4037ec <ferror@plt+0xf0c>  // b.plast
  4037b8:	ldrsw	x0, [sp, #20]
  4037bc:	lsl	x0, x0, #3
  4037c0:	ldr	x1, [sp, #32]
  4037c4:	add	x0, x1, x0
  4037c8:	ldr	x1, [x0]
  4037cc:	mov	x0, #0x3e8                 	// #1000
  4037d0:	udiv	x0, x1, x0
  4037d4:	mov	x2, x0
  4037d8:	adrp	x0, 410000 <ferror@plt+0xd720>
  4037dc:	add	x1, x0, #0xc60
  4037e0:	ldr	x0, [sp, #40]
  4037e4:	bl	4028a0 <fprintf@plt>
  4037e8:	b	403814 <ferror@plt+0xf34>
  4037ec:	ldrsw	x0, [sp, #20]
  4037f0:	lsl	x0, x0, #3
  4037f4:	ldr	x1, [sp, #32]
  4037f8:	add	x0, x1, x0
  4037fc:	ldr	x0, [x0]
  403800:	mov	x2, x0
  403804:	adrp	x0, 410000 <ferror@plt+0xd720>
  403808:	add	x1, x0, #0xc68
  40380c:	ldr	x0, [sp, #40]
  403810:	bl	4028a0 <fprintf@plt>
  403814:	ldrsw	x0, [sp, #20]
  403818:	lsl	x0, x0, #3
  40381c:	ldr	x1, [sp, #24]
  403820:	add	x0, x1, x0
  403824:	ldr	d1, [x0]
  403828:	mov	x0, #0x4240                	// #16960
  40382c:	movk	x0, #0xf, lsl #16
  403830:	ucvtf	d0, x0
  403834:	fcmpe	d1, d0
  403838:	b.le	403898 <ferror@plt+0xfb8>
  40383c:	ldrsw	x0, [sp, #20]
  403840:	lsl	x0, x0, #3
  403844:	ldr	x1, [sp, #24]
  403848:	add	x0, x1, x0
  40384c:	ldr	d1, [x0]
  403850:	mov	x0, #0x4240                	// #16960
  403854:	movk	x0, #0xf, lsl #16
  403858:	ucvtf	d0, x0
  40385c:	fdiv	d0, d1, d0
  403860:	fcvtzu	w0, d0
  403864:	add	x3, sp, #0x30
  403868:	mov	w2, w0
  40386c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403870:	add	x1, x0, #0xc70
  403874:	mov	x0, x3
  403878:	bl	402300 <sprintf@plt>
  40387c:	add	x0, sp, #0x30
  403880:	mov	x2, x0
  403884:	adrp	x0, 410000 <ferror@plt+0xd720>
  403888:	add	x1, x0, #0xc78
  40388c:	ldr	x0, [sp, #40]
  403890:	bl	4028a0 <fprintf@plt>
  403894:	b	403940 <ferror@plt+0x1060>
  403898:	ldrsw	x0, [sp, #20]
  40389c:	lsl	x0, x0, #3
  4038a0:	ldr	x1, [sp, #24]
  4038a4:	add	x0, x1, x0
  4038a8:	ldr	d1, [x0]
  4038ac:	mov	x0, #0x3e8                 	// #1000
  4038b0:	ucvtf	d0, x0
  4038b4:	fcmpe	d1, d0
  4038b8:	b.le	403914 <ferror@plt+0x1034>
  4038bc:	ldrsw	x0, [sp, #20]
  4038c0:	lsl	x0, x0, #3
  4038c4:	ldr	x1, [sp, #24]
  4038c8:	add	x0, x1, x0
  4038cc:	ldr	d1, [x0]
  4038d0:	mov	x0, #0x3e8                 	// #1000
  4038d4:	ucvtf	d0, x0
  4038d8:	fdiv	d0, d1, d0
  4038dc:	fcvtzu	w0, d0
  4038e0:	add	x3, sp, #0x30
  4038e4:	mov	w2, w0
  4038e8:	adrp	x0, 410000 <ferror@plt+0xd720>
  4038ec:	add	x1, x0, #0xc80
  4038f0:	mov	x0, x3
  4038f4:	bl	402300 <sprintf@plt>
  4038f8:	add	x0, sp, #0x30
  4038fc:	mov	x2, x0
  403900:	adrp	x0, 410000 <ferror@plt+0xd720>
  403904:	add	x1, x0, #0xc78
  403908:	ldr	x0, [sp, #40]
  40390c:	bl	4028a0 <fprintf@plt>
  403910:	b	403940 <ferror@plt+0x1060>
  403914:	ldrsw	x0, [sp, #20]
  403918:	lsl	x0, x0, #3
  40391c:	ldr	x1, [sp, #24]
  403920:	add	x0, x1, x0
  403924:	ldr	d0, [x0]
  403928:	fcvtzu	w0, d0
  40392c:	mov	w2, w0
  403930:	adrp	x0, 410000 <ferror@plt+0xd720>
  403934:	add	x1, x0, #0xc88
  403938:	ldr	x0, [sp, #40]
  40393c:	bl	4028a0 <fprintf@plt>
  403940:	nop
  403944:	ldp	x29, x30, [sp], #112
  403948:	ret
  40394c:	stp	x29, x30, [sp, #-112]!
  403950:	mov	x29, sp
  403954:	str	x0, [sp, #40]
  403958:	str	x1, [sp, #32]
  40395c:	str	w2, [sp, #28]
  403960:	str	w3, [sp, #24]
  403964:	ldrsw	x0, [sp, #28]
  403968:	lsl	x0, x0, #3
  40396c:	ldr	x1, [sp, #32]
  403970:	add	x0, x1, x0
  403974:	ldr	x1, [x0]
  403978:	mov	x0, #0xca00                	// #51712
  40397c:	movk	x0, #0x3b9a, lsl #16
  403980:	cmp	x1, x0
  403984:	b.ls	4039c0 <ferror@plt+0x10e0>  // b.plast
  403988:	ldrsw	x0, [sp, #28]
  40398c:	lsl	x0, x0, #3
  403990:	ldr	x1, [sp, #32]
  403994:	add	x0, x1, x0
  403998:	ldr	x1, [x0]
  40399c:	mov	x0, #0x4240                	// #16960
  4039a0:	movk	x0, #0xf, lsl #16
  4039a4:	udiv	x0, x1, x0
  4039a8:	mov	x2, x0
  4039ac:	adrp	x0, 410000 <ferror@plt+0xd720>
  4039b0:	add	x1, x0, #0xc58
  4039b4:	ldr	x0, [sp, #40]
  4039b8:	bl	4028a0 <fprintf@plt>
  4039bc:	b	403a40 <ferror@plt+0x1160>
  4039c0:	ldrsw	x0, [sp, #28]
  4039c4:	lsl	x0, x0, #3
  4039c8:	ldr	x1, [sp, #32]
  4039cc:	add	x0, x1, x0
  4039d0:	ldr	x1, [x0]
  4039d4:	mov	x0, #0x4240                	// #16960
  4039d8:	movk	x0, #0xf, lsl #16
  4039dc:	cmp	x1, x0
  4039e0:	b.ls	403a18 <ferror@plt+0x1138>  // b.plast
  4039e4:	ldrsw	x0, [sp, #28]
  4039e8:	lsl	x0, x0, #3
  4039ec:	ldr	x1, [sp, #32]
  4039f0:	add	x0, x1, x0
  4039f4:	ldr	x1, [x0]
  4039f8:	mov	x0, #0x3e8                 	// #1000
  4039fc:	udiv	x0, x1, x0
  403a00:	mov	x2, x0
  403a04:	adrp	x0, 410000 <ferror@plt+0xd720>
  403a08:	add	x1, x0, #0xc60
  403a0c:	ldr	x0, [sp, #40]
  403a10:	bl	4028a0 <fprintf@plt>
  403a14:	b	403a40 <ferror@plt+0x1160>
  403a18:	ldrsw	x0, [sp, #28]
  403a1c:	lsl	x0, x0, #3
  403a20:	ldr	x1, [sp, #32]
  403a24:	add	x0, x1, x0
  403a28:	ldr	x0, [x0]
  403a2c:	mov	x2, x0
  403a30:	adrp	x0, 410000 <ferror@plt+0xd720>
  403a34:	add	x1, x0, #0xc68
  403a38:	ldr	x0, [sp, #40]
  403a3c:	bl	4028a0 <fprintf@plt>
  403a40:	ldrsw	x0, [sp, #24]
  403a44:	lsl	x0, x0, #3
  403a48:	ldr	x1, [sp, #32]
  403a4c:	add	x0, x1, x0
  403a50:	ldr	x1, [x0]
  403a54:	mov	x0, #0xca00                	// #51712
  403a58:	movk	x0, #0x3b9a, lsl #16
  403a5c:	cmp	x1, x0
  403a60:	b.ls	403ab8 <ferror@plt+0x11d8>  // b.plast
  403a64:	ldrsw	x0, [sp, #24]
  403a68:	lsl	x0, x0, #3
  403a6c:	ldr	x1, [sp, #32]
  403a70:	add	x0, x1, x0
  403a74:	ldr	x1, [x0]
  403a78:	mov	x0, #0x4240                	// #16960
  403a7c:	movk	x0, #0xf, lsl #16
  403a80:	udiv	x0, x1, x0
  403a84:	add	x3, sp, #0x30
  403a88:	mov	w2, w0
  403a8c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403a90:	add	x1, x0, #0xc70
  403a94:	mov	x0, x3
  403a98:	bl	402300 <sprintf@plt>
  403a9c:	add	x0, sp, #0x30
  403aa0:	mov	x2, x0
  403aa4:	adrp	x0, 410000 <ferror@plt+0xd720>
  403aa8:	add	x1, x0, #0xc78
  403aac:	ldr	x0, [sp, #40]
  403ab0:	bl	4028a0 <fprintf@plt>
  403ab4:	b	403b54 <ferror@plt+0x1274>
  403ab8:	ldrsw	x0, [sp, #24]
  403abc:	lsl	x0, x0, #3
  403ac0:	ldr	x1, [sp, #32]
  403ac4:	add	x0, x1, x0
  403ac8:	ldr	x1, [x0]
  403acc:	mov	x0, #0x4240                	// #16960
  403ad0:	movk	x0, #0xf, lsl #16
  403ad4:	cmp	x1, x0
  403ad8:	b.ls	403b2c <ferror@plt+0x124c>  // b.plast
  403adc:	ldrsw	x0, [sp, #24]
  403ae0:	lsl	x0, x0, #3
  403ae4:	ldr	x1, [sp, #32]
  403ae8:	add	x0, x1, x0
  403aec:	ldr	x1, [x0]
  403af0:	mov	x0, #0x3e8                 	// #1000
  403af4:	udiv	x0, x1, x0
  403af8:	add	x3, sp, #0x30
  403afc:	mov	w2, w0
  403b00:	adrp	x0, 410000 <ferror@plt+0xd720>
  403b04:	add	x1, x0, #0xc80
  403b08:	mov	x0, x3
  403b0c:	bl	402300 <sprintf@plt>
  403b10:	add	x0, sp, #0x30
  403b14:	mov	x2, x0
  403b18:	adrp	x0, 410000 <ferror@plt+0xd720>
  403b1c:	add	x1, x0, #0xc78
  403b20:	ldr	x0, [sp, #40]
  403b24:	bl	4028a0 <fprintf@plt>
  403b28:	b	403b54 <ferror@plt+0x1274>
  403b2c:	ldrsw	x0, [sp, #24]
  403b30:	lsl	x0, x0, #3
  403b34:	ldr	x1, [sp, #32]
  403b38:	add	x0, x1, x0
  403b3c:	ldr	x0, [x0]
  403b40:	mov	w2, w0
  403b44:	adrp	x0, 410000 <ferror@plt+0xd720>
  403b48:	add	x1, x0, #0xc88
  403b4c:	ldr	x0, [sp, #40]
  403b50:	bl	4028a0 <fprintf@plt>
  403b54:	nop
  403b58:	ldp	x29, x30, [sp], #112
  403b5c:	ret
  403b60:	stp	x29, x30, [sp, #-32]!
  403b64:	mov	x29, sp
  403b68:	str	x0, [sp, #24]
  403b6c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  403b70:	add	x2, x0, #0xf50
  403b74:	adrp	x0, 410000 <ferror@plt+0xd720>
  403b78:	add	x1, x0, #0xc20
  403b7c:	ldr	x0, [sp, #24]
  403b80:	bl	4028a0 <fprintf@plt>
  403b84:	adrp	x0, 410000 <ferror@plt+0xd720>
  403b88:	add	x2, x0, #0xc90
  403b8c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403b90:	add	x1, x0, #0xca0
  403b94:	ldr	x0, [sp, #24]
  403b98:	bl	4028a0 <fprintf@plt>
  403b9c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403ba0:	add	x3, x0, #0xca8
  403ba4:	adrp	x0, 410000 <ferror@plt+0xd720>
  403ba8:	add	x2, x0, #0xcb0
  403bac:	adrp	x0, 410000 <ferror@plt+0xd720>
  403bb0:	add	x1, x0, #0xcb8
  403bb4:	ldr	x0, [sp, #24]
  403bb8:	bl	4028a0 <fprintf@plt>
  403bbc:	adrp	x0, 410000 <ferror@plt+0xd720>
  403bc0:	add	x3, x0, #0xca8
  403bc4:	adrp	x0, 410000 <ferror@plt+0xd720>
  403bc8:	add	x2, x0, #0xcc8
  403bcc:	adrp	x0, 410000 <ferror@plt+0xd720>
  403bd0:	add	x1, x0, #0xcb8
  403bd4:	ldr	x0, [sp, #24]
  403bd8:	bl	4028a0 <fprintf@plt>
  403bdc:	adrp	x0, 410000 <ferror@plt+0xd720>
  403be0:	add	x3, x0, #0xca8
  403be4:	adrp	x0, 410000 <ferror@plt+0xd720>
  403be8:	add	x2, x0, #0xcd0
  403bec:	adrp	x0, 410000 <ferror@plt+0xd720>
  403bf0:	add	x1, x0, #0xcb8
  403bf4:	ldr	x0, [sp, #24]
  403bf8:	bl	4028a0 <fprintf@plt>
  403bfc:	adrp	x0, 410000 <ferror@plt+0xd720>
  403c00:	add	x3, x0, #0xca8
  403c04:	adrp	x0, 410000 <ferror@plt+0xd720>
  403c08:	add	x2, x0, #0xcd8
  403c0c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403c10:	add	x1, x0, #0xce0
  403c14:	ldr	x0, [sp, #24]
  403c18:	bl	4028a0 <fprintf@plt>
  403c1c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  403c20:	add	x0, x0, #0xf28
  403c24:	ldr	w0, [x0]
  403c28:	cmp	w0, #0x0
  403c2c:	b.ne	403ccc <ferror@plt+0x13ec>  // b.any
  403c30:	adrp	x0, 410000 <ferror@plt+0xd720>
  403c34:	add	x2, x0, #0xcf0
  403c38:	adrp	x0, 410000 <ferror@plt+0xd720>
  403c3c:	add	x1, x0, #0xca0
  403c40:	ldr	x0, [sp, #24]
  403c44:	bl	4028a0 <fprintf@plt>
  403c48:	adrp	x0, 410000 <ferror@plt+0xd720>
  403c4c:	add	x3, x0, #0xcf8
  403c50:	adrp	x0, 410000 <ferror@plt+0xd720>
  403c54:	add	x2, x0, #0xd00
  403c58:	adrp	x0, 410000 <ferror@plt+0xd720>
  403c5c:	add	x1, x0, #0xcb8
  403c60:	ldr	x0, [sp, #24]
  403c64:	bl	4028a0 <fprintf@plt>
  403c68:	adrp	x0, 410000 <ferror@plt+0xd720>
  403c6c:	add	x3, x0, #0xcf8
  403c70:	adrp	x0, 410000 <ferror@plt+0xd720>
  403c74:	add	x2, x0, #0xd08
  403c78:	adrp	x0, 410000 <ferror@plt+0xd720>
  403c7c:	add	x1, x0, #0xcb8
  403c80:	ldr	x0, [sp, #24]
  403c84:	bl	4028a0 <fprintf@plt>
  403c88:	adrp	x0, 410000 <ferror@plt+0xd720>
  403c8c:	add	x3, x0, #0xca8
  403c90:	adrp	x0, 410000 <ferror@plt+0xd720>
  403c94:	add	x2, x0, #0xd10
  403c98:	adrp	x0, 410000 <ferror@plt+0xd720>
  403c9c:	add	x1, x0, #0xcb8
  403ca0:	ldr	x0, [sp, #24]
  403ca4:	bl	4028a0 <fprintf@plt>
  403ca8:	adrp	x0, 410000 <ferror@plt+0xd720>
  403cac:	add	x3, x0, #0xca8
  403cb0:	adrp	x0, 410000 <ferror@plt+0xd720>
  403cb4:	add	x2, x0, #0xd18
  403cb8:	adrp	x0, 410000 <ferror@plt+0xd720>
  403cbc:	add	x1, x0, #0xce0
  403cc0:	ldr	x0, [sp, #24]
  403cc4:	bl	4028a0 <fprintf@plt>
  403cc8:	b	403f2c <ferror@plt+0x164c>
  403ccc:	adrp	x0, 410000 <ferror@plt+0xd720>
  403cd0:	add	x2, x0, #0xcf0
  403cd4:	adrp	x0, 410000 <ferror@plt+0xd720>
  403cd8:	add	x1, x0, #0xca0
  403cdc:	ldr	x0, [sp, #24]
  403ce0:	bl	4028a0 <fprintf@plt>
  403ce4:	adrp	x0, 410000 <ferror@plt+0xd720>
  403ce8:	add	x3, x0, #0xca8
  403cec:	adrp	x0, 410000 <ferror@plt+0xd720>
  403cf0:	add	x2, x0, #0xd00
  403cf4:	adrp	x0, 410000 <ferror@plt+0xd720>
  403cf8:	add	x1, x0, #0xcb8
  403cfc:	ldr	x0, [sp, #24]
  403d00:	bl	4028a0 <fprintf@plt>
  403d04:	adrp	x0, 410000 <ferror@plt+0xd720>
  403d08:	add	x3, x0, #0xca8
  403d0c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403d10:	add	x2, x0, #0xd20
  403d14:	adrp	x0, 410000 <ferror@plt+0xd720>
  403d18:	add	x1, x0, #0xcb8
  403d1c:	ldr	x0, [sp, #24]
  403d20:	bl	4028a0 <fprintf@plt>
  403d24:	adrp	x0, 410000 <ferror@plt+0xd720>
  403d28:	add	x3, x0, #0xca8
  403d2c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403d30:	add	x2, x0, #0xd10
  403d34:	adrp	x0, 410000 <ferror@plt+0xd720>
  403d38:	add	x1, x0, #0xcb8
  403d3c:	ldr	x0, [sp, #24]
  403d40:	bl	4028a0 <fprintf@plt>
  403d44:	adrp	x0, 410000 <ferror@plt+0xd720>
  403d48:	add	x3, x0, #0xca8
  403d4c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403d50:	add	x2, x0, #0xd28
  403d54:	adrp	x0, 410000 <ferror@plt+0xd720>
  403d58:	add	x1, x0, #0xce0
  403d5c:	ldr	x0, [sp, #24]
  403d60:	bl	4028a0 <fprintf@plt>
  403d64:	adrp	x0, 410000 <ferror@plt+0xd720>
  403d68:	add	x2, x0, #0xcf0
  403d6c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403d70:	add	x1, x0, #0xca0
  403d74:	ldr	x0, [sp, #24]
  403d78:	bl	4028a0 <fprintf@plt>
  403d7c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403d80:	add	x3, x0, #0xca8
  403d84:	adrp	x0, 410000 <ferror@plt+0xd720>
  403d88:	add	x2, x0, #0xd30
  403d8c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403d90:	add	x1, x0, #0xcb8
  403d94:	ldr	x0, [sp, #24]
  403d98:	bl	4028a0 <fprintf@plt>
  403d9c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403da0:	add	x3, x0, #0xca8
  403da4:	adrp	x0, 410000 <ferror@plt+0xd720>
  403da8:	add	x2, x0, #0xd38
  403dac:	adrp	x0, 410000 <ferror@plt+0xd720>
  403db0:	add	x1, x0, #0xcb8
  403db4:	ldr	x0, [sp, #24]
  403db8:	bl	4028a0 <fprintf@plt>
  403dbc:	adrp	x0, 410000 <ferror@plt+0xd720>
  403dc0:	add	x3, x0, #0xca8
  403dc4:	adrp	x0, 410000 <ferror@plt+0xd720>
  403dc8:	add	x2, x0, #0xd40
  403dcc:	adrp	x0, 410000 <ferror@plt+0xd720>
  403dd0:	add	x1, x0, #0xcb8
  403dd4:	ldr	x0, [sp, #24]
  403dd8:	bl	4028a0 <fprintf@plt>
  403ddc:	adrp	x0, 410000 <ferror@plt+0xd720>
  403de0:	add	x3, x0, #0xca8
  403de4:	adrp	x0, 410000 <ferror@plt+0xd720>
  403de8:	add	x2, x0, #0xd48
  403dec:	adrp	x0, 410000 <ferror@plt+0xd720>
  403df0:	add	x1, x0, #0xce0
  403df4:	ldr	x0, [sp, #24]
  403df8:	bl	4028a0 <fprintf@plt>
  403dfc:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e00:	add	x2, x0, #0xcf0
  403e04:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e08:	add	x1, x0, #0xca0
  403e0c:	ldr	x0, [sp, #24]
  403e10:	bl	4028a0 <fprintf@plt>
  403e14:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e18:	add	x3, x0, #0xca8
  403e1c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e20:	add	x2, x0, #0xd08
  403e24:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e28:	add	x1, x0, #0xcb8
  403e2c:	ldr	x0, [sp, #24]
  403e30:	bl	4028a0 <fprintf@plt>
  403e34:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e38:	add	x3, x0, #0xca8
  403e3c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e40:	add	x2, x0, #0xd50
  403e44:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e48:	add	x1, x0, #0xcb8
  403e4c:	ldr	x0, [sp, #24]
  403e50:	bl	4028a0 <fprintf@plt>
  403e54:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e58:	add	x3, x0, #0xca8
  403e5c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e60:	add	x2, x0, #0xd18
  403e64:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e68:	add	x1, x0, #0xcb8
  403e6c:	ldr	x0, [sp, #24]
  403e70:	bl	4028a0 <fprintf@plt>
  403e74:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e78:	add	x3, x0, #0xca8
  403e7c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e80:	add	x2, x0, #0xd58
  403e84:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e88:	add	x1, x0, #0xce0
  403e8c:	ldr	x0, [sp, #24]
  403e90:	bl	4028a0 <fprintf@plt>
  403e94:	adrp	x0, 410000 <ferror@plt+0xd720>
  403e98:	add	x2, x0, #0xcf0
  403e9c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403ea0:	add	x1, x0, #0xca0
  403ea4:	ldr	x0, [sp, #24]
  403ea8:	bl	4028a0 <fprintf@plt>
  403eac:	adrp	x0, 410000 <ferror@plt+0xd720>
  403eb0:	add	x3, x0, #0xca8
  403eb4:	adrp	x0, 410000 <ferror@plt+0xd720>
  403eb8:	add	x2, x0, #0xd60
  403ebc:	adrp	x0, 410000 <ferror@plt+0xd720>
  403ec0:	add	x1, x0, #0xcb8
  403ec4:	ldr	x0, [sp, #24]
  403ec8:	bl	4028a0 <fprintf@plt>
  403ecc:	adrp	x0, 410000 <ferror@plt+0xd720>
  403ed0:	add	x3, x0, #0xca8
  403ed4:	adrp	x0, 410000 <ferror@plt+0xd720>
  403ed8:	add	x2, x0, #0xd68
  403edc:	adrp	x0, 410000 <ferror@plt+0xd720>
  403ee0:	add	x1, x0, #0xcb8
  403ee4:	ldr	x0, [sp, #24]
  403ee8:	bl	4028a0 <fprintf@plt>
  403eec:	adrp	x0, 410000 <ferror@plt+0xd720>
  403ef0:	add	x3, x0, #0xca8
  403ef4:	adrp	x0, 410000 <ferror@plt+0xd720>
  403ef8:	add	x2, x0, #0xd70
  403efc:	adrp	x0, 410000 <ferror@plt+0xd720>
  403f00:	add	x1, x0, #0xcb8
  403f04:	ldr	x0, [sp, #24]
  403f08:	bl	4028a0 <fprintf@plt>
  403f0c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403f10:	add	x3, x0, #0xca8
  403f14:	adrp	x0, 410000 <ferror@plt+0xd720>
  403f18:	add	x2, x0, #0xd78
  403f1c:	adrp	x0, 410000 <ferror@plt+0xd720>
  403f20:	add	x1, x0, #0xce0
  403f24:	ldr	x0, [sp, #24]
  403f28:	bl	4028a0 <fprintf@plt>
  403f2c:	nop
  403f30:	ldp	x29, x30, [sp], #32
  403f34:	ret
  403f38:	stp	x29, x30, [sp, #-64]!
  403f3c:	mov	x29, sp
  403f40:	str	x0, [sp, #40]
  403f44:	str	x1, [sp, #32]
  403f48:	str	x2, [sp, #24]
  403f4c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  403f50:	add	x0, x0, #0xf28
  403f54:	ldr	w0, [x0]
  403f58:	cmp	w0, #0x0
  403f5c:	b.eq	403f68 <ferror@plt+0x1688>  // b.none
  403f60:	mov	w0, #0x14                  	// #20
  403f64:	b	403f6c <ferror@plt+0x168c>
  403f68:	mov	w0, #0xa                   	// #10
  403f6c:	str	w0, [sp, #56]
  403f70:	ldr	x0, [sp, #32]
  403f74:	ldr	x0, [x0, #8]
  403f78:	mov	x1, x0
  403f7c:	ldr	x0, [sp, #40]
  403f80:	bl	40b35c <ferror@plt+0x8a7c>
  403f84:	ldr	x0, [sp, #40]
  403f88:	bl	40b48c <ferror@plt+0x8bac>
  403f8c:	str	wzr, [sp, #60]
  403f90:	b	403fd4 <ferror@plt+0x16f4>
  403f94:	adrp	x0, 426000 <ferror@plt+0x23720>
  403f98:	add	x0, x0, #0x390
  403f9c:	ldrsw	x1, [sp, #60]
  403fa0:	ldr	x3, [x0, x1, lsl #3]
  403fa4:	ldrsw	x0, [sp, #60]
  403fa8:	lsl	x0, x0, #3
  403fac:	ldr	x1, [sp, #24]
  403fb0:	add	x0, x1, x0
  403fb4:	ldr	x0, [x0]
  403fb8:	mov	w2, w0
  403fbc:	mov	x1, x3
  403fc0:	ldr	x0, [sp, #40]
  403fc4:	bl	40b8b4 <ferror@plt+0x8fd4>
  403fc8:	ldr	w0, [sp, #60]
  403fcc:	add	w0, w0, #0x1
  403fd0:	str	w0, [sp, #60]
  403fd4:	ldr	w1, [sp, #60]
  403fd8:	ldr	w0, [sp, #56]
  403fdc:	cmp	w1, w0
  403fe0:	b.ge	403ffc <ferror@plt+0x171c>  // b.tcont
  403fe4:	adrp	x0, 426000 <ferror@plt+0x23720>
  403fe8:	add	x0, x0, #0x390
  403fec:	ldrsw	x1, [sp, #60]
  403ff0:	ldr	x0, [x0, x1, lsl #3]
  403ff4:	cmp	x0, #0x0
  403ff8:	b.ne	403f94 <ferror@plt+0x16b4>  // b.any
  403ffc:	ldr	x0, [sp, #40]
  404000:	bl	40b4b0 <ferror@plt+0x8bd0>
  404004:	nop
  404008:	ldp	x29, x30, [sp], #64
  40400c:	ret
  404010:	stp	x29, x30, [sp, #-64]!
  404014:	mov	x29, sp
  404018:	str	x0, [sp, #40]
  40401c:	str	x1, [sp, #32]
  404020:	str	x2, [sp, #24]
  404024:	ldr	x0, [sp, #32]
  404028:	ldr	x0, [x0, #8]
  40402c:	mov	x2, x0
  404030:	adrp	x0, 410000 <ferror@plt+0xd720>
  404034:	add	x1, x0, #0xca0
  404038:	ldr	x0, [sp, #40]
  40403c:	bl	4028a0 <fprintf@plt>
  404040:	str	wzr, [sp, #60]
  404044:	b	404070 <ferror@plt+0x1790>
  404048:	ldr	x0, [sp, #32]
  40404c:	add	x0, x0, #0xd8
  404050:	ldr	w3, [sp, #60]
  404054:	mov	x2, x0
  404058:	ldr	x1, [sp, #24]
  40405c:	ldr	x0, [sp, #40]
  404060:	bl	403720 <ferror@plt+0xe40>
  404064:	ldr	w0, [sp, #60]
  404068:	add	w0, w0, #0x1
  40406c:	str	w0, [sp, #60]
  404070:	ldr	w0, [sp, #60]
  404074:	cmp	w0, #0x3
  404078:	b.le	404048 <ferror@plt+0x1768>
  40407c:	ldr	x1, [sp, #40]
  404080:	mov	w0, #0xa                   	// #10
  404084:	bl	402340 <fputc@plt>
  404088:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40408c:	add	x0, x0, #0xf28
  404090:	ldr	w0, [x0]
  404094:	cmp	w0, #0x0
  404098:	b.ne	404124 <ferror@plt+0x1844>  // b.any
  40409c:	adrp	x0, 410000 <ferror@plt+0xd720>
  4040a0:	add	x2, x0, #0xcf0
  4040a4:	adrp	x0, 410000 <ferror@plt+0xd720>
  4040a8:	add	x1, x0, #0xca0
  4040ac:	ldr	x0, [sp, #40]
  4040b0:	bl	4028a0 <fprintf@plt>
  4040b4:	mov	w3, #0x6                   	// #6
  4040b8:	mov	w2, #0x4                   	// #4
  4040bc:	ldr	x1, [sp, #24]
  4040c0:	ldr	x0, [sp, #40]
  4040c4:	bl	40394c <ferror@plt+0x106c>
  4040c8:	mov	w3, #0x7                   	// #7
  4040cc:	mov	w2, #0x5                   	// #5
  4040d0:	ldr	x1, [sp, #24]
  4040d4:	ldr	x0, [sp, #40]
  4040d8:	bl	40394c <ferror@plt+0x106c>
  4040dc:	ldr	x0, [sp, #32]
  4040e0:	add	x0, x0, #0xd8
  4040e4:	mov	w3, #0xb                   	// #11
  4040e8:	mov	x2, x0
  4040ec:	ldr	x1, [sp, #24]
  4040f0:	ldr	x0, [sp, #40]
  4040f4:	bl	403720 <ferror@plt+0xe40>
  4040f8:	ldr	x0, [sp, #32]
  4040fc:	add	x0, x0, #0xd8
  404100:	mov	w3, #0x9                   	// #9
  404104:	mov	x2, x0
  404108:	ldr	x1, [sp, #24]
  40410c:	ldr	x0, [sp, #40]
  404110:	bl	403720 <ferror@plt+0xe40>
  404114:	ldr	x1, [sp, #40]
  404118:	mov	w0, #0xa                   	// #10
  40411c:	bl	402340 <fputc@plt>
  404120:	b	404374 <ferror@plt+0x1a94>
  404124:	adrp	x0, 410000 <ferror@plt+0xd720>
  404128:	add	x2, x0, #0xcf0
  40412c:	adrp	x0, 410000 <ferror@plt+0xd720>
  404130:	add	x1, x0, #0xca0
  404134:	ldr	x0, [sp, #40]
  404138:	bl	4028a0 <fprintf@plt>
  40413c:	ldr	x0, [sp, #32]
  404140:	add	x0, x0, #0xd8
  404144:	mov	w3, #0x4                   	// #4
  404148:	mov	x2, x0
  40414c:	ldr	x1, [sp, #24]
  404150:	ldr	x0, [sp, #40]
  404154:	bl	403720 <ferror@plt+0xe40>
  404158:	ldr	x0, [sp, #32]
  40415c:	add	x0, x0, #0xd8
  404160:	mov	w3, #0x6                   	// #6
  404164:	mov	x2, x0
  404168:	ldr	x1, [sp, #24]
  40416c:	ldr	x0, [sp, #40]
  404170:	bl	403720 <ferror@plt+0xe40>
  404174:	ldr	x0, [sp, #32]
  404178:	add	x0, x0, #0xd8
  40417c:	mov	w3, #0xb                   	// #11
  404180:	mov	x2, x0
  404184:	ldr	x1, [sp, #24]
  404188:	ldr	x0, [sp, #40]
  40418c:	bl	403720 <ferror@plt+0xe40>
  404190:	ldr	x0, [sp, #32]
  404194:	add	x0, x0, #0xd8
  404198:	mov	w3, #0xa                   	// #10
  40419c:	mov	x2, x0
  4041a0:	ldr	x1, [sp, #24]
  4041a4:	ldr	x0, [sp, #40]
  4041a8:	bl	403720 <ferror@plt+0xe40>
  4041ac:	ldr	x1, [sp, #40]
  4041b0:	mov	w0, #0xa                   	// #10
  4041b4:	bl	402340 <fputc@plt>
  4041b8:	adrp	x0, 410000 <ferror@plt+0xd720>
  4041bc:	add	x2, x0, #0xcf0
  4041c0:	adrp	x0, 410000 <ferror@plt+0xd720>
  4041c4:	add	x1, x0, #0xca0
  4041c8:	ldr	x0, [sp, #40]
  4041cc:	bl	4028a0 <fprintf@plt>
  4041d0:	ldr	x0, [sp, #32]
  4041d4:	add	x0, x0, #0xd8
  4041d8:	mov	w3, #0xc                   	// #12
  4041dc:	mov	x2, x0
  4041e0:	ldr	x1, [sp, #24]
  4041e4:	ldr	x0, [sp, #40]
  4041e8:	bl	403720 <ferror@plt+0xe40>
  4041ec:	ldr	x0, [sp, #32]
  4041f0:	add	x0, x0, #0xd8
  4041f4:	mov	w3, #0xd                   	// #13
  4041f8:	mov	x2, x0
  4041fc:	ldr	x1, [sp, #24]
  404200:	ldr	x0, [sp, #40]
  404204:	bl	403720 <ferror@plt+0xe40>
  404208:	ldr	x0, [sp, #32]
  40420c:	add	x0, x0, #0xd8
  404210:	mov	w3, #0xe                   	// #14
  404214:	mov	x2, x0
  404218:	ldr	x1, [sp, #24]
  40421c:	ldr	x0, [sp, #40]
  404220:	bl	403720 <ferror@plt+0xe40>
  404224:	ldr	x0, [sp, #32]
  404228:	add	x0, x0, #0xd8
  40422c:	mov	w3, #0xf                   	// #15
  404230:	mov	x2, x0
  404234:	ldr	x1, [sp, #24]
  404238:	ldr	x0, [sp, #40]
  40423c:	bl	403720 <ferror@plt+0xe40>
  404240:	ldr	x1, [sp, #40]
  404244:	mov	w0, #0xa                   	// #10
  404248:	bl	402340 <fputc@plt>
  40424c:	adrp	x0, 410000 <ferror@plt+0xd720>
  404250:	add	x2, x0, #0xcf0
  404254:	adrp	x0, 410000 <ferror@plt+0xd720>
  404258:	add	x1, x0, #0xca0
  40425c:	ldr	x0, [sp, #40]
  404260:	bl	4028a0 <fprintf@plt>
  404264:	ldr	x0, [sp, #32]
  404268:	add	x0, x0, #0xd8
  40426c:	mov	w3, #0x5                   	// #5
  404270:	mov	x2, x0
  404274:	ldr	x1, [sp, #24]
  404278:	ldr	x0, [sp, #40]
  40427c:	bl	403720 <ferror@plt+0xe40>
  404280:	ldr	x0, [sp, #32]
  404284:	add	x0, x0, #0xd8
  404288:	mov	w3, #0x7                   	// #7
  40428c:	mov	x2, x0
  404290:	ldr	x1, [sp, #24]
  404294:	ldr	x0, [sp, #40]
  404298:	bl	403720 <ferror@plt+0xe40>
  40429c:	ldr	x0, [sp, #32]
  4042a0:	add	x0, x0, #0xd8
  4042a4:	mov	w3, #0x9                   	// #9
  4042a8:	mov	x2, x0
  4042ac:	ldr	x1, [sp, #24]
  4042b0:	ldr	x0, [sp, #40]
  4042b4:	bl	403720 <ferror@plt+0xe40>
  4042b8:	ldr	x0, [sp, #32]
  4042bc:	add	x0, x0, #0xd8
  4042c0:	mov	w3, #0x11                  	// #17
  4042c4:	mov	x2, x0
  4042c8:	ldr	x1, [sp, #24]
  4042cc:	ldr	x0, [sp, #40]
  4042d0:	bl	403720 <ferror@plt+0xe40>
  4042d4:	ldr	x1, [sp, #40]
  4042d8:	mov	w0, #0xa                   	// #10
  4042dc:	bl	402340 <fputc@plt>
  4042e0:	adrp	x0, 410000 <ferror@plt+0xd720>
  4042e4:	add	x2, x0, #0xcf0
  4042e8:	adrp	x0, 410000 <ferror@plt+0xd720>
  4042ec:	add	x1, x0, #0xca0
  4042f0:	ldr	x0, [sp, #40]
  4042f4:	bl	4028a0 <fprintf@plt>
  4042f8:	ldr	x0, [sp, #32]
  4042fc:	add	x0, x0, #0xd8
  404300:	mov	w3, #0x10                  	// #16
  404304:	mov	x2, x0
  404308:	ldr	x1, [sp, #24]
  40430c:	ldr	x0, [sp, #40]
  404310:	bl	403720 <ferror@plt+0xe40>
  404314:	ldr	x0, [sp, #32]
  404318:	add	x0, x0, #0xd8
  40431c:	mov	w3, #0x12                  	// #18
  404320:	mov	x2, x0
  404324:	ldr	x1, [sp, #24]
  404328:	ldr	x0, [sp, #40]
  40432c:	bl	403720 <ferror@plt+0xe40>
  404330:	ldr	x0, [sp, #32]
  404334:	add	x0, x0, #0xd8
  404338:	mov	w3, #0x13                  	// #19
  40433c:	mov	x2, x0
  404340:	ldr	x1, [sp, #24]
  404344:	ldr	x0, [sp, #40]
  404348:	bl	403720 <ferror@plt+0xe40>
  40434c:	ldr	x0, [sp, #32]
  404350:	add	x0, x0, #0xd8
  404354:	mov	w3, #0x14                  	// #20
  404358:	mov	x2, x0
  40435c:	ldr	x1, [sp, #24]
  404360:	ldr	x0, [sp, #40]
  404364:	bl	403720 <ferror@plt+0xe40>
  404368:	ldr	x1, [sp, #40]
  40436c:	mov	w0, #0xa                   	// #10
  404370:	bl	402340 <fputc@plt>
  404374:	nop
  404378:	ldp	x29, x30, [sp], #64
  40437c:	ret
  404380:	stp	x29, x30, [sp, #-48]!
  404384:	mov	x29, sp
  404388:	str	x0, [sp, #24]
  40438c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404390:	add	x0, x0, #0xf34
  404394:	ldr	w0, [x0]
  404398:	cmp	w0, #0x0
  40439c:	b.eq	4043ac <ferror@plt+0x1acc>  // b.none
  4043a0:	ldr	x0, [sp, #24]
  4043a4:	bl	40b174 <ferror@plt+0x8894>
  4043a8:	b	4043b0 <ferror@plt+0x1ad0>
  4043ac:	mov	x0, #0x0                   	// #0
  4043b0:	str	x0, [sp, #32]
  4043b4:	ldr	x0, [sp, #32]
  4043b8:	cmp	x0, #0x0
  4043bc:	b.eq	404410 <ferror@plt+0x1b30>  // b.none
  4043c0:	ldr	x0, [sp, #32]
  4043c4:	bl	40b48c <ferror@plt+0x8bac>
  4043c8:	ldr	x2, [sp, #32]
  4043cc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4043d0:	add	x0, x0, #0xff4
  4043d4:	ldr	w0, [x0]
  4043d8:	cmp	w0, #0x0
  4043dc:	cset	w0, ne  // ne = any
  4043e0:	and	w0, w0, #0xff
  4043e4:	mov	w1, w0
  4043e8:	mov	x0, x2
  4043ec:	bl	40b24c <ferror@plt+0x896c>
  4043f0:	ldr	x2, [sp, #32]
  4043f4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4043f8:	add	x1, x0, #0xf50
  4043fc:	mov	x0, x2
  404400:	bl	40b35c <ferror@plt+0x8a7c>
  404404:	ldr	x0, [sp, #32]
  404408:	bl	40b48c <ferror@plt+0x8bac>
  40440c:	b	404418 <ferror@plt+0x1b38>
  404410:	ldr	x0, [sp, #24]
  404414:	bl	403b60 <ferror@plt+0x1280>
  404418:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40441c:	add	x0, x0, #0xf18
  404420:	ldr	x0, [x0]
  404424:	str	x0, [sp, #40]
  404428:	b	404498 <ferror@plt+0x1bb8>
  40442c:	ldr	x0, [sp, #40]
  404430:	ldr	x0, [x0, #8]
  404434:	bl	402ab8 <ferror@plt+0x1d8>
  404438:	cmp	w0, #0x0
  40443c:	b.eq	404488 <ferror@plt+0x1ba8>  // b.none
  404440:	ldr	x0, [sp, #32]
  404444:	cmp	x0, #0x0
  404448:	b.eq	40446c <ferror@plt+0x1b8c>  // b.none
  40444c:	ldr	x3, [sp, #32]
  404450:	ldr	x0, [sp, #40]
  404454:	add	x0, x0, #0x18
  404458:	mov	x2, x0
  40445c:	ldr	x1, [sp, #40]
  404460:	mov	x0, x3
  404464:	bl	403f38 <ferror@plt+0x1658>
  404468:	b	40448c <ferror@plt+0x1bac>
  40446c:	ldr	x0, [sp, #40]
  404470:	add	x0, x0, #0x18
  404474:	mov	x2, x0
  404478:	ldr	x1, [sp, #40]
  40447c:	ldr	x0, [sp, #24]
  404480:	bl	404010 <ferror@plt+0x1730>
  404484:	b	40448c <ferror@plt+0x1bac>
  404488:	nop
  40448c:	ldr	x0, [sp, #40]
  404490:	ldr	x0, [x0]
  404494:	str	x0, [sp, #40]
  404498:	ldr	x0, [sp, #40]
  40449c:	cmp	x0, #0x0
  4044a0:	b.ne	40442c <ferror@plt+0x1b4c>  // b.any
  4044a4:	ldr	x0, [sp, #32]
  4044a8:	cmp	x0, #0x0
  4044ac:	b.eq	4044c8 <ferror@plt+0x1be8>  // b.none
  4044b0:	ldr	x0, [sp, #32]
  4044b4:	bl	40b4b0 <ferror@plt+0x8bd0>
  4044b8:	ldr	x0, [sp, #32]
  4044bc:	bl	40b4b0 <ferror@plt+0x8bd0>
  4044c0:	add	x0, sp, #0x20
  4044c4:	bl	40b1c8 <ferror@plt+0x88e8>
  4044c8:	nop
  4044cc:	ldp	x29, x30, [sp], #48
  4044d0:	ret
  4044d4:	stp	x29, x30, [sp, #-272]!
  4044d8:	mov	x29, sp
  4044dc:	str	x0, [sp, #24]
  4044e0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4044e4:	add	x0, x0, #0xf34
  4044e8:	ldr	w0, [x0]
  4044ec:	cmp	w0, #0x0
  4044f0:	b.eq	404500 <ferror@plt+0x1c20>  // b.none
  4044f4:	ldr	x0, [sp, #24]
  4044f8:	bl	40b174 <ferror@plt+0x8894>
  4044fc:	b	404504 <ferror@plt+0x1c24>
  404500:	mov	x0, #0x0                   	// #0
  404504:	str	x0, [sp, #232]
  404508:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40450c:	add	x0, x0, #0xf38
  404510:	ldr	x0, [x0]
  404514:	str	x0, [sp, #256]
  404518:	ldr	x0, [sp, #232]
  40451c:	cmp	x0, #0x0
  404520:	b.eq	404574 <ferror@plt+0x1c94>  // b.none
  404524:	ldr	x0, [sp, #232]
  404528:	bl	40b48c <ferror@plt+0x8bac>
  40452c:	ldr	x2, [sp, #232]
  404530:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404534:	add	x0, x0, #0xff4
  404538:	ldr	w0, [x0]
  40453c:	cmp	w0, #0x0
  404540:	cset	w0, ne  // ne = any
  404544:	and	w0, w0, #0xff
  404548:	mov	w1, w0
  40454c:	mov	x0, x2
  404550:	bl	40b24c <ferror@plt+0x896c>
  404554:	ldr	x2, [sp, #232]
  404558:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40455c:	add	x1, x0, #0xf50
  404560:	mov	x0, x2
  404564:	bl	40b35c <ferror@plt+0x8a7c>
  404568:	ldr	x0, [sp, #232]
  40456c:	bl	40b48c <ferror@plt+0x8bac>
  404570:	b	40457c <ferror@plt+0x1c9c>
  404574:	ldr	x0, [sp, #24]
  404578:	bl	403b60 <ferror@plt+0x1280>
  40457c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404580:	add	x0, x0, #0xf18
  404584:	ldr	x0, [x0]
  404588:	str	x0, [sp, #264]
  40458c:	b	4046b4 <ferror@plt+0x1dd4>
  404590:	ldr	x0, [sp, #264]
  404594:	add	x1, x0, #0x18
  404598:	add	x0, sp, #0x28
  40459c:	mov	x2, #0xc0                  	// #192
  4045a0:	bl	4021f0 <memcpy@plt>
  4045a4:	ldr	x0, [sp, #256]
  4045a8:	str	x0, [sp, #240]
  4045ac:	b	404640 <ferror@plt+0x1d60>
  4045b0:	ldr	x0, [sp, #240]
  4045b4:	ldr	w1, [x0, #16]
  4045b8:	ldr	x0, [sp, #264]
  4045bc:	ldr	w0, [x0, #16]
  4045c0:	cmp	w1, w0
  4045c4:	b.ne	404634 <ferror@plt+0x1d54>  // b.any
  4045c8:	str	wzr, [sp, #252]
  4045cc:	b	404618 <ferror@plt+0x1d38>
  4045d0:	ldrsw	x0, [sp, #252]
  4045d4:	lsl	x0, x0, #3
  4045d8:	add	x1, sp, #0x28
  4045dc:	ldr	x1, [x1, x0]
  4045e0:	ldr	x2, [sp, #240]
  4045e4:	ldrsw	x0, [sp, #252]
  4045e8:	add	x0, x0, #0x2
  4045ec:	lsl	x0, x0, #3
  4045f0:	add	x0, x2, x0
  4045f4:	ldr	x0, [x0, #8]
  4045f8:	sub	x2, x1, x0
  4045fc:	ldrsw	x0, [sp, #252]
  404600:	lsl	x0, x0, #3
  404604:	add	x1, sp, #0x28
  404608:	str	x2, [x1, x0]
  40460c:	ldr	w0, [sp, #252]
  404610:	add	w0, w0, #0x1
  404614:	str	w0, [sp, #252]
  404618:	ldr	w0, [sp, #252]
  40461c:	cmp	w0, #0x17
  404620:	b.ls	4045d0 <ferror@plt+0x1cf0>  // b.plast
  404624:	ldr	x0, [sp, #240]
  404628:	ldr	x0, [x0]
  40462c:	str	x0, [sp, #256]
  404630:	b	40464c <ferror@plt+0x1d6c>
  404634:	ldr	x0, [sp, #240]
  404638:	ldr	x0, [x0]
  40463c:	str	x0, [sp, #240]
  404640:	ldr	x0, [sp, #240]
  404644:	cmp	x0, #0x0
  404648:	b.ne	4045b0 <ferror@plt+0x1cd0>  // b.any
  40464c:	ldr	x0, [sp, #264]
  404650:	ldr	x0, [x0, #8]
  404654:	bl	402ab8 <ferror@plt+0x1d8>
  404658:	cmp	w0, #0x0
  40465c:	b.eq	4046a4 <ferror@plt+0x1dc4>  // b.none
  404660:	ldr	x0, [sp, #232]
  404664:	cmp	x0, #0x0
  404668:	b.eq	40468c <ferror@plt+0x1dac>  // b.none
  40466c:	ldr	x3, [sp, #232]
  404670:	ldr	x0, [sp, #264]
  404674:	add	x0, x0, #0x18
  404678:	mov	x2, x0
  40467c:	ldr	x1, [sp, #264]
  404680:	mov	x0, x3
  404684:	bl	403f38 <ferror@plt+0x1658>
  404688:	b	4046a8 <ferror@plt+0x1dc8>
  40468c:	add	x0, sp, #0x28
  404690:	mov	x2, x0
  404694:	ldr	x1, [sp, #264]
  404698:	ldr	x0, [sp, #24]
  40469c:	bl	404010 <ferror@plt+0x1730>
  4046a0:	b	4046a8 <ferror@plt+0x1dc8>
  4046a4:	nop
  4046a8:	ldr	x0, [sp, #264]
  4046ac:	ldr	x0, [x0]
  4046b0:	str	x0, [sp, #264]
  4046b4:	ldr	x0, [sp, #264]
  4046b8:	cmp	x0, #0x0
  4046bc:	b.ne	404590 <ferror@plt+0x1cb0>  // b.any
  4046c0:	ldr	x0, [sp, #232]
  4046c4:	cmp	x0, #0x0
  4046c8:	b.eq	4046e4 <ferror@plt+0x1e04>  // b.none
  4046cc:	ldr	x0, [sp, #232]
  4046d0:	bl	40b4b0 <ferror@plt+0x8bd0>
  4046d4:	ldr	x0, [sp, #232]
  4046d8:	bl	40b4b0 <ferror@plt+0x8bd0>
  4046dc:	add	x0, sp, #0xe8
  4046e0:	bl	40b1c8 <ferror@plt+0x88e8>
  4046e4:	nop
  4046e8:	ldp	x29, x30, [sp], #272
  4046ec:	ret
  4046f0:	sub	sp, sp, #0x10
  4046f4:	str	w0, [sp, #12]
  4046f8:	nop
  4046fc:	add	sp, sp, #0x10
  404700:	ret
  404704:	stp	x29, x30, [sp, #-96]!
  404708:	mov	x29, sp
  40470c:	str	w0, [sp, #28]
  404710:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404714:	add	x0, x0, #0xf18
  404718:	ldr	x0, [x0]
  40471c:	str	x0, [sp, #88]
  404720:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404724:	add	x0, x0, #0xf18
  404728:	str	xzr, [x0]
  40472c:	bl	402f30 <ferror@plt+0x650>
  404730:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404734:	add	x0, x0, #0xf18
  404738:	ldr	x0, [x0]
  40473c:	str	x0, [sp, #80]
  404740:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404744:	add	x0, x0, #0xf18
  404748:	ldr	x1, [sp, #88]
  40474c:	str	x1, [x0]
  404750:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404754:	add	x0, x0, #0xf18
  404758:	ldr	x0, [x0]
  40475c:	str	x0, [sp, #88]
  404760:	b	404af4 <ferror@plt+0x2214>
  404764:	ldr	x0, [sp, #80]
  404768:	str	x0, [sp, #72]
  40476c:	b	404adc <ferror@plt+0x21fc>
  404770:	ldr	x0, [sp, #72]
  404774:	ldr	w1, [x0, #16]
  404778:	ldr	x0, [sp, #88]
  40477c:	ldr	w0, [x0, #16]
  404780:	cmp	w1, w0
  404784:	b.ne	404ad0 <ferror@plt+0x21f0>  // b.any
  404788:	str	wzr, [sp, #68]
  40478c:	b	40479c <ferror@plt+0x1ebc>
  404790:	ldr	w0, [sp, #68]
  404794:	add	w0, w0, #0x1
  404798:	str	w0, [sp, #68]
  40479c:	ldr	w0, [sp, #68]
  4047a0:	cmp	w0, #0x17
  4047a4:	b.ls	404790 <ferror@plt+0x1eb0>  // b.plast
  4047a8:	str	wzr, [sp, #68]
  4047ac:	b	404a64 <ferror@plt+0x2184>
  4047b0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4047b4:	add	x0, x0, #0xf40
  4047b8:	ldrb	w0, [x0]
  4047bc:	cmp	w0, #0x0
  4047c0:	b.eq	404830 <ferror@plt+0x1f50>  // b.none
  4047c4:	ldr	x1, [sp, #72]
  4047c8:	ldrsw	x0, [sp, #68]
  4047cc:	add	x0, x0, #0x2
  4047d0:	lsl	x0, x0, #3
  4047d4:	add	x0, x1, x0
  4047d8:	ldr	x1, [x0, #8]
  4047dc:	ldr	x2, [sp, #88]
  4047e0:	ldrsw	x0, [sp, #68]
  4047e4:	add	x0, x0, #0x2
  4047e8:	lsl	x0, x0, #3
  4047ec:	add	x0, x2, x0
  4047f0:	ldr	x0, [x0, #8]
  4047f4:	sub	x0, x1, x0
  4047f8:	str	x0, [sp, #56]
  4047fc:	ldr	x1, [sp, #72]
  404800:	ldrsw	x0, [sp, #68]
  404804:	add	x0, x0, #0x2
  404808:	lsl	x0, x0, #3
  40480c:	add	x0, x1, x0
  404810:	ldr	x1, [x0, #8]
  404814:	ldr	x2, [sp, #88]
  404818:	ldrsw	x0, [sp, #68]
  40481c:	add	x0, x0, #0x2
  404820:	lsl	x0, x0, #3
  404824:	add	x0, x2, x0
  404828:	str	x1, [x0, #8]
  40482c:	b	4048d4 <ferror@plt+0x1ff4>
  404830:	ldr	x1, [sp, #72]
  404834:	ldrsw	x0, [sp, #68]
  404838:	add	x0, x0, #0x64
  40483c:	lsl	x0, x0, #2
  404840:	add	x0, x1, x0
  404844:	ldr	w1, [x0, #8]
  404848:	ldr	x2, [sp, #88]
  40484c:	ldrsw	x0, [sp, #68]
  404850:	add	x0, x0, #0x64
  404854:	lsl	x0, x0, #2
  404858:	add	x0, x2, x0
  40485c:	ldr	w0, [x0, #8]
  404860:	sub	w0, w1, w0
  404864:	mov	w0, w0
  404868:	str	x0, [sp, #56]
  40486c:	ldr	x1, [sp, #88]
  404870:	ldrsw	x0, [sp, #68]
  404874:	add	x0, x0, #0x2
  404878:	lsl	x0, x0, #3
  40487c:	add	x0, x1, x0
  404880:	ldr	x1, [x0, #8]
  404884:	ldr	x0, [sp, #56]
  404888:	add	x1, x1, x0
  40488c:	ldr	x2, [sp, #88]
  404890:	ldrsw	x0, [sp, #68]
  404894:	add	x0, x0, #0x2
  404898:	lsl	x0, x0, #3
  40489c:	add	x0, x2, x0
  4048a0:	str	x1, [x0, #8]
  4048a4:	ldr	x1, [sp, #72]
  4048a8:	ldrsw	x0, [sp, #68]
  4048ac:	add	x0, x0, #0x64
  4048b0:	lsl	x0, x0, #2
  4048b4:	add	x0, x1, x0
  4048b8:	ldr	w1, [x0, #8]
  4048bc:	ldr	x2, [sp, #88]
  4048c0:	ldrsw	x0, [sp, #68]
  4048c4:	add	x0, x0, #0x64
  4048c8:	lsl	x0, x0, #2
  4048cc:	add	x0, x2, x0
  4048d0:	str	w1, [x0, #8]
  4048d4:	ldr	x1, [sp, #56]
  4048d8:	mov	x0, x1
  4048dc:	lsl	x0, x0, #5
  4048e0:	sub	x0, x0, x1
  4048e4:	lsl	x0, x0, #2
  4048e8:	add	x0, x0, x1
  4048ec:	lsl	x0, x0, #3
  4048f0:	fmov	d0, x0
  4048f4:	ucvtf	d1, d0
  4048f8:	ldr	w0, [sp, #28]
  4048fc:	scvtf	d0, w0
  404900:	fdiv	d0, d1, d0
  404904:	str	d0, [sp, #40]
  404908:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40490c:	add	x0, x0, #0xfe4
  404910:	ldr	w0, [x0]
  404914:	ldr	w1, [sp, #28]
  404918:	cmp	w1, w0
  40491c:	b.lt	404988 <ferror@plt+0x20a8>  // b.tstop
  404920:	ldr	x1, [sp, #88]
  404924:	ldrsw	x0, [sp, #68]
  404928:	add	x0, x0, #0x1a
  40492c:	lsl	x0, x0, #3
  404930:	add	x0, x1, x0
  404934:	ldr	d1, [x0, #8]
  404938:	ldr	x1, [sp, #88]
  40493c:	ldrsw	x0, [sp, #68]
  404940:	add	x0, x0, #0x1a
  404944:	lsl	x0, x0, #3
  404948:	add	x0, x1, x0
  40494c:	ldr	d0, [x0, #8]
  404950:	ldr	d2, [sp, #40]
  404954:	fsub	d2, d2, d0
  404958:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40495c:	add	x0, x0, #0xfd0
  404960:	ldr	d0, [x0]
  404964:	fmul	d0, d2, d0
  404968:	fadd	d0, d1, d0
  40496c:	ldr	x1, [sp, #88]
  404970:	ldrsw	x0, [sp, #68]
  404974:	add	x0, x0, #0x1a
  404978:	lsl	x0, x0, #3
  40497c:	add	x0, x1, x0
  404980:	str	d0, [x0, #8]
  404984:	b	404a58 <ferror@plt+0x2178>
  404988:	ldr	w0, [sp, #28]
  40498c:	cmp	w0, #0x3e7
  404990:	b.le	404a58 <ferror@plt+0x2178>
  404994:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404998:	add	x0, x0, #0xf44
  40499c:	ldr	w0, [x0]
  4049a0:	ldr	w1, [sp, #28]
  4049a4:	cmp	w1, w0
  4049a8:	b.lt	4049cc <ferror@plt+0x20ec>  // b.tstop
  4049ac:	ldr	x1, [sp, #88]
  4049b0:	ldrsw	x0, [sp, #68]
  4049b4:	add	x0, x0, #0x1a
  4049b8:	lsl	x0, x0, #3
  4049bc:	add	x0, x1, x0
  4049c0:	ldr	d0, [sp, #40]
  4049c4:	str	d0, [x0, #8]
  4049c8:	b	404a58 <ferror@plt+0x2178>
  4049cc:	ldr	w0, [sp, #28]
  4049d0:	scvtf	d1, w0
  4049d4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4049d8:	add	x0, x0, #0xfd0
  4049dc:	ldr	d0, [x0]
  4049e0:	fmul	d1, d1, d0
  4049e4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4049e8:	add	x0, x0, #0xfe4
  4049ec:	ldr	w0, [x0]
  4049f0:	scvtf	d0, w0
  4049f4:	fdiv	d0, d1, d0
  4049f8:	str	d0, [sp, #32]
  4049fc:	ldr	x1, [sp, #88]
  404a00:	ldrsw	x0, [sp, #68]
  404a04:	add	x0, x0, #0x1a
  404a08:	lsl	x0, x0, #3
  404a0c:	add	x0, x1, x0
  404a10:	ldr	d1, [x0, #8]
  404a14:	ldr	x1, [sp, #88]
  404a18:	ldrsw	x0, [sp, #68]
  404a1c:	add	x0, x0, #0x1a
  404a20:	lsl	x0, x0, #3
  404a24:	add	x0, x1, x0
  404a28:	ldr	d0, [x0, #8]
  404a2c:	ldr	d2, [sp, #40]
  404a30:	fsub	d2, d2, d0
  404a34:	ldr	d0, [sp, #32]
  404a38:	fmul	d0, d2, d0
  404a3c:	fadd	d0, d1, d0
  404a40:	ldr	x1, [sp, #88]
  404a44:	ldrsw	x0, [sp, #68]
  404a48:	add	x0, x0, #0x1a
  404a4c:	lsl	x0, x0, #3
  404a50:	add	x0, x1, x0
  404a54:	str	d0, [x0, #8]
  404a58:	ldr	w0, [sp, #68]
  404a5c:	add	w0, w0, #0x1
  404a60:	str	w0, [sp, #68]
  404a64:	ldr	w0, [sp, #68]
  404a68:	cmp	w0, #0x17
  404a6c:	b.ls	4047b0 <ferror@plt+0x1ed0>  // b.plast
  404a70:	b	404a9c <ferror@plt+0x21bc>
  404a74:	ldr	x0, [sp, #80]
  404a78:	str	x0, [sp, #48]
  404a7c:	ldr	x0, [sp, #80]
  404a80:	ldr	x0, [x0]
  404a84:	str	x0, [sp, #80]
  404a88:	ldr	x0, [sp, #48]
  404a8c:	ldr	x0, [x0, #8]
  404a90:	bl	402660 <free@plt>
  404a94:	ldr	x0, [sp, #48]
  404a98:	bl	402660 <free@plt>
  404a9c:	ldr	x1, [sp, #80]
  404aa0:	ldr	x0, [sp, #72]
  404aa4:	cmp	x1, x0
  404aa8:	b.ne	404a74 <ferror@plt+0x2194>  // b.any
  404aac:	ldr	x0, [sp, #72]
  404ab0:	ldr	x0, [x0]
  404ab4:	str	x0, [sp, #80]
  404ab8:	ldr	x0, [sp, #72]
  404abc:	ldr	x0, [x0, #8]
  404ac0:	bl	402660 <free@plt>
  404ac4:	ldr	x0, [sp, #72]
  404ac8:	bl	402660 <free@plt>
  404acc:	b	404ae8 <ferror@plt+0x2208>
  404ad0:	ldr	x0, [sp, #72]
  404ad4:	ldr	x0, [x0]
  404ad8:	str	x0, [sp, #72]
  404adc:	ldr	x0, [sp, #72]
  404ae0:	cmp	x0, #0x0
  404ae4:	b.ne	404770 <ferror@plt+0x1e90>  // b.any
  404ae8:	ldr	x0, [sp, #88]
  404aec:	ldr	x0, [x0]
  404af0:	str	x0, [sp, #88]
  404af4:	ldr	x0, [sp, #88]
  404af8:	cmp	x0, #0x0
  404afc:	b.ne	404764 <ferror@plt+0x1e84>  // b.any
  404b00:	nop
  404b04:	nop
  404b08:	ldp	x29, x30, [sp], #96
  404b0c:	ret
  404b10:	stp	x29, x30, [sp, #-128]!
  404b14:	mov	x29, sp
  404b18:	str	x19, [sp, #16]
  404b1c:	str	w0, [sp, #44]
  404b20:	stp	xzr, xzr, [sp, #88]
  404b24:	ldr	w0, [sp, #44]
  404b28:	str	w0, [sp, #80]
  404b2c:	mov	w0, #0x1                   	// #1
  404b30:	strh	w0, [sp, #86]
  404b34:	ldrsh	w0, [sp, #86]
  404b38:	strh	w0, [sp, #84]
  404b3c:	bl	4023d0 <getpid@plt>
  404b40:	mov	w19, w0
  404b44:	bl	4024d0 <random@plt>
  404b48:	mov	x3, x0
  404b4c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404b50:	add	x0, x0, #0xfe4
  404b54:	ldr	w0, [x0]
  404b58:	mov	w1, #0x4dd3                	// #19923
  404b5c:	movk	w1, #0x1062, lsl #16
  404b60:	smull	x1, w0, w1
  404b64:	lsr	x1, x1, #32
  404b68:	asr	w1, w1, #6
  404b6c:	asr	w0, w0, #31
  404b70:	sub	w2, w1, w0
  404b74:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404b78:	add	x0, x0, #0xf44
  404b7c:	ldr	w0, [x0]
  404b80:	mov	w1, #0x4dd3                	// #19923
  404b84:	movk	w1, #0x1062, lsl #16
  404b88:	smull	x1, w0, w1
  404b8c:	lsr	x1, x1, #32
  404b90:	asr	w1, w1, #6
  404b94:	asr	w0, w0, #31
  404b98:	sub	w0, w1, w0
  404b9c:	mov	w5, w0
  404ba0:	mov	w4, w2
  404ba4:	mov	w2, w19
  404ba8:	adrp	x0, 410000 <ferror@plt+0xd720>
  404bac:	add	x1, x0, #0xd80
  404bb0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404bb4:	add	x0, x0, #0xf50
  404bb8:	bl	402300 <sprintf@plt>
  404bbc:	bl	402f30 <ferror@plt+0x650>
  404bc0:	add	x0, sp, #0x38
  404bc4:	mov	x1, #0x0                   	// #0
  404bc8:	bl	4024b0 <gettimeofday@plt>
  404bcc:	ldr	x1, [sp, #56]
  404bd0:	ldr	x0, [sp, #88]
  404bd4:	sub	x1, x1, x0
  404bd8:	mov	x0, x1
  404bdc:	lsl	x0, x0, #5
  404be0:	sub	x0, x0, x1
  404be4:	lsl	x0, x0, #2
  404be8:	add	x0, x0, x1
  404bec:	lsl	x0, x0, #3
  404bf0:	mov	x2, x0
  404bf4:	ldr	x1, [sp, #64]
  404bf8:	ldr	x0, [sp, #96]
  404bfc:	sub	x0, x1, x0
  404c00:	mov	x1, #0xf7cf                	// #63439
  404c04:	movk	x1, #0xe353, lsl #16
  404c08:	movk	x1, #0x9ba5, lsl #32
  404c0c:	movk	x1, #0x20c4, lsl #48
  404c10:	smulh	x1, x0, x1
  404c14:	asr	x1, x1, #7
  404c18:	asr	x0, x0, #63
  404c1c:	sub	x0, x1, x0
  404c20:	add	x0, x2, x0
  404c24:	str	x0, [sp, #120]
  404c28:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404c2c:	add	x0, x0, #0xfe4
  404c30:	ldr	w0, [x0]
  404c34:	sxtw	x0, w0
  404c38:	ldr	x1, [sp, #120]
  404c3c:	cmp	x1, x0
  404c40:	b.lt	404c58 <ferror@plt+0x2378>  // b.tstop
  404c44:	ldr	x0, [sp, #120]
  404c48:	bl	404704 <ferror@plt+0x1e24>
  404c4c:	ldp	x0, x1, [sp, #56]
  404c50:	stp	x0, x1, [sp, #88]
  404c54:	str	xzr, [sp, #120]
  404c58:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404c5c:	add	x0, x0, #0xfe4
  404c60:	ldr	w0, [x0]
  404c64:	mov	w1, w0
  404c68:	ldr	x0, [sp, #120]
  404c6c:	sub	w0, w1, w0
  404c70:	mov	w1, w0
  404c74:	add	x0, sp, #0x50
  404c78:	mov	w2, w1
  404c7c:	mov	x1, #0x1                   	// #1
  404c80:	bl	402420 <poll@plt>
  404c84:	cmp	w0, #0x0
  404c88:	b.le	404d7c <ferror@plt+0x249c>
  404c8c:	ldrsh	w0, [sp, #86]
  404c90:	and	w0, w0, #0xffff
  404c94:	and	w0, w0, #0x1
  404c98:	cmp	w0, #0x0
  404c9c:	b.eq	404d7c <ferror@plt+0x249c>  // b.none
  404ca0:	mov	x0, #0x0                   	// #0
  404ca4:	mov	x2, #0x0                   	// #0
  404ca8:	mov	x1, x0
  404cac:	ldr	w0, [sp, #44]
  404cb0:	bl	4024c0 <accept@plt>
  404cb4:	str	w0, [sp, #116]
  404cb8:	ldr	w0, [sp, #116]
  404cbc:	cmp	w0, #0x0
  404cc0:	b.lt	404d7c <ferror@plt+0x249c>  // b.tstop
  404cc4:	adrp	x0, 426000 <ferror@plt+0x23720>
  404cc8:	add	x0, x0, #0x4bc
  404ccc:	ldr	w0, [x0]
  404cd0:	cmp	w0, #0x4
  404cd4:	b.le	404ce4 <ferror@plt+0x2404>
  404cd8:	ldr	w0, [sp, #116]
  404cdc:	bl	402570 <close@plt>
  404ce0:	b	404d7c <ferror@plt+0x249c>
  404ce4:	bl	402350 <fork@plt>
  404ce8:	str	w0, [sp, #112]
  404cec:	ldr	w0, [sp, #112]
  404cf0:	cmp	w0, #0x0
  404cf4:	b.eq	404d2c <ferror@plt+0x244c>  // b.none
  404cf8:	ldr	w0, [sp, #112]
  404cfc:	cmp	w0, #0x0
  404d00:	b.le	404d20 <ferror@plt+0x2440>
  404d04:	adrp	x0, 426000 <ferror@plt+0x23720>
  404d08:	add	x0, x0, #0x4bc
  404d0c:	ldr	w0, [x0]
  404d10:	add	w1, w0, #0x1
  404d14:	adrp	x0, 426000 <ferror@plt+0x23720>
  404d18:	add	x0, x0, #0x4bc
  404d1c:	str	w1, [x0]
  404d20:	ldr	w0, [sp, #116]
  404d24:	bl	402570 <close@plt>
  404d28:	b	404d7c <ferror@plt+0x249c>
  404d2c:	adrp	x0, 410000 <ferror@plt+0xd720>
  404d30:	add	x1, x0, #0xdb0
  404d34:	ldr	w0, [sp, #116]
  404d38:	bl	4024a0 <fdopen@plt>
  404d3c:	str	x0, [sp, #104]
  404d40:	ldr	x0, [sp, #104]
  404d44:	cmp	x0, #0x0
  404d48:	b.eq	404d58 <ferror@plt+0x2478>  // b.none
  404d4c:	mov	w1, #0x0                   	// #0
  404d50:	ldr	x0, [sp, #104]
  404d54:	bl	403428 <ferror@plt+0xb48>
  404d58:	mov	w0, #0x0                   	// #0
  404d5c:	bl	402230 <exit@plt>
  404d60:	adrp	x0, 426000 <ferror@plt+0x23720>
  404d64:	add	x0, x0, #0x4bc
  404d68:	ldr	w0, [x0]
  404d6c:	sub	w1, w0, #0x1
  404d70:	adrp	x0, 426000 <ferror@plt+0x23720>
  404d74:	add	x0, x0, #0x4bc
  404d78:	str	w1, [x0]
  404d7c:	adrp	x0, 426000 <ferror@plt+0x23720>
  404d80:	add	x0, x0, #0x4bc
  404d84:	ldr	w0, [x0]
  404d88:	cmp	w0, #0x0
  404d8c:	b.eq	404bc0 <ferror@plt+0x22e0>  // b.none
  404d90:	add	x0, sp, #0x4c
  404d94:	mov	w2, #0x1                   	// #1
  404d98:	mov	x1, x0
  404d9c:	mov	w0, #0xffffffff            	// #-1
  404da0:	bl	402880 <waitpid@plt>
  404da4:	cmp	w0, #0x0
  404da8:	b.gt	404d60 <ferror@plt+0x2480>
  404dac:	b	404bc0 <ferror@plt+0x22e0>
  404db0:	stp	x29, x30, [sp, #-80]!
  404db4:	mov	x29, sp
  404db8:	str	x19, [sp, #16]
  404dbc:	str	w0, [sp, #44]
  404dc0:	mov	w0, #0xc                   	// #12
  404dc4:	str	w0, [sp, #60]
  404dc8:	add	x1, sp, #0x3c
  404dcc:	add	x0, sp, #0x40
  404dd0:	mov	x4, x1
  404dd4:	mov	x3, x0
  404dd8:	mov	w2, #0x11                  	// #17
  404ddc:	mov	w1, #0x1                   	// #1
  404de0:	ldr	w0, [sp, #44]
  404de4:	bl	402740 <getsockopt@plt>
  404de8:	cmp	w0, #0x0
  404dec:	b.ne	404dfc <ferror@plt+0x251c>  // b.any
  404df0:	ldr	w0, [sp, #60]
  404df4:	cmp	w0, #0xb
  404df8:	b.hi	404e04 <ferror@plt+0x2524>  // b.pmore
  404dfc:	mov	w0, #0xffffffff            	// #-1
  404e00:	b	404e2c <ferror@plt+0x254c>
  404e04:	ldr	w19, [sp, #68]
  404e08:	bl	402310 <getuid@plt>
  404e0c:	cmp	w19, w0
  404e10:	b.eq	404e20 <ferror@plt+0x2540>  // b.none
  404e14:	ldr	w0, [sp, #68]
  404e18:	cmp	w0, #0x0
  404e1c:	b.ne	404e28 <ferror@plt+0x2548>  // b.any
  404e20:	mov	w0, #0x0                   	// #0
  404e24:	b	404e2c <ferror@plt+0x254c>
  404e28:	mov	w0, #0xffffffff            	// #-1
  404e2c:	ldr	x19, [sp, #16]
  404e30:	ldp	x29, x30, [sp], #80
  404e34:	ret
  404e38:	stp	x29, x30, [sp, #-16]!
  404e3c:	mov	x29, sp
  404e40:	adrp	x0, 426000 <ferror@plt+0x23720>
  404e44:	add	x0, x0, #0x498
  404e48:	ldr	x0, [x0]
  404e4c:	mov	x3, x0
  404e50:	mov	x2, #0x61                  	// #97
  404e54:	mov	x1, #0x1                   	// #1
  404e58:	adrp	x0, 410000 <ferror@plt+0xd720>
  404e5c:	add	x0, x0, #0xdb8
  404e60:	bl	4026e0 <fwrite@plt>
  404e64:	nop
  404e68:	ldp	x29, x30, [sp], #16
  404e6c:	ret
  404e70:	stp	x29, x30, [sp, #-48]!
  404e74:	mov	x29, sp
  404e78:	str	x0, [sp, #24]
  404e7c:	ldr	x0, [sp, #24]
  404e80:	bl	402220 <strlen@plt>
  404e84:	str	w0, [sp, #40]
  404e88:	str	wzr, [sp, #44]
  404e8c:	b	404f0c <ferror@plt+0x262c>
  404e90:	ldrsw	x0, [sp, #44]
  404e94:	lsl	x1, x0, #4
  404e98:	adrp	x0, 410000 <ferror@plt+0xd720>
  404e9c:	add	x0, x0, #0xe30
  404ea0:	add	x0, x1, x0
  404ea4:	str	x0, [sp, #32]
  404ea8:	ldr	x0, [sp, #32]
  404eac:	ldr	x0, [x0]
  404eb0:	ldrsw	x1, [sp, #40]
  404eb4:	mov	x2, x1
  404eb8:	mov	x1, x0
  404ebc:	ldr	x0, [sp, #24]
  404ec0:	bl	402440 <strncmp@plt>
  404ec4:	cmp	w0, #0x0
  404ec8:	b.ne	404f00 <ferror@plt+0x2620>  // b.any
  404ecc:	ldr	x0, [sp, #32]
  404ed0:	ldr	w1, [x0, #8]
  404ed4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404ed8:	add	x0, x0, #0xf20
  404edc:	str	w1, [x0]
  404ee0:	ldr	x0, [sp, #32]
  404ee4:	ldr	w1, [x0, #12]
  404ee8:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404eec:	add	x0, x0, #0xf08
  404ef0:	str	w1, [x0]
  404ef4:	ldr	x0, [sp, #32]
  404ef8:	ldr	x0, [x0]
  404efc:	b	404f40 <ferror@plt+0x2660>
  404f00:	ldr	w0, [sp, #44]
  404f04:	add	w0, w0, #0x1
  404f08:	str	w0, [sp, #44]
  404f0c:	ldr	w0, [sp, #44]
  404f10:	cmp	w0, #0x0
  404f14:	b.eq	404e90 <ferror@plt+0x25b0>  // b.none
  404f18:	adrp	x0, 426000 <ferror@plt+0x23720>
  404f1c:	add	x0, x0, #0x498
  404f20:	ldr	x3, [x0]
  404f24:	ldr	x2, [sp, #24]
  404f28:	adrp	x0, 410000 <ferror@plt+0xd720>
  404f2c:	add	x1, x0, #0xe40
  404f30:	mov	x0, x3
  404f34:	bl	4028a0 <fprintf@plt>
  404f38:	bl	404e38 <ferror@plt+0x2558>
  404f3c:	mov	x0, #0x0                   	// #0
  404f40:	ldp	x29, x30, [sp], #48
  404f44:	ret
  404f48:	stp	x29, x30, [sp, #-16]!
  404f4c:	mov	x29, sp
  404f50:	adrp	x0, 426000 <ferror@plt+0x23720>
  404f54:	add	x0, x0, #0x498
  404f58:	ldr	x0, [x0]
  404f5c:	mov	x3, x0
  404f60:	mov	x2, #0x281                 	// #641
  404f64:	mov	x1, #0x1                   	// #1
  404f68:	adrp	x0, 410000 <ferror@plt+0xd720>
  404f6c:	add	x0, x0, #0xe60
  404f70:	bl	4026e0 <fwrite@plt>
  404f74:	mov	w0, #0xffffffff            	// #-1
  404f78:	bl	402230 <exit@plt>
  404f7c:	stp	x29, x30, [sp, #-464]!
  404f80:	mov	x29, sp
  404f84:	str	x19, [sp, #16]
  404f88:	str	w0, [sp, #44]
  404f8c:	str	x1, [sp, #32]
  404f90:	str	xzr, [sp, #456]
  404f94:	str	xzr, [sp, #448]
  404f98:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  404f9c:	add	x0, x0, #0xf40
  404fa0:	strb	wzr, [x0]
  404fa4:	b	405278 <ferror@plt+0x2998>
  404fa8:	ldr	w0, [sp, #444]
  404fac:	cmp	w0, #0x7a
  404fb0:	b.eq	4050cc <ferror@plt+0x27ec>  // b.none
  404fb4:	ldr	w0, [sp, #444]
  404fb8:	cmp	w0, #0x7a
  404fbc:	b.gt	405274 <ferror@plt+0x2994>
  404fc0:	ldr	w0, [sp, #444]
  404fc4:	cmp	w0, #0x78
  404fc8:	b.eq	405234 <ferror@plt+0x2954>  // b.none
  404fcc:	ldr	w0, [sp, #444]
  404fd0:	cmp	w0, #0x78
  404fd4:	b.gt	405274 <ferror@plt+0x2994>
  404fd8:	ldr	w0, [sp, #444]
  404fdc:	cmp	w0, #0x76
  404fe0:	b.eq	405258 <ferror@plt+0x2978>  // b.none
  404fe4:	ldr	w0, [sp, #444]
  404fe8:	cmp	w0, #0x76
  404fec:	b.gt	405274 <ferror@plt+0x2994>
  404ff0:	ldr	w0, [sp, #444]
  404ff4:	cmp	w0, #0x74
  404ff8:	b.eq	4051d4 <ferror@plt+0x28f4>  // b.none
  404ffc:	ldr	w0, [sp, #444]
  405000:	cmp	w0, #0x74
  405004:	b.gt	405274 <ferror@plt+0x2994>
  405008:	ldr	w0, [sp, #444]
  40500c:	cmp	w0, #0x73
  405010:	b.eq	405108 <ferror@plt+0x2828>  // b.none
  405014:	ldr	w0, [sp, #444]
  405018:	cmp	w0, #0x73
  40501c:	b.gt	405274 <ferror@plt+0x2994>
  405020:	ldr	w0, [sp, #444]
  405024:	cmp	w0, #0x72
  405028:	b.eq	4050e0 <ferror@plt+0x2800>  // b.none
  40502c:	ldr	w0, [sp, #444]
  405030:	cmp	w0, #0x72
  405034:	b.gt	405274 <ferror@plt+0x2994>
  405038:	ldr	w0, [sp, #444]
  40503c:	cmp	w0, #0x70
  405040:	b.eq	405158 <ferror@plt+0x2878>  // b.none
  405044:	ldr	w0, [sp, #444]
  405048:	cmp	w0, #0x70
  40504c:	b.gt	405274 <ferror@plt+0x2994>
  405050:	ldr	w0, [sp, #444]
  405054:	cmp	w0, #0x6e
  405058:	b.eq	40511c <ferror@plt+0x283c>  // b.none
  40505c:	ldr	w0, [sp, #444]
  405060:	cmp	w0, #0x6e
  405064:	b.gt	405274 <ferror@plt+0x2994>
  405068:	ldr	w0, [sp, #444]
  40506c:	cmp	w0, #0x6a
  405070:	b.eq	405144 <ferror@plt+0x2864>  // b.none
  405074:	ldr	w0, [sp, #444]
  405078:	cmp	w0, #0x6a
  40507c:	b.gt	405274 <ferror@plt+0x2994>
  405080:	ldr	w0, [sp, #444]
  405084:	cmp	w0, #0x65
  405088:	b.eq	405130 <ferror@plt+0x2850>  // b.none
  40508c:	ldr	w0, [sp, #444]
  405090:	cmp	w0, #0x65
  405094:	b.gt	405274 <ferror@plt+0x2994>
  405098:	ldr	w0, [sp, #444]
  40509c:	cmp	w0, #0x64
  4050a0:	b.eq	40516c <ferror@plt+0x288c>  // b.none
  4050a4:	ldr	w0, [sp, #444]
  4050a8:	cmp	w0, #0x64
  4050ac:	b.gt	405274 <ferror@plt+0x2994>
  4050b0:	ldr	w0, [sp, #444]
  4050b4:	cmp	w0, #0x56
  4050b8:	b.eq	405258 <ferror@plt+0x2978>  // b.none
  4050bc:	ldr	w0, [sp, #444]
  4050c0:	cmp	w0, #0x61
  4050c4:	b.eq	4050f4 <ferror@plt+0x2814>  // b.none
  4050c8:	b	405274 <ferror@plt+0x2994>
  4050cc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4050d0:	add	x0, x0, #0xf0c
  4050d4:	mov	w1, #0x1                   	// #1
  4050d8:	str	w1, [x0]
  4050dc:	b	405278 <ferror@plt+0x2998>
  4050e0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4050e4:	add	x0, x0, #0xf30
  4050e8:	mov	w1, #0x1                   	// #1
  4050ec:	str	w1, [x0]
  4050f0:	b	405278 <ferror@plt+0x2998>
  4050f4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4050f8:	add	x0, x0, #0xfe0
  4050fc:	mov	w1, #0x1                   	// #1
  405100:	str	w1, [x0]
  405104:	b	405278 <ferror@plt+0x2998>
  405108:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40510c:	add	x0, x0, #0xf10
  405110:	mov	w1, #0x1                   	// #1
  405114:	str	w1, [x0]
  405118:	b	405278 <ferror@plt+0x2998>
  40511c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405120:	add	x0, x0, #0xf24
  405124:	mov	w1, #0x1                   	// #1
  405128:	str	w1, [x0]
  40512c:	b	405278 <ferror@plt+0x2998>
  405130:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405134:	add	x0, x0, #0xf28
  405138:	mov	w1, #0x1                   	// #1
  40513c:	str	w1, [x0]
  405140:	b	405278 <ferror@plt+0x2998>
  405144:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405148:	add	x0, x0, #0xf34
  40514c:	mov	w1, #0x1                   	// #1
  405150:	str	w1, [x0]
  405154:	b	405278 <ferror@plt+0x2998>
  405158:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40515c:	add	x0, x0, #0xff4
  405160:	mov	w1, #0x1                   	// #1
  405164:	str	w1, [x0]
  405168:	b	405278 <ferror@plt+0x2998>
  40516c:	adrp	x0, 426000 <ferror@plt+0x23720>
  405170:	add	x0, x0, #0x4a0
  405174:	ldr	x0, [x0]
  405178:	bl	4023c0 <atoi@plt>
  40517c:	mov	w1, w0
  405180:	mov	w0, #0x3e8                 	// #1000
  405184:	mul	w1, w1, w0
  405188:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40518c:	add	x0, x0, #0xfe4
  405190:	str	w1, [x0]
  405194:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405198:	add	x0, x0, #0xfe4
  40519c:	ldr	w0, [x0]
  4051a0:	cmp	w0, #0x0
  4051a4:	b.gt	405278 <ferror@plt+0x2998>
  4051a8:	adrp	x0, 426000 <ferror@plt+0x23720>
  4051ac:	add	x0, x0, #0x498
  4051b0:	ldr	x0, [x0]
  4051b4:	mov	x3, x0
  4051b8:	mov	x2, #0x1e                  	// #30
  4051bc:	mov	x1, #0x1                   	// #1
  4051c0:	adrp	x0, 411000 <ferror@plt+0xe720>
  4051c4:	add	x0, x0, #0x330
  4051c8:	bl	4026e0 <fwrite@plt>
  4051cc:	mov	w0, #0xffffffff            	// #-1
  4051d0:	bl	402230 <exit@plt>
  4051d4:	adrp	x0, 426000 <ferror@plt+0x23720>
  4051d8:	add	x0, x0, #0x4a0
  4051dc:	ldr	x0, [x0]
  4051e0:	bl	4023c0 <atoi@plt>
  4051e4:	mov	w1, w0
  4051e8:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4051ec:	add	x0, x0, #0xf44
  4051f0:	str	w1, [x0]
  4051f4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4051f8:	add	x0, x0, #0xf44
  4051fc:	ldr	w0, [x0]
  405200:	cmp	w0, #0x0
  405204:	b.gt	405278 <ferror@plt+0x2998>
  405208:	adrp	x0, 426000 <ferror@plt+0x23720>
  40520c:	add	x0, x0, #0x498
  405210:	ldr	x0, [x0]
  405214:	mov	x3, x0
  405218:	mov	x2, #0x26                  	// #38
  40521c:	mov	x1, #0x1                   	// #1
  405220:	adrp	x0, 411000 <ferror@plt+0xe720>
  405224:	add	x0, x0, #0x350
  405228:	bl	4026e0 <fwrite@plt>
  40522c:	mov	w0, #0xffffffff            	// #-1
  405230:	bl	402230 <exit@plt>
  405234:	adrp	x0, 426000 <ferror@plt+0x23720>
  405238:	add	x0, x0, #0x4a0
  40523c:	ldr	x0, [x0]
  405240:	str	x0, [sp, #448]
  405244:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405248:	add	x0, x0, #0xf40
  40524c:	mov	w1, #0x1                   	// #1
  405250:	strb	w1, [x0]
  405254:	b	405278 <ferror@plt+0x2998>
  405258:	adrp	x0, 410000 <ferror@plt+0xd720>
  40525c:	add	x1, x0, #0xa28
  405260:	adrp	x0, 411000 <ferror@plt+0xe720>
  405264:	add	x0, x0, #0x378
  405268:	bl	402820 <printf@plt>
  40526c:	mov	w0, #0x0                   	// #0
  405270:	bl	402230 <exit@plt>
  405274:	bl	404f48 <ferror@plt+0x2668>
  405278:	mov	x4, #0x0                   	// #0
  40527c:	adrp	x0, 411000 <ferror@plt+0xe720>
  405280:	add	x3, x0, #0x170
  405284:	adrp	x0, 411000 <ferror@plt+0xe720>
  405288:	add	x2, x0, #0x398
  40528c:	ldr	x1, [sp, #32]
  405290:	ldr	w0, [sp, #44]
  405294:	bl	4025e0 <getopt_long@plt>
  405298:	str	w0, [sp, #444]
  40529c:	ldr	w0, [sp, #444]
  4052a0:	cmn	w0, #0x1
  4052a4:	b.ne	404fa8 <ferror@plt+0x26c8>  // b.any
  4052a8:	adrp	x0, 426000 <ferror@plt+0x23720>
  4052ac:	add	x0, x0, #0x4a8
  4052b0:	ldr	w0, [x0]
  4052b4:	ldr	w1, [sp, #44]
  4052b8:	sub	w0, w1, w0
  4052bc:	str	w0, [sp, #44]
  4052c0:	adrp	x0, 426000 <ferror@plt+0x23720>
  4052c4:	add	x0, x0, #0x4a8
  4052c8:	ldr	w0, [x0]
  4052cc:	sxtw	x0, w0
  4052d0:	lsl	x0, x0, #3
  4052d4:	ldr	x1, [sp, #32]
  4052d8:	add	x0, x1, x0
  4052dc:	str	x0, [sp, #32]
  4052e0:	ldr	x0, [sp, #448]
  4052e4:	cmp	x0, #0x0
  4052e8:	b.eq	40530c <ferror@plt+0x2a2c>  // b.none
  4052ec:	ldr	x0, [sp, #448]
  4052f0:	bl	404e70 <ferror@plt+0x2590>
  4052f4:	str	x0, [sp, #448]
  4052f8:	ldr	x0, [sp, #448]
  4052fc:	cmp	x0, #0x0
  405300:	b.ne	40530c <ferror@plt+0x2a2c>  // b.any
  405304:	mov	w0, #0xffffffff            	// #-1
  405308:	bl	402230 <exit@plt>
  40530c:	mov	w0, #0x1                   	// #1
  405310:	strh	w0, [sp, #184]
  405314:	strb	wzr, [sp, #186]
  405318:	add	x0, sp, #0xb8
  40531c:	add	x19, x0, #0x2
  405320:	add	x19, x19, #0x1
  405324:	bl	402310 <getuid@plt>
  405328:	mov	w2, w0
  40532c:	adrp	x0, 411000 <ferror@plt+0xe720>
  405330:	add	x1, x0, #0x3b0
  405334:	mov	x0, x19
  405338:	bl	402300 <sprintf@plt>
  40533c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405340:	add	x0, x0, #0xfe4
  405344:	ldr	w0, [x0]
  405348:	cmp	w0, #0x0
  40534c:	b.le	4054e0 <ferror@plt+0x2c00>
  405350:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405354:	add	x0, x0, #0xf44
  405358:	ldr	w0, [x0]
  40535c:	cmp	w0, #0x0
  405360:	b.ne	405374 <ferror@plt+0x2a94>  // b.any
  405364:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405368:	add	x0, x0, #0xf44
  40536c:	mov	w1, #0x3c                  	// #60
  405370:	str	w1, [x0]
  405374:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405378:	add	x0, x0, #0xf44
  40537c:	ldr	w1, [x0]
  405380:	mov	w0, #0x3e8                 	// #1000
  405384:	mul	w1, w1, w0
  405388:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40538c:	add	x0, x0, #0xf44
  405390:	str	w1, [x0]
  405394:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405398:	add	x0, x0, #0xfe4
  40539c:	ldr	w0, [x0]
  4053a0:	scvtf	d0, w0
  4053a4:	adrp	x0, 411000 <ferror@plt+0xe720>
  4053a8:	ldr	d1, [x0, #1488]
  4053ac:	fmul	d1, d0, d1
  4053b0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4053b4:	add	x0, x0, #0xf44
  4053b8:	ldr	w0, [x0]
  4053bc:	scvtf	d0, w0
  4053c0:	fdiv	d0, d1, d0
  4053c4:	bl	4028c0 <exp@plt>
  4053c8:	fmov	d1, d0
  4053cc:	fmov	d0, #1.000000000000000000e+00
  4053d0:	fdiv	d0, d0, d1
  4053d4:	fmov	d1, #1.000000000000000000e+00
  4053d8:	fsub	d0, d1, d0
  4053dc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4053e0:	add	x0, x0, #0xfd0
  4053e4:	str	d0, [x0]
  4053e8:	mov	w2, #0x0                   	// #0
  4053ec:	mov	w1, #0x1                   	// #1
  4053f0:	mov	w0, #0x1                   	// #1
  4053f4:	bl	402700 <socket@plt>
  4053f8:	str	w0, [sp, #440]
  4053fc:	ldr	w0, [sp, #440]
  405400:	cmp	w0, #0x0
  405404:	b.ge	40541c <ferror@plt+0x2b3c>  // b.tcont
  405408:	adrp	x0, 411000 <ferror@plt+0xe720>
  40540c:	add	x0, x0, #0x3c0
  405410:	bl	402240 <perror@plt>
  405414:	mov	w0, #0xffffffff            	// #-1
  405418:	bl	402230 <exit@plt>
  40541c:	add	x0, sp, #0xb8
  405420:	mov	x19, x0
  405424:	add	x0, sp, #0xb8
  405428:	add	x0, x0, #0x2
  40542c:	add	x0, x0, #0x1
  405430:	bl	402220 <strlen@plt>
  405434:	add	w0, w0, #0x3
  405438:	mov	w2, w0
  40543c:	mov	x1, x19
  405440:	ldr	w0, [sp, #440]
  405444:	bl	4022d0 <bind@plt>
  405448:	cmp	w0, #0x0
  40544c:	b.ge	405464 <ferror@plt+0x2b84>  // b.tcont
  405450:	adrp	x0, 411000 <ferror@plt+0xe720>
  405454:	add	x0, x0, #0x3d0
  405458:	bl	402240 <perror@plt>
  40545c:	mov	w0, #0xffffffff            	// #-1
  405460:	bl	402230 <exit@plt>
  405464:	mov	w1, #0x5                   	// #5
  405468:	ldr	w0, [sp, #440]
  40546c:	bl	402260 <listen@plt>
  405470:	cmp	w0, #0x0
  405474:	b.ge	40548c <ferror@plt+0x2bac>  // b.tcont
  405478:	adrp	x0, 411000 <ferror@plt+0xe720>
  40547c:	add	x0, x0, #0x3e0
  405480:	bl	402240 <perror@plt>
  405484:	mov	w0, #0xffffffff            	// #-1
  405488:	bl	402230 <exit@plt>
  40548c:	mov	w1, #0x0                   	// #0
  405490:	mov	w0, #0x0                   	// #0
  405494:	bl	402290 <daemon@plt>
  405498:	cmp	w0, #0x0
  40549c:	b.eq	4054b4 <ferror@plt+0x2bd4>  // b.none
  4054a0:	adrp	x0, 411000 <ferror@plt+0xe720>
  4054a4:	add	x0, x0, #0x3f0
  4054a8:	bl	402240 <perror@plt>
  4054ac:	mov	w0, #0xffffffff            	// #-1
  4054b0:	bl	402230 <exit@plt>
  4054b4:	mov	x1, #0x1                   	// #1
  4054b8:	mov	w0, #0xd                   	// #13
  4054bc:	bl	402390 <signal@plt>
  4054c0:	adrp	x0, 404000 <ferror@plt+0x1720>
  4054c4:	add	x1, x0, #0x6f0
  4054c8:	mov	w0, #0x11                  	// #17
  4054cc:	bl	402390 <signal@plt>
  4054d0:	ldr	w0, [sp, #440]
  4054d4:	bl	404b10 <ferror@plt+0x2230>
  4054d8:	mov	w0, #0x0                   	// #0
  4054dc:	bl	402230 <exit@plt>
  4054e0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4054e4:	add	x0, x0, #0xfd8
  4054e8:	ldr	x1, [sp, #32]
  4054ec:	str	x1, [x0]
  4054f0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4054f4:	add	x0, x0, #0xf48
  4054f8:	ldr	w1, [sp, #44]
  4054fc:	str	w1, [x0]
  405500:	adrp	x0, 411000 <ferror@plt+0xe720>
  405504:	add	x0, x0, #0x400
  405508:	bl	402850 <getenv@plt>
  40550c:	cmp	x0, #0x0
  405510:	b.eq	405540 <ferror@plt+0x2c60>  // b.none
  405514:	adrp	x0, 411000 <ferror@plt+0xe720>
  405518:	add	x0, x0, #0x400
  40551c:	bl	402850 <getenv@plt>
  405520:	add	x4, sp, #0x128
  405524:	mov	x3, x0
  405528:	adrp	x0, 411000 <ferror@plt+0xe720>
  40552c:	add	x2, x0, #0x410
  405530:	mov	x1, #0x80                  	// #128
  405534:	mov	x0, x4
  405538:	bl	402360 <snprintf@plt>
  40553c:	b	4055a4 <ferror@plt+0x2cc4>
  405540:	ldr	x0, [sp, #448]
  405544:	cmp	x0, #0x0
  405548:	b.ne	405578 <ferror@plt+0x2c98>  // b.any
  40554c:	bl	402310 <getuid@plt>
  405550:	add	x5, sp, #0x128
  405554:	mov	w4, w0
  405558:	adrp	x0, 411000 <ferror@plt+0xe720>
  40555c:	add	x3, x0, #0x418
  405560:	adrp	x0, 411000 <ferror@plt+0xe720>
  405564:	add	x2, x0, #0x420
  405568:	mov	x1, #0x80                  	// #128
  40556c:	mov	x0, x5
  405570:	bl	402360 <snprintf@plt>
  405574:	b	4055a4 <ferror@plt+0x2cc4>
  405578:	bl	402310 <getuid@plt>
  40557c:	add	x6, sp, #0x128
  405580:	mov	w5, w0
  405584:	ldr	x4, [sp, #448]
  405588:	adrp	x0, 411000 <ferror@plt+0xe720>
  40558c:	add	x3, x0, #0x418
  405590:	adrp	x0, 411000 <ferror@plt+0xe720>
  405594:	add	x2, x0, #0x430
  405598:	mov	x1, #0x80                  	// #128
  40559c:	mov	x0, x6
  4055a0:	bl	402360 <snprintf@plt>
  4055a4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4055a8:	add	x0, x0, #0xf30
  4055ac:	ldr	w0, [x0]
  4055b0:	cmp	w0, #0x0
  4055b4:	b.eq	4055c0 <ferror@plt+0x2ce0>  // b.none
  4055b8:	add	x0, sp, #0x128
  4055bc:	bl	402890 <unlink@plt>
  4055c0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4055c4:	add	x0, x0, #0xfe0
  4055c8:	ldr	w0, [x0]
  4055cc:	cmp	w0, #0x0
  4055d0:	b.eq	4055e8 <ferror@plt+0x2d08>  // b.none
  4055d4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4055d8:	add	x0, x0, #0xf10
  4055dc:	ldr	w0, [x0]
  4055e0:	cmp	w0, #0x0
  4055e4:	b.ne	40580c <ferror@plt+0x2f2c>  // b.any
  4055e8:	add	x0, sp, #0x128
  4055ec:	mov	w2, #0x180                 	// #384
  4055f0:	mov	w1, #0x8042                	// #32834
  4055f4:	bl	402780 <open64@plt>
  4055f8:	str	w0, [sp, #440]
  4055fc:	ldr	w0, [sp, #440]
  405600:	cmp	w0, #0x0
  405604:	b.ge	40561c <ferror@plt+0x2d3c>  // b.tcont
  405608:	adrp	x0, 411000 <ferror@plt+0xe720>
  40560c:	add	x0, x0, #0x448
  405610:	bl	402240 <perror@plt>
  405614:	mov	w0, #0xffffffff            	// #-1
  405618:	bl	402230 <exit@plt>
  40561c:	adrp	x0, 411000 <ferror@plt+0xe720>
  405620:	add	x1, x0, #0x468
  405624:	ldr	w0, [sp, #440]
  405628:	bl	4024a0 <fdopen@plt>
  40562c:	str	x0, [sp, #456]
  405630:	ldr	x0, [sp, #456]
  405634:	cmp	x0, #0x0
  405638:	b.ne	405650 <ferror@plt+0x2d70>  // b.any
  40563c:	adrp	x0, 411000 <ferror@plt+0xe720>
  405640:	add	x0, x0, #0x470
  405644:	bl	402240 <perror@plt>
  405648:	mov	w0, #0xffffffff            	// #-1
  40564c:	bl	402230 <exit@plt>
  405650:	ldr	x0, [sp, #456]
  405654:	bl	402370 <fileno@plt>
  405658:	mov	w1, #0x2                   	// #2
  40565c:	bl	402470 <flock@plt>
  405660:	cmp	w0, #0x0
  405664:	b.eq	40567c <ferror@plt+0x2d9c>  // b.none
  405668:	adrp	x0, 411000 <ferror@plt+0xe720>
  40566c:	add	x0, x0, #0x490
  405670:	bl	402240 <perror@plt>
  405674:	mov	w0, #0xffffffff            	// #-1
  405678:	bl	402230 <exit@plt>
  40567c:	ldr	x0, [sp, #456]
  405680:	bl	402370 <fileno@plt>
  405684:	mov	w2, w0
  405688:	add	x0, sp, #0x30
  40568c:	mov	x1, x0
  405690:	mov	w0, w2
  405694:	bl	4109f0 <ferror@plt+0xe110>
  405698:	cmp	w0, #0x0
  40569c:	b.eq	4056b4 <ferror@plt+0x2dd4>  // b.none
  4056a0:	adrp	x0, 411000 <ferror@plt+0xe720>
  4056a4:	add	x0, x0, #0x4b0
  4056a8:	bl	402240 <perror@plt>
  4056ac:	mov	w0, #0xffffffff            	// #-1
  4056b0:	bl	402230 <exit@plt>
  4056b4:	ldr	w0, [sp, #68]
  4056b8:	cmp	w0, #0x1
  4056bc:	b.ne	4056d0 <ferror@plt+0x2df0>  // b.any
  4056c0:	ldr	w19, [sp, #72]
  4056c4:	bl	402310 <getuid@plt>
  4056c8:	cmp	w19, w0
  4056cc:	b.eq	4056fc <ferror@plt+0x2e1c>  // b.none
  4056d0:	adrp	x0, 426000 <ferror@plt+0x23720>
  4056d4:	add	x0, x0, #0x498
  4056d8:	ldr	x0, [x0]
  4056dc:	mov	x3, x0
  4056e0:	mov	x2, #0x4f                  	// #79
  4056e4:	mov	x1, #0x1                   	// #1
  4056e8:	adrp	x0, 411000 <ferror@plt+0xe720>
  4056ec:	add	x0, x0, #0x4d0
  4056f0:	bl	4026e0 <fwrite@plt>
  4056f4:	mov	w0, #0xffffffff            	// #-1
  4056f8:	bl	402230 <exit@plt>
  4056fc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405700:	add	x0, x0, #0xfe0
  405704:	ldr	w0, [x0]
  405708:	cmp	w0, #0x0
  40570c:	b.ne	4057e0 <ferror@plt+0x2f00>  // b.any
  405710:	mov	x0, #0xffffffffffffffff    	// #-1
  405714:	str	x0, [sp, #176]
  405718:	adrp	x0, 411000 <ferror@plt+0xe720>
  40571c:	add	x1, x0, #0x520
  405720:	adrp	x0, 411000 <ferror@plt+0xe720>
  405724:	add	x0, x0, #0x528
  405728:	bl	402730 <fopen64@plt>
  40572c:	str	x0, [sp, #432]
  405730:	ldr	x0, [sp, #432]
  405734:	cmp	x0, #0x0
  405738:	b.eq	40576c <ferror@plt+0x2e8c>  // b.none
  40573c:	add	x0, sp, #0xb0
  405740:	mov	x2, x0
  405744:	adrp	x0, 411000 <ferror@plt+0xe720>
  405748:	add	x1, x0, #0x538
  40574c:	ldr	x0, [sp, #432]
  405750:	bl	402430 <__isoc99_fscanf@plt>
  405754:	cmp	w0, #0x1
  405758:	b.eq	405764 <ferror@plt+0x2e84>  // b.none
  40575c:	mov	x0, #0xffffffffffffffff    	// #-1
  405760:	str	x0, [sp, #176]
  405764:	ldr	x0, [sp, #432]
  405768:	bl	4023b0 <fclose@plt>
  40576c:	ldr	x0, [sp, #176]
  405770:	cmp	x0, #0x0
  405774:	b.lt	4057e0 <ferror@plt+0x2f00>  // b.tstop
  405778:	mov	x0, #0x0                   	// #0
  40577c:	bl	4023e0 <time@plt>
  405780:	mov	x2, x0
  405784:	ldr	x1, [sp, #136]
  405788:	ldr	x0, [sp, #176]
  40578c:	add	x0, x1, x0
  405790:	cmp	x2, x0
  405794:	b.lt	4057e0 <ferror@plt+0x2f00>  // b.tstop
  405798:	adrp	x0, 426000 <ferror@plt+0x23720>
  40579c:	add	x0, x0, #0x498
  4057a0:	ldr	x0, [x0]
  4057a4:	mov	x3, x0
  4057a8:	mov	x2, #0x27                  	// #39
  4057ac:	mov	x1, #0x1                   	// #1
  4057b0:	adrp	x0, 411000 <ferror@plt+0xe720>
  4057b4:	add	x0, x0, #0x540
  4057b8:	bl	4026e0 <fwrite@plt>
  4057bc:	ldr	x0, [sp, #456]
  4057c0:	bl	402370 <fileno@plt>
  4057c4:	mov	x1, #0x0                   	// #0
  4057c8:	bl	4023a0 <ftruncate64@plt>
  4057cc:	cmp	w0, #0x0
  4057d0:	b.eq	4057e0 <ferror@plt+0x2f00>  // b.none
  4057d4:	adrp	x0, 411000 <ferror@plt+0xe720>
  4057d8:	add	x0, x0, #0x568
  4057dc:	bl	402240 <perror@plt>
  4057e0:	ldr	x0, [sp, #456]
  4057e4:	bl	4030fc <ferror@plt+0x81c>
  4057e8:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4057ec:	add	x0, x0, #0xf18
  4057f0:	ldr	x1, [x0]
  4057f4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4057f8:	add	x0, x0, #0xf38
  4057fc:	str	x1, [x0]
  405800:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405804:	add	x0, x0, #0xf18
  405808:	str	xzr, [x0]
  40580c:	mov	w2, #0x0                   	// #0
  405810:	mov	w1, #0x1                   	// #1
  405814:	mov	w0, #0x1                   	// #1
  405818:	bl	402700 <socket@plt>
  40581c:	str	w0, [sp, #440]
  405820:	ldr	w0, [sp, #440]
  405824:	cmp	w0, #0x0
  405828:	b.lt	405988 <ferror@plt+0x30a8>  // b.tstop
  40582c:	add	x0, sp, #0xb8
  405830:	mov	x19, x0
  405834:	add	x0, sp, #0xb8
  405838:	add	x0, x0, #0x2
  40583c:	add	x0, x0, #0x1
  405840:	bl	402220 <strlen@plt>
  405844:	add	w0, w0, #0x3
  405848:	mov	w2, w0
  40584c:	mov	x1, x19
  405850:	ldr	w0, [sp, #440]
  405854:	bl	4026a0 <connect@plt>
  405858:	cmp	w0, #0x0
  40585c:	b.eq	4058b4 <ferror@plt+0x2fd4>  // b.none
  405860:	add	x0, sp, #0xb8
  405864:	add	x0, x0, #0x2
  405868:	add	x0, x0, #0x1
  40586c:	mov	x1, #0x6669                	// #26217
  405870:	movk	x1, #0x7473, lsl #16
  405874:	movk	x1, #0x7461, lsl #32
  405878:	movk	x1, #0x30, lsl #48
  40587c:	str	x1, [x0]
  405880:	add	x0, sp, #0xb8
  405884:	mov	x19, x0
  405888:	add	x0, sp, #0xb8
  40588c:	add	x0, x0, #0x2
  405890:	add	x0, x0, #0x1
  405894:	bl	402220 <strlen@plt>
  405898:	add	w0, w0, #0x3
  40589c:	mov	w2, w0
  4058a0:	mov	x1, x19
  4058a4:	ldr	w0, [sp, #440]
  4058a8:	bl	4026a0 <connect@plt>
  4058ac:	cmp	w0, #0x0
  4058b0:	b.ne	405988 <ferror@plt+0x30a8>  // b.any
  4058b4:	ldr	w0, [sp, #440]
  4058b8:	bl	404db0 <ferror@plt+0x24d0>
  4058bc:	cmp	w0, #0x0
  4058c0:	b.ne	405988 <ferror@plt+0x30a8>  // b.any
  4058c4:	adrp	x0, 411000 <ferror@plt+0xe720>
  4058c8:	add	x1, x0, #0x520
  4058cc:	ldr	w0, [sp, #440]
  4058d0:	bl	4024a0 <fdopen@plt>
  4058d4:	str	x0, [sp, #424]
  4058d8:	ldr	x0, [sp, #424]
  4058dc:	cmp	x0, #0x0
  4058e0:	b.ne	40591c <ferror@plt+0x303c>  // b.any
  4058e4:	adrp	x0, 426000 <ferror@plt+0x23720>
  4058e8:	add	x0, x0, #0x498
  4058ec:	ldr	x19, [x0]
  4058f0:	bl	402840 <__errno_location@plt>
  4058f4:	ldr	w0, [x0]
  4058f8:	bl	402560 <strerror@plt>
  4058fc:	mov	x2, x0
  405900:	adrp	x0, 411000 <ferror@plt+0xe720>
  405904:	add	x1, x0, #0x580
  405908:	mov	x0, x19
  40590c:	bl	4028a0 <fprintf@plt>
  405910:	ldr	w0, [sp, #440]
  405914:	bl	402570 <close@plt>
  405918:	b	405a58 <ferror@plt+0x3178>
  40591c:	ldr	x0, [sp, #424]
  405920:	bl	4030fc <ferror@plt+0x81c>
  405924:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405928:	add	x0, x0, #0xf38
  40592c:	ldr	x0, [x0]
  405930:	cmp	x0, #0x0
  405934:	b.eq	40597c <ferror@plt+0x309c>  // b.none
  405938:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40593c:	add	x0, x0, #0xf2c
  405940:	ldr	w0, [x0]
  405944:	cmp	w0, #0x0
  405948:	b.eq	40597c <ferror@plt+0x309c>  // b.none
  40594c:	adrp	x0, 426000 <ferror@plt+0x23720>
  405950:	add	x0, x0, #0x498
  405954:	ldr	x0, [x0]
  405958:	mov	x3, x0
  40595c:	mov	x2, #0x27                  	// #39
  405960:	mov	x1, #0x1                   	// #1
  405964:	adrp	x0, 411000 <ferror@plt+0xe720>
  405968:	add	x0, x0, #0x5a0
  40596c:	bl	4026e0 <fwrite@plt>
  405970:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405974:	add	x0, x0, #0xf38
  405978:	str	xzr, [x0]
  40597c:	ldr	x0, [sp, #424]
  405980:	bl	4023b0 <fclose@plt>
  405984:	b	405a58 <ferror@plt+0x3178>
  405988:	ldr	w0, [sp, #440]
  40598c:	cmp	w0, #0x0
  405990:	b.lt	40599c <ferror@plt+0x30bc>  // b.tstop
  405994:	ldr	w0, [sp, #440]
  405998:	bl	402570 <close@plt>
  40599c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4059a0:	add	x0, x0, #0xf38
  4059a4:	ldr	x0, [x0]
  4059a8:	cmp	x0, #0x0
  4059ac:	b.eq	405a1c <ferror@plt+0x313c>  // b.none
  4059b0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4059b4:	add	x0, x0, #0xf50
  4059b8:	ldrb	w0, [x0]
  4059bc:	cmp	w0, #0x0
  4059c0:	b.eq	405a1c <ferror@plt+0x313c>  // b.none
  4059c4:	adrp	x0, 411000 <ferror@plt+0xe720>
  4059c8:	add	x1, x0, #0x5c8
  4059cc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  4059d0:	add	x0, x0, #0xf50
  4059d4:	bl	4025f0 <strcmp@plt>
  4059d8:	cmp	w0, #0x0
  4059dc:	b.eq	405a1c <ferror@plt+0x313c>  // b.none
  4059e0:	adrp	x0, 426000 <ferror@plt+0x23720>
  4059e4:	add	x0, x0, #0x498
  4059e8:	ldr	x0, [x0]
  4059ec:	mov	x3, x0
  4059f0:	mov	x2, #0x27                  	// #39
  4059f4:	mov	x1, #0x1                   	// #1
  4059f8:	adrp	x0, 411000 <ferror@plt+0xe720>
  4059fc:	add	x0, x0, #0x5a0
  405a00:	bl	4026e0 <fwrite@plt>
  405a04:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405a08:	add	x0, x0, #0xf38
  405a0c:	str	xzr, [x0]
  405a10:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405a14:	add	x0, x0, #0xf50
  405a18:	strb	wzr, [x0]
  405a1c:	bl	402f30 <ferror@plt+0x650>
  405a20:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405a24:	add	x0, x0, #0xf50
  405a28:	ldrb	w0, [x0]
  405a2c:	cmp	w0, #0x0
  405a30:	b.ne	405a58 <ferror@plt+0x3178>  // b.any
  405a34:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405a38:	add	x2, x0, #0xf50
  405a3c:	adrp	x0, 411000 <ferror@plt+0xe720>
  405a40:	add	x1, x0, #0x5c8
  405a44:	mov	x0, x2
  405a48:	ldr	w2, [x1]
  405a4c:	str	w2, [x0]
  405a50:	ldur	w1, [x1, #3]
  405a54:	stur	w1, [x0, #3]
  405a58:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405a5c:	add	x0, x0, #0xf24
  405a60:	ldr	w0, [x0]
  405a64:	cmp	w0, #0x0
  405a68:	b.ne	405ab8 <ferror@plt+0x31d8>  // b.any
  405a6c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405a70:	add	x0, x0, #0xfe0
  405a74:	ldr	w0, [x0]
  405a78:	cmp	w0, #0x0
  405a7c:	b.ne	405a94 <ferror@plt+0x31b4>  // b.any
  405a80:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405a84:	add	x0, x0, #0xf38
  405a88:	ldr	x0, [x0]
  405a8c:	cmp	x0, #0x0
  405a90:	b.ne	405aa8 <ferror@plt+0x31c8>  // b.any
  405a94:	adrp	x0, 426000 <ferror@plt+0x23720>
  405a98:	add	x0, x0, #0x4b0
  405a9c:	ldr	x0, [x0]
  405aa0:	bl	404380 <ferror@plt+0x1aa0>
  405aa4:	b	405ab8 <ferror@plt+0x31d8>
  405aa8:	adrp	x0, 426000 <ferror@plt+0x23720>
  405aac:	add	x0, x0, #0x4b0
  405ab0:	ldr	x0, [x0]
  405ab4:	bl	4044d4 <ferror@plt+0x1bf4>
  405ab8:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405abc:	add	x0, x0, #0xf10
  405ac0:	ldr	w0, [x0]
  405ac4:	cmp	w0, #0x0
  405ac8:	b.ne	405b18 <ferror@plt+0x3238>  // b.any
  405acc:	ldr	x0, [sp, #456]
  405ad0:	bl	402370 <fileno@plt>
  405ad4:	mov	x1, #0x0                   	// #0
  405ad8:	bl	4023a0 <ftruncate64@plt>
  405adc:	cmp	w0, #0x0
  405ae0:	b.eq	405af0 <ferror@plt+0x3210>  // b.none
  405ae4:	adrp	x0, 411000 <ferror@plt+0xe720>
  405ae8:	add	x0, x0, #0x568
  405aec:	bl	402240 <perror@plt>
  405af0:	ldr	x0, [sp, #456]
  405af4:	bl	402530 <rewind@plt>
  405af8:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  405afc:	add	x0, x0, #0xf34
  405b00:	str	wzr, [x0]
  405b04:	mov	w1, #0x1                   	// #1
  405b08:	ldr	x0, [sp, #456]
  405b0c:	bl	403428 <ferror@plt+0xb48>
  405b10:	ldr	x0, [sp, #456]
  405b14:	bl	4023b0 <fclose@plt>
  405b18:	mov	w0, #0x0                   	// #0
  405b1c:	bl	402230 <exit@plt>
  405b20:	sub	sp, sp, #0x10
  405b24:	str	x0, [sp, #8]
  405b28:	ldr	x0, [sp, #8]
  405b2c:	ldr	w0, [x0, #4]
  405b30:	add	sp, sp, #0x10
  405b34:	ret
  405b38:	sub	sp, sp, #0x10
  405b3c:	str	x0, [sp, #8]
  405b40:	ldr	x0, [sp, #8]
  405b44:	add	x0, x0, #0x4
  405b48:	add	sp, sp, #0x10
  405b4c:	ret
  405b50:	stp	x29, x30, [sp, #-48]!
  405b54:	mov	x29, sp
  405b58:	str	w0, [sp, #44]
  405b5c:	str	x1, [sp, #32]
  405b60:	str	x2, [sp, #24]
  405b64:	str	w3, [sp, #40]
  405b68:	ldr	w4, [sp, #40]
  405b6c:	ldr	x3, [sp, #24]
  405b70:	ldr	x2, [sp, #32]
  405b74:	mov	w1, #0x6                   	// #6
  405b78:	ldr	w0, [sp, #44]
  405b7c:	bl	40bf0c <ferror@plt+0x962c>
  405b80:	nop
  405b84:	ldp	x29, x30, [sp], #48
  405b88:	ret
  405b8c:	stp	x29, x30, [sp, #-48]!
  405b90:	mov	x29, sp
  405b94:	str	w0, [sp, #44]
  405b98:	str	x1, [sp, #32]
  405b9c:	str	x2, [sp, #24]
  405ba0:	str	x3, [sp, #16]
  405ba4:	ldr	x4, [sp, #16]
  405ba8:	ldr	x3, [sp, #24]
  405bac:	ldr	x2, [sp, #32]
  405bb0:	mov	w1, #0x6                   	// #6
  405bb4:	ldr	w0, [sp, #44]
  405bb8:	bl	40cc60 <ferror@plt+0xa380>
  405bbc:	nop
  405bc0:	ldp	x29, x30, [sp], #48
  405bc4:	ret
  405bc8:	stp	x29, x30, [sp, #-48]!
  405bcc:	mov	x29, sp
  405bd0:	str	w0, [sp, #44]
  405bd4:	str	x1, [sp, #32]
  405bd8:	str	x2, [sp, #24]
  405bdc:	str	x3, [sp, #16]
  405be0:	ldr	x4, [sp, #16]
  405be4:	ldr	x3, [sp, #24]
  405be8:	ldr	x2, [sp, #32]
  405bec:	mov	w1, #0x6                   	// #6
  405bf0:	ldr	w0, [sp, #44]
  405bf4:	bl	40c824 <ferror@plt+0x9f44>
  405bf8:	nop
  405bfc:	ldp	x29, x30, [sp], #48
  405c00:	ret
  405c04:	stp	x29, x30, [sp, #-320]!
  405c08:	mov	x29, sp
  405c0c:	str	x19, [sp, #16]
  405c10:	str	x0, [sp, #56]
  405c14:	str	x1, [sp, #48]
  405c18:	str	x2, [sp, #40]
  405c1c:	add	x5, sp, #0xa0
  405c20:	ldr	x4, [sp, #48]
  405c24:	ldr	x3, [sp, #56]
  405c28:	adrp	x0, 411000 <ferror@plt+0xe720>
  405c2c:	add	x2, x0, #0x5e0
  405c30:	mov	x1, #0x80                  	// #128
  405c34:	mov	x0, x5
  405c38:	bl	402360 <snprintf@plt>
  405c3c:	str	w0, [sp, #316]
  405c40:	ldr	w0, [sp, #316]
  405c44:	cmp	w0, #0x0
  405c48:	b.le	405c58 <ferror@plt+0x3378>
  405c4c:	ldr	w0, [sp, #316]
  405c50:	cmp	w0, #0x7f
  405c54:	b.ls	405c84 <ferror@plt+0x33a4>  // b.plast
  405c58:	adrp	x0, 425000 <ferror@plt+0x22720>
  405c5c:	ldr	x0, [x0, #3992]
  405c60:	ldr	x0, [x0]
  405c64:	mov	x3, x0
  405c68:	mov	x2, #0x26                  	// #38
  405c6c:	mov	x1, #0x1                   	// #1
  405c70:	adrp	x0, 411000 <ferror@plt+0xe720>
  405c74:	add	x0, x0, #0x5f8
  405c78:	bl	4026e0 <fwrite@plt>
  405c7c:	mov	w0, #0xffffffff            	// #-1
  405c80:	b	405e6c <ferror@plt+0x358c>
  405c84:	add	x2, sp, #0xa0
  405c88:	adrp	x0, 411000 <ferror@plt+0xe720>
  405c8c:	add	x1, x0, #0x620
  405c90:	mov	x0, x2
  405c94:	bl	402730 <fopen64@plt>
  405c98:	str	x0, [sp, #304]
  405c9c:	ldr	x0, [sp, #304]
  405ca0:	cmp	x0, #0x0
  405ca4:	b.ne	405ce8 <ferror@plt+0x3408>  // b.any
  405ca8:	adrp	x0, 425000 <ferror@plt+0x22720>
  405cac:	ldr	x0, [x0, #3992]
  405cb0:	ldr	x19, [x0]
  405cb4:	bl	402840 <__errno_location@plt>
  405cb8:	ldr	w0, [x0]
  405cbc:	bl	402560 <strerror@plt>
  405cc0:	mov	x1, x0
  405cc4:	add	x0, sp, #0xa0
  405cc8:	mov	x3, x1
  405ccc:	mov	x2, x0
  405cd0:	adrp	x0, 411000 <ferror@plt+0xe720>
  405cd4:	add	x1, x0, #0x628
  405cd8:	mov	x0, x19
  405cdc:	bl	4028a0 <fprintf@plt>
  405ce0:	mov	w0, #0xffffffff            	// #-1
  405ce4:	b	405e6c <ferror@plt+0x358c>
  405ce8:	add	x0, sp, #0x50
  405cec:	ldr	x2, [sp, #304]
  405cf0:	mov	w1, #0x50                  	// #80
  405cf4:	bl	4028b0 <fgets@plt>
  405cf8:	cmp	x0, #0x0
  405cfc:	b.ne	405d34 <ferror@plt+0x3454>  // b.any
  405d00:	adrp	x0, 425000 <ferror@plt+0x22720>
  405d04:	ldr	x0, [x0, #3992]
  405d08:	ldr	x4, [x0]
  405d0c:	add	x0, sp, #0xa0
  405d10:	mov	x3, x0
  405d14:	ldr	x2, [sp, #48]
  405d18:	adrp	x0, 411000 <ferror@plt+0xe720>
  405d1c:	add	x1, x0, #0x638
  405d20:	mov	x0, x4
  405d24:	bl	4028a0 <fprintf@plt>
  405d28:	ldr	x0, [sp, #304]
  405d2c:	bl	4023b0 <fclose@plt>
  405d30:	b	405e44 <ferror@plt+0x3564>
  405d34:	add	x0, sp, #0x50
  405d38:	mov	w1, #0xa                   	// #10
  405d3c:	bl	4026c0 <strchr@plt>
  405d40:	str	x0, [sp, #296]
  405d44:	ldr	x0, [sp, #296]
  405d48:	cmp	x0, #0x0
  405d4c:	b.eq	405d58 <ferror@plt+0x3478>  // b.none
  405d50:	ldr	x0, [sp, #296]
  405d54:	strb	wzr, [x0]
  405d58:	ldr	x0, [sp, #304]
  405d5c:	bl	4023b0 <fclose@plt>
  405d60:	add	x1, sp, #0x48
  405d64:	add	x0, sp, #0x50
  405d68:	mov	w2, #0x0                   	// #0
  405d6c:	bl	402610 <strtol@plt>
  405d70:	str	x0, [sp, #288]
  405d74:	ldr	x0, [sp, #72]
  405d78:	ldrb	w0, [x0]
  405d7c:	cmp	w0, #0x0
  405d80:	b.ne	405d94 <ferror@plt+0x34b4>  // b.any
  405d84:	ldr	x1, [sp, #72]
  405d88:	add	x0, sp, #0x50
  405d8c:	cmp	x1, x0
  405d90:	b.ne	405dc4 <ferror@plt+0x34e4>  // b.any
  405d94:	adrp	x0, 425000 <ferror@plt+0x22720>
  405d98:	ldr	x0, [x0, #3992]
  405d9c:	ldr	x4, [x0]
  405da0:	add	x1, sp, #0xa0
  405da4:	add	x0, sp, #0x50
  405da8:	mov	x3, x1
  405dac:	mov	x2, x0
  405db0:	adrp	x0, 411000 <ferror@plt+0xe720>
  405db4:	add	x1, x0, #0x668
  405db8:	mov	x0, x4
  405dbc:	bl	4028a0 <fprintf@plt>
  405dc0:	b	405e44 <ferror@plt+0x3564>
  405dc4:	ldr	x1, [sp, #288]
  405dc8:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  405dcc:	cmp	x1, x0
  405dd0:	b.eq	405de4 <ferror@plt+0x3504>  // b.none
  405dd4:	ldr	x1, [sp, #288]
  405dd8:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  405ddc:	cmp	x1, x0
  405de0:	b.ne	405e30 <ferror@plt+0x3550>  // b.any
  405de4:	bl	402840 <__errno_location@plt>
  405de8:	ldr	w0, [x0]
  405dec:	cmp	w0, #0x22
  405df0:	b.ne	405e30 <ferror@plt+0x3550>  // b.any
  405df4:	adrp	x0, 425000 <ferror@plt+0x22720>
  405df8:	ldr	x0, [x0, #3992]
  405dfc:	ldr	x19, [x0]
  405e00:	bl	402840 <__errno_location@plt>
  405e04:	ldr	w0, [x0]
  405e08:	bl	402560 <strerror@plt>
  405e0c:	mov	x1, x0
  405e10:	add	x0, sp, #0xa0
  405e14:	mov	x3, x1
  405e18:	mov	x2, x0
  405e1c:	adrp	x0, 411000 <ferror@plt+0xe720>
  405e20:	add	x1, x0, #0x690
  405e24:	mov	x0, x19
  405e28:	bl	4028a0 <fprintf@plt>
  405e2c:	b	405e44 <ferror@plt+0x3564>
  405e30:	ldr	x0, [sp, #40]
  405e34:	ldr	x1, [sp, #288]
  405e38:	str	x1, [x0]
  405e3c:	mov	w0, #0x0                   	// #0
  405e40:	b	405e6c <ferror@plt+0x358c>
  405e44:	adrp	x0, 425000 <ferror@plt+0x22720>
  405e48:	ldr	x0, [x0, #3992]
  405e4c:	ldr	x3, [x0]
  405e50:	add	x0, sp, #0xa0
  405e54:	mov	x2, x0
  405e58:	adrp	x0, 411000 <ferror@plt+0xe720>
  405e5c:	add	x1, x0, #0x6a0
  405e60:	mov	x0, x3
  405e64:	bl	4028a0 <fprintf@plt>
  405e68:	mov	w0, #0xffffffff            	// #-1
  405e6c:	ldr	x19, [sp, #16]
  405e70:	ldp	x29, x30, [sp], #320
  405e74:	ret
  405e78:	sub	sp, sp, #0x10
  405e7c:	strb	w0, [sp, #15]
  405e80:	ldrb	w0, [sp, #15]
  405e84:	cmp	w0, #0x40
  405e88:	b.ls	405ea4 <ferror@plt+0x35c4>  // b.plast
  405e8c:	ldrb	w0, [sp, #15]
  405e90:	cmp	w0, #0x46
  405e94:	b.hi	405ea4 <ferror@plt+0x35c4>  // b.pmore
  405e98:	ldrb	w0, [sp, #15]
  405e9c:	sub	w0, w0, #0x37
  405ea0:	b	405ef0 <ferror@plt+0x3610>
  405ea4:	ldrb	w0, [sp, #15]
  405ea8:	cmp	w0, #0x60
  405eac:	b.ls	405ec8 <ferror@plt+0x35e8>  // b.plast
  405eb0:	ldrb	w0, [sp, #15]
  405eb4:	cmp	w0, #0x66
  405eb8:	b.hi	405ec8 <ferror@plt+0x35e8>  // b.pmore
  405ebc:	ldrb	w0, [sp, #15]
  405ec0:	sub	w0, w0, #0x57
  405ec4:	b	405ef0 <ferror@plt+0x3610>
  405ec8:	ldrb	w0, [sp, #15]
  405ecc:	cmp	w0, #0x2f
  405ed0:	b.ls	405eec <ferror@plt+0x360c>  // b.plast
  405ed4:	ldrb	w0, [sp, #15]
  405ed8:	cmp	w0, #0x39
  405edc:	b.hi	405eec <ferror@plt+0x360c>  // b.pmore
  405ee0:	ldrb	w0, [sp, #15]
  405ee4:	sub	w0, w0, #0x30
  405ee8:	b	405ef0 <ferror@plt+0x3610>
  405eec:	mov	w0, #0xffffffff            	// #-1
  405ef0:	add	sp, sp, #0x10
  405ef4:	ret
  405ef8:	stp	x29, x30, [sp, #-64]!
  405efc:	mov	x29, sp
  405f00:	str	x0, [sp, #40]
  405f04:	str	x1, [sp, #32]
  405f08:	str	w2, [sp, #28]
  405f0c:	ldr	x0, [sp, #32]
  405f10:	cmp	x0, #0x0
  405f14:	b.eq	405f28 <ferror@plt+0x3648>  // b.none
  405f18:	ldr	x0, [sp, #32]
  405f1c:	ldrb	w0, [x0]
  405f20:	cmp	w0, #0x0
  405f24:	b.ne	405f30 <ferror@plt+0x3650>  // b.any
  405f28:	mov	w0, #0xffffffff            	// #-1
  405f2c:	b	405ff0 <ferror@plt+0x3710>
  405f30:	add	x0, sp, #0x30
  405f34:	ldr	w2, [sp, #28]
  405f38:	mov	x1, x0
  405f3c:	ldr	x0, [sp, #32]
  405f40:	bl	402610 <strtol@plt>
  405f44:	str	x0, [sp, #56]
  405f48:	ldr	x0, [sp, #48]
  405f4c:	cmp	x0, #0x0
  405f50:	b.eq	405f74 <ferror@plt+0x3694>  // b.none
  405f54:	ldr	x0, [sp, #48]
  405f58:	ldr	x1, [sp, #32]
  405f5c:	cmp	x1, x0
  405f60:	b.eq	405f74 <ferror@plt+0x3694>  // b.none
  405f64:	ldr	x0, [sp, #48]
  405f68:	ldrb	w0, [x0]
  405f6c:	cmp	w0, #0x0
  405f70:	b.eq	405f7c <ferror@plt+0x369c>  // b.none
  405f74:	mov	w0, #0xffffffff            	// #-1
  405f78:	b	405ff0 <ferror@plt+0x3710>
  405f7c:	ldr	x1, [sp, #56]
  405f80:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  405f84:	cmp	x1, x0
  405f88:	b.eq	405f9c <ferror@plt+0x36bc>  // b.none
  405f8c:	ldr	x1, [sp, #56]
  405f90:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  405f94:	cmp	x1, x0
  405f98:	b.ne	405fb4 <ferror@plt+0x36d4>  // b.any
  405f9c:	bl	402840 <__errno_location@plt>
  405fa0:	ldr	w0, [x0]
  405fa4:	cmp	w0, #0x22
  405fa8:	b.ne	405fb4 <ferror@plt+0x36d4>  // b.any
  405fac:	mov	w0, #0xffffffff            	// #-1
  405fb0:	b	405ff0 <ferror@plt+0x3710>
  405fb4:	ldr	x1, [sp, #56]
  405fb8:	mov	x0, #0xffffffff80000000    	// #-2147483648
  405fbc:	cmp	x1, x0
  405fc0:	b.lt	405fd4 <ferror@plt+0x36f4>  // b.tstop
  405fc4:	ldr	x1, [sp, #56]
  405fc8:	mov	x0, #0x7fffffff            	// #2147483647
  405fcc:	cmp	x1, x0
  405fd0:	b.le	405fdc <ferror@plt+0x36fc>
  405fd4:	mov	w0, #0xffffffff            	// #-1
  405fd8:	b	405ff0 <ferror@plt+0x3710>
  405fdc:	ldr	x0, [sp, #56]
  405fe0:	mov	w1, w0
  405fe4:	ldr	x0, [sp, #40]
  405fe8:	str	w1, [x0]
  405fec:	mov	w0, #0x0                   	// #0
  405ff0:	ldp	x29, x30, [sp], #64
  405ff4:	ret
  405ff8:	stp	x29, x30, [sp, #-48]!
  405ffc:	mov	x29, sp
  406000:	str	w0, [sp, #28]
  406004:	str	wzr, [sp, #44]
  406008:	ldr	w0, [sp, #28]
  40600c:	bl	4022e0 <ntohl@plt>
  406010:	str	w0, [sp, #40]
  406014:	ldr	w0, [sp, #40]
  406018:	mvn	w0, w0
  40601c:	str	w0, [sp, #36]
  406020:	ldr	w0, [sp, #36]
  406024:	add	w1, w0, #0x1
  406028:	ldr	w0, [sp, #36]
  40602c:	and	w0, w1, w0
  406030:	cmp	w0, #0x0
  406034:	b.eq	406058 <ferror@plt+0x3778>  // b.none
  406038:	mov	w0, #0xffffffff            	// #-1
  40603c:	b	406068 <ferror@plt+0x3788>
  406040:	ldr	w0, [sp, #44]
  406044:	add	w0, w0, #0x1
  406048:	str	w0, [sp, #44]
  40604c:	ldr	w0, [sp, #40]
  406050:	lsl	w0, w0, #1
  406054:	str	w0, [sp, #40]
  406058:	ldr	w0, [sp, #40]
  40605c:	cmp	w0, #0x0
  406060:	b.ne	406040 <ferror@plt+0x3760>  // b.any
  406064:	ldr	w0, [sp, #44]
  406068:	ldp	x29, x30, [sp], #48
  40606c:	ret
  406070:	stp	x29, x30, [sp, #-320]!
  406074:	mov	x29, sp
  406078:	str	x0, [sp, #40]
  40607c:	str	x1, [sp, #32]
  406080:	str	w2, [sp, #28]
  406084:	ldr	w2, [sp, #28]
  406088:	ldr	x1, [sp, #32]
  40608c:	ldr	x0, [sp, #40]
  406090:	bl	406100 <ferror@plt+0x3820>
  406094:	cmp	w0, #0x0
  406098:	b.ne	4060a4 <ferror@plt+0x37c4>  // b.any
  40609c:	mov	w0, #0x0                   	// #0
  4060a0:	b	4060f8 <ferror@plt+0x3818>
  4060a4:	add	x0, sp, #0x30
  4060a8:	mov	w2, #0x2                   	// #2
  4060ac:	ldr	x1, [sp, #32]
  4060b0:	bl	407184 <ferror@plt+0x48a4>
  4060b4:	cmp	w0, #0x0
  4060b8:	b.ne	4060f4 <ferror@plt+0x3814>  // b.any
  4060bc:	ldrh	w0, [sp, #54]
  4060c0:	cmp	w0, #0x2
  4060c4:	b.ne	4060f4 <ferror@plt+0x3814>  // b.any
  4060c8:	ldr	w0, [sp, #56]
  4060cc:	bl	405ff8 <ferror@plt+0x3718>
  4060d0:	str	w0, [sp, #316]
  4060d4:	ldr	w0, [sp, #316]
  4060d8:	cmp	w0, #0x0
  4060dc:	b.lt	4060f4 <ferror@plt+0x3814>  // b.tstop
  4060e0:	ldr	w1, [sp, #316]
  4060e4:	ldr	x0, [sp, #40]
  4060e8:	str	w1, [x0]
  4060ec:	mov	w0, #0x0                   	// #0
  4060f0:	b	4060f8 <ferror@plt+0x3818>
  4060f4:	mov	w0, #0xffffffff            	// #-1
  4060f8:	ldp	x29, x30, [sp], #320
  4060fc:	ret
  406100:	stp	x29, x30, [sp, #-64]!
  406104:	mov	x29, sp
  406108:	str	x0, [sp, #40]
  40610c:	str	x1, [sp, #32]
  406110:	str	w2, [sp, #28]
  406114:	ldr	x0, [sp, #32]
  406118:	cmp	x0, #0x0
  40611c:	b.eq	406130 <ferror@plt+0x3850>  // b.none
  406120:	ldr	x0, [sp, #32]
  406124:	ldrb	w0, [x0]
  406128:	cmp	w0, #0x0
  40612c:	b.ne	406138 <ferror@plt+0x3858>  // b.any
  406130:	mov	w0, #0xffffffff            	// #-1
  406134:	b	4061d4 <ferror@plt+0x38f4>
  406138:	add	x0, sp, #0x30
  40613c:	ldr	w2, [sp, #28]
  406140:	mov	x1, x0
  406144:	ldr	x0, [sp, #32]
  406148:	bl	402210 <strtoul@plt>
  40614c:	str	x0, [sp, #56]
  406150:	ldr	x0, [sp, #48]
  406154:	cmp	x0, #0x0
  406158:	b.eq	40617c <ferror@plt+0x389c>  // b.none
  40615c:	ldr	x0, [sp, #48]
  406160:	ldr	x1, [sp, #32]
  406164:	cmp	x1, x0
  406168:	b.eq	40617c <ferror@plt+0x389c>  // b.none
  40616c:	ldr	x0, [sp, #48]
  406170:	ldrb	w0, [x0]
  406174:	cmp	w0, #0x0
  406178:	b.eq	406184 <ferror@plt+0x38a4>  // b.none
  40617c:	mov	w0, #0xffffffff            	// #-1
  406180:	b	4061d4 <ferror@plt+0x38f4>
  406184:	ldr	x0, [sp, #56]
  406188:	cmn	x0, #0x1
  40618c:	b.ne	4061a8 <ferror@plt+0x38c8>  // b.any
  406190:	bl	402840 <__errno_location@plt>
  406194:	ldr	w0, [x0]
  406198:	cmp	w0, #0x22
  40619c:	b.ne	4061a8 <ferror@plt+0x38c8>  // b.any
  4061a0:	mov	w0, #0xffffffff            	// #-1
  4061a4:	b	4061d4 <ferror@plt+0x38f4>
  4061a8:	ldr	x1, [sp, #56]
  4061ac:	mov	x0, #0xffffffff            	// #4294967295
  4061b0:	cmp	x1, x0
  4061b4:	b.ls	4061c0 <ferror@plt+0x38e0>  // b.plast
  4061b8:	mov	w0, #0xffffffff            	// #-1
  4061bc:	b	4061d4 <ferror@plt+0x38f4>
  4061c0:	ldr	x0, [sp, #56]
  4061c4:	mov	w1, w0
  4061c8:	ldr	x0, [sp, #40]
  4061cc:	str	w1, [x0]
  4061d0:	mov	w0, #0x0                   	// #0
  4061d4:	ldp	x29, x30, [sp], #64
  4061d8:	ret
  4061dc:	stp	x29, x30, [sp, #-80]!
  4061e0:	mov	x29, sp
  4061e4:	str	x0, [sp, #40]
  4061e8:	str	x1, [sp, #32]
  4061ec:	str	x2, [sp, #24]
  4061f0:	mov	w1, #0x2e                  	// #46
  4061f4:	ldr	x0, [sp, #32]
  4061f8:	bl	4026c0 <strchr@plt>
  4061fc:	cmp	x0, #0x0
  406200:	b.eq	406290 <ferror@plt+0x39b0>  // b.none
  406204:	add	x0, sp, #0x38
  406208:	mov	x1, x0
  40620c:	ldr	x0, [sp, #32]
  406210:	bl	4022a0 <strtod@plt>
  406214:	str	d0, [sp, #72]
  406218:	ldr	d0, [sp, #72]
  40621c:	fcmpe	d0, #0.0
  406220:	b.pl	40622c <ferror@plt+0x394c>  // b.nfrst
  406224:	mov	w0, #0xffffffff            	// #-1
  406228:	b	406448 <ferror@plt+0x3b68>
  40622c:	ldr	x0, [sp, #56]
  406230:	cmp	x0, #0x0
  406234:	b.eq	406248 <ferror@plt+0x3968>  // b.none
  406238:	ldr	x0, [sp, #56]
  40623c:	ldr	x1, [sp, #32]
  406240:	cmp	x1, x0
  406244:	b.ne	406250 <ferror@plt+0x3970>  // b.any
  406248:	mov	w0, #0xffffffff            	// #-1
  40624c:	b	406448 <ferror@plt+0x3b68>
  406250:	ldr	d0, [sp, #72]
  406254:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  406258:	fmov	d1, x0
  40625c:	fcmp	d0, d1
  406260:	b.eq	406278 <ferror@plt+0x3998>  // b.none
  406264:	ldr	d0, [sp, #72]
  406268:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  40626c:	fmov	d1, x0
  406270:	fcmp	d0, d1
  406274:	b.ne	4062fc <ferror@plt+0x3a1c>  // b.any
  406278:	bl	402840 <__errno_location@plt>
  40627c:	ldr	w0, [x0]
  406280:	cmp	w0, #0x22
  406284:	b.ne	4062fc <ferror@plt+0x3a1c>  // b.any
  406288:	mov	w0, #0xffffffff            	// #-1
  40628c:	b	406448 <ferror@plt+0x3b68>
  406290:	add	x0, sp, #0x38
  406294:	mov	w2, #0x0                   	// #0
  406298:	mov	x1, x0
  40629c:	ldr	x0, [sp, #32]
  4062a0:	bl	402210 <strtoul@plt>
  4062a4:	str	x0, [sp, #64]
  4062a8:	ldr	x0, [sp, #56]
  4062ac:	cmp	x0, #0x0
  4062b0:	b.eq	4062c4 <ferror@plt+0x39e4>  // b.none
  4062b4:	ldr	x0, [sp, #56]
  4062b8:	ldr	x1, [sp, #32]
  4062bc:	cmp	x1, x0
  4062c0:	b.ne	4062cc <ferror@plt+0x39ec>  // b.any
  4062c4:	mov	w0, #0xffffffff            	// #-1
  4062c8:	b	406448 <ferror@plt+0x3b68>
  4062cc:	ldr	x0, [sp, #64]
  4062d0:	cmn	x0, #0x1
  4062d4:	b.ne	4062f0 <ferror@plt+0x3a10>  // b.any
  4062d8:	bl	402840 <__errno_location@plt>
  4062dc:	ldr	w0, [x0]
  4062e0:	cmp	w0, #0x22
  4062e4:	b.ne	4062f0 <ferror@plt+0x3a10>  // b.any
  4062e8:	mov	w0, #0xffffffff            	// #-1
  4062ec:	b	406448 <ferror@plt+0x3b68>
  4062f0:	ldr	d0, [sp, #64]
  4062f4:	ucvtf	d0, d0
  4062f8:	str	d0, [sp, #72]
  4062fc:	ldr	x0, [sp, #56]
  406300:	ldr	x1, [sp, #32]
  406304:	cmp	x1, x0
  406308:	b.ne	406314 <ferror@plt+0x3a34>  // b.any
  40630c:	mov	w0, #0xffffffff            	// #-1
  406310:	b	406448 <ferror@plt+0x3b68>
  406314:	ldr	x0, [sp, #24]
  406318:	mov	w1, #0x1                   	// #1
  40631c:	str	w1, [x0]
  406320:	ldr	x0, [sp, #56]
  406324:	ldrb	w0, [x0]
  406328:	cmp	w0, #0x0
  40632c:	b.eq	406408 <ferror@plt+0x3b28>  // b.none
  406330:	ldr	x0, [sp, #24]
  406334:	str	wzr, [x0]
  406338:	ldr	x2, [sp, #56]
  40633c:	adrp	x0, 411000 <ferror@plt+0xe720>
  406340:	add	x1, x0, #0x6b8
  406344:	mov	x0, x2
  406348:	bl	402500 <strcasecmp@plt>
  40634c:	cmp	w0, #0x0
  406350:	b.eq	40638c <ferror@plt+0x3aac>  // b.none
  406354:	ldr	x2, [sp, #56]
  406358:	adrp	x0, 411000 <ferror@plt+0xe720>
  40635c:	add	x1, x0, #0x6c0
  406360:	mov	x0, x2
  406364:	bl	402500 <strcasecmp@plt>
  406368:	cmp	w0, #0x0
  40636c:	b.eq	40638c <ferror@plt+0x3aac>  // b.none
  406370:	ldr	x2, [sp, #56]
  406374:	adrp	x0, 411000 <ferror@plt+0xe720>
  406378:	add	x1, x0, #0x6c8
  40637c:	mov	x0, x2
  406380:	bl	402500 <strcasecmp@plt>
  406384:	cmp	w0, #0x0
  406388:	b.ne	4063a8 <ferror@plt+0x3ac8>  // b.any
  40638c:	ldr	d0, [sp, #72]
  406390:	mov	x0, #0x400000000000        	// #70368744177664
  406394:	movk	x0, #0x408f, lsl #48
  406398:	fmov	d1, x0
  40639c:	fmul	d0, d0, d1
  4063a0:	str	d0, [sp, #72]
  4063a4:	b	406408 <ferror@plt+0x3b28>
  4063a8:	ldr	x2, [sp, #56]
  4063ac:	adrp	x0, 411000 <ferror@plt+0xe720>
  4063b0:	add	x1, x0, #0x6d0
  4063b4:	mov	x0, x2
  4063b8:	bl	402500 <strcasecmp@plt>
  4063bc:	cmp	w0, #0x0
  4063c0:	b.eq	406404 <ferror@plt+0x3b24>  // b.none
  4063c4:	ldr	x2, [sp, #56]
  4063c8:	adrp	x0, 411000 <ferror@plt+0xe720>
  4063cc:	add	x1, x0, #0x6d8
  4063d0:	mov	x0, x2
  4063d4:	bl	402500 <strcasecmp@plt>
  4063d8:	cmp	w0, #0x0
  4063dc:	b.eq	406404 <ferror@plt+0x3b24>  // b.none
  4063e0:	ldr	x2, [sp, #56]
  4063e4:	adrp	x0, 411000 <ferror@plt+0xe720>
  4063e8:	add	x1, x0, #0x6e0
  4063ec:	mov	x0, x2
  4063f0:	bl	402500 <strcasecmp@plt>
  4063f4:	cmp	w0, #0x0
  4063f8:	b.eq	406404 <ferror@plt+0x3b24>  // b.none
  4063fc:	mov	w0, #0xffffffff            	// #-1
  406400:	b	406448 <ferror@plt+0x3b68>
  406404:	nop
  406408:	ldr	d0, [sp, #72]
  40640c:	fcvtzu	w1, d0
  406410:	ldr	x0, [sp, #40]
  406414:	str	w1, [x0]
  406418:	ldr	x0, [sp, #40]
  40641c:	ldr	w0, [x0]
  406420:	ucvtf	d0, w0
  406424:	ldr	d1, [sp, #72]
  406428:	fcmpe	d1, d0
  40642c:	b.le	406444 <ferror@plt+0x3b64>
  406430:	ldr	x0, [sp, #40]
  406434:	ldr	w0, [x0]
  406438:	add	w1, w0, #0x1
  40643c:	ldr	x0, [sp, #40]
  406440:	str	w1, [x0]
  406444:	mov	w0, #0x0                   	// #0
  406448:	ldp	x29, x30, [sp], #80
  40644c:	ret
  406450:	stp	x29, x30, [sp, #-64]!
  406454:	mov	x29, sp
  406458:	str	x0, [sp, #40]
  40645c:	str	x1, [sp, #32]
  406460:	str	w2, [sp, #28]
  406464:	ldr	x0, [sp, #32]
  406468:	cmp	x0, #0x0
  40646c:	b.eq	406480 <ferror@plt+0x3ba0>  // b.none
  406470:	ldr	x0, [sp, #32]
  406474:	ldrb	w0, [x0]
  406478:	cmp	w0, #0x0
  40647c:	b.ne	406488 <ferror@plt+0x3ba8>  // b.any
  406480:	mov	w0, #0xffffffff            	// #-1
  406484:	b	406508 <ferror@plt+0x3c28>
  406488:	add	x0, sp, #0x30
  40648c:	ldr	w2, [sp, #28]
  406490:	mov	x1, x0
  406494:	ldr	x0, [sp, #32]
  406498:	bl	4026d0 <strtoull@plt>
  40649c:	str	x0, [sp, #56]
  4064a0:	ldr	x0, [sp, #48]
  4064a4:	cmp	x0, #0x0
  4064a8:	b.eq	4064cc <ferror@plt+0x3bec>  // b.none
  4064ac:	ldr	x0, [sp, #48]
  4064b0:	ldr	x1, [sp, #32]
  4064b4:	cmp	x1, x0
  4064b8:	b.eq	4064cc <ferror@plt+0x3bec>  // b.none
  4064bc:	ldr	x0, [sp, #48]
  4064c0:	ldrb	w0, [x0]
  4064c4:	cmp	w0, #0x0
  4064c8:	b.eq	4064d4 <ferror@plt+0x3bf4>  // b.none
  4064cc:	mov	w0, #0xffffffff            	// #-1
  4064d0:	b	406508 <ferror@plt+0x3c28>
  4064d4:	ldr	x0, [sp, #56]
  4064d8:	cmn	x0, #0x1
  4064dc:	b.ne	4064f8 <ferror@plt+0x3c18>  // b.any
  4064e0:	bl	402840 <__errno_location@plt>
  4064e4:	ldr	w0, [x0]
  4064e8:	cmp	w0, #0x22
  4064ec:	b.ne	4064f8 <ferror@plt+0x3c18>  // b.any
  4064f0:	mov	w0, #0xffffffff            	// #-1
  4064f4:	b	406508 <ferror@plt+0x3c28>
  4064f8:	ldr	x0, [sp, #40]
  4064fc:	ldr	x1, [sp, #56]
  406500:	str	x1, [x0]
  406504:	mov	w0, #0x0                   	// #0
  406508:	ldp	x29, x30, [sp], #64
  40650c:	ret
  406510:	stp	x29, x30, [sp, #-64]!
  406514:	mov	x29, sp
  406518:	str	x0, [sp, #40]
  40651c:	str	x1, [sp, #32]
  406520:	str	w2, [sp, #28]
  406524:	ldr	x0, [sp, #32]
  406528:	cmp	x0, #0x0
  40652c:	b.eq	406540 <ferror@plt+0x3c60>  // b.none
  406530:	ldr	x0, [sp, #32]
  406534:	ldrb	w0, [x0]
  406538:	cmp	w0, #0x0
  40653c:	b.ne	406548 <ferror@plt+0x3c68>  // b.any
  406540:	mov	w0, #0xffffffff            	// #-1
  406544:	b	4065e4 <ferror@plt+0x3d04>
  406548:	add	x0, sp, #0x30
  40654c:	ldr	w2, [sp, #28]
  406550:	mov	x1, x0
  406554:	ldr	x0, [sp, #32]
  406558:	bl	402210 <strtoul@plt>
  40655c:	str	x0, [sp, #56]
  406560:	ldr	x0, [sp, #48]
  406564:	cmp	x0, #0x0
  406568:	b.eq	40658c <ferror@plt+0x3cac>  // b.none
  40656c:	ldr	x0, [sp, #48]
  406570:	ldr	x1, [sp, #32]
  406574:	cmp	x1, x0
  406578:	b.eq	40658c <ferror@plt+0x3cac>  // b.none
  40657c:	ldr	x0, [sp, #48]
  406580:	ldrb	w0, [x0]
  406584:	cmp	w0, #0x0
  406588:	b.eq	406594 <ferror@plt+0x3cb4>  // b.none
  40658c:	mov	w0, #0xffffffff            	// #-1
  406590:	b	4065e4 <ferror@plt+0x3d04>
  406594:	ldr	x0, [sp, #56]
  406598:	cmn	x0, #0x1
  40659c:	b.ne	4065b8 <ferror@plt+0x3cd8>  // b.any
  4065a0:	bl	402840 <__errno_location@plt>
  4065a4:	ldr	w0, [x0]
  4065a8:	cmp	w0, #0x22
  4065ac:	b.ne	4065b8 <ferror@plt+0x3cd8>  // b.any
  4065b0:	mov	w0, #0xffffffff            	// #-1
  4065b4:	b	4065e4 <ferror@plt+0x3d04>
  4065b8:	ldr	x1, [sp, #56]
  4065bc:	mov	x0, #0xffffffff            	// #4294967295
  4065c0:	cmp	x1, x0
  4065c4:	b.ls	4065d0 <ferror@plt+0x3cf0>  // b.plast
  4065c8:	mov	w0, #0xffffffff            	// #-1
  4065cc:	b	4065e4 <ferror@plt+0x3d04>
  4065d0:	ldr	x0, [sp, #56]
  4065d4:	mov	w1, w0
  4065d8:	ldr	x0, [sp, #40]
  4065dc:	str	w1, [x0]
  4065e0:	mov	w0, #0x0                   	// #0
  4065e4:	ldp	x29, x30, [sp], #64
  4065e8:	ret
  4065ec:	stp	x29, x30, [sp, #-64]!
  4065f0:	mov	x29, sp
  4065f4:	str	x0, [sp, #40]
  4065f8:	str	x1, [sp, #32]
  4065fc:	str	w2, [sp, #28]
  406600:	ldr	x0, [sp, #32]
  406604:	cmp	x0, #0x0
  406608:	b.eq	40661c <ferror@plt+0x3d3c>  // b.none
  40660c:	ldr	x0, [sp, #32]
  406610:	ldrb	w0, [x0]
  406614:	cmp	w0, #0x0
  406618:	b.ne	406624 <ferror@plt+0x3d44>  // b.any
  40661c:	mov	w0, #0xffffffff            	// #-1
  406620:	b	4066c0 <ferror@plt+0x3de0>
  406624:	add	x0, sp, #0x30
  406628:	ldr	w2, [sp, #28]
  40662c:	mov	x1, x0
  406630:	ldr	x0, [sp, #32]
  406634:	bl	402210 <strtoul@plt>
  406638:	str	x0, [sp, #56]
  40663c:	ldr	x0, [sp, #48]
  406640:	cmp	x0, #0x0
  406644:	b.eq	406668 <ferror@plt+0x3d88>  // b.none
  406648:	ldr	x0, [sp, #48]
  40664c:	ldr	x1, [sp, #32]
  406650:	cmp	x1, x0
  406654:	b.eq	406668 <ferror@plt+0x3d88>  // b.none
  406658:	ldr	x0, [sp, #48]
  40665c:	ldrb	w0, [x0]
  406660:	cmp	w0, #0x0
  406664:	b.eq	406670 <ferror@plt+0x3d90>  // b.none
  406668:	mov	w0, #0xffffffff            	// #-1
  40666c:	b	4066c0 <ferror@plt+0x3de0>
  406670:	ldr	x0, [sp, #56]
  406674:	cmn	x0, #0x1
  406678:	b.ne	406694 <ferror@plt+0x3db4>  // b.any
  40667c:	bl	402840 <__errno_location@plt>
  406680:	ldr	w0, [x0]
  406684:	cmp	w0, #0x22
  406688:	b.ne	406694 <ferror@plt+0x3db4>  // b.any
  40668c:	mov	w0, #0xffffffff            	// #-1
  406690:	b	4066c0 <ferror@plt+0x3de0>
  406694:	ldr	x1, [sp, #56]
  406698:	mov	x0, #0xffff                	// #65535
  40669c:	cmp	x1, x0
  4066a0:	b.ls	4066ac <ferror@plt+0x3dcc>  // b.plast
  4066a4:	mov	w0, #0xffffffff            	// #-1
  4066a8:	b	4066c0 <ferror@plt+0x3de0>
  4066ac:	ldr	x0, [sp, #56]
  4066b0:	and	w1, w0, #0xffff
  4066b4:	ldr	x0, [sp, #40]
  4066b8:	strh	w1, [x0]
  4066bc:	mov	w0, #0x0                   	// #0
  4066c0:	ldp	x29, x30, [sp], #64
  4066c4:	ret
  4066c8:	stp	x29, x30, [sp, #-64]!
  4066cc:	mov	x29, sp
  4066d0:	str	x0, [sp, #40]
  4066d4:	str	x1, [sp, #32]
  4066d8:	str	w2, [sp, #28]
  4066dc:	ldr	x0, [sp, #32]
  4066e0:	cmp	x0, #0x0
  4066e4:	b.eq	4066f8 <ferror@plt+0x3e18>  // b.none
  4066e8:	ldr	x0, [sp, #32]
  4066ec:	ldrb	w0, [x0]
  4066f0:	cmp	w0, #0x0
  4066f4:	b.ne	406700 <ferror@plt+0x3e20>  // b.any
  4066f8:	mov	w0, #0xffffffff            	// #-1
  4066fc:	b	406798 <ferror@plt+0x3eb8>
  406700:	add	x0, sp, #0x30
  406704:	ldr	w2, [sp, #28]
  406708:	mov	x1, x0
  40670c:	ldr	x0, [sp, #32]
  406710:	bl	402210 <strtoul@plt>
  406714:	str	x0, [sp, #56]
  406718:	ldr	x0, [sp, #48]
  40671c:	cmp	x0, #0x0
  406720:	b.eq	406744 <ferror@plt+0x3e64>  // b.none
  406724:	ldr	x0, [sp, #48]
  406728:	ldr	x1, [sp, #32]
  40672c:	cmp	x1, x0
  406730:	b.eq	406744 <ferror@plt+0x3e64>  // b.none
  406734:	ldr	x0, [sp, #48]
  406738:	ldrb	w0, [x0]
  40673c:	cmp	w0, #0x0
  406740:	b.eq	40674c <ferror@plt+0x3e6c>  // b.none
  406744:	mov	w0, #0xffffffff            	// #-1
  406748:	b	406798 <ferror@plt+0x3eb8>
  40674c:	ldr	x0, [sp, #56]
  406750:	cmn	x0, #0x1
  406754:	b.ne	406770 <ferror@plt+0x3e90>  // b.any
  406758:	bl	402840 <__errno_location@plt>
  40675c:	ldr	w0, [x0]
  406760:	cmp	w0, #0x22
  406764:	b.ne	406770 <ferror@plt+0x3e90>  // b.any
  406768:	mov	w0, #0xffffffff            	// #-1
  40676c:	b	406798 <ferror@plt+0x3eb8>
  406770:	ldr	x0, [sp, #56]
  406774:	cmp	x0, #0xff
  406778:	b.ls	406784 <ferror@plt+0x3ea4>  // b.plast
  40677c:	mov	w0, #0xffffffff            	// #-1
  406780:	b	406798 <ferror@plt+0x3eb8>
  406784:	ldr	x0, [sp, #56]
  406788:	and	w1, w0, #0xff
  40678c:	ldr	x0, [sp, #40]
  406790:	strb	w1, [x0]
  406794:	mov	w0, #0x0                   	// #0
  406798:	ldp	x29, x30, [sp], #64
  40679c:	ret
  4067a0:	stp	x29, x30, [sp, #-64]!
  4067a4:	mov	x29, sp
  4067a8:	str	x0, [sp, #40]
  4067ac:	str	x1, [sp, #32]
  4067b0:	str	w2, [sp, #28]
  4067b4:	bl	402840 <__errno_location@plt>
  4067b8:	str	wzr, [x0]
  4067bc:	ldr	x0, [sp, #32]
  4067c0:	cmp	x0, #0x0
  4067c4:	b.eq	4067d8 <ferror@plt+0x3ef8>  // b.none
  4067c8:	ldr	x0, [sp, #32]
  4067cc:	ldrb	w0, [x0]
  4067d0:	cmp	w0, #0x0
  4067d4:	b.ne	4067e0 <ferror@plt+0x3f00>  // b.any
  4067d8:	mov	w0, #0xffffffff            	// #-1
  4067dc:	b	406874 <ferror@plt+0x3f94>
  4067e0:	add	x0, sp, #0x30
  4067e4:	ldr	w2, [sp, #28]
  4067e8:	mov	x1, x0
  4067ec:	ldr	x0, [sp, #32]
  4067f0:	bl	402280 <strtoll@plt>
  4067f4:	str	x0, [sp, #56]
  4067f8:	ldr	x0, [sp, #48]
  4067fc:	cmp	x0, #0x0
  406800:	b.eq	406824 <ferror@plt+0x3f44>  // b.none
  406804:	ldr	x0, [sp, #48]
  406808:	ldr	x1, [sp, #32]
  40680c:	cmp	x1, x0
  406810:	b.eq	406824 <ferror@plt+0x3f44>  // b.none
  406814:	ldr	x0, [sp, #48]
  406818:	ldrb	w0, [x0]
  40681c:	cmp	w0, #0x0
  406820:	b.eq	40682c <ferror@plt+0x3f4c>  // b.none
  406824:	mov	w0, #0xffffffff            	// #-1
  406828:	b	406874 <ferror@plt+0x3f94>
  40682c:	ldr	x1, [sp, #56]
  406830:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  406834:	cmp	x1, x0
  406838:	b.eq	40684c <ferror@plt+0x3f6c>  // b.none
  40683c:	ldr	x1, [sp, #56]
  406840:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  406844:	cmp	x1, x0
  406848:	b.ne	406864 <ferror@plt+0x3f84>  // b.any
  40684c:	bl	402840 <__errno_location@plt>
  406850:	ldr	w0, [x0]
  406854:	cmp	w0, #0x22
  406858:	b.ne	406864 <ferror@plt+0x3f84>  // b.any
  40685c:	mov	w0, #0xffffffff            	// #-1
  406860:	b	406874 <ferror@plt+0x3f94>
  406864:	ldr	x0, [sp, #40]
  406868:	ldr	x1, [sp, #56]
  40686c:	str	x1, [x0]
  406870:	mov	w0, #0x0                   	// #0
  406874:	ldp	x29, x30, [sp], #64
  406878:	ret
  40687c:	stp	x29, x30, [sp, #-64]!
  406880:	mov	x29, sp
  406884:	str	x0, [sp, #40]
  406888:	str	x1, [sp, #32]
  40688c:	str	w2, [sp, #28]
  406890:	bl	402840 <__errno_location@plt>
  406894:	str	wzr, [x0]
  406898:	ldr	x0, [sp, #32]
  40689c:	cmp	x0, #0x0
  4068a0:	b.eq	4068b4 <ferror@plt+0x3fd4>  // b.none
  4068a4:	ldr	x0, [sp, #32]
  4068a8:	ldrb	w0, [x0]
  4068ac:	cmp	w0, #0x0
  4068b0:	b.ne	4068bc <ferror@plt+0x3fdc>  // b.any
  4068b4:	mov	w0, #0xffffffff            	// #-1
  4068b8:	b	40697c <ferror@plt+0x409c>
  4068bc:	add	x0, sp, #0x30
  4068c0:	ldr	w2, [sp, #28]
  4068c4:	mov	x1, x0
  4068c8:	ldr	x0, [sp, #32]
  4068cc:	bl	402610 <strtol@plt>
  4068d0:	str	x0, [sp, #56]
  4068d4:	ldr	x0, [sp, #48]
  4068d8:	cmp	x0, #0x0
  4068dc:	b.eq	406900 <ferror@plt+0x4020>  // b.none
  4068e0:	ldr	x0, [sp, #48]
  4068e4:	ldr	x1, [sp, #32]
  4068e8:	cmp	x1, x0
  4068ec:	b.eq	406900 <ferror@plt+0x4020>  // b.none
  4068f0:	ldr	x0, [sp, #48]
  4068f4:	ldrb	w0, [x0]
  4068f8:	cmp	w0, #0x0
  4068fc:	b.eq	406908 <ferror@plt+0x4028>  // b.none
  406900:	mov	w0, #0xffffffff            	// #-1
  406904:	b	40697c <ferror@plt+0x409c>
  406908:	ldr	x1, [sp, #56]
  40690c:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  406910:	cmp	x1, x0
  406914:	b.eq	406928 <ferror@plt+0x4048>  // b.none
  406918:	ldr	x1, [sp, #56]
  40691c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  406920:	cmp	x1, x0
  406924:	b.ne	406940 <ferror@plt+0x4060>  // b.any
  406928:	bl	402840 <__errno_location@plt>
  40692c:	ldr	w0, [x0]
  406930:	cmp	w0, #0x22
  406934:	b.ne	406940 <ferror@plt+0x4060>  // b.any
  406938:	mov	w0, #0xffffffff            	// #-1
  40693c:	b	40697c <ferror@plt+0x409c>
  406940:	ldr	x1, [sp, #56]
  406944:	mov	x0, #0x7fffffff            	// #2147483647
  406948:	cmp	x1, x0
  40694c:	b.gt	406960 <ferror@plt+0x4080>
  406950:	ldr	x1, [sp, #56]
  406954:	mov	x0, #0xffffffff80000000    	// #-2147483648
  406958:	cmp	x1, x0
  40695c:	b.ge	406968 <ferror@plt+0x4088>  // b.tcont
  406960:	mov	w0, #0xffffffff            	// #-1
  406964:	b	40697c <ferror@plt+0x409c>
  406968:	ldr	x0, [sp, #56]
  40696c:	mov	w1, w0
  406970:	ldr	x0, [sp, #40]
  406974:	str	w1, [x0]
  406978:	mov	w0, #0x0                   	// #0
  40697c:	ldp	x29, x30, [sp], #64
  406980:	ret
  406984:	stp	x29, x30, [sp, #-80]!
  406988:	mov	x29, sp
  40698c:	str	x19, [sp, #16]
  406990:	str	x0, [sp, #56]
  406994:	str	x1, [sp, #48]
  406998:	str	w2, [sp, #44]
  40699c:	add	x0, sp, #0x40
  4069a0:	ldr	w2, [sp, #44]
  4069a4:	ldr	x1, [sp, #48]
  4069a8:	bl	406450 <ferror@plt+0x3b70>
  4069ac:	str	w0, [sp, #76]
  4069b0:	ldr	w0, [sp, #76]
  4069b4:	cmp	w0, #0x0
  4069b8:	b.ne	406a00 <ferror@plt+0x4120>  // b.any
  4069bc:	mov	w0, #0x1                   	// #1
  4069c0:	bl	402270 <htonl@plt>
  4069c4:	cmp	w0, #0x1
  4069c8:	b.eq	4069f4 <ferror@plt+0x4114>  // b.none
  4069cc:	ldr	x0, [sp, #64]
  4069d0:	bl	402270 <htonl@plt>
  4069d4:	mov	w0, w0
  4069d8:	lsl	x19, x0, #32
  4069dc:	ldr	x0, [sp, #64]
  4069e0:	lsr	x0, x0, #32
  4069e4:	bl	402270 <htonl@plt>
  4069e8:	mov	w0, w0
  4069ec:	orr	x0, x19, x0
  4069f0:	b	4069f8 <ferror@plt+0x4118>
  4069f4:	ldr	x0, [sp, #64]
  4069f8:	ldr	x1, [sp, #56]
  4069fc:	str	x0, [x1]
  406a00:	ldr	w0, [sp, #76]
  406a04:	ldr	x19, [sp, #16]
  406a08:	ldp	x29, x30, [sp], #80
  406a0c:	ret
  406a10:	stp	x29, x30, [sp, #-64]!
  406a14:	mov	x29, sp
  406a18:	str	x0, [sp, #40]
  406a1c:	str	x1, [sp, #32]
  406a20:	str	w2, [sp, #28]
  406a24:	add	x0, sp, #0x38
  406a28:	ldr	w2, [sp, #28]
  406a2c:	ldr	x1, [sp, #32]
  406a30:	bl	406510 <ferror@plt+0x3c30>
  406a34:	str	w0, [sp, #60]
  406a38:	ldr	w0, [sp, #60]
  406a3c:	cmp	w0, #0x0
  406a40:	b.ne	406a58 <ferror@plt+0x4178>  // b.any
  406a44:	ldr	w0, [sp, #56]
  406a48:	bl	402270 <htonl@plt>
  406a4c:	mov	w1, w0
  406a50:	ldr	x0, [sp, #40]
  406a54:	str	w1, [x0]
  406a58:	ldr	w0, [sp, #60]
  406a5c:	ldp	x29, x30, [sp], #64
  406a60:	ret
  406a64:	stp	x29, x30, [sp, #-64]!
  406a68:	mov	x29, sp
  406a6c:	str	x0, [sp, #40]
  406a70:	str	x1, [sp, #32]
  406a74:	str	w2, [sp, #28]
  406a78:	add	x0, sp, #0x3a
  406a7c:	ldr	w2, [sp, #28]
  406a80:	ldr	x1, [sp, #32]
  406a84:	bl	4065ec <ferror@plt+0x3d0c>
  406a88:	str	w0, [sp, #60]
  406a8c:	ldr	w0, [sp, #60]
  406a90:	cmp	w0, #0x0
  406a94:	b.ne	406aac <ferror@plt+0x41cc>  // b.any
  406a98:	ldrh	w0, [sp, #58]
  406a9c:	bl	402520 <htons@plt>
  406aa0:	and	w1, w0, #0xffff
  406aa4:	ldr	x0, [sp, #40]
  406aa8:	strh	w1, [x0]
  406aac:	ldr	w0, [sp, #60]
  406ab0:	ldp	x29, x30, [sp], #64
  406ab4:	ret
  406ab8:	stp	x29, x30, [sp, #-64]!
  406abc:	mov	x29, sp
  406ac0:	str	x0, [sp, #24]
  406ac4:	str	x1, [sp, #16]
  406ac8:	str	wzr, [sp, #60]
  406acc:	b	406b78 <ferror@plt+0x4298>
  406ad0:	add	x0, sp, #0x28
  406ad4:	mov	w2, #0x0                   	// #0
  406ad8:	mov	x1, x0
  406adc:	ldr	x0, [sp, #16]
  406ae0:	bl	402210 <strtoul@plt>
  406ae4:	str	x0, [sp, #48]
  406ae8:	ldr	x0, [sp, #48]
  406aec:	cmp	x0, #0xff
  406af0:	b.ls	406afc <ferror@plt+0x421c>  // b.plast
  406af4:	mov	w0, #0xffffffff            	// #-1
  406af8:	b	406b90 <ferror@plt+0x42b0>
  406afc:	ldr	x0, [sp, #40]
  406b00:	ldr	x1, [sp, #16]
  406b04:	cmp	x1, x0
  406b08:	b.ne	406b14 <ferror@plt+0x4234>  // b.any
  406b0c:	mov	w0, #0xffffffff            	// #-1
  406b10:	b	406b90 <ferror@plt+0x42b0>
  406b14:	ldrsw	x0, [sp, #60]
  406b18:	ldr	x1, [sp, #24]
  406b1c:	add	x0, x1, x0
  406b20:	ldr	x1, [sp, #48]
  406b24:	and	w1, w1, #0xff
  406b28:	strb	w1, [x0]
  406b2c:	ldr	x0, [sp, #40]
  406b30:	ldrb	w0, [x0]
  406b34:	cmp	w0, #0x0
  406b38:	b.eq	406b88 <ferror@plt+0x42a8>  // b.none
  406b3c:	ldr	w0, [sp, #60]
  406b40:	cmp	w0, #0x3
  406b44:	b.eq	406b58 <ferror@plt+0x4278>  // b.none
  406b48:	ldr	x0, [sp, #40]
  406b4c:	ldrb	w0, [x0]
  406b50:	cmp	w0, #0x2e
  406b54:	b.eq	406b60 <ferror@plt+0x4280>  // b.none
  406b58:	mov	w0, #0xffffffff            	// #-1
  406b5c:	b	406b90 <ferror@plt+0x42b0>
  406b60:	ldr	x0, [sp, #40]
  406b64:	add	x0, x0, #0x1
  406b68:	str	x0, [sp, #16]
  406b6c:	ldr	w0, [sp, #60]
  406b70:	add	w0, w0, #0x1
  406b74:	str	w0, [sp, #60]
  406b78:	ldr	w0, [sp, #60]
  406b7c:	cmp	w0, #0x3
  406b80:	b.le	406ad0 <ferror@plt+0x41f0>
  406b84:	b	406b8c <ferror@plt+0x42ac>
  406b88:	nop
  406b8c:	mov	w0, #0x1                   	// #1
  406b90:	ldp	x29, x30, [sp], #64
  406b94:	ret
  406b98:	stp	x29, x30, [sp, #-64]!
  406b9c:	mov	x29, sp
  406ba0:	str	x0, [sp, #24]
  406ba4:	str	x1, [sp, #16]
  406ba8:	str	wzr, [sp, #60]
  406bac:	b	406c64 <ferror@plt+0x4384>
  406bb0:	add	x0, sp, #0x20
  406bb4:	mov	w2, #0x10                  	// #16
  406bb8:	mov	x1, x0
  406bbc:	ldr	x0, [sp, #16]
  406bc0:	bl	402210 <strtoul@plt>
  406bc4:	str	x0, [sp, #48]
  406bc8:	ldr	x1, [sp, #48]
  406bcc:	mov	x0, #0xffff                	// #65535
  406bd0:	cmp	x1, x0
  406bd4:	b.ls	406be0 <ferror@plt+0x4300>  // b.plast
  406bd8:	mov	w0, #0xffffffff            	// #-1
  406bdc:	b	406c88 <ferror@plt+0x43a8>
  406be0:	ldr	x0, [sp, #32]
  406be4:	ldr	x1, [sp, #16]
  406be8:	cmp	x1, x0
  406bec:	b.ne	406bf8 <ferror@plt+0x4318>  // b.any
  406bf0:	mov	w0, #0xffffffff            	// #-1
  406bf4:	b	406c88 <ferror@plt+0x43a8>
  406bf8:	ldr	x0, [sp, #48]
  406bfc:	and	w0, w0, #0xffff
  406c00:	bl	402520 <htons@plt>
  406c04:	and	w2, w0, #0xffff
  406c08:	ldrsw	x0, [sp, #60]
  406c0c:	lsl	x0, x0, #1
  406c10:	add	x1, sp, #0x28
  406c14:	strh	w2, [x1, x0]
  406c18:	ldr	x0, [sp, #32]
  406c1c:	ldrb	w0, [x0]
  406c20:	cmp	w0, #0x0
  406c24:	b.eq	406c74 <ferror@plt+0x4394>  // b.none
  406c28:	ldr	w0, [sp, #60]
  406c2c:	cmp	w0, #0x3
  406c30:	b.eq	406c44 <ferror@plt+0x4364>  // b.none
  406c34:	ldr	x0, [sp, #32]
  406c38:	ldrb	w0, [x0]
  406c3c:	cmp	w0, #0x3a
  406c40:	b.eq	406c4c <ferror@plt+0x436c>  // b.none
  406c44:	mov	w0, #0xffffffff            	// #-1
  406c48:	b	406c88 <ferror@plt+0x43a8>
  406c4c:	ldr	x0, [sp, #32]
  406c50:	add	x0, x0, #0x1
  406c54:	str	x0, [sp, #16]
  406c58:	ldr	w0, [sp, #60]
  406c5c:	add	w0, w0, #0x1
  406c60:	str	w0, [sp, #60]
  406c64:	ldr	w0, [sp, #60]
  406c68:	cmp	w0, #0x3
  406c6c:	b.le	406bb0 <ferror@plt+0x42d0>
  406c70:	b	406c78 <ferror@plt+0x4398>
  406c74:	nop
  406c78:	ldr	x1, [sp, #40]
  406c7c:	ldr	x0, [sp, #24]
  406c80:	str	x1, [x0]
  406c84:	mov	w0, #0x1                   	// #1
  406c88:	ldp	x29, x30, [sp], #64
  406c8c:	ret
  406c90:	stp	x29, x30, [sp, #-48]!
  406c94:	mov	x29, sp
  406c98:	str	x0, [sp, #24]
  406c9c:	ldr	x0, [sp, #24]
  406ca0:	ldrh	w0, [x0, #6]
  406ca4:	cmp	w0, #0x2
  406ca8:	b.eq	406cb8 <ferror@plt+0x43d8>  // b.none
  406cac:	cmp	w0, #0xa
  406cb0:	b.eq	406d3c <ferror@plt+0x445c>  // b.none
  406cb4:	b	406e08 <ferror@plt+0x4528>
  406cb8:	ldr	x0, [sp, #24]
  406cbc:	ldr	w0, [x0, #8]
  406cc0:	cmp	w0, #0x0
  406cc4:	b.ne	406ce4 <ferror@plt+0x4404>  // b.any
  406cc8:	ldr	x0, [sp, #24]
  406ccc:	ldrh	w0, [x0]
  406cd0:	orr	w0, w0, #0x6
  406cd4:	and	w1, w0, #0xffff
  406cd8:	ldr	x0, [sp, #24]
  406cdc:	strh	w1, [x0]
  406ce0:	b	406e08 <ferror@plt+0x4528>
  406ce4:	ldr	x0, [sp, #24]
  406ce8:	ldr	w0, [x0, #8]
  406cec:	bl	4022e0 <ntohl@plt>
  406cf0:	and	w1, w0, #0xf0000000
  406cf4:	mov	w0, #0xe0000000            	// #-536870912
  406cf8:	cmp	w1, w0
  406cfc:	b.ne	406d20 <ferror@plt+0x4440>  // b.any
  406d00:	ldr	x0, [sp, #24]
  406d04:	ldrh	w1, [x0]
  406d08:	mov	w0, #0xa                   	// #10
  406d0c:	orr	w0, w1, w0
  406d10:	and	w1, w0, #0xffff
  406d14:	ldr	x0, [sp, #24]
  406d18:	strh	w1, [x0]
  406d1c:	b	406e08 <ferror@plt+0x4528>
  406d20:	ldr	x0, [sp, #24]
  406d24:	ldrh	w0, [x0]
  406d28:	orr	w0, w0, #0x2
  406d2c:	and	w1, w0, #0xffff
  406d30:	ldr	x0, [sp, #24]
  406d34:	strh	w1, [x0]
  406d38:	b	406e08 <ferror@plt+0x4528>
  406d3c:	ldr	x0, [sp, #24]
  406d40:	add	x0, x0, #0x8
  406d44:	str	x0, [sp, #40]
  406d48:	ldr	x0, [sp, #40]
  406d4c:	ldr	w0, [x0]
  406d50:	cmp	w0, #0x0
  406d54:	b.ne	406d90 <ferror@plt+0x44b0>  // b.any
  406d58:	ldr	x0, [sp, #40]
  406d5c:	ldr	w0, [x0, #4]
  406d60:	cmp	w0, #0x0
  406d64:	b.ne	406d90 <ferror@plt+0x44b0>  // b.any
  406d68:	ldr	x0, [sp, #40]
  406d6c:	ldr	w0, [x0, #8]
  406d70:	cmp	w0, #0x0
  406d74:	b.ne	406d90 <ferror@plt+0x44b0>  // b.any
  406d78:	ldr	x0, [sp, #40]
  406d7c:	ldr	w0, [x0, #12]
  406d80:	cmp	w0, #0x0
  406d84:	b.ne	406d90 <ferror@plt+0x44b0>  // b.any
  406d88:	mov	w0, #0x1                   	// #1
  406d8c:	b	406d94 <ferror@plt+0x44b4>
  406d90:	mov	w0, #0x0                   	// #0
  406d94:	cmp	w0, #0x0
  406d98:	b.eq	406db8 <ferror@plt+0x44d8>  // b.none
  406d9c:	ldr	x0, [sp, #24]
  406da0:	ldrh	w0, [x0]
  406da4:	orr	w0, w0, #0x6
  406da8:	and	w1, w0, #0xffff
  406dac:	ldr	x0, [sp, #24]
  406db0:	strh	w1, [x0]
  406db4:	b	406e04 <ferror@plt+0x4524>
  406db8:	ldr	x0, [sp, #24]
  406dbc:	add	x0, x0, #0x8
  406dc0:	ldrb	w0, [x0]
  406dc4:	cmp	w0, #0xff
  406dc8:	b.ne	406dec <ferror@plt+0x450c>  // b.any
  406dcc:	ldr	x0, [sp, #24]
  406dd0:	ldrh	w1, [x0]
  406dd4:	mov	w0, #0xa                   	// #10
  406dd8:	orr	w0, w1, w0
  406ddc:	and	w1, w0, #0xffff
  406de0:	ldr	x0, [sp, #24]
  406de4:	strh	w1, [x0]
  406de8:	b	406e04 <ferror@plt+0x4524>
  406dec:	ldr	x0, [sp, #24]
  406df0:	ldrh	w0, [x0]
  406df4:	orr	w0, w0, #0x2
  406df8:	and	w1, w0, #0xffff
  406dfc:	ldr	x0, [sp, #24]
  406e00:	strh	w1, [x0]
  406e04:	nop
  406e08:	nop
  406e0c:	ldp	x29, x30, [sp], #48
  406e10:	ret
  406e14:	stp	x29, x30, [sp, #-64]!
  406e18:	mov	x29, sp
  406e1c:	str	x0, [sp, #40]
  406e20:	str	x1, [sp, #32]
  406e24:	str	w2, [sp, #28]
  406e28:	mov	x2, #0x108                 	// #264
  406e2c:	mov	w1, #0x0                   	// #0
  406e30:	ldr	x0, [sp, #40]
  406e34:	bl	402490 <memset@plt>
  406e38:	adrp	x0, 411000 <ferror@plt+0xe720>
  406e3c:	add	x1, x0, #0x6e8
  406e40:	ldr	x0, [sp, #32]
  406e44:	bl	4025f0 <strcmp@plt>
  406e48:	cmp	w0, #0x0
  406e4c:	b.ne	406ec4 <ferror@plt+0x45e4>  // b.any
  406e50:	ldr	w0, [sp, #28]
  406e54:	cmp	w0, #0xc
  406e58:	b.eq	406e68 <ferror@plt+0x4588>  // b.none
  406e5c:	ldr	w0, [sp, #28]
  406e60:	cmp	w0, #0x1c
  406e64:	b.ne	406e70 <ferror@plt+0x4590>  // b.any
  406e68:	mov	w0, #0xffffffff            	// #-1
  406e6c:	b	40717c <ferror@plt+0x489c>
  406e70:	ldr	w0, [sp, #28]
  406e74:	and	w1, w0, #0xffff
  406e78:	ldr	x0, [sp, #40]
  406e7c:	strh	w1, [x0, #6]
  406e80:	ldr	x0, [sp, #40]
  406e84:	ldrh	w0, [x0, #6]
  406e88:	bl	407274 <ferror@plt+0x4994>
  406e8c:	and	w1, w0, #0xffff
  406e90:	ldr	x0, [sp, #40]
  406e94:	strh	w1, [x0, #2]
  406e98:	ldr	x0, [sp, #40]
  406e9c:	mov	w1, #0xfffffffe            	// #-2
  406ea0:	strh	w1, [x0, #4]
  406ea4:	ldr	x0, [sp, #40]
  406ea8:	ldrh	w0, [x0]
  406eac:	orr	w0, w0, #0x1
  406eb0:	and	w1, w0, #0xffff
  406eb4:	ldr	x0, [sp, #40]
  406eb8:	strh	w1, [x0]
  406ebc:	mov	w0, #0x0                   	// #0
  406ec0:	b	40717c <ferror@plt+0x489c>
  406ec4:	adrp	x0, 411000 <ferror@plt+0xe720>
  406ec8:	add	x1, x0, #0x6f0
  406ecc:	ldr	x0, [sp, #32]
  406ed0:	bl	4025f0 <strcmp@plt>
  406ed4:	cmp	w0, #0x0
  406ed8:	b.eq	406ef4 <ferror@plt+0x4614>  // b.none
  406edc:	adrp	x0, 411000 <ferror@plt+0xe720>
  406ee0:	add	x1, x0, #0x6f8
  406ee4:	ldr	x0, [sp, #32]
  406ee8:	bl	4025f0 <strcmp@plt>
  406eec:	cmp	w0, #0x0
  406ef0:	b.ne	406f40 <ferror@plt+0x4660>  // b.any
  406ef4:	ldr	w0, [sp, #28]
  406ef8:	cmp	w0, #0xc
  406efc:	b.eq	406f0c <ferror@plt+0x462c>  // b.none
  406f00:	ldr	w0, [sp, #28]
  406f04:	cmp	w0, #0x1c
  406f08:	b.ne	406f14 <ferror@plt+0x4634>  // b.any
  406f0c:	mov	w0, #0xffffffff            	// #-1
  406f10:	b	40717c <ferror@plt+0x489c>
  406f14:	ldr	w0, [sp, #28]
  406f18:	and	w1, w0, #0xffff
  406f1c:	ldr	x0, [sp, #40]
  406f20:	strh	w1, [x0, #6]
  406f24:	ldr	x0, [sp, #40]
  406f28:	strh	wzr, [x0, #2]
  406f2c:	ldr	x0, [sp, #40]
  406f30:	mov	w1, #0xfffffffe            	// #-2
  406f34:	strh	w1, [x0, #4]
  406f38:	mov	w0, #0x0                   	// #0
  406f3c:	b	40717c <ferror@plt+0x489c>
  406f40:	ldr	w0, [sp, #28]
  406f44:	cmp	w0, #0x11
  406f48:	b.ne	406fb8 <ferror@plt+0x46d8>  // b.any
  406f4c:	ldr	x0, [sp, #40]
  406f50:	add	x0, x0, #0x8
  406f54:	ldr	x2, [sp, #32]
  406f58:	mov	w1, #0x100                 	// #256
  406f5c:	bl	40aca0 <ferror@plt+0x83c0>
  406f60:	str	w0, [sp, #52]
  406f64:	ldr	w0, [sp, #52]
  406f68:	cmp	w0, #0x0
  406f6c:	b.ge	406f78 <ferror@plt+0x4698>  // b.tcont
  406f70:	mov	w0, #0xffffffff            	// #-1
  406f74:	b	40717c <ferror@plt+0x489c>
  406f78:	ldr	x0, [sp, #40]
  406f7c:	mov	w1, #0x11                  	// #17
  406f80:	strh	w1, [x0, #6]
  406f84:	ldr	w0, [sp, #52]
  406f88:	and	w1, w0, #0xffff
  406f8c:	ldr	x0, [sp, #40]
  406f90:	strh	w1, [x0, #2]
  406f94:	ldr	w0, [sp, #52]
  406f98:	and	w0, w0, #0xffff
  406f9c:	ubfiz	w0, w0, #3, #13
  406fa0:	and	w0, w0, #0xffff
  406fa4:	sxth	w1, w0
  406fa8:	ldr	x0, [sp, #40]
  406fac:	strh	w1, [x0, #4]
  406fb0:	mov	w0, #0x0                   	// #0
  406fb4:	b	40717c <ferror@plt+0x489c>
  406fb8:	mov	w1, #0x3a                  	// #58
  406fbc:	ldr	x0, [sp, #32]
  406fc0:	bl	4026c0 <strchr@plt>
  406fc4:	cmp	x0, #0x0
  406fc8:	b.eq	407040 <ferror@plt+0x4760>  // b.none
  406fcc:	ldr	x0, [sp, #40]
  406fd0:	mov	w1, #0xa                   	// #10
  406fd4:	strh	w1, [x0, #6]
  406fd8:	ldr	w0, [sp, #28]
  406fdc:	cmp	w0, #0x0
  406fe0:	b.eq	406ff8 <ferror@plt+0x4718>  // b.none
  406fe4:	ldr	w0, [sp, #28]
  406fe8:	cmp	w0, #0xa
  406fec:	b.eq	406ff8 <ferror@plt+0x4718>  // b.none
  406ff0:	mov	w0, #0xffffffff            	// #-1
  406ff4:	b	40717c <ferror@plt+0x489c>
  406ff8:	ldr	x0, [sp, #40]
  406ffc:	add	x0, x0, #0x8
  407000:	mov	x2, x0
  407004:	ldr	x1, [sp, #32]
  407008:	mov	w0, #0xa                   	// #10
  40700c:	bl	402670 <inet_pton@plt>
  407010:	cmp	w0, #0x0
  407014:	b.gt	407020 <ferror@plt+0x4740>
  407018:	mov	w0, #0xffffffff            	// #-1
  40701c:	b	40717c <ferror@plt+0x489c>
  407020:	ldr	x0, [sp, #40]
  407024:	mov	w1, #0x10                  	// #16
  407028:	strh	w1, [x0, #2]
  40702c:	ldr	x0, [sp, #40]
  407030:	mov	w1, #0xffffffff            	// #-1
  407034:	strh	w1, [x0, #4]
  407038:	mov	w0, #0x0                   	// #0
  40703c:	b	40717c <ferror@plt+0x489c>
  407040:	ldr	w0, [sp, #28]
  407044:	cmp	w0, #0x1c
  407048:	b.ne	407114 <ferror@plt+0x4834>  // b.any
  40704c:	ldr	x0, [sp, #40]
  407050:	mov	w1, #0x1c                  	// #28
  407054:	strh	w1, [x0, #6]
  407058:	ldr	x0, [sp, #40]
  40705c:	add	x0, x0, #0x8
  407060:	mov	x3, #0x100                 	// #256
  407064:	mov	x2, x0
  407068:	ldr	x1, [sp, #32]
  40706c:	mov	w0, #0x1c                  	// #28
  407070:	bl	40d4f8 <ferror@plt+0xac18>
  407074:	cmp	w0, #0x0
  407078:	b.gt	407084 <ferror@plt+0x47a4>
  40707c:	mov	w0, #0xffffffff            	// #-1
  407080:	b	40717c <ferror@plt+0x489c>
  407084:	ldr	x0, [sp, #40]
  407088:	mov	w1, #0x4                   	// #4
  40708c:	strh	w1, [x0, #2]
  407090:	ldr	x0, [sp, #40]
  407094:	mov	w1, #0x14                  	// #20
  407098:	strh	w1, [x0, #4]
  40709c:	mov	w0, #0x40                  	// #64
  4070a0:	str	w0, [sp, #56]
  4070a4:	str	wzr, [sp, #60]
  4070a8:	b	4070fc <ferror@plt+0x481c>
  4070ac:	ldr	x1, [sp, #40]
  4070b0:	ldrsw	x0, [sp, #60]
  4070b4:	lsl	x0, x0, #2
  4070b8:	add	x0, x1, x0
  4070bc:	ldr	w0, [x0, #8]
  4070c0:	bl	4022e0 <ntohl@plt>
  4070c4:	and	w0, w0, #0x100
  4070c8:	cmp	w0, #0x0
  4070cc:	b.eq	4070f0 <ferror@plt+0x4810>  // b.none
  4070d0:	ldr	w0, [sp, #60]
  4070d4:	add	w0, w0, #0x1
  4070d8:	and	w0, w0, #0xffff
  4070dc:	ubfiz	w0, w0, #2, #14
  4070e0:	and	w1, w0, #0xffff
  4070e4:	ldr	x0, [sp, #40]
  4070e8:	strh	w1, [x0, #2]
  4070ec:	b	40710c <ferror@plt+0x482c>
  4070f0:	ldr	w0, [sp, #60]
  4070f4:	add	w0, w0, #0x1
  4070f8:	str	w0, [sp, #60]
  4070fc:	ldr	w0, [sp, #60]
  407100:	ldr	w1, [sp, #56]
  407104:	cmp	w1, w0
  407108:	b.hi	4070ac <ferror@plt+0x47cc>  // b.pmore
  40710c:	mov	w0, #0x0                   	// #0
  407110:	b	40717c <ferror@plt+0x489c>
  407114:	ldr	x0, [sp, #40]
  407118:	mov	w1, #0x2                   	// #2
  40711c:	strh	w1, [x0, #6]
  407120:	ldr	w0, [sp, #28]
  407124:	cmp	w0, #0x0
  407128:	b.eq	407140 <ferror@plt+0x4860>  // b.none
  40712c:	ldr	w0, [sp, #28]
  407130:	cmp	w0, #0x2
  407134:	b.eq	407140 <ferror@plt+0x4860>  // b.none
  407138:	mov	w0, #0xffffffff            	// #-1
  40713c:	b	40717c <ferror@plt+0x489c>
  407140:	ldr	x0, [sp, #40]
  407144:	add	x0, x0, #0x8
  407148:	ldr	x1, [sp, #32]
  40714c:	bl	406ab8 <ferror@plt+0x41d8>
  407150:	cmp	w0, #0x0
  407154:	b.gt	407160 <ferror@plt+0x4880>
  407158:	mov	w0, #0xffffffff            	// #-1
  40715c:	b	40717c <ferror@plt+0x489c>
  407160:	ldr	x0, [sp, #40]
  407164:	mov	w1, #0x4                   	// #4
  407168:	strh	w1, [x0, #2]
  40716c:	ldr	x0, [sp, #40]
  407170:	mov	w1, #0xffffffff            	// #-1
  407174:	strh	w1, [x0, #4]
  407178:	mov	w0, #0x0                   	// #0
  40717c:	ldp	x29, x30, [sp], #64
  407180:	ret
  407184:	stp	x29, x30, [sp, #-64]!
  407188:	mov	x29, sp
  40718c:	str	x0, [sp, #40]
  407190:	str	x1, [sp, #32]
  407194:	str	w2, [sp, #28]
  407198:	ldr	w2, [sp, #28]
  40719c:	ldr	x1, [sp, #32]
  4071a0:	ldr	x0, [sp, #40]
  4071a4:	bl	406e14 <ferror@plt+0x4534>
  4071a8:	str	w0, [sp, #60]
  4071ac:	ldr	w0, [sp, #60]
  4071b0:	cmp	w0, #0x0
  4071b4:	b.eq	4071c0 <ferror@plt+0x48e0>  // b.none
  4071b8:	ldr	w0, [sp, #60]
  4071bc:	b	4071cc <ferror@plt+0x48ec>
  4071c0:	ldr	x0, [sp, #40]
  4071c4:	bl	406c90 <ferror@plt+0x43b0>
  4071c8:	mov	w0, #0x0                   	// #0
  4071cc:	ldp	x29, x30, [sp], #64
  4071d0:	ret
  4071d4:	sub	sp, sp, #0x10
  4071d8:	str	w0, [sp, #12]
  4071dc:	ldr	w0, [sp, #12]
  4071e0:	cmp	w0, #0x1c
  4071e4:	b.eq	407260 <ferror@plt+0x4980>  // b.none
  4071e8:	ldr	w0, [sp, #12]
  4071ec:	cmp	w0, #0x1c
  4071f0:	b.gt	407268 <ferror@plt+0x4988>
  4071f4:	ldr	w0, [sp, #12]
  4071f8:	cmp	w0, #0xc
  4071fc:	b.eq	407250 <ferror@plt+0x4970>  // b.none
  407200:	ldr	w0, [sp, #12]
  407204:	cmp	w0, #0xc
  407208:	b.gt	407268 <ferror@plt+0x4988>
  40720c:	ldr	w0, [sp, #12]
  407210:	cmp	w0, #0xa
  407214:	b.eq	407240 <ferror@plt+0x4960>  // b.none
  407218:	ldr	w0, [sp, #12]
  40721c:	cmp	w0, #0xa
  407220:	b.gt	407268 <ferror@plt+0x4988>
  407224:	ldr	w0, [sp, #12]
  407228:	cmp	w0, #0x2
  40722c:	b.eq	407248 <ferror@plt+0x4968>  // b.none
  407230:	ldr	w0, [sp, #12]
  407234:	cmp	w0, #0x4
  407238:	b.eq	407258 <ferror@plt+0x4978>  // b.none
  40723c:	b	407268 <ferror@plt+0x4988>
  407240:	mov	w0, #0x80                  	// #128
  407244:	b	40726c <ferror@plt+0x498c>
  407248:	mov	w0, #0x20                  	// #32
  40724c:	b	40726c <ferror@plt+0x498c>
  407250:	mov	w0, #0x10                  	// #16
  407254:	b	40726c <ferror@plt+0x498c>
  407258:	mov	w0, #0x50                  	// #80
  40725c:	b	40726c <ferror@plt+0x498c>
  407260:	mov	w0, #0x14                  	// #20
  407264:	b	40726c <ferror@plt+0x498c>
  407268:	mov	w0, #0x0                   	// #0
  40726c:	add	sp, sp, #0x10
  407270:	ret
  407274:	stp	x29, x30, [sp, #-32]!
  407278:	mov	x29, sp
  40727c:	str	w0, [sp, #28]
  407280:	ldr	w0, [sp, #28]
  407284:	bl	4071d4 <ferror@plt+0x48f4>
  407288:	add	w1, w0, #0x7
  40728c:	cmp	w0, #0x0
  407290:	csel	w0, w1, w0, lt  // lt = tstop
  407294:	asr	w0, w0, #3
  407298:	ldp	x29, x30, [sp], #32
  40729c:	ret
  4072a0:	stp	x29, x30, [sp, #-80]!
  4072a4:	mov	x29, sp
  4072a8:	str	x0, [sp, #40]
  4072ac:	str	x1, [sp, #32]
  4072b0:	str	w2, [sp, #28]
  4072b4:	mov	w1, #0x2f                  	// #47
  4072b8:	ldr	x0, [sp, #32]
  4072bc:	bl	4026c0 <strchr@plt>
  4072c0:	str	x0, [sp, #64]
  4072c4:	ldr	x0, [sp, #64]
  4072c8:	cmp	x0, #0x0
  4072cc:	b.eq	4072d8 <ferror@plt+0x49f8>  // b.none
  4072d0:	ldr	x0, [sp, #64]
  4072d4:	strb	wzr, [x0]
  4072d8:	ldr	w2, [sp, #28]
  4072dc:	ldr	x1, [sp, #32]
  4072e0:	ldr	x0, [sp, #40]
  4072e4:	bl	407184 <ferror@plt+0x48a4>
  4072e8:	str	w0, [sp, #60]
  4072ec:	ldr	x0, [sp, #64]
  4072f0:	cmp	x0, #0x0
  4072f4:	b.eq	407304 <ferror@plt+0x4a24>  // b.none
  4072f8:	ldr	x0, [sp, #64]
  4072fc:	mov	w1, #0x2f                  	// #47
  407300:	strb	w1, [x0]
  407304:	ldr	w0, [sp, #60]
  407308:	cmp	w0, #0x0
  40730c:	b.eq	407318 <ferror@plt+0x4a38>  // b.none
  407310:	ldr	w0, [sp, #60]
  407314:	b	4073f4 <ferror@plt+0x4b14>
  407318:	ldr	x0, [sp, #40]
  40731c:	ldrh	w0, [x0, #6]
  407320:	bl	4071d4 <ferror@plt+0x48f4>
  407324:	str	w0, [sp, #76]
  407328:	str	wzr, [sp, #72]
  40732c:	ldr	x0, [sp, #64]
  407330:	cmp	x0, #0x0
  407334:	b.eq	4073a4 <ferror@plt+0x4ac4>  // b.none
  407338:	ldr	x0, [sp, #40]
  40733c:	ldrsh	w0, [x0, #4]
  407340:	cmn	w0, #0x2
  407344:	b.ne	407350 <ferror@plt+0x4a70>  // b.any
  407348:	mov	w0, #0xffffffff            	// #-1
  40734c:	b	4073f4 <ferror@plt+0x4b14>
  407350:	ldr	x0, [sp, #64]
  407354:	add	x1, x0, #0x1
  407358:	add	x0, sp, #0x38
  40735c:	mov	w2, #0x0                   	// #0
  407360:	bl	406070 <ferror@plt+0x3790>
  407364:	cmp	w0, #0x0
  407368:	b.eq	407374 <ferror@plt+0x4a94>  // b.none
  40736c:	mov	w0, #0xffffffff            	// #-1
  407370:	b	4073f4 <ferror@plt+0x4b14>
  407374:	ldr	w1, [sp, #56]
  407378:	ldr	w0, [sp, #76]
  40737c:	cmp	w1, w0
  407380:	b.ls	40738c <ferror@plt+0x4aac>  // b.plast
  407384:	mov	w0, #0xffffffff            	// #-1
  407388:	b	4073f4 <ferror@plt+0x4b14>
  40738c:	ldr	w0, [sp, #72]
  407390:	orr	w0, w0, #0x1
  407394:	str	w0, [sp, #72]
  407398:	ldr	w0, [sp, #56]
  40739c:	str	w0, [sp, #76]
  4073a0:	b	4073b8 <ferror@plt+0x4ad8>
  4073a4:	ldr	x0, [sp, #40]
  4073a8:	ldrsh	w0, [x0, #4]
  4073ac:	cmn	w0, #0x2
  4073b0:	b.ne	4073b8 <ferror@plt+0x4ad8>  // b.any
  4073b4:	str	wzr, [sp, #76]
  4073b8:	ldr	x0, [sp, #40]
  4073bc:	ldrh	w0, [x0]
  4073c0:	sxth	w1, w0
  4073c4:	ldr	w0, [sp, #72]
  4073c8:	sxth	w0, w0
  4073cc:	orr	w0, w1, w0
  4073d0:	sxth	w0, w0
  4073d4:	and	w1, w0, #0xffff
  4073d8:	ldr	x0, [sp, #40]
  4073dc:	strh	w1, [x0]
  4073e0:	ldr	w0, [sp, #76]
  4073e4:	sxth	w1, w0
  4073e8:	ldr	x0, [sp, #40]
  4073ec:	strh	w1, [x0, #4]
  4073f0:	mov	w0, #0x0                   	// #0
  4073f4:	ldp	x29, x30, [sp], #80
  4073f8:	ret
  4073fc:	stp	x29, x30, [sp, #-32]!
  407400:	mov	x29, sp
  407404:	str	w0, [sp, #28]
  407408:	ldr	w0, [sp, #28]
  40740c:	cmp	w0, #0x0
  407410:	b.ne	407420 <ferror@plt+0x4b40>  // b.any
  407414:	adrp	x0, 411000 <ferror@plt+0xe720>
  407418:	add	x0, x0, #0x700
  40741c:	b	407428 <ferror@plt+0x4b48>
  407420:	ldr	w0, [sp, #28]
  407424:	bl	408050 <ferror@plt+0x5770>
  407428:	ldp	x29, x30, [sp], #32
  40742c:	ret
  407430:	stp	x29, x30, [sp, #-64]!
  407434:	mov	x29, sp
  407438:	str	x19, [sp, #16]
  40743c:	str	x0, [sp, #56]
  407440:	str	x1, [sp, #48]
  407444:	str	w2, [sp, #44]
  407448:	ldr	w2, [sp, #44]
  40744c:	ldr	x1, [sp, #48]
  407450:	ldr	x0, [sp, #56]
  407454:	bl	407184 <ferror@plt+0x48a4>
  407458:	cmp	w0, #0x0
  40745c:	b.eq	407494 <ferror@plt+0x4bb4>  // b.none
  407460:	adrp	x0, 425000 <ferror@plt+0x22720>
  407464:	ldr	x0, [x0, #3992]
  407468:	ldr	x19, [x0]
  40746c:	ldr	w0, [sp, #44]
  407470:	bl	4073fc <ferror@plt+0x4b1c>
  407474:	ldr	x3, [sp, #48]
  407478:	mov	x2, x0
  40747c:	adrp	x0, 411000 <ferror@plt+0xe720>
  407480:	add	x1, x0, #0x710
  407484:	mov	x0, x19
  407488:	bl	4028a0 <fprintf@plt>
  40748c:	mov	w0, #0x1                   	// #1
  407490:	bl	402230 <exit@plt>
  407494:	mov	w0, #0x0                   	// #0
  407498:	ldr	x19, [sp, #16]
  40749c:	ldp	x29, x30, [sp], #64
  4074a0:	ret
  4074a4:	stp	x29, x30, [sp, #-64]!
  4074a8:	mov	x29, sp
  4074ac:	str	x0, [sp, #40]
  4074b0:	str	x1, [sp, #32]
  4074b4:	str	w2, [sp, #28]
  4074b8:	ldr	x0, [sp, #32]
  4074bc:	ldrh	w0, [x0]
  4074c0:	sub	w0, w0, #0x4
  4074c4:	str	w0, [sp, #60]
  4074c8:	ldr	x0, [sp, #32]
  4074cc:	add	x0, x0, #0x4
  4074d0:	str	x0, [sp, #48]
  4074d4:	ldr	w0, [sp, #60]
  4074d8:	cmp	w0, #0x10
  4074dc:	b.eq	40754c <ferror@plt+0x4c6c>  // b.none
  4074e0:	ldr	w0, [sp, #60]
  4074e4:	cmp	w0, #0x10
  4074e8:	b.gt	4075dc <ferror@plt+0x4cfc>
  4074ec:	ldr	w0, [sp, #60]
  4074f0:	cmp	w0, #0xa
  4074f4:	b.eq	4075ac <ferror@plt+0x4ccc>  // b.none
  4074f8:	ldr	w0, [sp, #60]
  4074fc:	cmp	w0, #0xa
  407500:	b.gt	4075dc <ferror@plt+0x4cfc>
  407504:	ldr	w0, [sp, #60]
  407508:	cmp	w0, #0x2
  40750c:	b.eq	40757c <ferror@plt+0x4c9c>  // b.none
  407510:	ldr	w0, [sp, #60]
  407514:	cmp	w0, #0x4
  407518:	b.ne	4075dc <ferror@plt+0x4cfc>  // b.any
  40751c:	ldr	x0, [sp, #40]
  407520:	mov	w1, #0x2                   	// #2
  407524:	strh	w1, [x0, #6]
  407528:	ldr	x0, [sp, #40]
  40752c:	mov	w1, #0x4                   	// #4
  407530:	strh	w1, [x0, #2]
  407534:	ldr	x0, [sp, #40]
  407538:	add	x0, x0, #0x8
  40753c:	ldr	x1, [sp, #48]
  407540:	ldr	w1, [x1]
  407544:	str	w1, [x0]
  407548:	b	4075e4 <ferror@plt+0x4d04>
  40754c:	ldr	x0, [sp, #40]
  407550:	mov	w1, #0xa                   	// #10
  407554:	strh	w1, [x0, #6]
  407558:	ldr	x0, [sp, #40]
  40755c:	mov	w1, #0x10                  	// #16
  407560:	strh	w1, [x0, #2]
  407564:	ldr	x0, [sp, #40]
  407568:	add	x2, x0, #0x8
  40756c:	ldr	x0, [sp, #48]
  407570:	ldp	x0, x1, [x0]
  407574:	stp	x0, x1, [x2]
  407578:	b	4075e4 <ferror@plt+0x4d04>
  40757c:	ldr	x0, [sp, #40]
  407580:	mov	w1, #0xc                   	// #12
  407584:	strh	w1, [x0, #6]
  407588:	ldr	x0, [sp, #40]
  40758c:	mov	w1, #0x2                   	// #2
  407590:	strh	w1, [x0, #2]
  407594:	ldr	x0, [sp, #40]
  407598:	add	x0, x0, #0x8
  40759c:	ldr	x1, [sp, #48]
  4075a0:	ldrh	w1, [x1]
  4075a4:	strh	w1, [x0]
  4075a8:	b	4075e4 <ferror@plt+0x4d04>
  4075ac:	ldr	x0, [sp, #40]
  4075b0:	mov	w1, #0x4                   	// #4
  4075b4:	strh	w1, [x0, #6]
  4075b8:	ldr	x0, [sp, #40]
  4075bc:	mov	w1, #0xa                   	// #10
  4075c0:	strh	w1, [x0, #2]
  4075c4:	ldr	x0, [sp, #40]
  4075c8:	add	x0, x0, #0x8
  4075cc:	mov	x2, #0xa                   	// #10
  4075d0:	ldr	x1, [sp, #48]
  4075d4:	bl	4021f0 <memcpy@plt>
  4075d8:	b	4075e4 <ferror@plt+0x4d04>
  4075dc:	mov	w0, #0xffffffff            	// #-1
  4075e0:	b	407630 <ferror@plt+0x4d50>
  4075e4:	ldr	w0, [sp, #28]
  4075e8:	cmp	w0, #0x0
  4075ec:	b.eq	407610 <ferror@plt+0x4d30>  // b.none
  4075f0:	ldr	x0, [sp, #40]
  4075f4:	ldrh	w0, [x0, #6]
  4075f8:	mov	w1, w0
  4075fc:	ldr	w0, [sp, #28]
  407600:	cmp	w0, w1
  407604:	b.eq	407610 <ferror@plt+0x4d30>  // b.none
  407608:	mov	w0, #0xfffffffe            	// #-2
  40760c:	b	407630 <ferror@plt+0x4d50>
  407610:	ldr	x0, [sp, #40]
  407614:	mov	w1, #0xffffffff            	// #-1
  407618:	strh	w1, [x0, #4]
  40761c:	ldr	x0, [sp, #40]
  407620:	strh	wzr, [x0]
  407624:	ldr	x0, [sp, #40]
  407628:	bl	406c90 <ferror@plt+0x43b0>
  40762c:	mov	w0, #0x0                   	// #0
  407630:	ldp	x29, x30, [sp], #64
  407634:	ret
  407638:	stp	x29, x30, [sp, #-64]!
  40763c:	mov	x29, sp
  407640:	str	x19, [sp, #16]
  407644:	str	x0, [sp, #56]
  407648:	str	x1, [sp, #48]
  40764c:	str	w2, [sp, #44]
  407650:	ldr	w0, [sp, #44]
  407654:	cmp	w0, #0x11
  407658:	b.ne	407684 <ferror@plt+0x4da4>  // b.any
  40765c:	adrp	x0, 425000 <ferror@plt+0x22720>
  407660:	ldr	x0, [x0, #3992]
  407664:	ldr	x3, [x0]
  407668:	ldr	x2, [sp, #48]
  40766c:	adrp	x0, 411000 <ferror@plt+0xe720>
  407670:	add	x1, x0, #0x748
  407674:	mov	x0, x3
  407678:	bl	4028a0 <fprintf@plt>
  40767c:	mov	w0, #0x1                   	// #1
  407680:	bl	402230 <exit@plt>
  407684:	ldr	w2, [sp, #44]
  407688:	ldr	x1, [sp, #48]
  40768c:	ldr	x0, [sp, #56]
  407690:	bl	4072a0 <ferror@plt+0x49c0>
  407694:	cmp	w0, #0x0
  407698:	b.eq	4076d0 <ferror@plt+0x4df0>  // b.none
  40769c:	adrp	x0, 425000 <ferror@plt+0x22720>
  4076a0:	ldr	x0, [x0, #3992]
  4076a4:	ldr	x19, [x0]
  4076a8:	ldr	w0, [sp, #44]
  4076ac:	bl	4073fc <ferror@plt+0x4b1c>
  4076b0:	ldr	x3, [sp, #48]
  4076b4:	mov	x2, x0
  4076b8:	adrp	x0, 411000 <ferror@plt+0xe720>
  4076bc:	add	x1, x0, #0x790
  4076c0:	mov	x0, x19
  4076c4:	bl	4028a0 <fprintf@plt>
  4076c8:	mov	w0, #0x1                   	// #1
  4076cc:	bl	402230 <exit@plt>
  4076d0:	mov	w0, #0x0                   	// #0
  4076d4:	ldr	x19, [sp, #16]
  4076d8:	ldp	x29, x30, [sp], #64
  4076dc:	ret
  4076e0:	stp	x29, x30, [sp, #-304]!
  4076e4:	mov	x29, sp
  4076e8:	str	x0, [sp, #24]
  4076ec:	add	x0, sp, #0x28
  4076f0:	mov	w2, #0x2                   	// #2
  4076f4:	ldr	x1, [sp, #24]
  4076f8:	bl	407184 <ferror@plt+0x48a4>
  4076fc:	cmp	w0, #0x0
  407700:	b.eq	40772c <ferror@plt+0x4e4c>  // b.none
  407704:	adrp	x0, 425000 <ferror@plt+0x22720>
  407708:	ldr	x0, [x0, #3992]
  40770c:	ldr	x3, [x0]
  407710:	ldr	x2, [sp, #24]
  407714:	adrp	x0, 411000 <ferror@plt+0xe720>
  407718:	add	x1, x0, #0x7c0
  40771c:	mov	x0, x3
  407720:	bl	4028a0 <fprintf@plt>
  407724:	mov	w0, #0x1                   	// #1
  407728:	bl	402230 <exit@plt>
  40772c:	ldr	w0, [sp, #48]
  407730:	ldp	x29, x30, [sp], #304
  407734:	ret
  407738:	stp	x29, x30, [sp, #-16]!
  40773c:	mov	x29, sp
  407740:	adrp	x0, 425000 <ferror@plt+0x22720>
  407744:	ldr	x0, [x0, #3992]
  407748:	ldr	x0, [x0]
  40774c:	mov	x3, x0
  407750:	mov	x2, #0x30                  	// #48
  407754:	mov	x1, #0x1                   	// #1
  407758:	adrp	x0, 411000 <ferror@plt+0xe720>
  40775c:	add	x0, x0, #0x7f8
  407760:	bl	4026e0 <fwrite@plt>
  407764:	mov	w0, #0xffffffff            	// #-1
  407768:	bl	402230 <exit@plt>
  40776c:	stp	x29, x30, [sp, #-32]!
  407770:	mov	x29, sp
  407774:	str	x0, [sp, #24]
  407778:	adrp	x0, 425000 <ferror@plt+0x22720>
  40777c:	ldr	x0, [x0, #3992]
  407780:	ldr	x3, [x0]
  407784:	ldr	x2, [sp, #24]
  407788:	adrp	x0, 411000 <ferror@plt+0xe720>
  40778c:	add	x1, x0, #0x830
  407790:	mov	x0, x3
  407794:	bl	4028a0 <fprintf@plt>
  407798:	mov	w0, #0xffffffff            	// #-1
  40779c:	bl	402230 <exit@plt>
  4077a0:	stp	x29, x30, [sp, #-32]!
  4077a4:	mov	x29, sp
  4077a8:	str	x0, [sp, #24]
  4077ac:	str	x1, [sp, #16]
  4077b0:	adrp	x0, 425000 <ferror@plt+0x22720>
  4077b4:	ldr	x0, [x0, #3992]
  4077b8:	ldr	x4, [x0]
  4077bc:	ldr	x3, [sp, #24]
  4077c0:	ldr	x2, [sp, #16]
  4077c4:	adrp	x0, 411000 <ferror@plt+0xe720>
  4077c8:	add	x1, x0, #0x858
  4077cc:	mov	x0, x4
  4077d0:	bl	4028a0 <fprintf@plt>
  4077d4:	mov	w0, #0xffffffff            	// #-1
  4077d8:	bl	402230 <exit@plt>
  4077dc:	stp	x29, x30, [sp, #-32]!
  4077e0:	mov	x29, sp
  4077e4:	str	x0, [sp, #24]
  4077e8:	str	x1, [sp, #16]
  4077ec:	adrp	x0, 425000 <ferror@plt+0x22720>
  4077f0:	ldr	x0, [x0, #3992]
  4077f4:	ldr	x4, [x0]
  4077f8:	ldr	x3, [sp, #16]
  4077fc:	ldr	x2, [sp, #24]
  407800:	adrp	x0, 411000 <ferror@plt+0xe720>
  407804:	add	x1, x0, #0x880
  407808:	mov	x0, x4
  40780c:	bl	4028a0 <fprintf@plt>
  407810:	mov	w0, #0xffffffff            	// #-1
  407814:	bl	402230 <exit@plt>
  407818:	stp	x29, x30, [sp, #-32]!
  40781c:	mov	x29, sp
  407820:	str	x0, [sp, #24]
  407824:	str	x1, [sp, #16]
  407828:	adrp	x0, 425000 <ferror@plt+0x22720>
  40782c:	ldr	x0, [x0, #3992]
  407830:	ldr	x4, [x0]
  407834:	ldr	x3, [sp, #16]
  407838:	ldr	x2, [sp, #24]
  40783c:	adrp	x0, 411000 <ferror@plt+0xe720>
  407840:	add	x1, x0, #0x8b8
  407844:	mov	x0, x4
  407848:	bl	4028a0 <fprintf@plt>
  40784c:	mov	w0, #0xffffffff            	// #-1
  407850:	bl	402230 <exit@plt>
  407854:	stp	x29, x30, [sp, #-32]!
  407858:	mov	x29, sp
  40785c:	str	x0, [sp, #24]
  407860:	adrp	x0, 425000 <ferror@plt+0x22720>
  407864:	ldr	x0, [x0, #3992]
  407868:	ldr	x3, [x0]
  40786c:	ldr	x2, [sp, #24]
  407870:	adrp	x0, 411000 <ferror@plt+0xe720>
  407874:	add	x1, x0, #0x8f0
  407878:	mov	x0, x3
  40787c:	bl	4028a0 <fprintf@plt>
  407880:	mov	w0, #0xffffffff            	// #-1
  407884:	ldp	x29, x30, [sp], #32
  407888:	ret
  40788c:	stp	x29, x30, [sp, #-32]!
  407890:	mov	x29, sp
  407894:	str	x0, [sp, #24]
  407898:	ldr	x0, [sp, #24]
  40789c:	ldrb	w0, [x0]
  4078a0:	cmp	w0, #0x0
  4078a4:	b.ne	407900 <ferror@plt+0x5020>  // b.any
  4078a8:	mov	w0, #0xffffffff            	// #-1
  4078ac:	b	407914 <ferror@plt+0x5034>
  4078b0:	ldr	x0, [sp, #24]
  4078b4:	ldrb	w0, [x0]
  4078b8:	cmp	w0, #0x2f
  4078bc:	b.eq	4078ec <ferror@plt+0x500c>  // b.none
  4078c0:	bl	402600 <__ctype_b_loc@plt>
  4078c4:	ldr	x1, [x0]
  4078c8:	ldr	x0, [sp, #24]
  4078cc:	ldrb	w0, [x0]
  4078d0:	and	x0, x0, #0xff
  4078d4:	lsl	x0, x0, #1
  4078d8:	add	x0, x1, x0
  4078dc:	ldrh	w0, [x0]
  4078e0:	and	w0, w0, #0x2000
  4078e4:	cmp	w0, #0x0
  4078e8:	b.eq	4078f4 <ferror@plt+0x5014>  // b.none
  4078ec:	mov	w0, #0xffffffff            	// #-1
  4078f0:	b	407914 <ferror@plt+0x5034>
  4078f4:	ldr	x0, [sp, #24]
  4078f8:	add	x0, x0, #0x1
  4078fc:	str	x0, [sp, #24]
  407900:	ldr	x0, [sp, #24]
  407904:	ldrb	w0, [x0]
  407908:	cmp	w0, #0x0
  40790c:	b.ne	4078b0 <ferror@plt+0x4fd0>  // b.any
  407910:	mov	w0, #0x0                   	// #0
  407914:	ldp	x29, x30, [sp], #32
  407918:	ret
  40791c:	stp	x29, x30, [sp, #-32]!
  407920:	mov	x29, sp
  407924:	str	x0, [sp, #24]
  407928:	ldr	x0, [sp, #24]
  40792c:	bl	402220 <strlen@plt>
  407930:	cmp	x0, #0xf
  407934:	b.ls	407940 <ferror@plt+0x5060>  // b.plast
  407938:	mov	w0, #0xffffffff            	// #-1
  40793c:	b	407948 <ferror@plt+0x5068>
  407940:	ldr	x0, [sp, #24]
  407944:	bl	40788c <ferror@plt+0x4fac>
  407948:	ldp	x29, x30, [sp], #32
  40794c:	ret
  407950:	stp	x29, x30, [sp, #-32]!
  407954:	mov	x29, sp
  407958:	str	x0, [sp, #24]
  40795c:	ldr	x0, [sp, #24]
  407960:	bl	40788c <ferror@plt+0x4fac>
  407964:	ldp	x29, x30, [sp], #32
  407968:	ret
  40796c:	stp	x29, x30, [sp, #-48]!
  407970:	mov	x29, sp
  407974:	str	x0, [sp, #24]
  407978:	str	x1, [sp, #16]
  40797c:	ldr	x0, [sp, #16]
  407980:	bl	40791c <ferror@plt+0x503c>
  407984:	str	w0, [sp, #44]
  407988:	ldr	w0, [sp, #44]
  40798c:	cmp	w0, #0x0
  407990:	b.ne	4079a4 <ferror@plt+0x50c4>  // b.any
  407994:	mov	x2, #0x10                  	// #16
  407998:	ldr	x1, [sp, #16]
  40799c:	ldr	x0, [sp, #24]
  4079a0:	bl	4027f0 <strncpy@plt>
  4079a4:	ldr	w0, [sp, #44]
  4079a8:	ldp	x29, x30, [sp], #48
  4079ac:	ret
  4079b0:	stp	x29, x30, [sp, #-48]!
  4079b4:	mov	x29, sp
  4079b8:	str	w0, [sp, #28]
  4079bc:	str	x1, [sp, #16]
  4079c0:	ldr	x0, [sp, #16]
  4079c4:	cmp	x0, #0x0
  4079c8:	b.eq	4079dc <ferror@plt+0x50fc>  // b.none
  4079cc:	ldr	x0, [sp, #16]
  4079d0:	bl	405b38 <ferror@plt+0x3258>
  4079d4:	str	x0, [sp, #40]
  4079d8:	b	407a08 <ferror@plt+0x5128>
  4079dc:	adrp	x0, 425000 <ferror@plt+0x22720>
  4079e0:	ldr	x0, [x0, #3992]
  4079e4:	ldr	x3, [x0]
  4079e8:	ldr	w2, [sp, #28]
  4079ec:	adrp	x0, 411000 <ferror@plt+0xe720>
  4079f0:	add	x1, x0, #0x910
  4079f4:	mov	x0, x3
  4079f8:	bl	4028a0 <fprintf@plt>
  4079fc:	ldr	w0, [sp, #28]
  407a00:	bl	40a660 <ferror@plt+0x7d80>
  407a04:	str	x0, [sp, #40]
  407a08:	ldr	x0, [sp, #40]
  407a0c:	bl	40791c <ferror@plt+0x503c>
  407a10:	cmp	w0, #0x0
  407a14:	b.eq	407a20 <ferror@plt+0x5140>  // b.none
  407a18:	mov	x0, #0x0                   	// #0
  407a1c:	b	407a24 <ferror@plt+0x5144>
  407a20:	ldr	x0, [sp, #40]
  407a24:	ldp	x29, x30, [sp], #48
  407a28:	ret
  407a2c:	sub	sp, sp, #0x10
  407a30:	str	x0, [sp, #8]
  407a34:	str	x1, [sp]
  407a38:	ldr	x0, [sp, #8]
  407a3c:	ldrb	w0, [x0]
  407a40:	cmp	w0, #0x0
  407a44:	b.ne	407a68 <ferror@plt+0x5188>  // b.any
  407a48:	mov	w0, #0x1                   	// #1
  407a4c:	b	407aa4 <ferror@plt+0x51c4>
  407a50:	ldr	x0, [sp, #8]
  407a54:	add	x0, x0, #0x1
  407a58:	str	x0, [sp, #8]
  407a5c:	ldr	x0, [sp]
  407a60:	add	x0, x0, #0x1
  407a64:	str	x0, [sp]
  407a68:	ldr	x0, [sp]
  407a6c:	ldrb	w0, [x0]
  407a70:	cmp	w0, #0x0
  407a74:	b.eq	407a90 <ferror@plt+0x51b0>  // b.none
  407a78:	ldr	x0, [sp, #8]
  407a7c:	ldrb	w1, [x0]
  407a80:	ldr	x0, [sp]
  407a84:	ldrb	w0, [x0]
  407a88:	cmp	w1, w0
  407a8c:	b.eq	407a50 <ferror@plt+0x5170>  // b.none
  407a90:	ldr	x0, [sp, #8]
  407a94:	ldrb	w0, [x0]
  407a98:	cmp	w0, #0x0
  407a9c:	cset	w0, ne  // ne = any
  407aa0:	and	w0, w0, #0xff
  407aa4:	add	sp, sp, #0x10
  407aa8:	ret
  407aac:	stp	x29, x30, [sp, #-80]!
  407ab0:	mov	x29, sp
  407ab4:	str	x0, [sp, #40]
  407ab8:	str	x1, [sp, #32]
  407abc:	str	w2, [sp, #28]
  407ac0:	ldr	x0, [sp, #40]
  407ac4:	add	x0, x0, #0x8
  407ac8:	str	x0, [sp, #72]
  407acc:	ldr	x0, [sp, #32]
  407ad0:	add	x0, x0, #0x8
  407ad4:	str	x0, [sp, #64]
  407ad8:	ldr	w0, [sp, #28]
  407adc:	asr	w0, w0, #5
  407ae0:	str	w0, [sp, #60]
  407ae4:	ldr	w0, [sp, #28]
  407ae8:	and	w0, w0, #0x1f
  407aec:	str	w0, [sp, #28]
  407af0:	ldr	w0, [sp, #60]
  407af4:	cmp	w0, #0x0
  407af8:	b.eq	407b28 <ferror@plt+0x5248>  // b.none
  407afc:	ldr	w0, [sp, #60]
  407b00:	lsl	w0, w0, #2
  407b04:	sxtw	x0, w0
  407b08:	mov	x2, x0
  407b0c:	ldr	x1, [sp, #64]
  407b10:	ldr	x0, [sp, #72]
  407b14:	bl	4025d0 <memcmp@plt>
  407b18:	cmp	w0, #0x0
  407b1c:	b.eq	407b28 <ferror@plt+0x5248>  // b.none
  407b20:	mov	w0, #0xffffffff            	// #-1
  407b24:	b	407ba8 <ferror@plt+0x52c8>
  407b28:	ldr	w0, [sp, #28]
  407b2c:	cmp	w0, #0x0
  407b30:	b.eq	407ba4 <ferror@plt+0x52c4>  // b.none
  407b34:	ldrsw	x0, [sp, #60]
  407b38:	lsl	x0, x0, #2
  407b3c:	ldr	x1, [sp, #72]
  407b40:	add	x0, x1, x0
  407b44:	ldr	w0, [x0]
  407b48:	str	w0, [sp, #56]
  407b4c:	ldrsw	x0, [sp, #60]
  407b50:	lsl	x0, x0, #2
  407b54:	ldr	x1, [sp, #64]
  407b58:	add	x0, x1, x0
  407b5c:	ldr	w0, [x0]
  407b60:	str	w0, [sp, #52]
  407b64:	mov	w1, #0x20                  	// #32
  407b68:	ldr	w0, [sp, #28]
  407b6c:	sub	w0, w1, w0
  407b70:	mov	w1, #0xffffffff            	// #-1
  407b74:	lsl	w0, w1, w0
  407b78:	bl	402270 <htonl@plt>
  407b7c:	str	w0, [sp, #48]
  407b80:	ldr	w1, [sp, #56]
  407b84:	ldr	w0, [sp, #52]
  407b88:	eor	w1, w1, w0
  407b8c:	ldr	w0, [sp, #48]
  407b90:	and	w0, w1, w0
  407b94:	cmp	w0, #0x0
  407b98:	b.eq	407ba4 <ferror@plt+0x52c4>  // b.none
  407b9c:	mov	w0, #0x1                   	// #1
  407ba0:	b	407ba8 <ferror@plt+0x52c8>
  407ba4:	mov	w0, #0x0                   	// #0
  407ba8:	ldp	x29, x30, [sp], #80
  407bac:	ret
  407bb0:	stp	x29, x30, [sp, #-304]!
  407bb4:	mov	x29, sp
  407bb8:	str	x0, [sp, #24]
  407bbc:	str	x1, [sp, #16]
  407bc0:	ldr	x0, [sp, #16]
  407bc4:	cmp	x0, #0x0
  407bc8:	b.eq	407bec <ferror@plt+0x530c>  // b.none
  407bcc:	ldr	x0, [sp, #24]
  407bd0:	ldrh	w0, [x0, #6]
  407bd4:	cmp	w0, #0x0
  407bd8:	b.eq	407bec <ferror@plt+0x530c>  // b.none
  407bdc:	ldr	x0, [sp, #24]
  407be0:	ldrsh	w0, [x0, #4]
  407be4:	cmp	w0, #0x0
  407be8:	b.gt	407bf4 <ferror@plt+0x5314>
  407bec:	mov	w0, #0x0                   	// #0
  407bf0:	b	407c3c <ferror@plt+0x535c>
  407bf4:	ldr	x0, [sp, #24]
  407bf8:	ldrh	w0, [x0, #6]
  407bfc:	mov	w1, w0
  407c00:	add	x0, sp, #0x28
  407c04:	mov	w2, w1
  407c08:	ldr	x1, [sp, #16]
  407c0c:	bl	4074a4 <ferror@plt+0x4bc4>
  407c10:	cmp	w0, #0x0
  407c14:	b.eq	407c20 <ferror@plt+0x5340>  // b.none
  407c18:	mov	w0, #0xffffffff            	// #-1
  407c1c:	b	407c3c <ferror@plt+0x535c>
  407c20:	ldr	x0, [sp, #24]
  407c24:	ldrsh	w0, [x0, #4]
  407c28:	mov	w1, w0
  407c2c:	add	x0, sp, #0x28
  407c30:	mov	w2, w1
  407c34:	ldr	x1, [sp, #24]
  407c38:	bl	407aac <ferror@plt+0x51cc>
  407c3c:	ldp	x29, x30, [sp], #304
  407c40:	ret
  407c44:	sub	sp, sp, #0x430
  407c48:	stp	x29, x30, [sp]
  407c4c:	mov	x29, sp
  407c50:	str	wzr, [sp, #1068]
  407c54:	adrp	x0, 411000 <ferror@plt+0xe720>
  407c58:	add	x0, x0, #0x940
  407c5c:	bl	402850 <getenv@plt>
  407c60:	cmp	x0, #0x0
  407c64:	b.eq	407c88 <ferror@plt+0x53a8>  // b.none
  407c68:	adrp	x0, 411000 <ferror@plt+0xe720>
  407c6c:	add	x0, x0, #0x940
  407c70:	bl	402850 <getenv@plt>
  407c74:	bl	4023c0 <atoi@plt>
  407c78:	cmp	w0, #0x0
  407c7c:	b.ne	407db4 <ferror@plt+0x54d4>  // b.any
  407c80:	mov	w0, #0x64                  	// #100
  407c84:	b	407db4 <ferror@plt+0x54d4>
  407c88:	adrp	x0, 411000 <ferror@plt+0xe720>
  407c8c:	add	x0, x0, #0x948
  407c90:	bl	402850 <getenv@plt>
  407c94:	cmp	x0, #0x0
  407c98:	b.eq	407cc8 <ferror@plt+0x53e8>  // b.none
  407c9c:	adrp	x0, 411000 <ferror@plt+0xe720>
  407ca0:	add	x0, x0, #0x948
  407ca4:	bl	402850 <getenv@plt>
  407ca8:	add	x4, sp, #0x20
  407cac:	mov	x3, x0
  407cb0:	adrp	x0, 411000 <ferror@plt+0xe720>
  407cb4:	add	x2, x0, #0x958
  407cb8:	mov	x1, #0x3ff                 	// #1023
  407cbc:	mov	x0, x4
  407cc0:	bl	402360 <snprintf@plt>
  407cc4:	b	407d2c <ferror@plt+0x544c>
  407cc8:	adrp	x0, 411000 <ferror@plt+0xe720>
  407ccc:	add	x0, x0, #0x960
  407cd0:	bl	402850 <getenv@plt>
  407cd4:	cmp	x0, #0x0
  407cd8:	b.eq	407d08 <ferror@plt+0x5428>  // b.none
  407cdc:	adrp	x0, 411000 <ferror@plt+0xe720>
  407ce0:	add	x0, x0, #0x960
  407ce4:	bl	402850 <getenv@plt>
  407ce8:	add	x4, sp, #0x20
  407cec:	mov	x3, x0
  407cf0:	adrp	x0, 411000 <ferror@plt+0xe720>
  407cf4:	add	x2, x0, #0x970
  407cf8:	mov	x1, #0x3ff                 	// #1023
  407cfc:	mov	x0, x4
  407d00:	bl	402360 <snprintf@plt>
  407d04:	b	407d2c <ferror@plt+0x544c>
  407d08:	add	x1, sp, #0x20
  407d0c:	adrp	x0, 411000 <ferror@plt+0xe720>
  407d10:	add	x0, x0, #0x980
  407d14:	mov	x2, x1
  407d18:	mov	x3, x0
  407d1c:	ldp	x0, x1, [x3]
  407d20:	stp	x0, x1, [x2]
  407d24:	ldrb	w0, [x3, #16]
  407d28:	strb	w0, [x2, #16]
  407d2c:	add	x2, sp, #0x20
  407d30:	adrp	x0, 411000 <ferror@plt+0xe720>
  407d34:	add	x1, x0, #0x620
  407d38:	mov	x0, x2
  407d3c:	bl	402730 <fopen64@plt>
  407d40:	str	x0, [sp, #1056]
  407d44:	ldr	x0, [sp, #1056]
  407d48:	cmp	x0, #0x0
  407d4c:	b.eq	407d9c <ferror@plt+0x54bc>  // b.none
  407d50:	add	x1, sp, #0x18
  407d54:	add	x0, sp, #0x1c
  407d58:	mov	x3, x1
  407d5c:	mov	x2, x0
  407d60:	adrp	x0, 411000 <ferror@plt+0xe720>
  407d64:	add	x1, x0, #0x998
  407d68:	ldr	x0, [sp, #1056]
  407d6c:	bl	402430 <__isoc99_fscanf@plt>
  407d70:	cmp	w0, #0x2
  407d74:	b.ne	407d94 <ferror@plt+0x54b4>  // b.any
  407d78:	ldr	w1, [sp, #28]
  407d7c:	mov	w0, #0x4240                	// #16960
  407d80:	movk	w0, #0xf, lsl #16
  407d84:	cmp	w1, w0
  407d88:	b.ne	407d94 <ferror@plt+0x54b4>  // b.any
  407d8c:	ldr	w0, [sp, #24]
  407d90:	str	w0, [sp, #1068]
  407d94:	ldr	x0, [sp, #1056]
  407d98:	bl	4023b0 <fclose@plt>
  407d9c:	ldr	w0, [sp, #1068]
  407da0:	cmp	w0, #0x0
  407da4:	b.eq	407db0 <ferror@plt+0x54d0>  // b.none
  407da8:	ldr	w0, [sp, #1068]
  407dac:	b	407db4 <ferror@plt+0x54d4>
  407db0:	mov	w0, #0x64                  	// #100
  407db4:	ldp	x29, x30, [sp]
  407db8:	add	sp, sp, #0x430
  407dbc:	ret
  407dc0:	stp	x29, x30, [sp, #-16]!
  407dc4:	mov	x29, sp
  407dc8:	mov	w0, #0x2                   	// #2
  407dcc:	bl	402770 <sysconf@plt>
  407dd0:	ldp	x29, x30, [sp], #16
  407dd4:	ret
  407dd8:	stp	x29, x30, [sp, #-64]!
  407ddc:	mov	x29, sp
  407de0:	str	w0, [sp, #44]
  407de4:	str	w1, [sp, #40]
  407de8:	str	x2, [sp, #32]
  407dec:	str	x3, [sp, #24]
  407df0:	str	w4, [sp, #20]
  407df4:	ldr	w0, [sp, #44]
  407df8:	cmp	w0, #0x1c
  407dfc:	b.eq	407e74 <ferror@plt+0x5594>  // b.none
  407e00:	ldr	w0, [sp, #44]
  407e04:	cmp	w0, #0x1c
  407e08:	b.gt	407f18 <ferror@plt+0x5638>
  407e0c:	ldr	w0, [sp, #44]
  407e10:	cmp	w0, #0x11
  407e14:	b.eq	407e90 <ferror@plt+0x55b0>  // b.none
  407e18:	ldr	w0, [sp, #44]
  407e1c:	cmp	w0, #0x11
  407e20:	b.gt	407f18 <ferror@plt+0x5638>
  407e24:	ldr	w0, [sp, #44]
  407e28:	cmp	w0, #0xa
  407e2c:	b.eq	407e58 <ferror@plt+0x5578>  // b.none
  407e30:	ldr	w0, [sp, #44]
  407e34:	cmp	w0, #0xa
  407e38:	b.gt	407f18 <ferror@plt+0x5638>
  407e3c:	ldr	w0, [sp, #44]
  407e40:	cmp	w0, #0x2
  407e44:	b.eq	407e58 <ferror@plt+0x5578>  // b.none
  407e48:	ldr	w0, [sp, #44]
  407e4c:	cmp	w0, #0x7
  407e50:	b.eq	407eac <ferror@plt+0x55cc>  // b.none
  407e54:	b	407f18 <ferror@plt+0x5638>
  407e58:	ldr	w0, [sp, #20]
  407e5c:	mov	w3, w0
  407e60:	ldr	x2, [sp, #24]
  407e64:	ldr	x1, [sp, #32]
  407e68:	ldr	w0, [sp, #44]
  407e6c:	bl	4028d0 <inet_ntop@plt>
  407e70:	b	407f20 <ferror@plt+0x5640>
  407e74:	ldrsw	x0, [sp, #20]
  407e78:	mov	x3, x0
  407e7c:	ldr	x2, [sp, #24]
  407e80:	ldr	x1, [sp, #32]
  407e84:	ldr	w0, [sp, #44]
  407e88:	bl	40d368 <ferror@plt+0xaa88>
  407e8c:	b	407f20 <ferror@plt+0x5640>
  407e90:	ldr	w4, [sp, #20]
  407e94:	ldr	x3, [sp, #24]
  407e98:	mov	w2, #0xffff                	// #65535
  407e9c:	ldr	w1, [sp, #40]
  407ea0:	ldr	x0, [sp, #32]
  407ea4:	bl	40ab3c <ferror@plt+0x825c>
  407ea8:	b	407f20 <ferror@plt+0x5640>
  407eac:	ldr	x0, [sp, #32]
  407eb0:	str	x0, [sp, #56]
  407eb4:	ldr	x0, [sp, #56]
  407eb8:	ldrh	w0, [x0]
  407ebc:	cmp	w0, #0x2
  407ec0:	b.eq	407ed0 <ferror@plt+0x55f0>  // b.none
  407ec4:	cmp	w0, #0xa
  407ec8:	b.eq	407ef4 <ferror@plt+0x5614>  // b.none
  407ecc:	b	407f18 <ferror@plt+0x5638>
  407ed0:	ldr	x0, [sp, #56]
  407ed4:	add	x0, x0, #0x4
  407ed8:	ldr	w1, [sp, #20]
  407edc:	mov	w3, w1
  407ee0:	ldr	x2, [sp, #24]
  407ee4:	mov	x1, x0
  407ee8:	mov	w0, #0x2                   	// #2
  407eec:	bl	4028d0 <inet_ntop@plt>
  407ef0:	b	407f20 <ferror@plt+0x5640>
  407ef4:	ldr	x0, [sp, #56]
  407ef8:	add	x0, x0, #0x8
  407efc:	ldr	w1, [sp, #20]
  407f00:	mov	w3, w1
  407f04:	ldr	x2, [sp, #24]
  407f08:	mov	x1, x0
  407f0c:	mov	w0, #0xa                   	// #10
  407f10:	bl	4028d0 <inet_ntop@plt>
  407f14:	b	407f20 <ferror@plt+0x5640>
  407f18:	adrp	x0, 411000 <ferror@plt+0xe720>
  407f1c:	add	x0, x0, #0x9b0
  407f20:	ldp	x29, x30, [sp], #64
  407f24:	ret
  407f28:	stp	x29, x30, [sp, #-32]!
  407f2c:	mov	x29, sp
  407f30:	str	w0, [sp, #28]
  407f34:	str	w1, [sp, #24]
  407f38:	str	x2, [sp, #16]
  407f3c:	mov	w4, #0x100                 	// #256
  407f40:	adrp	x0, 426000 <ferror@plt+0x23720>
  407f44:	add	x3, x0, #0xcc8
  407f48:	ldr	x2, [sp, #16]
  407f4c:	ldr	w1, [sp, #24]
  407f50:	ldr	w0, [sp, #28]
  407f54:	bl	407dd8 <ferror@plt+0x54f8>
  407f58:	ldp	x29, x30, [sp], #32
  407f5c:	ret
  407f60:	stp	x29, x30, [sp, #-48]!
  407f64:	mov	x29, sp
  407f68:	str	x0, [sp, #24]
  407f6c:	str	wzr, [sp, #44]
  407f70:	adrp	x0, 411000 <ferror@plt+0xe720>
  407f74:	add	x1, x0, #0x9b8
  407f78:	ldr	x0, [sp, #24]
  407f7c:	bl	4025f0 <strcmp@plt>
  407f80:	cmp	w0, #0x0
  407f84:	b.ne	407f94 <ferror@plt+0x56b4>  // b.any
  407f88:	mov	w0, #0x2                   	// #2
  407f8c:	str	w0, [sp, #44]
  407f90:	b	408044 <ferror@plt+0x5764>
  407f94:	adrp	x0, 411000 <ferror@plt+0xe720>
  407f98:	add	x1, x0, #0x9c0
  407f9c:	ldr	x0, [sp, #24]
  407fa0:	bl	4025f0 <strcmp@plt>
  407fa4:	cmp	w0, #0x0
  407fa8:	b.ne	407fb8 <ferror@plt+0x56d8>  // b.any
  407fac:	mov	w0, #0xa                   	// #10
  407fb0:	str	w0, [sp, #44]
  407fb4:	b	408044 <ferror@plt+0x5764>
  407fb8:	adrp	x0, 411000 <ferror@plt+0xe720>
  407fbc:	add	x1, x0, #0x9c8
  407fc0:	ldr	x0, [sp, #24]
  407fc4:	bl	4025f0 <strcmp@plt>
  407fc8:	cmp	w0, #0x0
  407fcc:	b.ne	407fdc <ferror@plt+0x56fc>  // b.any
  407fd0:	mov	w0, #0x11                  	// #17
  407fd4:	str	w0, [sp, #44]
  407fd8:	b	408044 <ferror@plt+0x5764>
  407fdc:	adrp	x0, 411000 <ferror@plt+0xe720>
  407fe0:	add	x1, x0, #0x9d0
  407fe4:	ldr	x0, [sp, #24]
  407fe8:	bl	4025f0 <strcmp@plt>
  407fec:	cmp	w0, #0x0
  407ff0:	b.ne	408000 <ferror@plt+0x5720>  // b.any
  407ff4:	mov	w0, #0x4                   	// #4
  407ff8:	str	w0, [sp, #44]
  407ffc:	b	408044 <ferror@plt+0x5764>
  408000:	adrp	x0, 411000 <ferror@plt+0xe720>
  408004:	add	x1, x0, #0x9d8
  408008:	ldr	x0, [sp, #24]
  40800c:	bl	4025f0 <strcmp@plt>
  408010:	cmp	w0, #0x0
  408014:	b.ne	408024 <ferror@plt+0x5744>  // b.any
  408018:	mov	w0, #0x1c                  	// #28
  40801c:	str	w0, [sp, #44]
  408020:	b	408044 <ferror@plt+0x5764>
  408024:	adrp	x0, 411000 <ferror@plt+0xe720>
  408028:	add	x1, x0, #0x9e0
  40802c:	ldr	x0, [sp, #24]
  408030:	bl	4025f0 <strcmp@plt>
  408034:	cmp	w0, #0x0
  408038:	b.ne	408044 <ferror@plt+0x5764>  // b.any
  40803c:	mov	w0, #0x7                   	// #7
  408040:	str	w0, [sp, #44]
  408044:	ldr	w0, [sp, #44]
  408048:	ldp	x29, x30, [sp], #48
  40804c:	ret
  408050:	sub	sp, sp, #0x10
  408054:	str	w0, [sp, #12]
  408058:	ldr	w0, [sp, #12]
  40805c:	cmp	w0, #0x2
  408060:	b.ne	408070 <ferror@plt+0x5790>  // b.any
  408064:	adrp	x0, 411000 <ferror@plt+0xe720>
  408068:	add	x0, x0, #0x9b8
  40806c:	b	4080f0 <ferror@plt+0x5810>
  408070:	ldr	w0, [sp, #12]
  408074:	cmp	w0, #0xa
  408078:	b.ne	408088 <ferror@plt+0x57a8>  // b.any
  40807c:	adrp	x0, 411000 <ferror@plt+0xe720>
  408080:	add	x0, x0, #0x9c0
  408084:	b	4080f0 <ferror@plt+0x5810>
  408088:	ldr	w0, [sp, #12]
  40808c:	cmp	w0, #0x11
  408090:	b.ne	4080a0 <ferror@plt+0x57c0>  // b.any
  408094:	adrp	x0, 411000 <ferror@plt+0xe720>
  408098:	add	x0, x0, #0x9c8
  40809c:	b	4080f0 <ferror@plt+0x5810>
  4080a0:	ldr	w0, [sp, #12]
  4080a4:	cmp	w0, #0x4
  4080a8:	b.ne	4080b8 <ferror@plt+0x57d8>  // b.any
  4080ac:	adrp	x0, 411000 <ferror@plt+0xe720>
  4080b0:	add	x0, x0, #0x9d0
  4080b4:	b	4080f0 <ferror@plt+0x5810>
  4080b8:	ldr	w0, [sp, #12]
  4080bc:	cmp	w0, #0x1c
  4080c0:	b.ne	4080d0 <ferror@plt+0x57f0>  // b.any
  4080c4:	adrp	x0, 411000 <ferror@plt+0xe720>
  4080c8:	add	x0, x0, #0x9d8
  4080cc:	b	4080f0 <ferror@plt+0x5810>
  4080d0:	ldr	w0, [sp, #12]
  4080d4:	cmp	w0, #0x7
  4080d8:	b.ne	4080e8 <ferror@plt+0x5808>  // b.any
  4080dc:	adrp	x0, 411000 <ferror@plt+0xe720>
  4080e0:	add	x0, x0, #0x9e0
  4080e4:	b	4080f0 <ferror@plt+0x5810>
  4080e8:	adrp	x0, 411000 <ferror@plt+0xe720>
  4080ec:	add	x0, x0, #0x9b0
  4080f0:	add	sp, sp, #0x10
  4080f4:	ret
  4080f8:	stp	x29, x30, [sp, #-80]!
  4080fc:	mov	x29, sp
  408100:	str	x19, [sp, #16]
  408104:	str	x0, [sp, #40]
  408108:	str	w1, [sp, #36]
  40810c:	str	w2, [sp, #32]
  408110:	ldr	w0, [sp, #32]
  408114:	cmp	w0, #0xa
  408118:	b.ne	408178 <ferror@plt+0x5898>  // b.any
  40811c:	ldr	x0, [sp, #40]
  408120:	ldr	w0, [x0]
  408124:	cmp	w0, #0x0
  408128:	b.ne	408178 <ferror@plt+0x5898>  // b.any
  40812c:	ldr	x0, [sp, #40]
  408130:	add	x0, x0, #0x4
  408134:	ldr	w0, [x0]
  408138:	cmp	w0, #0x0
  40813c:	b.ne	408178 <ferror@plt+0x5898>  // b.any
  408140:	ldr	x0, [sp, #40]
  408144:	add	x0, x0, #0x8
  408148:	ldr	w19, [x0]
  40814c:	mov	w0, #0xffff                	// #65535
  408150:	bl	402270 <htonl@plt>
  408154:	cmp	w19, w0
  408158:	b.ne	408178 <ferror@plt+0x5898>  // b.any
  40815c:	mov	w0, #0x2                   	// #2
  408160:	str	w0, [sp, #32]
  408164:	ldr	x0, [sp, #40]
  408168:	add	x0, x0, #0xc
  40816c:	str	x0, [sp, #40]
  408170:	mov	w0, #0x4                   	// #4
  408174:	str	w0, [sp, #36]
  408178:	ldrsw	x0, [sp, #36]
  40817c:	sub	x0, x0, #0x4
  408180:	ldr	x1, [sp, #40]
  408184:	add	x0, x1, x0
  408188:	ldr	w1, [x0]
  40818c:	mov	w0, #0xff01                	// #65281
  408190:	movk	w0, #0xff00, lsl #16
  408194:	umull	x0, w1, w0
  408198:	lsr	x0, x0, #32
  40819c:	lsr	w2, w0, #8
  4081a0:	mov	w0, w2
  4081a4:	lsl	w0, w0, #8
  4081a8:	add	w0, w0, w2
  4081ac:	sub	w0, w1, w0
  4081b0:	str	w0, [sp, #68]
  4081b4:	adrp	x0, 426000 <ferror@plt+0x23720>
  4081b8:	add	x0, x0, #0x4c0
  4081bc:	ldr	w1, [sp, #68]
  4081c0:	ldr	x0, [x0, x1, lsl #3]
  4081c4:	str	x0, [sp, #72]
  4081c8:	b	408234 <ferror@plt+0x5954>
  4081cc:	ldr	x0, [sp, #72]
  4081d0:	ldrh	w0, [x0, #22]
  4081d4:	mov	w1, w0
  4081d8:	ldr	w0, [sp, #32]
  4081dc:	cmp	w0, w1
  4081e0:	b.ne	408228 <ferror@plt+0x5948>  // b.any
  4081e4:	ldr	x0, [sp, #72]
  4081e8:	ldrh	w0, [x0, #18]
  4081ec:	mov	w1, w0
  4081f0:	ldr	w0, [sp, #36]
  4081f4:	cmp	w0, w1
  4081f8:	b.ne	408228 <ferror@plt+0x5948>  // b.any
  4081fc:	ldr	x0, [sp, #72]
  408200:	add	x0, x0, #0x18
  408204:	ldrsw	x1, [sp, #36]
  408208:	mov	x2, x1
  40820c:	ldr	x1, [sp, #40]
  408210:	bl	4025d0 <memcmp@plt>
  408214:	cmp	w0, #0x0
  408218:	b.ne	408228 <ferror@plt+0x5948>  // b.any
  40821c:	ldr	x0, [sp, #72]
  408220:	ldr	x0, [x0, #8]
  408224:	b	408358 <ferror@plt+0x5a78>
  408228:	ldr	x0, [sp, #72]
  40822c:	ldr	x0, [x0]
  408230:	str	x0, [sp, #72]
  408234:	ldr	x0, [sp, #72]
  408238:	cmp	x0, #0x0
  40823c:	b.ne	4081cc <ferror@plt+0x58ec>  // b.any
  408240:	mov	x0, #0x118                 	// #280
  408244:	bl	402400 <malloc@plt>
  408248:	str	x0, [sp, #72]
  40824c:	ldr	x0, [sp, #72]
  408250:	cmp	x0, #0x0
  408254:	b.ne	408260 <ferror@plt+0x5980>  // b.any
  408258:	mov	x0, #0x0                   	// #0
  40825c:	b	408358 <ferror@plt+0x5a78>
  408260:	ldr	w0, [sp, #32]
  408264:	and	w1, w0, #0xffff
  408268:	ldr	x0, [sp, #72]
  40826c:	strh	w1, [x0, #22]
  408270:	ldr	w0, [sp, #36]
  408274:	and	w1, w0, #0xffff
  408278:	ldr	x0, [sp, #72]
  40827c:	strh	w1, [x0, #18]
  408280:	ldr	x0, [sp, #72]
  408284:	str	xzr, [x0, #8]
  408288:	ldr	x0, [sp, #72]
  40828c:	add	x0, x0, #0x18
  408290:	ldrsw	x1, [sp, #36]
  408294:	mov	x2, x1
  408298:	ldr	x1, [sp, #40]
  40829c:	bl	4021f0 <memcpy@plt>
  4082a0:	adrp	x0, 426000 <ferror@plt+0x23720>
  4082a4:	add	x0, x0, #0x4c0
  4082a8:	ldr	w1, [sp, #68]
  4082ac:	ldr	x1, [x0, x1, lsl #3]
  4082b0:	ldr	x0, [sp, #72]
  4082b4:	str	x1, [x0]
  4082b8:	adrp	x0, 426000 <ferror@plt+0x23720>
  4082bc:	add	x0, x0, #0x4c0
  4082c0:	ldr	w1, [sp, #68]
  4082c4:	ldr	x2, [sp, #72]
  4082c8:	str	x2, [x0, x1, lsl #3]
  4082cc:	adrp	x0, 426000 <ferror@plt+0x23720>
  4082d0:	add	x0, x0, #0xdc8
  4082d4:	ldr	w0, [x0]
  4082d8:	add	w1, w0, #0x1
  4082dc:	adrp	x0, 426000 <ferror@plt+0x23720>
  4082e0:	add	x0, x0, #0xdc8
  4082e4:	str	w1, [x0]
  4082e8:	adrp	x0, 426000 <ferror@plt+0x23720>
  4082ec:	add	x0, x0, #0xdc8
  4082f0:	ldr	w0, [x0]
  4082f4:	cmp	w0, #0x1
  4082f8:	b.ne	408304 <ferror@plt+0x5a24>  // b.any
  4082fc:	mov	w0, #0x1                   	// #1
  408300:	bl	4022c0 <sethostent@plt>
  408304:	adrp	x0, 425000 <ferror@plt+0x22720>
  408308:	ldr	x0, [x0, #4016]
  40830c:	ldr	x0, [x0]
  408310:	bl	402710 <fflush@plt>
  408314:	ldr	w0, [sp, #36]
  408318:	ldr	w2, [sp, #32]
  40831c:	mov	w1, w0
  408320:	ldr	x0, [sp, #40]
  408324:	bl	402650 <gethostbyaddr@plt>
  408328:	str	x0, [sp, #56]
  40832c:	ldr	x0, [sp, #56]
  408330:	cmp	x0, #0x0
  408334:	b.eq	408350 <ferror@plt+0x5a70>  // b.none
  408338:	ldr	x0, [sp, #56]
  40833c:	ldr	x0, [x0]
  408340:	bl	402550 <strdup@plt>
  408344:	mov	x1, x0
  408348:	ldr	x0, [sp, #72]
  40834c:	str	x1, [x0, #8]
  408350:	ldr	x0, [sp, #72]
  408354:	ldr	x0, [x0, #8]
  408358:	ldr	x19, [sp, #16]
  40835c:	ldp	x29, x30, [sp], #80
  408360:	ret
  408364:	stp	x29, x30, [sp, #-64]!
  408368:	mov	x29, sp
  40836c:	str	w0, [sp, #44]
  408370:	str	w1, [sp, #40]
  408374:	str	x2, [sp, #32]
  408378:	str	x3, [sp, #24]
  40837c:	str	w4, [sp, #20]
  408380:	adrp	x0, 425000 <ferror@plt+0x22720>
  408384:	ldr	x0, [x0, #4064]
  408388:	ldr	w0, [x0]
  40838c:	cmp	w0, #0x0
  408390:	b.eq	4083e8 <ferror@plt+0x5b08>  // b.none
  408394:	ldr	w0, [sp, #40]
  408398:	cmp	w0, #0x0
  40839c:	b.gt	4083ac <ferror@plt+0x5acc>
  4083a0:	ldr	w0, [sp, #44]
  4083a4:	bl	407274 <ferror@plt+0x4994>
  4083a8:	b	4083b0 <ferror@plt+0x5ad0>
  4083ac:	ldr	w0, [sp, #40]
  4083b0:	str	w0, [sp, #40]
  4083b4:	ldr	w0, [sp, #40]
  4083b8:	cmp	w0, #0x0
  4083bc:	b.le	4083e8 <ferror@plt+0x5b08>
  4083c0:	ldr	w2, [sp, #44]
  4083c4:	ldr	w1, [sp, #40]
  4083c8:	ldr	x0, [sp, #32]
  4083cc:	bl	4080f8 <ferror@plt+0x5818>
  4083d0:	str	x0, [sp, #56]
  4083d4:	ldr	x0, [sp, #56]
  4083d8:	cmp	x0, #0x0
  4083dc:	b.eq	4083e8 <ferror@plt+0x5b08>  // b.none
  4083e0:	ldr	x0, [sp, #56]
  4083e4:	b	408400 <ferror@plt+0x5b20>
  4083e8:	ldr	w4, [sp, #20]
  4083ec:	ldr	x3, [sp, #24]
  4083f0:	ldr	x2, [sp, #32]
  4083f4:	ldr	w1, [sp, #40]
  4083f8:	ldr	w0, [sp, #44]
  4083fc:	bl	407dd8 <ferror@plt+0x54f8>
  408400:	ldp	x29, x30, [sp], #64
  408404:	ret
  408408:	stp	x29, x30, [sp, #-32]!
  40840c:	mov	x29, sp
  408410:	str	w0, [sp, #28]
  408414:	str	w1, [sp, #24]
  408418:	str	x2, [sp, #16]
  40841c:	mov	w4, #0x100                 	// #256
  408420:	adrp	x0, 426000 <ferror@plt+0x23720>
  408424:	add	x3, x0, #0xdd0
  408428:	ldr	x2, [sp, #16]
  40842c:	ldr	w1, [sp, #24]
  408430:	ldr	w0, [sp, #28]
  408434:	bl	408364 <ferror@plt+0x5a84>
  408438:	ldp	x29, x30, [sp], #32
  40843c:	ret
  408440:	stp	x29, x30, [sp, #-64]!
  408444:	mov	x29, sp
  408448:	str	x0, [sp, #40]
  40844c:	str	w1, [sp, #36]
  408450:	str	x2, [sp, #24]
  408454:	str	w3, [sp, #32]
  408458:	ldr	x0, [sp, #24]
  40845c:	str	x0, [sp, #56]
  408460:	str	wzr, [sp, #52]
  408464:	b	4084bc <ferror@plt+0x5bdc>
  408468:	ldr	w0, [sp, #32]
  40846c:	cmp	w0, #0x2
  408470:	b.le	4084d0 <ferror@plt+0x5bf0>
  408474:	ldrsw	x0, [sp, #52]
  408478:	ldr	x1, [sp, #40]
  40847c:	add	x0, x1, x0
  408480:	ldrb	w0, [x0]
  408484:	mov	w2, w0
  408488:	adrp	x0, 411000 <ferror@plt+0xe720>
  40848c:	add	x1, x0, #0x9e8
  408490:	ldr	x0, [sp, #56]
  408494:	bl	402300 <sprintf@plt>
  408498:	ldr	x0, [sp, #56]
  40849c:	add	x0, x0, #0x2
  4084a0:	str	x0, [sp, #56]
  4084a4:	ldr	w0, [sp, #32]
  4084a8:	sub	w0, w0, #0x2
  4084ac:	str	w0, [sp, #32]
  4084b0:	ldr	w0, [sp, #52]
  4084b4:	add	w0, w0, #0x1
  4084b8:	str	w0, [sp, #52]
  4084bc:	ldr	w1, [sp, #52]
  4084c0:	ldr	w0, [sp, #36]
  4084c4:	cmp	w1, w0
  4084c8:	b.lt	408468 <ferror@plt+0x5b88>  // b.tstop
  4084cc:	b	4084d4 <ferror@plt+0x5bf4>
  4084d0:	nop
  4084d4:	ldr	x0, [sp, #24]
  4084d8:	ldp	x29, x30, [sp], #64
  4084dc:	ret
  4084e0:	stp	x29, x30, [sp, #-80]!
  4084e4:	mov	x29, sp
  4084e8:	str	x0, [sp, #40]
  4084ec:	str	x1, [sp, #32]
  4084f0:	str	w2, [sp, #28]
  4084f4:	str	x3, [sp, #16]
  4084f8:	str	wzr, [sp, #76]
  4084fc:	ldr	x0, [sp, #40]
  408500:	bl	402220 <strlen@plt>
  408504:	and	x0, x0, #0x1
  408508:	cmp	x0, #0x0
  40850c:	b.eq	4085ac <ferror@plt+0x5ccc>  // b.none
  408510:	mov	x0, #0x0                   	// #0
  408514:	b	4085e8 <ferror@plt+0x5d08>
  408518:	add	x0, sp, #0x38
  40851c:	mov	x2, #0x2                   	// #2
  408520:	ldr	x1, [sp, #40]
  408524:	bl	4027f0 <strncpy@plt>
  408528:	strb	wzr, [sp, #58]
  40852c:	bl	402840 <__errno_location@plt>
  408530:	str	wzr, [x0]
  408534:	add	x1, sp, #0x40
  408538:	add	x0, sp, #0x38
  40853c:	mov	w2, #0x10                  	// #16
  408540:	bl	402210 <strtoul@plt>
  408544:	str	w0, [sp, #72]
  408548:	bl	402840 <__errno_location@plt>
  40854c:	ldr	w0, [x0]
  408550:	cmp	w0, #0x0
  408554:	b.ne	408574 <ferror@plt+0x5c94>  // b.any
  408558:	ldr	w0, [sp, #72]
  40855c:	cmp	w0, #0xff
  408560:	b.hi	408574 <ferror@plt+0x5c94>  // b.pmore
  408564:	ldr	x0, [sp, #64]
  408568:	ldrb	w0, [x0]
  40856c:	cmp	w0, #0x0
  408570:	b.eq	40857c <ferror@plt+0x5c9c>  // b.none
  408574:	mov	x0, #0x0                   	// #0
  408578:	b	4085e8 <ferror@plt+0x5d08>
  40857c:	ldr	w0, [sp, #76]
  408580:	add	w1, w0, #0x1
  408584:	str	w1, [sp, #76]
  408588:	mov	w0, w0
  40858c:	ldr	x1, [sp, #32]
  408590:	add	x0, x1, x0
  408594:	ldr	w1, [sp, #72]
  408598:	and	w1, w1, #0xff
  40859c:	strb	w1, [x0]
  4085a0:	ldr	x0, [sp, #40]
  4085a4:	add	x0, x0, #0x2
  4085a8:	str	x0, [sp, #40]
  4085ac:	ldr	w0, [sp, #28]
  4085b0:	ldr	w1, [sp, #76]
  4085b4:	cmp	w1, w0
  4085b8:	b.cs	4085cc <ferror@plt+0x5cec>  // b.hs, b.nlast
  4085bc:	ldr	x0, [sp, #40]
  4085c0:	bl	402220 <strlen@plt>
  4085c4:	cmp	x0, #0x1
  4085c8:	b.hi	408518 <ferror@plt+0x5c38>  // b.pmore
  4085cc:	ldr	x0, [sp, #16]
  4085d0:	cmp	x0, #0x0
  4085d4:	b.eq	4085e4 <ferror@plt+0x5d04>  // b.none
  4085d8:	ldr	x0, [sp, #16]
  4085dc:	ldr	w1, [sp, #76]
  4085e0:	str	w1, [x0]
  4085e4:	ldr	x0, [sp, #32]
  4085e8:	ldp	x29, x30, [sp], #80
  4085ec:	ret
  4085f0:	stp	x29, x30, [sp, #-64]!
  4085f4:	mov	x29, sp
  4085f8:	str	x0, [sp, #40]
  4085fc:	str	x1, [sp, #32]
  408600:	str	w2, [sp, #28]
  408604:	str	wzr, [sp, #60]
  408608:	str	wzr, [sp, #56]
  40860c:	b	4086dc <ferror@plt+0x5dfc>
  408610:	ldrsw	x0, [sp, #56]
  408614:	ldr	x1, [sp, #40]
  408618:	add	x0, x1, x0
  40861c:	ldrb	w0, [x0]
  408620:	bl	405e78 <ferror@plt+0x3598>
  408624:	str	w0, [sp, #52]
  408628:	ldr	w0, [sp, #52]
  40862c:	cmp	w0, #0x0
  408630:	b.ge	40863c <ferror@plt+0x5d5c>  // b.tcont
  408634:	mov	w0, #0xffffffff            	// #-1
  408638:	b	4086f0 <ferror@plt+0x5e10>
  40863c:	ldr	w0, [sp, #52]
  408640:	and	w1, w0, #0xff
  408644:	ldrsw	x0, [sp, #60]
  408648:	ldr	x2, [sp, #32]
  40864c:	add	x0, x2, x0
  408650:	ubfiz	w1, w1, #4, #4
  408654:	and	w1, w1, #0xff
  408658:	strb	w1, [x0]
  40865c:	ldrsw	x0, [sp, #56]
  408660:	add	x0, x0, #0x1
  408664:	ldr	x1, [sp, #40]
  408668:	add	x0, x1, x0
  40866c:	ldrb	w0, [x0]
  408670:	bl	405e78 <ferror@plt+0x3598>
  408674:	str	w0, [sp, #52]
  408678:	ldr	w0, [sp, #52]
  40867c:	cmp	w0, #0x0
  408680:	b.ge	40868c <ferror@plt+0x5dac>  // b.tcont
  408684:	mov	w0, #0xffffffff            	// #-1
  408688:	b	4086f0 <ferror@plt+0x5e10>
  40868c:	ldrsw	x0, [sp, #60]
  408690:	ldr	x1, [sp, #32]
  408694:	add	x0, x1, x0
  408698:	ldrb	w0, [x0]
  40869c:	sxtb	w1, w0
  4086a0:	ldr	w0, [sp, #52]
  4086a4:	sxtb	w0, w0
  4086a8:	orr	w0, w1, w0
  4086ac:	sxtb	w2, w0
  4086b0:	ldrsw	x0, [sp, #60]
  4086b4:	ldr	x1, [sp, #32]
  4086b8:	add	x0, x1, x0
  4086bc:	and	w1, w2, #0xff
  4086c0:	strb	w1, [x0]
  4086c4:	ldr	w0, [sp, #60]
  4086c8:	add	w0, w0, #0x1
  4086cc:	str	w0, [sp, #60]
  4086d0:	ldr	w0, [sp, #56]
  4086d4:	add	w0, w0, #0x2
  4086d8:	str	w0, [sp, #56]
  4086dc:	ldr	w1, [sp, #60]
  4086e0:	ldr	w0, [sp, #28]
  4086e4:	cmp	w1, w0
  4086e8:	b.lt	408610 <ferror@plt+0x5d30>  // b.tstop
  4086ec:	mov	w0, #0x0                   	// #0
  4086f0:	ldp	x29, x30, [sp], #64
  4086f4:	ret
  4086f8:	stp	x29, x30, [sp, #-96]!
  4086fc:	mov	x29, sp
  408700:	str	x0, [sp, #40]
  408704:	str	x1, [sp, #32]
  408708:	str	x2, [sp, #24]
  40870c:	add	x0, sp, #0x28
  408710:	str	x0, [sp, #64]
  408714:	str	xzr, [sp, #80]
  408718:	adrp	x0, 411000 <ferror@plt+0xe720>
  40871c:	add	x0, x0, #0x9f0
  408720:	str	x0, [sp, #72]
  408724:	str	wzr, [sp, #92]
  408728:	b	4087c8 <ferror@plt+0x5ee8>
  40872c:	ldrsw	x0, [sp, #92]
  408730:	lsl	x0, x0, #1
  408734:	ldr	x1, [sp, #64]
  408738:	add	x0, x1, x0
  40873c:	ldrh	w0, [x0]
  408740:	bl	4023f0 <ntohs@plt>
  408744:	strh	w0, [sp, #62]
  408748:	ldr	w0, [sp, #92]
  40874c:	cmp	w0, #0x3
  408750:	b.ne	408760 <ferror@plt+0x5e80>  // b.any
  408754:	adrp	x0, 411000 <ferror@plt+0xe720>
  408758:	add	x0, x0, #0x9f8
  40875c:	str	x0, [sp, #72]
  408760:	ldr	x1, [sp, #32]
  408764:	ldr	x0, [sp, #80]
  408768:	add	x5, x1, x0
  40876c:	ldr	x1, [sp, #24]
  408770:	ldr	x0, [sp, #80]
  408774:	sub	x1, x1, x0
  408778:	ldrh	w0, [sp, #62]
  40877c:	ldr	x4, [sp, #72]
  408780:	mov	w3, w0
  408784:	adrp	x0, 411000 <ferror@plt+0xe720>
  408788:	add	x2, x0, #0xa00
  40878c:	mov	x0, x5
  408790:	bl	402360 <snprintf@plt>
  408794:	str	w0, [sp, #56]
  408798:	ldr	w0, [sp, #56]
  40879c:	cmp	w0, #0x0
  4087a0:	b.ge	4087ac <ferror@plt+0x5ecc>  // b.tcont
  4087a4:	ldr	w0, [sp, #56]
  4087a8:	b	4087d8 <ferror@plt+0x5ef8>
  4087ac:	ldrsw	x0, [sp, #56]
  4087b0:	ldr	x1, [sp, #80]
  4087b4:	add	x0, x1, x0
  4087b8:	str	x0, [sp, #80]
  4087bc:	ldr	w0, [sp, #92]
  4087c0:	add	w0, w0, #0x1
  4087c4:	str	w0, [sp, #92]
  4087c8:	ldr	w0, [sp, #92]
  4087cc:	cmp	w0, #0x3
  4087d0:	b.le	40872c <ferror@plt+0x5e4c>
  4087d4:	ldr	x0, [sp, #80]
  4087d8:	ldp	x29, x30, [sp], #96
  4087dc:	ret
  4087e0:	stp	x29, x30, [sp, #-64]!
  4087e4:	mov	x29, sp
  4087e8:	str	x0, [sp, #40]
  4087ec:	str	x1, [sp, #32]
  4087f0:	str	x2, [sp, #24]
  4087f4:	str	xzr, [sp, #56]
  4087f8:	b	4088b0 <ferror@plt+0x5fd0>
  4087fc:	bl	402600 <__ctype_b_loc@plt>
  408800:	ldr	x1, [x0]
  408804:	ldr	x2, [sp, #40]
  408808:	ldr	x0, [sp, #56]
  40880c:	add	x0, x2, x0
  408810:	ldrb	w0, [x0]
  408814:	and	x0, x0, #0xff
  408818:	lsl	x0, x0, #1
  40881c:	add	x0, x1, x0
  408820:	ldrh	w0, [x0]
  408824:	and	w0, w0, #0x4000
  408828:	cmp	w0, #0x0
  40882c:	b.eq	408884 <ferror@plt+0x5fa4>  // b.none
  408830:	ldr	x1, [sp, #40]
  408834:	ldr	x0, [sp, #56]
  408838:	add	x0, x1, x0
  40883c:	ldrb	w0, [x0]
  408840:	cmp	w0, #0x5c
  408844:	b.eq	408884 <ferror@plt+0x5fa4>  // b.none
  408848:	ldr	x1, [sp, #40]
  40884c:	ldr	x0, [sp, #56]
  408850:	add	x0, x1, x0
  408854:	ldrb	w0, [x0]
  408858:	mov	w1, w0
  40885c:	ldr	x0, [sp, #24]
  408860:	bl	4026c0 <strchr@plt>
  408864:	cmp	x0, #0x0
  408868:	b.ne	408884 <ferror@plt+0x5fa4>  // b.any
  40886c:	ldr	x1, [sp, #40]
  408870:	ldr	x0, [sp, #56]
  408874:	add	x0, x1, x0
  408878:	ldrb	w0, [x0]
  40887c:	bl	402860 <putchar@plt>
  408880:	b	4088a4 <ferror@plt+0x5fc4>
  408884:	ldr	x1, [sp, #40]
  408888:	ldr	x0, [sp, #56]
  40888c:	add	x0, x1, x0
  408890:	ldrb	w0, [x0]
  408894:	mov	w1, w0
  408898:	adrp	x0, 411000 <ferror@plt+0xe720>
  40889c:	add	x0, x0, #0xa08
  4088a0:	bl	402820 <printf@plt>
  4088a4:	ldr	x0, [sp, #56]
  4088a8:	add	x0, x0, #0x1
  4088ac:	str	x0, [sp, #56]
  4088b0:	ldr	x1, [sp, #56]
  4088b4:	ldr	x0, [sp, #32]
  4088b8:	cmp	x1, x0
  4088bc:	b.cc	4087fc <ferror@plt+0x5f1c>  // b.lo, b.ul, b.last
  4088c0:	nop
  4088c4:	nop
  4088c8:	ldp	x29, x30, [sp], #64
  4088cc:	ret
  4088d0:	stp	x29, x30, [sp, #-112]!
  4088d4:	mov	x29, sp
  4088d8:	str	x0, [sp, #24]
  4088dc:	add	x0, sp, #0x50
  4088e0:	mov	x1, #0x0                   	// #0
  4088e4:	bl	4024b0 <gettimeofday@plt>
  4088e8:	add	x0, sp, #0x50
  4088ec:	bl	402380 <localtime@plt>
  4088f0:	str	x0, [sp, #104]
  4088f4:	adrp	x0, 425000 <ferror@plt+0x22720>
  4088f8:	ldr	x0, [x0, #4032]
  4088fc:	ldr	w0, [x0]
  408900:	cmp	w0, #0x0
  408904:	b.eq	408948 <ferror@plt+0x6068>  // b.none
  408908:	add	x4, sp, #0x28
  40890c:	ldr	x3, [sp, #104]
  408910:	adrp	x0, 411000 <ferror@plt+0xe720>
  408914:	add	x2, x0, #0xa10
  408918:	mov	x1, #0x28                  	// #40
  40891c:	mov	x0, x4
  408920:	bl	402330 <strftime@plt>
  408924:	ldr	x1, [sp, #88]
  408928:	add	x0, sp, #0x28
  40892c:	mov	x3, x1
  408930:	mov	x2, x0
  408934:	adrp	x0, 411000 <ferror@plt+0xe720>
  408938:	add	x1, x0, #0xa28
  40893c:	ldr	x0, [sp, #24]
  408940:	bl	4028a0 <fprintf@plt>
  408944:	b	408988 <ferror@plt+0x60a8>
  408948:	ldr	x0, [sp, #104]
  40894c:	bl	402790 <asctime@plt>
  408950:	str	x0, [sp, #96]
  408954:	ldr	x0, [sp, #96]
  408958:	bl	402220 <strlen@plt>
  40895c:	sub	x0, x0, #0x1
  408960:	ldr	x1, [sp, #96]
  408964:	add	x0, x1, x0
  408968:	strb	wzr, [x0]
  40896c:	ldr	x0, [sp, #88]
  408970:	mov	x3, x0
  408974:	ldr	x2, [sp, #96]
  408978:	adrp	x0, 411000 <ferror@plt+0xe720>
  40897c:	add	x1, x0, #0xa38
  408980:	ldr	x0, [sp, #24]
  408984:	bl	4028a0 <fprintf@plt>
  408988:	mov	w0, #0x0                   	// #0
  40898c:	ldp	x29, x30, [sp], #112
  408990:	ret
  408994:	stp	x29, x30, [sp, #-128]!
  408998:	mov	x29, sp
  40899c:	str	x0, [sp, #40]
  4089a0:	str	x1, [sp, #32]
  4089a4:	str	x2, [sp, #24]
  4089a8:	str	xzr, [sp, #120]
  4089ac:	str	wzr, [sp, #116]
  4089b0:	ldr	x0, [sp, #24]
  4089b4:	add	x0, x0, #0x28
  4089b8:	ldr	x0, [x0]
  4089bc:	cmp	x0, #0x0
  4089c0:	b.eq	408b00 <ferror@plt+0x6220>  // b.none
  4089c4:	ldr	x0, [sp, #24]
  4089c8:	add	x0, x0, #0x28
  4089cc:	ldr	x0, [x0]
  4089d0:	bl	405b20 <ferror@plt+0x3240>
  4089d4:	str	w0, [sp, #112]
  4089d8:	ldr	w0, [sp, #112]
  4089dc:	cmp	w0, #0x0
  4089e0:	b.eq	408a94 <ferror@plt+0x61b4>  // b.none
  4089e4:	ldr	x0, [sp, #24]
  4089e8:	add	x0, x0, #0x128
  4089ec:	ldr	x0, [x0]
  4089f0:	cmp	x0, #0x0
  4089f4:	b.eq	408a34 <ferror@plt+0x6154>  // b.none
  4089f8:	bl	40bcdc <ferror@plt+0x93fc>
  4089fc:	and	w0, w0, #0xff
  408a00:	cmp	w0, #0x0
  408a04:	b.eq	408a24 <ferror@plt+0x6144>  // b.none
  408a08:	ldr	w3, [sp, #112]
  408a0c:	mov	x2, #0x0                   	// #0
  408a10:	adrp	x0, 411000 <ferror@plt+0xe720>
  408a14:	add	x1, x0, #0xa50
  408a18:	mov	w0, #0x2                   	// #2
  408a1c:	bl	405b50 <ferror@plt+0x3270>
  408a20:	b	408acc <ferror@plt+0x61ec>
  408a24:	ldr	w0, [sp, #112]
  408a28:	bl	40a660 <ferror@plt+0x7d80>
  408a2c:	str	x0, [sp, #120]
  408a30:	b	408acc <ferror@plt+0x61ec>
  408a34:	ldr	w0, [sp, #112]
  408a38:	bl	40a838 <ferror@plt+0x7f58>
  408a3c:	str	x0, [sp, #120]
  408a40:	bl	40bcdc <ferror@plt+0x93fc>
  408a44:	and	w0, w0, #0xff
  408a48:	cmp	w0, #0x0
  408a4c:	b.eq	408a6c <ferror@plt+0x618c>  // b.none
  408a50:	ldr	x3, [sp, #120]
  408a54:	mov	x2, #0x0                   	// #0
  408a58:	adrp	x0, 411000 <ferror@plt+0xe720>
  408a5c:	add	x1, x0, #0x9c8
  408a60:	mov	w0, #0x2                   	// #2
  408a64:	bl	405bc8 <ferror@plt+0x32e8>
  408a68:	str	xzr, [sp, #120]
  408a6c:	ldr	w0, [sp, #112]
  408a70:	bl	40a958 <ferror@plt+0x8078>
  408a74:	str	w0, [sp, #116]
  408a78:	ldr	w0, [sp, #116]
  408a7c:	and	w0, w0, #0x1
  408a80:	cmp	w0, #0x0
  408a84:	cset	w0, eq  // eq = none
  408a88:	and	w0, w0, #0xff
  408a8c:	str	w0, [sp, #116]
  408a90:	b	408acc <ferror@plt+0x61ec>
  408a94:	bl	40bcdc <ferror@plt+0x93fc>
  408a98:	and	w0, w0, #0xff
  408a9c:	cmp	w0, #0x0
  408aa0:	b.eq	408ac0 <ferror@plt+0x61e0>  // b.none
  408aa4:	mov	x3, #0x0                   	// #0
  408aa8:	mov	x2, #0x0                   	// #0
  408aac:	adrp	x0, 411000 <ferror@plt+0xe720>
  408ab0:	add	x1, x0, #0x9c8
  408ab4:	mov	w0, #0x2                   	// #2
  408ab8:	bl	405b8c <ferror@plt+0x32ac>
  408abc:	b	408acc <ferror@plt+0x61ec>
  408ac0:	adrp	x0, 411000 <ferror@plt+0xe720>
  408ac4:	add	x0, x0, #0xa60
  408ac8:	str	x0, [sp, #120]
  408acc:	ldr	x0, [sp, #120]
  408ad0:	cmp	x0, #0x0
  408ad4:	b.eq	408b00 <ferror@plt+0x6220>  // b.none
  408ad8:	add	x5, sp, #0x30
  408adc:	ldr	x4, [sp, #120]
  408ae0:	ldr	x3, [sp, #32]
  408ae4:	adrp	x0, 411000 <ferror@plt+0xe720>
  408ae8:	add	x2, x0, #0xa68
  408aec:	mov	x1, #0x40                  	// #64
  408af0:	mov	x0, x5
  408af4:	bl	402360 <snprintf@plt>
  408af8:	add	x0, sp, #0x30
  408afc:	str	x0, [sp, #32]
  408b00:	ldr	x4, [sp, #32]
  408b04:	ldr	x3, [sp, #40]
  408b08:	adrp	x0, 411000 <ferror@plt+0xe720>
  408b0c:	add	x2, x0, #0xa70
  408b10:	mov	w1, #0x0                   	// #0
  408b14:	mov	w0, #0x4                   	// #4
  408b18:	bl	40c824 <ferror@plt+0x9f44>
  408b1c:	ldr	w0, [sp, #116]
  408b20:	ldp	x29, x30, [sp], #128
  408b24:	ret
  408b28:	stp	x29, x30, [sp, #-112]!
  408b2c:	mov	x29, sp
  408b30:	str	x19, [sp, #16]
  408b34:	str	x0, [sp, #56]
  408b38:	str	x1, [sp, #48]
  408b3c:	str	x2, [sp, #40]
  408b40:	ldr	x2, [sp, #40]
  408b44:	ldr	x1, [sp, #48]
  408b48:	ldr	x0, [sp, #56]
  408b4c:	bl	402640 <getline@plt>
  408b50:	str	x0, [sp, #104]
  408b54:	ldr	x0, [sp, #104]
  408b58:	cmp	x0, #0x0
  408b5c:	b.ge	408b68 <ferror@plt+0x6288>  // b.tcont
  408b60:	ldr	x0, [sp, #104]
  408b64:	b	408d38 <ferror@plt+0x6458>
  408b68:	adrp	x0, 425000 <ferror@plt+0x22720>
  408b6c:	ldr	x0, [x0, #4000]
  408b70:	ldr	w0, [x0]
  408b74:	add	w1, w0, #0x1
  408b78:	adrp	x0, 425000 <ferror@plt+0x22720>
  408b7c:	ldr	x0, [x0, #4000]
  408b80:	str	w1, [x0]
  408b84:	ldr	x0, [sp, #56]
  408b88:	ldr	x0, [x0]
  408b8c:	mov	w1, #0x23                  	// #35
  408b90:	bl	4026c0 <strchr@plt>
  408b94:	str	x0, [sp, #96]
  408b98:	ldr	x0, [sp, #96]
  408b9c:	cmp	x0, #0x0
  408ba0:	b.eq	408d0c <ferror@plt+0x642c>  // b.none
  408ba4:	ldr	x0, [sp, #96]
  408ba8:	strb	wzr, [x0]
  408bac:	b	408d0c <ferror@plt+0x642c>
  408bb0:	str	xzr, [sp, #80]
  408bb4:	str	xzr, [sp, #72]
  408bb8:	add	x1, sp, #0x48
  408bbc:	add	x0, sp, #0x50
  408bc0:	ldr	x2, [sp, #40]
  408bc4:	bl	402640 <getline@plt>
  408bc8:	str	x0, [sp, #88]
  408bcc:	ldr	x0, [sp, #88]
  408bd0:	cmp	x0, #0x0
  408bd4:	b.ge	408c04 <ferror@plt+0x6324>  // b.tcont
  408bd8:	adrp	x0, 425000 <ferror@plt+0x22720>
  408bdc:	ldr	x0, [x0, #3992]
  408be0:	ldr	x0, [x0]
  408be4:	mov	x3, x0
  408be8:	mov	x2, #0x1a                  	// #26
  408bec:	mov	x1, #0x1                   	// #1
  408bf0:	adrp	x0, 411000 <ferror@plt+0xe720>
  408bf4:	add	x0, x0, #0xa78
  408bf8:	bl	4026e0 <fwrite@plt>
  408bfc:	ldr	x0, [sp, #88]
  408c00:	b	408d38 <ferror@plt+0x6458>
  408c04:	adrp	x0, 425000 <ferror@plt+0x22720>
  408c08:	ldr	x0, [x0, #4000]
  408c0c:	ldr	w0, [x0]
  408c10:	add	w1, w0, #0x1
  408c14:	adrp	x0, 425000 <ferror@plt+0x22720>
  408c18:	ldr	x0, [x0, #4000]
  408c1c:	str	w1, [x0]
  408c20:	ldr	x0, [sp, #96]
  408c24:	strb	wzr, [x0]
  408c28:	ldr	x0, [sp, #80]
  408c2c:	mov	w1, #0x23                  	// #35
  408c30:	bl	4026c0 <strchr@plt>
  408c34:	str	x0, [sp, #96]
  408c38:	ldr	x0, [sp, #96]
  408c3c:	cmp	x0, #0x0
  408c40:	b.eq	408c4c <ferror@plt+0x636c>  // b.none
  408c44:	ldr	x0, [sp, #96]
  408c48:	strb	wzr, [x0]
  408c4c:	ldr	x0, [sp, #56]
  408c50:	ldr	x0, [x0]
  408c54:	bl	402220 <strlen@plt>
  408c58:	mov	x19, x0
  408c5c:	ldr	x0, [sp, #80]
  408c60:	bl	402220 <strlen@plt>
  408c64:	add	x0, x19, x0
  408c68:	add	x1, x0, #0x1
  408c6c:	ldr	x0, [sp, #48]
  408c70:	str	x1, [x0]
  408c74:	ldr	x0, [sp, #56]
  408c78:	ldr	x2, [x0]
  408c7c:	ldr	x0, [sp, #48]
  408c80:	ldr	x0, [x0]
  408c84:	mov	x1, x0
  408c88:	mov	x0, x2
  408c8c:	bl	402510 <realloc@plt>
  408c90:	mov	x1, x0
  408c94:	ldr	x0, [sp, #56]
  408c98:	str	x1, [x0]
  408c9c:	ldr	x0, [sp, #56]
  408ca0:	ldr	x0, [x0]
  408ca4:	cmp	x0, #0x0
  408ca8:	b.ne	408ce0 <ferror@plt+0x6400>  // b.any
  408cac:	adrp	x0, 425000 <ferror@plt+0x22720>
  408cb0:	ldr	x0, [x0, #3992]
  408cb4:	ldr	x0, [x0]
  408cb8:	mov	x3, x0
  408cbc:	mov	x2, #0xe                   	// #14
  408cc0:	mov	x1, #0x1                   	// #1
  408cc4:	adrp	x0, 411000 <ferror@plt+0xe720>
  408cc8:	add	x0, x0, #0xa98
  408ccc:	bl	4026e0 <fwrite@plt>
  408cd0:	ldr	x0, [sp, #48]
  408cd4:	str	xzr, [x0]
  408cd8:	mov	x0, #0xffffffffffffffff    	// #-1
  408cdc:	b	408d38 <ferror@plt+0x6458>
  408ce0:	ldr	x0, [sp, #88]
  408ce4:	sub	x0, x0, #0x2
  408ce8:	ldr	x1, [sp, #104]
  408cec:	add	x0, x1, x0
  408cf0:	str	x0, [sp, #104]
  408cf4:	ldr	x0, [sp, #56]
  408cf8:	ldr	x0, [x0]
  408cfc:	ldr	x1, [sp, #80]
  408d00:	bl	402460 <strcat@plt>
  408d04:	ldr	x0, [sp, #80]
  408d08:	bl	402660 <free@plt>
  408d0c:	ldr	x0, [sp, #56]
  408d10:	ldr	x2, [x0]
  408d14:	adrp	x0, 411000 <ferror@plt+0xe720>
  408d18:	add	x1, x0, #0xaa8
  408d1c:	mov	x0, x2
  408d20:	bl	4027d0 <strstr@plt>
  408d24:	str	x0, [sp, #96]
  408d28:	ldr	x0, [sp, #96]
  408d2c:	cmp	x0, #0x0
  408d30:	b.ne	408bb0 <ferror@plt+0x62d0>  // b.any
  408d34:	ldr	x0, [sp, #104]
  408d38:	ldr	x19, [sp, #16]
  408d3c:	ldp	x29, x30, [sp], #112
  408d40:	ret
  408d44:	stp	x29, x30, [sp, #-64]!
  408d48:	mov	x29, sp
  408d4c:	str	x0, [sp, #40]
  408d50:	str	x1, [sp, #32]
  408d54:	str	w2, [sp, #28]
  408d58:	ldr	x0, [sp, #40]
  408d5c:	str	x0, [sp, #56]
  408d60:	str	wzr, [sp, #52]
  408d64:	b	408ee8 <ferror@plt+0x6608>
  408d68:	adrp	x0, 411000 <ferror@plt+0xe720>
  408d6c:	add	x1, x0, #0xb78
  408d70:	ldr	x0, [sp, #56]
  408d74:	bl	4026b0 <strspn@plt>
  408d78:	mov	x1, x0
  408d7c:	ldr	x0, [sp, #56]
  408d80:	add	x0, x0, x1
  408d84:	str	x0, [sp, #56]
  408d88:	ldr	x0, [sp, #56]
  408d8c:	ldrb	w0, [x0]
  408d90:	cmp	w0, #0x0
  408d94:	b.eq	408efc <ferror@plt+0x661c>  // b.none
  408d98:	ldr	w0, [sp, #28]
  408d9c:	sub	w0, w0, #0x1
  408da0:	ldr	w1, [sp, #52]
  408da4:	cmp	w1, w0
  408da8:	b.lt	408dd8 <ferror@plt+0x64f8>  // b.tstop
  408dac:	adrp	x0, 425000 <ferror@plt+0x22720>
  408db0:	ldr	x0, [x0, #3992]
  408db4:	ldr	x0, [x0]
  408db8:	mov	x3, x0
  408dbc:	mov	x2, #0x1e                  	// #30
  408dc0:	mov	x1, #0x1                   	// #1
  408dc4:	adrp	x0, 411000 <ferror@plt+0xe720>
  408dc8:	add	x0, x0, #0xab0
  408dcc:	bl	4026e0 <fwrite@plt>
  408dd0:	mov	w0, #0x1                   	// #1
  408dd4:	bl	402230 <exit@plt>
  408dd8:	ldr	x0, [sp, #56]
  408ddc:	ldrb	w0, [x0]
  408de0:	cmp	w0, #0x27
  408de4:	b.eq	408df8 <ferror@plt+0x6518>  // b.none
  408de8:	ldr	x0, [sp, #56]
  408dec:	ldrb	w0, [x0]
  408df0:	cmp	w0, #0x22
  408df4:	b.ne	408e7c <ferror@plt+0x659c>  // b.any
  408df8:	ldr	x0, [sp, #56]
  408dfc:	add	x1, x0, #0x1
  408e00:	str	x1, [sp, #56]
  408e04:	ldrb	w0, [x0]
  408e08:	strb	w0, [sp, #51]
  408e0c:	ldr	w0, [sp, #52]
  408e10:	add	w1, w0, #0x1
  408e14:	str	w1, [sp, #52]
  408e18:	sxtw	x0, w0
  408e1c:	lsl	x0, x0, #3
  408e20:	ldr	x1, [sp, #32]
  408e24:	add	x0, x1, x0
  408e28:	ldr	x1, [sp, #56]
  408e2c:	str	x1, [x0]
  408e30:	ldrb	w0, [sp, #51]
  408e34:	mov	w1, w0
  408e38:	ldr	x0, [sp, #56]
  408e3c:	bl	4026c0 <strchr@plt>
  408e40:	str	x0, [sp, #56]
  408e44:	ldr	x0, [sp, #56]
  408e48:	cmp	x0, #0x0
  408e4c:	b.ne	408ed4 <ferror@plt+0x65f4>  // b.any
  408e50:	adrp	x0, 425000 <ferror@plt+0x22720>
  408e54:	ldr	x0, [x0, #3992]
  408e58:	ldr	x0, [x0]
  408e5c:	mov	x3, x0
  408e60:	mov	x2, #0x1b                  	// #27
  408e64:	mov	x1, #0x1                   	// #1
  408e68:	adrp	x0, 411000 <ferror@plt+0xe720>
  408e6c:	add	x0, x0, #0xad0
  408e70:	bl	4026e0 <fwrite@plt>
  408e74:	mov	w0, #0x1                   	// #1
  408e78:	bl	402230 <exit@plt>
  408e7c:	ldr	w0, [sp, #52]
  408e80:	add	w1, w0, #0x1
  408e84:	str	w1, [sp, #52]
  408e88:	sxtw	x0, w0
  408e8c:	lsl	x0, x0, #3
  408e90:	ldr	x1, [sp, #32]
  408e94:	add	x0, x1, x0
  408e98:	ldr	x1, [sp, #56]
  408e9c:	str	x1, [x0]
  408ea0:	adrp	x0, 411000 <ferror@plt+0xe720>
  408ea4:	add	x1, x0, #0xb78
  408ea8:	ldr	x0, [sp, #56]
  408eac:	bl	402800 <strcspn@plt>
  408eb0:	mov	x1, x0
  408eb4:	ldr	x0, [sp, #56]
  408eb8:	add	x0, x0, x1
  408ebc:	str	x0, [sp, #56]
  408ec0:	ldr	x0, [sp, #56]
  408ec4:	ldrb	w0, [x0]
  408ec8:	cmp	w0, #0x0
  408ecc:	b.eq	408f04 <ferror@plt+0x6624>  // b.none
  408ed0:	b	408ed8 <ferror@plt+0x65f8>
  408ed4:	nop
  408ed8:	ldr	x0, [sp, #56]
  408edc:	add	x1, x0, #0x1
  408ee0:	str	x1, [sp, #56]
  408ee4:	strb	wzr, [x0]
  408ee8:	ldr	x0, [sp, #56]
  408eec:	ldrb	w0, [x0]
  408ef0:	cmp	w0, #0x0
  408ef4:	b.ne	408d68 <ferror@plt+0x6488>  // b.any
  408ef8:	b	408f08 <ferror@plt+0x6628>
  408efc:	nop
  408f00:	b	408f08 <ferror@plt+0x6628>
  408f04:	nop
  408f08:	ldrsw	x0, [sp, #52]
  408f0c:	lsl	x0, x0, #3
  408f10:	ldr	x1, [sp, #32]
  408f14:	add	x0, x1, x0
  408f18:	str	xzr, [x0]
  408f1c:	ldr	w0, [sp, #52]
  408f20:	ldp	x29, x30, [sp], #64
  408f24:	ret
  408f28:	stp	x29, x30, [sp, #-64]!
  408f2c:	mov	x29, sp
  408f30:	str	x0, [sp, #24]
  408f34:	str	x1, [sp, #16]
  408f38:	ldr	x0, [sp, #16]
  408f3c:	add	x0, x0, #0x10
  408f40:	ldr	w0, [x0]
  408f44:	mov	w0, w0
  408f48:	str	x0, [sp, #40]
  408f4c:	ldr	x0, [sp, #16]
  408f50:	add	x0, x0, #0x14
  408f54:	ldr	w0, [x0]
  408f58:	mov	w0, w0
  408f5c:	str	x0, [sp, #56]
  408f60:	add	x0, sp, #0x28
  408f64:	bl	402380 <localtime@plt>
  408f68:	bl	402790 <asctime@plt>
  408f6c:	str	x0, [sp, #48]
  408f70:	ldr	x0, [sp, #48]
  408f74:	bl	402220 <strlen@plt>
  408f78:	sub	x0, x0, #0x1
  408f7c:	ldr	x1, [sp, #48]
  408f80:	add	x0, x1, x0
  408f84:	strb	wzr, [x0]
  408f88:	ldr	x3, [sp, #56]
  408f8c:	ldr	x2, [sp, #48]
  408f90:	adrp	x0, 411000 <ferror@plt+0xe720>
  408f94:	add	x1, x0, #0xaf0
  408f98:	ldr	x0, [sp, #24]
  408f9c:	bl	4028a0 <fprintf@plt>
  408fa0:	nop
  408fa4:	ldp	x29, x30, [sp], #64
  408fa8:	ret
  408fac:	stp	x29, x30, [sp, #-32]!
  408fb0:	mov	x29, sp
  408fb4:	str	w0, [sp, #28]
  408fb8:	str	x1, [sp, #16]
  408fbc:	ldr	w2, [sp, #28]
  408fc0:	adrp	x0, 411000 <ferror@plt+0xe720>
  408fc4:	add	x1, x0, #0xb08
  408fc8:	ldr	x0, [sp, #16]
  408fcc:	bl	402300 <sprintf@plt>
  408fd0:	ldr	x0, [sp, #16]
  408fd4:	ldp	x29, x30, [sp], #32
  408fd8:	ret
  408fdc:	stp	x29, x30, [sp, #-64]!
  408fe0:	mov	x29, sp
  408fe4:	str	x0, [sp, #24]
  408fe8:	str	x1, [sp, #16]
  408fec:	ldr	x0, [sp, #16]
  408ff0:	bl	402220 <strlen@plt>
  408ff4:	cmp	x0, #0x17
  408ff8:	b.eq	409004 <ferror@plt+0x6724>  // b.none
  408ffc:	mov	w0, #0xffffffff            	// #-1
  409000:	b	409124 <ferror@plt+0x6844>
  409004:	str	wzr, [sp, #60]
  409008:	b	40904c <ferror@plt+0x676c>
  40900c:	ldr	w1, [sp, #60]
  409010:	mov	w0, w1
  409014:	lsl	w0, w0, #1
  409018:	add	w0, w0, w1
  40901c:	add	w0, w0, #0x2
  409020:	sxtw	x0, w0
  409024:	ldr	x1, [sp, #16]
  409028:	add	x0, x1, x0
  40902c:	ldrb	w0, [x0]
  409030:	cmp	w0, #0x3a
  409034:	b.eq	409040 <ferror@plt+0x6760>  // b.none
  409038:	mov	w0, #0xffffffff            	// #-1
  40903c:	b	409124 <ferror@plt+0x6844>
  409040:	ldr	w0, [sp, #60]
  409044:	add	w0, w0, #0x1
  409048:	str	w0, [sp, #60]
  40904c:	ldr	w0, [sp, #60]
  409050:	cmp	w0, #0x6
  409054:	b.le	40900c <ferror@plt+0x672c>
  409058:	ldr	x0, [sp, #24]
  40905c:	str	xzr, [x0]
  409060:	str	wzr, [sp, #60]
  409064:	b	409114 <ferror@plt+0x6834>
  409068:	ldr	w1, [sp, #60]
  40906c:	mov	w0, w1
  409070:	lsl	w0, w0, #1
  409074:	add	w0, w0, w1
  409078:	sxtw	x0, w0
  40907c:	ldr	x1, [sp, #16]
  409080:	add	x0, x1, x0
  409084:	add	x1, sp, #0x28
  409088:	mov	w2, #0x10                  	// #16
  40908c:	bl	402210 <strtoul@plt>
  409090:	str	x0, [sp, #48]
  409094:	ldr	w1, [sp, #60]
  409098:	mov	w0, w1
  40909c:	lsl	w0, w0, #1
  4090a0:	add	w0, w0, w1
  4090a4:	sxtw	x0, w0
  4090a8:	add	x0, x0, #0x2
  4090ac:	ldr	x1, [sp, #16]
  4090b0:	add	x1, x1, x0
  4090b4:	ldr	x0, [sp, #40]
  4090b8:	cmp	x1, x0
  4090bc:	b.eq	4090c8 <ferror@plt+0x67e8>  // b.none
  4090c0:	mov	w0, #0xffffffff            	// #-1
  4090c4:	b	409124 <ferror@plt+0x6844>
  4090c8:	ldr	x0, [sp, #48]
  4090cc:	cmp	x0, #0xff
  4090d0:	b.ls	4090dc <ferror@plt+0x67fc>  // b.plast
  4090d4:	mov	w0, #0xffffffff            	// #-1
  4090d8:	b	409124 <ferror@plt+0x6844>
  4090dc:	ldr	x0, [sp, #24]
  4090e0:	ldr	x1, [x0]
  4090e4:	mov	w2, #0x7                   	// #7
  4090e8:	ldr	w0, [sp, #60]
  4090ec:	sub	w0, w2, w0
  4090f0:	lsl	w0, w0, #3
  4090f4:	ldr	x2, [sp, #48]
  4090f8:	lsl	x0, x2, x0
  4090fc:	orr	x1, x1, x0
  409100:	ldr	x0, [sp, #24]
  409104:	str	x1, [x0]
  409108:	ldr	w0, [sp, #60]
  40910c:	add	w0, w0, #0x1
  409110:	str	w0, [sp, #60]
  409114:	ldr	w0, [sp, #60]
  409118:	cmp	w0, #0x7
  40911c:	b.le	409068 <ferror@plt+0x6788>
  409120:	mov	w0, #0x0                   	// #0
  409124:	ldp	x29, x30, [sp], #64
  409128:	ret
  40912c:	sub	sp, sp, #0x10
  409130:	str	w0, [sp, #12]
  409134:	str	w1, [sp, #8]
  409138:	ldr	w0, [sp, #12]
  40913c:	cmp	w0, #0x5
  409140:	b.eq	40914c <ferror@plt+0x686c>  // b.none
  409144:	ldr	w0, [sp, #8]
  409148:	b	409178 <ferror@plt+0x6898>
  40914c:	ldr	w0, [sp, #8]
  409150:	cmp	w0, #0x80
  409154:	b.ne	409160 <ferror@plt+0x6880>  // b.any
  409158:	mov	w0, #0x2                   	// #2
  40915c:	b	409178 <ferror@plt+0x6898>
  409160:	ldr	w0, [sp, #8]
  409164:	cmp	w0, #0x81
  409168:	b.ne	409174 <ferror@plt+0x6894>  // b.any
  40916c:	mov	w0, #0xa                   	// #10
  409170:	b	409178 <ferror@plt+0x6898>
  409174:	ldr	w0, [sp, #8]
  409178:	add	sp, sp, #0x10
  40917c:	ret
  409180:	sub	sp, sp, #0x30
  409184:	str	x0, [sp, #8]
  409188:	str	x1, [sp]
  40918c:	ldr	x0, [sp, #8]
  409190:	str	x0, [sp, #40]
  409194:	ldr	x0, [sp]
  409198:	str	x0, [sp, #32]
  40919c:	ldr	x0, [sp, #32]
  4091a0:	add	x0, x0, #0x60
  4091a4:	str	x0, [sp, #24]
  4091a8:	b	4091d0 <ferror@plt+0x68f0>
  4091ac:	ldr	x0, [sp, #32]
  4091b0:	add	x1, x0, #0x4
  4091b4:	str	x1, [sp, #32]
  4091b8:	ldr	w2, [x0]
  4091bc:	ldr	x0, [sp, #40]
  4091c0:	add	x1, x0, #0x8
  4091c4:	str	x1, [sp, #40]
  4091c8:	mov	w1, w2
  4091cc:	str	x1, [x0]
  4091d0:	ldr	x1, [sp, #32]
  4091d4:	ldr	x0, [sp, #24]
  4091d8:	cmp	x1, x0
  4091dc:	b.cc	4091ac <ferror@plt+0x68cc>  // b.lo, b.ul, b.last
  4091e0:	nop
  4091e4:	nop
  4091e8:	add	sp, sp, #0x30
  4091ec:	ret
  4091f0:	stp	x29, x30, [sp, #-48]!
  4091f4:	mov	x29, sp
  4091f8:	str	x0, [sp, #24]
  4091fc:	str	x1, [sp, #16]
  409200:	ldr	x0, [sp, #16]
  409204:	add	x0, x0, #0x4
  409208:	str	x0, [sp, #40]
  40920c:	mov	x2, #0xc0                  	// #192
  409210:	mov	w1, #0x0                   	// #0
  409214:	ldr	x0, [sp, #24]
  409218:	bl	402490 <memset@plt>
  40921c:	ldr	x0, [sp, #40]
  409220:	ldr	x1, [x0, #8]
  409224:	ldr	x0, [sp, #24]
  409228:	str	x1, [x0]
  40922c:	ldr	x0, [sp, #40]
  409230:	ldr	x1, [x0, #16]
  409234:	ldr	x0, [sp, #24]
  409238:	str	x1, [x0, #16]
  40923c:	ldr	x0, [sp, #40]
  409240:	ldr	x1, [x0, #40]
  409244:	ldr	x0, [sp, #24]
  409248:	str	x1, [x0, #8]
  40924c:	ldr	x0, [sp, #40]
  409250:	ldr	x1, [x0, #48]
  409254:	ldr	x0, [sp, #24]
  409258:	str	x1, [x0, #24]
  40925c:	ldr	x0, [sp, #40]
  409260:	ldr	x1, [x0, #104]
  409264:	ldr	x0, [sp, #24]
  409268:	str	x1, [x0, #32]
  40926c:	ldr	x0, [sp, #40]
  409270:	ldr	x1, [x0, #112]
  409274:	ldr	x0, [sp, #24]
  409278:	str	x1, [x0, #40]
  40927c:	ldr	x0, [sp, #40]
  409280:	ldr	x1, [x0, #184]
  409284:	ldr	x0, [sp, #24]
  409288:	str	x1, [x0, #64]
  40928c:	ldr	x0, [sp, #40]
  409290:	ldr	x1, [x0, #248]
  409294:	ldr	x0, [sp, #24]
  409298:	str	x1, [x0, #104]
  40929c:	nop
  4092a0:	ldp	x29, x30, [sp], #48
  4092a4:	ret
  4092a8:	sub	sp, sp, #0x9e0
  4092ac:	stp	x29, x30, [sp]
  4092b0:	mov	x29, sp
  4092b4:	str	x0, [sp, #24]
  4092b8:	str	x1, [sp, #16]
  4092bc:	ldr	x0, [sp, #16]
  4092c0:	add	x0, x0, #0xb8
  4092c4:	ldr	x0, [x0]
  4092c8:	cmp	x0, #0x0
  4092cc:	b.eq	4092f0 <ferror@plt+0x6a10>  // b.none
  4092d0:	ldr	x0, [sp, #16]
  4092d4:	ldr	x0, [x0, #184]
  4092d8:	str	x0, [sp, #2512]
  4092dc:	mov	w0, #0xc0                  	// #192
  4092e0:	str	w0, [sp, #2508]
  4092e4:	ldr	x0, [sp, #24]
  4092e8:	str	x0, [sp, #2520]
  4092ec:	b	4093a0 <ferror@plt+0x6ac0>
  4092f0:	ldr	x0, [sp, #16]
  4092f4:	add	x0, x0, #0x38
  4092f8:	ldr	x0, [x0]
  4092fc:	cmp	x0, #0x0
  409300:	b.eq	409324 <ferror@plt+0x6a44>  // b.none
  409304:	ldr	x0, [sp, #16]
  409308:	ldr	x0, [x0, #56]
  40930c:	str	x0, [sp, #2512]
  409310:	mov	w0, #0x60                  	// #96
  409314:	str	w0, [sp, #2508]
  409318:	add	x0, sp, #0x968
  40931c:	str	x0, [sp, #2520]
  409320:	b	4093a0 <ferror@plt+0x6ac0>
  409324:	ldr	x0, [sp, #16]
  409328:	add	x0, x0, #0x60
  40932c:	ldr	x0, [x0]
  409330:	cmp	x0, #0x0
  409334:	b.eq	409398 <ferror@plt+0x6ab8>  // b.none
  409338:	ldr	x0, [sp, #16]
  40933c:	add	x0, x0, #0x60
  409340:	ldr	x0, [x0]
  409344:	add	x1, x0, #0x4
  409348:	ldr	x0, [sp, #16]
  40934c:	add	x0, x0, #0x60
  409350:	ldr	x0, [x0]
  409354:	ldrh	w0, [x0]
  409358:	sub	w0, w0, #0x4
  40935c:	mov	w2, w0
  409360:	add	x0, sp, #0x20
  409364:	mov	w3, w2
  409368:	mov	x2, x1
  40936c:	mov	w1, #0x128                 	// #296
  409370:	bl	410608 <ferror@plt+0xdd28>
  409374:	ldr	x0, [sp, #56]
  409378:	cmp	x0, #0x0
  40937c:	b.eq	409390 <ferror@plt+0x6ab0>  // b.none
  409380:	ldr	x0, [sp, #56]
  409384:	mov	x1, x0
  409388:	ldr	x0, [sp, #24]
  40938c:	bl	4091f0 <ferror@plt+0x6910>
  409390:	mov	w0, #0xc0                  	// #192
  409394:	b	409434 <ferror@plt+0x6b54>
  409398:	mov	w0, #0xffffffff            	// #-1
  40939c:	b	409434 <ferror@plt+0x6b54>
  4093a0:	ldr	x0, [sp, #2512]
  4093a4:	ldrh	w0, [x0]
  4093a8:	sub	w0, w0, #0x4
  4093ac:	str	w0, [sp, #2504]
  4093b0:	ldr	w1, [sp, #2504]
  4093b4:	ldr	w0, [sp, #2508]
  4093b8:	cmp	w1, w0
  4093bc:	b.ge	4093f0 <ferror@plt+0x6b10>  // b.tcont
  4093c0:	ldrsw	x0, [sp, #2504]
  4093c4:	ldr	x1, [sp, #2520]
  4093c8:	add	x3, x1, x0
  4093cc:	ldr	w1, [sp, #2508]
  4093d0:	ldr	w0, [sp, #2504]
  4093d4:	sub	w0, w1, w0
  4093d8:	sxtw	x0, w0
  4093dc:	mov	x2, x0
  4093e0:	mov	w1, #0x0                   	// #0
  4093e4:	mov	x0, x3
  4093e8:	bl	402490 <memset@plt>
  4093ec:	b	4093f8 <ferror@plt+0x6b18>
  4093f0:	ldr	w0, [sp, #2508]
  4093f4:	str	w0, [sp, #2504]
  4093f8:	ldr	x0, [sp, #2512]
  4093fc:	add	x0, x0, #0x4
  409400:	ldrsw	x1, [sp, #2504]
  409404:	mov	x2, x1
  409408:	mov	x1, x0
  40940c:	ldr	x0, [sp, #2520]
  409410:	bl	4021f0 <memcpy@plt>
  409414:	ldr	x1, [sp, #2520]
  409418:	ldr	x0, [sp, #24]
  40941c:	cmp	x1, x0
  409420:	b.eq	409430 <ferror@plt+0x6b50>  // b.none
  409424:	ldr	x1, [sp, #2520]
  409428:	ldr	x0, [sp, #24]
  40942c:	bl	409180 <ferror@plt+0x68a0>
  409430:	ldr	w0, [sp, #2508]
  409434:	ldp	x29, x30, [sp]
  409438:	add	sp, sp, #0x9e0
  40943c:	ret
  409440:	stp	x29, x30, [sp, #-80]!
  409444:	mov	x29, sp
  409448:	str	x0, [sp, #40]
  40944c:	str	x1, [sp, #32]
  409450:	str	x2, [sp, #24]
  409454:	ldr	x0, [sp, #32]
  409458:	bl	402220 <strlen@plt>
  40945c:	str	x0, [sp, #72]
  409460:	ldr	x0, [sp, #24]
  409464:	cmp	x0, #0x0
  409468:	b.eq	4094b4 <ferror@plt+0x6bd4>  // b.none
  40946c:	ldr	x0, [sp, #72]
  409470:	str	x0, [sp, #56]
  409474:	ldr	x0, [sp, #24]
  409478:	sub	x0, x0, #0x1
  40947c:	str	x0, [sp, #48]
  409480:	ldr	x1, [sp, #48]
  409484:	ldr	x0, [sp, #56]
  409488:	cmp	x1, x0
  40948c:	csel	x0, x1, x0, ls  // ls = plast
  409490:	str	x0, [sp, #64]
  409494:	ldr	x2, [sp, #64]
  409498:	ldr	x1, [sp, #32]
  40949c:	ldr	x0, [sp, #40]
  4094a0:	bl	4021f0 <memcpy@plt>
  4094a4:	ldr	x1, [sp, #40]
  4094a8:	ldr	x0, [sp, #64]
  4094ac:	add	x0, x1, x0
  4094b0:	strb	wzr, [x0]
  4094b4:	ldr	x0, [sp, #72]
  4094b8:	ldp	x29, x30, [sp], #80
  4094bc:	ret
  4094c0:	stp	x29, x30, [sp, #-64]!
  4094c4:	mov	x29, sp
  4094c8:	str	x0, [sp, #40]
  4094cc:	str	x1, [sp, #32]
  4094d0:	str	x2, [sp, #24]
  4094d4:	ldr	x0, [sp, #40]
  4094d8:	bl	402220 <strlen@plt>
  4094dc:	str	x0, [sp, #56]
  4094e0:	ldr	x1, [sp, #56]
  4094e4:	ldr	x0, [sp, #24]
  4094e8:	cmp	x1, x0
  4094ec:	b.cc	409508 <ferror@plt+0x6c28>  // b.lo, b.ul, b.last
  4094f0:	ldr	x0, [sp, #32]
  4094f4:	bl	402220 <strlen@plt>
  4094f8:	mov	x1, x0
  4094fc:	ldr	x0, [sp, #56]
  409500:	add	x0, x1, x0
  409504:	b	40953c <ferror@plt+0x6c5c>
  409508:	ldr	x1, [sp, #40]
  40950c:	ldr	x0, [sp, #56]
  409510:	add	x3, x1, x0
  409514:	ldr	x1, [sp, #24]
  409518:	ldr	x0, [sp, #56]
  40951c:	sub	x0, x1, x0
  409520:	mov	x2, x0
  409524:	ldr	x1, [sp, #32]
  409528:	mov	x0, x3
  40952c:	bl	409440 <ferror@plt+0x6b60>
  409530:	mov	x1, x0
  409534:	ldr	x0, [sp, #56]
  409538:	add	x0, x1, x0
  40953c:	ldp	x29, x30, [sp], #64
  409540:	ret
  409544:	stp	x29, x30, [sp, #-48]!
  409548:	mov	x29, sp
  40954c:	bl	402310 <getuid@plt>
  409550:	cmp	w0, #0x0
  409554:	b.eq	4095fc <ferror@plt+0x6d1c>  // b.none
  409558:	bl	4022b0 <geteuid@plt>
  40955c:	cmp	w0, #0x0
  409560:	b.eq	4095fc <ferror@plt+0x6d1c>  // b.none
  409564:	mov	w0, #0xc                   	// #12
  409568:	str	w0, [sp, #44]
  40956c:	mov	w0, #0x2                   	// #2
  409570:	str	w0, [sp, #40]
  409574:	bl	402620 <cap_get_proc@plt>
  409578:	str	x0, [sp, #32]
  40957c:	ldr	x0, [sp, #32]
  409580:	cmp	x0, #0x0
  409584:	b.ne	409590 <ferror@plt+0x6cb0>  // b.any
  409588:	mov	w0, #0x1                   	// #1
  40958c:	bl	402230 <exit@plt>
  409590:	add	x0, sp, #0x1c
  409594:	mov	x3, x0
  409598:	ldr	w2, [sp, #40]
  40959c:	ldr	w1, [sp, #44]
  4095a0:	ldr	x0, [sp, #32]
  4095a4:	bl	4024f0 <cap_get_flag@plt>
  4095a8:	cmp	w0, #0x0
  4095ac:	b.eq	4095b8 <ferror@plt+0x6cd8>  // b.none
  4095b0:	mov	w0, #0x1                   	// #1
  4095b4:	bl	402230 <exit@plt>
  4095b8:	ldr	w0, [sp, #28]
  4095bc:	cmp	w0, #0x0
  4095c0:	b.ne	4095f4 <ferror@plt+0x6d14>  // b.any
  4095c4:	ldr	x0, [sp, #32]
  4095c8:	bl	402750 <cap_clear@plt>
  4095cc:	cmp	w0, #0x0
  4095d0:	b.eq	4095dc <ferror@plt+0x6cfc>  // b.none
  4095d4:	mov	w0, #0x1                   	// #1
  4095d8:	bl	402230 <exit@plt>
  4095dc:	ldr	x0, [sp, #32]
  4095e0:	bl	402540 <cap_set_proc@plt>
  4095e4:	cmp	w0, #0x0
  4095e8:	b.eq	4095f4 <ferror@plt+0x6d14>  // b.none
  4095ec:	mov	w0, #0x1                   	// #1
  4095f0:	bl	402230 <exit@plt>
  4095f4:	ldr	x0, [sp, #32]
  4095f8:	bl	4027a0 <cap_free@plt>
  4095fc:	nop
  409600:	ldp	x29, x30, [sp], #48
  409604:	ret
  409608:	stp	x29, x30, [sp, #-48]!
  40960c:	mov	x29, sp
  409610:	str	x0, [sp, #24]
  409614:	str	x1, [sp, #16]
  409618:	add	x0, sp, #0x20
  40961c:	mov	x1, x0
  409620:	ldr	x0, [sp, #16]
  409624:	bl	4022a0 <strtod@plt>
  409628:	str	d0, [sp, #40]
  40962c:	ldr	x0, [sp, #32]
  409630:	ldr	x1, [sp, #16]
  409634:	cmp	x1, x0
  409638:	b.ne	409644 <ferror@plt+0x6d64>  // b.any
  40963c:	mov	w0, #0xffffffff            	// #-1
  409640:	b	4097a8 <ferror@plt+0x6ec8>
  409644:	ldr	x0, [sp, #32]
  409648:	ldrb	w0, [x0]
  40964c:	cmp	w0, #0x0
  409650:	b.eq	409794 <ferror@plt+0x6eb4>  // b.none
  409654:	ldr	x2, [sp, #32]
  409658:	adrp	x0, 411000 <ferror@plt+0xe720>
  40965c:	add	x1, x0, #0x6b8
  409660:	mov	x0, x2
  409664:	bl	402500 <strcasecmp@plt>
  409668:	cmp	w0, #0x0
  40966c:	b.eq	4096a8 <ferror@plt+0x6dc8>  // b.none
  409670:	ldr	x2, [sp, #32]
  409674:	adrp	x0, 411000 <ferror@plt+0xe720>
  409678:	add	x1, x0, #0x6c0
  40967c:	mov	x0, x2
  409680:	bl	402500 <strcasecmp@plt>
  409684:	cmp	w0, #0x0
  409688:	b.eq	4096a8 <ferror@plt+0x6dc8>  // b.none
  40968c:	ldr	x2, [sp, #32]
  409690:	adrp	x0, 411000 <ferror@plt+0xe720>
  409694:	add	x1, x0, #0x6c8
  409698:	mov	x0, x2
  40969c:	bl	402500 <strcasecmp@plt>
  4096a0:	cmp	w0, #0x0
  4096a4:	b.ne	4096c4 <ferror@plt+0x6de4>  // b.any
  4096a8:	ldr	d0, [sp, #40]
  4096ac:	mov	x0, #0x848000000000        	// #145685290680320
  4096b0:	movk	x0, #0x412e, lsl #48
  4096b4:	fmov	d1, x0
  4096b8:	fmul	d0, d0, d1
  4096bc:	str	d0, [sp, #40]
  4096c0:	b	409794 <ferror@plt+0x6eb4>
  4096c4:	ldr	x2, [sp, #32]
  4096c8:	adrp	x0, 411000 <ferror@plt+0xe720>
  4096cc:	add	x1, x0, #0x6d0
  4096d0:	mov	x0, x2
  4096d4:	bl	402500 <strcasecmp@plt>
  4096d8:	cmp	w0, #0x0
  4096dc:	b.eq	409718 <ferror@plt+0x6e38>  // b.none
  4096e0:	ldr	x2, [sp, #32]
  4096e4:	adrp	x0, 411000 <ferror@plt+0xe720>
  4096e8:	add	x1, x0, #0x6d8
  4096ec:	mov	x0, x2
  4096f0:	bl	402500 <strcasecmp@plt>
  4096f4:	cmp	w0, #0x0
  4096f8:	b.eq	409718 <ferror@plt+0x6e38>  // b.none
  4096fc:	ldr	x2, [sp, #32]
  409700:	adrp	x0, 411000 <ferror@plt+0xe720>
  409704:	add	x1, x0, #0x6e0
  409708:	mov	x0, x2
  40970c:	bl	402500 <strcasecmp@plt>
  409710:	cmp	w0, #0x0
  409714:	b.ne	409734 <ferror@plt+0x6e54>  // b.any
  409718:	ldr	d0, [sp, #40]
  40971c:	mov	x0, #0x400000000000        	// #70368744177664
  409720:	movk	x0, #0x408f, lsl #48
  409724:	fmov	d1, x0
  409728:	fmul	d0, d0, d1
  40972c:	str	d0, [sp, #40]
  409730:	b	409794 <ferror@plt+0x6eb4>
  409734:	ldr	x2, [sp, #32]
  409738:	adrp	x0, 411000 <ferror@plt+0xe720>
  40973c:	add	x1, x0, #0xb10
  409740:	mov	x0, x2
  409744:	bl	402500 <strcasecmp@plt>
  409748:	cmp	w0, #0x0
  40974c:	b.eq	409790 <ferror@plt+0x6eb0>  // b.none
  409750:	ldr	x2, [sp, #32]
  409754:	adrp	x0, 411000 <ferror@plt+0xe720>
  409758:	add	x1, x0, #0xb18
  40975c:	mov	x0, x2
  409760:	bl	402500 <strcasecmp@plt>
  409764:	cmp	w0, #0x0
  409768:	b.eq	409790 <ferror@plt+0x6eb0>  // b.none
  40976c:	ldr	x2, [sp, #32]
  409770:	adrp	x0, 411000 <ferror@plt+0xe720>
  409774:	add	x1, x0, #0xb20
  409778:	mov	x0, x2
  40977c:	bl	402500 <strcasecmp@plt>
  409780:	cmp	w0, #0x0
  409784:	b.eq	409790 <ferror@plt+0x6eb0>  // b.none
  409788:	mov	w0, #0xffffffff            	// #-1
  40978c:	b	4097a8 <ferror@plt+0x6ec8>
  409790:	nop
  409794:	ldr	d0, [sp, #40]
  409798:	fcvtzu	w1, d0
  40979c:	ldr	x0, [sp, #24]
  4097a0:	str	w1, [x0]
  4097a4:	mov	w0, #0x0                   	// #0
  4097a8:	ldp	x29, x30, [sp], #48
  4097ac:	ret
  4097b0:	stp	x29, x30, [sp, #-48]!
  4097b4:	mov	x29, sp
  4097b8:	str	x0, [sp, #24]
  4097bc:	str	w1, [sp, #20]
  4097c0:	str	w2, [sp, #16]
  4097c4:	ldr	w0, [sp, #16]
  4097c8:	ucvtf	d0, w0
  4097cc:	str	d0, [sp, #40]
  4097d0:	ldr	d0, [sp, #40]
  4097d4:	mov	x0, #0x848000000000        	// #145685290680320
  4097d8:	movk	x0, #0x412e, lsl #48
  4097dc:	fmov	d1, x0
  4097e0:	fcmpe	d0, d1
  4097e4:	b.lt	409814 <ferror@plt+0x6f34>  // b.tstop
  4097e8:	ldrsw	x1, [sp, #20]
  4097ec:	mov	x0, #0x848000000000        	// #145685290680320
  4097f0:	movk	x0, #0x412e, lsl #48
  4097f4:	fmov	d1, x0
  4097f8:	ldr	d0, [sp, #40]
  4097fc:	fdiv	d0, d0, d1
  409800:	adrp	x0, 411000 <ferror@plt+0xe720>
  409804:	add	x2, x0, #0xb28
  409808:	ldr	x0, [sp, #24]
  40980c:	bl	402360 <snprintf@plt>
  409810:	b	409870 <ferror@plt+0x6f90>
  409814:	ldr	d0, [sp, #40]
  409818:	mov	x0, #0x400000000000        	// #70368744177664
  40981c:	movk	x0, #0x408f, lsl #48
  409820:	fmov	d1, x0
  409824:	fcmpe	d0, d1
  409828:	b.lt	409858 <ferror@plt+0x6f78>  // b.tstop
  40982c:	ldrsw	x1, [sp, #20]
  409830:	mov	x0, #0x400000000000        	// #70368744177664
  409834:	movk	x0, #0x408f, lsl #48
  409838:	fmov	d1, x0
  40983c:	ldr	d0, [sp, #40]
  409840:	fdiv	d0, d0, d1
  409844:	adrp	x0, 411000 <ferror@plt+0xe720>
  409848:	add	x2, x0, #0xb30
  40984c:	ldr	x0, [sp, #24]
  409850:	bl	402360 <snprintf@plt>
  409854:	b	409870 <ferror@plt+0x6f90>
  409858:	ldrsw	x1, [sp, #20]
  40985c:	ldr	w3, [sp, #16]
  409860:	adrp	x0, 411000 <ferror@plt+0xe720>
  409864:	add	x2, x0, #0xb38
  409868:	ldr	x0, [sp, #24]
  40986c:	bl	402360 <snprintf@plt>
  409870:	nop
  409874:	ldp	x29, x30, [sp], #48
  409878:	ret
  40987c:	stp	x29, x30, [sp, #-32]!
  409880:	mov	x29, sp
  409884:	str	w0, [sp, #28]
  409888:	str	x1, [sp, #16]
  40988c:	ldr	w2, [sp, #28]
  409890:	mov	w1, #0x3f                  	// #63
  409894:	ldr	x0, [sp, #16]
  409898:	bl	4097b0 <ferror@plt+0x6ed0>
  40989c:	ldr	x0, [sp, #16]
  4098a0:	ldp	x29, x30, [sp], #32
  4098a4:	ret
  4098a8:	stp	x29, x30, [sp, #-48]!
  4098ac:	mov	x29, sp
  4098b0:	str	x0, [sp, #24]
  4098b4:	str	x1, [sp, #16]
  4098b8:	add	x0, sp, #0x20
  4098bc:	mov	x1, x0
  4098c0:	ldr	x0, [sp, #16]
  4098c4:	bl	4022a0 <strtod@plt>
  4098c8:	str	d0, [sp, #40]
  4098cc:	ldr	x0, [sp, #32]
  4098d0:	ldr	x1, [sp, #16]
  4098d4:	cmp	x1, x0
  4098d8:	b.ne	4098e4 <ferror@plt+0x7004>  // b.any
  4098dc:	mov	w0, #0xffffffff            	// #-1
  4098e0:	b	409ab8 <ferror@plt+0x71d8>
  4098e4:	ldr	x0, [sp, #32]
  4098e8:	ldrb	w0, [x0]
  4098ec:	cmp	w0, #0x0
  4098f0:	b.eq	409aa4 <ferror@plt+0x71c4>  // b.none
  4098f4:	ldr	x2, [sp, #32]
  4098f8:	adrp	x0, 411000 <ferror@plt+0xe720>
  4098fc:	add	x1, x0, #0x6b8
  409900:	mov	x0, x2
  409904:	bl	402500 <strcasecmp@plt>
  409908:	cmp	w0, #0x0
  40990c:	b.eq	409948 <ferror@plt+0x7068>  // b.none
  409910:	ldr	x2, [sp, #32]
  409914:	adrp	x0, 411000 <ferror@plt+0xe720>
  409918:	add	x1, x0, #0x6c0
  40991c:	mov	x0, x2
  409920:	bl	402500 <strcasecmp@plt>
  409924:	cmp	w0, #0x0
  409928:	b.eq	409948 <ferror@plt+0x7068>  // b.none
  40992c:	ldr	x2, [sp, #32]
  409930:	adrp	x0, 411000 <ferror@plt+0xe720>
  409934:	add	x1, x0, #0x6c8
  409938:	mov	x0, x2
  40993c:	bl	402500 <strcasecmp@plt>
  409940:	cmp	w0, #0x0
  409944:	b.ne	409964 <ferror@plt+0x7084>  // b.any
  409948:	ldr	d0, [sp, #40]
  40994c:	mov	x0, #0xcd6500000000        	// #225833675390976
  409950:	movk	x0, #0x41cd, lsl #48
  409954:	fmov	d1, x0
  409958:	fmul	d0, d0, d1
  40995c:	str	d0, [sp, #40]
  409960:	b	409aa4 <ferror@plt+0x71c4>
  409964:	ldr	x2, [sp, #32]
  409968:	adrp	x0, 411000 <ferror@plt+0xe720>
  40996c:	add	x1, x0, #0x6d0
  409970:	mov	x0, x2
  409974:	bl	402500 <strcasecmp@plt>
  409978:	cmp	w0, #0x0
  40997c:	b.eq	4099b8 <ferror@plt+0x70d8>  // b.none
  409980:	ldr	x2, [sp, #32]
  409984:	adrp	x0, 411000 <ferror@plt+0xe720>
  409988:	add	x1, x0, #0x6d8
  40998c:	mov	x0, x2
  409990:	bl	402500 <strcasecmp@plt>
  409994:	cmp	w0, #0x0
  409998:	b.eq	4099b8 <ferror@plt+0x70d8>  // b.none
  40999c:	ldr	x2, [sp, #32]
  4099a0:	adrp	x0, 411000 <ferror@plt+0xe720>
  4099a4:	add	x1, x0, #0x6e0
  4099a8:	mov	x0, x2
  4099ac:	bl	402500 <strcasecmp@plt>
  4099b0:	cmp	w0, #0x0
  4099b4:	b.ne	4099d4 <ferror@plt+0x70f4>  // b.any
  4099b8:	ldr	d0, [sp, #40]
  4099bc:	mov	x0, #0x848000000000        	// #145685290680320
  4099c0:	movk	x0, #0x412e, lsl #48
  4099c4:	fmov	d1, x0
  4099c8:	fmul	d0, d0, d1
  4099cc:	str	d0, [sp, #40]
  4099d0:	b	409aa4 <ferror@plt+0x71c4>
  4099d4:	ldr	x2, [sp, #32]
  4099d8:	adrp	x0, 411000 <ferror@plt+0xe720>
  4099dc:	add	x1, x0, #0xb10
  4099e0:	mov	x0, x2
  4099e4:	bl	402500 <strcasecmp@plt>
  4099e8:	cmp	w0, #0x0
  4099ec:	b.eq	409a28 <ferror@plt+0x7148>  // b.none
  4099f0:	ldr	x2, [sp, #32]
  4099f4:	adrp	x0, 411000 <ferror@plt+0xe720>
  4099f8:	add	x1, x0, #0xb18
  4099fc:	mov	x0, x2
  409a00:	bl	402500 <strcasecmp@plt>
  409a04:	cmp	w0, #0x0
  409a08:	b.eq	409a28 <ferror@plt+0x7148>  // b.none
  409a0c:	ldr	x2, [sp, #32]
  409a10:	adrp	x0, 411000 <ferror@plt+0xe720>
  409a14:	add	x1, x0, #0xb20
  409a18:	mov	x0, x2
  409a1c:	bl	402500 <strcasecmp@plt>
  409a20:	cmp	w0, #0x0
  409a24:	b.ne	409a44 <ferror@plt+0x7164>  // b.any
  409a28:	ldr	d0, [sp, #40]
  409a2c:	mov	x0, #0x400000000000        	// #70368744177664
  409a30:	movk	x0, #0x408f, lsl #48
  409a34:	fmov	d1, x0
  409a38:	fmul	d0, d0, d1
  409a3c:	str	d0, [sp, #40]
  409a40:	b	409aa4 <ferror@plt+0x71c4>
  409a44:	ldr	x2, [sp, #32]
  409a48:	adrp	x0, 411000 <ferror@plt+0xe720>
  409a4c:	add	x1, x0, #0xb40
  409a50:	mov	x0, x2
  409a54:	bl	402500 <strcasecmp@plt>
  409a58:	cmp	w0, #0x0
  409a5c:	b.eq	409aa0 <ferror@plt+0x71c0>  // b.none
  409a60:	ldr	x2, [sp, #32]
  409a64:	adrp	x0, 411000 <ferror@plt+0xe720>
  409a68:	add	x1, x0, #0xb48
  409a6c:	mov	x0, x2
  409a70:	bl	402500 <strcasecmp@plt>
  409a74:	cmp	w0, #0x0
  409a78:	b.eq	409aa0 <ferror@plt+0x71c0>  // b.none
  409a7c:	ldr	x2, [sp, #32]
  409a80:	adrp	x0, 411000 <ferror@plt+0xe720>
  409a84:	add	x1, x0, #0xb50
  409a88:	mov	x0, x2
  409a8c:	bl	402500 <strcasecmp@plt>
  409a90:	cmp	w0, #0x0
  409a94:	b.eq	409aa0 <ferror@plt+0x71c0>  // b.none
  409a98:	mov	w0, #0xffffffff            	// #-1
  409a9c:	b	409ab8 <ferror@plt+0x71d8>
  409aa0:	nop
  409aa4:	ldr	d0, [sp, #40]
  409aa8:	fcvtzs	d0, d0
  409aac:	ldr	x0, [sp, #24]
  409ab0:	str	d0, [x0]
  409ab4:	mov	w0, #0x0                   	// #0
  409ab8:	ldp	x29, x30, [sp], #48
  409abc:	ret
  409ac0:	stp	x29, x30, [sp, #-64]!
  409ac4:	mov	x29, sp
  409ac8:	str	x0, [sp, #40]
  409acc:	str	w1, [sp, #36]
  409ad0:	str	x2, [sp, #24]
  409ad4:	ldr	d0, [sp, #24]
  409ad8:	scvtf	d0, d0
  409adc:	str	d0, [sp, #56]
  409ae0:	ldr	x1, [sp, #24]
  409ae4:	mov	x0, #0xc9ff                	// #51711
  409ae8:	movk	x0, #0x3b9a, lsl #16
  409aec:	cmp	x1, x0
  409af0:	b.le	409b20 <ferror@plt+0x7240>
  409af4:	ldrsw	x1, [sp, #36]
  409af8:	mov	x0, #0xcd6500000000        	// #225833675390976
  409afc:	movk	x0, #0x41cd, lsl #48
  409b00:	fmov	d1, x0
  409b04:	ldr	d0, [sp, #56]
  409b08:	fdiv	d0, d0, d1
  409b0c:	adrp	x0, 411000 <ferror@plt+0xe720>
  409b10:	add	x2, x0, #0xb58
  409b14:	ldr	x0, [sp, #40]
  409b18:	bl	402360 <snprintf@plt>
  409b1c:	b	409bb0 <ferror@plt+0x72d0>
  409b20:	ldr	x1, [sp, #24]
  409b24:	mov	x0, #0x423f                	// #16959
  409b28:	movk	x0, #0xf, lsl #16
  409b2c:	cmp	x1, x0
  409b30:	b.le	409b60 <ferror@plt+0x7280>
  409b34:	ldrsw	x1, [sp, #36]
  409b38:	mov	x0, #0x848000000000        	// #145685290680320
  409b3c:	movk	x0, #0x412e, lsl #48
  409b40:	fmov	d1, x0
  409b44:	ldr	d0, [sp, #56]
  409b48:	fdiv	d0, d0, d1
  409b4c:	adrp	x0, 411000 <ferror@plt+0xe720>
  409b50:	add	x2, x0, #0xb60
  409b54:	ldr	x0, [sp, #40]
  409b58:	bl	402360 <snprintf@plt>
  409b5c:	b	409bb0 <ferror@plt+0x72d0>
  409b60:	ldr	x0, [sp, #24]
  409b64:	cmp	x0, #0x3e7
  409b68:	b.le	409b98 <ferror@plt+0x72b8>
  409b6c:	ldrsw	x1, [sp, #36]
  409b70:	mov	x0, #0x400000000000        	// #70368744177664
  409b74:	movk	x0, #0x408f, lsl #48
  409b78:	fmov	d1, x0
  409b7c:	ldr	d0, [sp, #56]
  409b80:	fdiv	d0, d0, d1
  409b84:	adrp	x0, 411000 <ferror@plt+0xe720>
  409b88:	add	x2, x0, #0xb68
  409b8c:	ldr	x0, [sp, #40]
  409b90:	bl	402360 <snprintf@plt>
  409b94:	b	409bb0 <ferror@plt+0x72d0>
  409b98:	ldrsw	x1, [sp, #36]
  409b9c:	ldr	x3, [sp, #24]
  409ba0:	adrp	x0, 411000 <ferror@plt+0xe720>
  409ba4:	add	x2, x0, #0xb70
  409ba8:	ldr	x0, [sp, #40]
  409bac:	bl	402360 <snprintf@plt>
  409bb0:	nop
  409bb4:	ldp	x29, x30, [sp], #64
  409bb8:	ret
  409bbc:	stp	x29, x30, [sp, #-32]!
  409bc0:	mov	x29, sp
  409bc4:	str	x0, [sp, #24]
  409bc8:	str	x1, [sp, #16]
  409bcc:	ldr	x2, [sp, #24]
  409bd0:	mov	w1, #0x3f                  	// #63
  409bd4:	ldr	x0, [sp, #16]
  409bd8:	bl	409ac0 <ferror@plt+0x71e0>
  409bdc:	ldr	x0, [sp, #16]
  409be0:	ldp	x29, x30, [sp], #32
  409be4:	ret
  409be8:	sub	sp, sp, #0x10
  409bec:	str	x0, [sp, #8]
  409bf0:	ldr	x0, [sp, #8]
  409bf4:	add	x0, x0, #0x4
  409bf8:	add	sp, sp, #0x10
  409bfc:	ret
  409c00:	sub	sp, sp, #0x10
  409c04:	str	x0, [sp, #8]
  409c08:	ldr	x0, [sp, #8]
  409c0c:	ldr	x1, [sp, #8]
  409c10:	str	x1, [x0]
  409c14:	ldr	x0, [sp, #8]
  409c18:	ldr	x1, [sp, #8]
  409c1c:	str	x1, [x0, #8]
  409c20:	nop
  409c24:	add	sp, sp, #0x10
  409c28:	ret
  409c2c:	sub	sp, sp, #0x20
  409c30:	str	x0, [sp, #24]
  409c34:	str	x1, [sp, #16]
  409c38:	str	x2, [sp, #8]
  409c3c:	ldr	x0, [sp, #8]
  409c40:	ldr	x1, [sp, #24]
  409c44:	str	x1, [x0, #8]
  409c48:	ldr	x0, [sp, #24]
  409c4c:	ldr	x1, [sp, #8]
  409c50:	str	x1, [x0]
  409c54:	ldr	x0, [sp, #24]
  409c58:	ldr	x1, [sp, #16]
  409c5c:	str	x1, [x0, #8]
  409c60:	ldr	x0, [sp, #16]
  409c64:	ldr	x1, [sp, #24]
  409c68:	str	x1, [x0]
  409c6c:	nop
  409c70:	add	sp, sp, #0x20
  409c74:	ret
  409c78:	stp	x29, x30, [sp, #-32]!
  409c7c:	mov	x29, sp
  409c80:	str	x0, [sp, #24]
  409c84:	str	x1, [sp, #16]
  409c88:	ldr	x0, [sp, #16]
  409c8c:	ldr	x0, [x0, #8]
  409c90:	ldr	x2, [sp, #16]
  409c94:	mov	x1, x0
  409c98:	ldr	x0, [sp, #24]
  409c9c:	bl	409c2c <ferror@plt+0x734c>
  409ca0:	nop
  409ca4:	ldp	x29, x30, [sp], #32
  409ca8:	ret
  409cac:	sub	sp, sp, #0x10
  409cb0:	str	x0, [sp, #8]
  409cb4:	str	x1, [sp]
  409cb8:	ldr	x0, [sp]
  409cbc:	ldr	x1, [sp, #8]
  409cc0:	str	x1, [x0, #8]
  409cc4:	ldr	x0, [sp, #8]
  409cc8:	ldr	x1, [sp]
  409ccc:	str	x1, [x0]
  409cd0:	nop
  409cd4:	add	sp, sp, #0x10
  409cd8:	ret
  409cdc:	stp	x29, x30, [sp, #-32]!
  409ce0:	mov	x29, sp
  409ce4:	str	x0, [sp, #24]
  409ce8:	ldr	x0, [sp, #24]
  409cec:	ldr	x2, [x0, #8]
  409cf0:	ldr	x0, [sp, #24]
  409cf4:	ldr	x0, [x0]
  409cf8:	mov	x1, x0
  409cfc:	mov	x0, x2
  409d00:	bl	409cac <ferror@plt+0x73cc>
  409d04:	nop
  409d08:	ldp	x29, x30, [sp], #32
  409d0c:	ret
  409d10:	sub	sp, sp, #0x20
  409d14:	str	x0, [sp, #8]
  409d18:	ldr	x0, [sp, #8]
  409d1c:	ldr	x0, [x0]
  409d20:	str	x0, [sp, #24]
  409d24:	ldr	x0, [sp, #8]
  409d28:	ldr	x0, [x0, #8]
  409d2c:	str	x0, [sp, #16]
  409d30:	ldr	x0, [sp, #16]
  409d34:	ldr	x1, [sp, #24]
  409d38:	str	x1, [x0]
  409d3c:	ldr	x0, [sp, #24]
  409d40:	cmp	x0, #0x0
  409d44:	b.eq	409d54 <ferror@plt+0x7474>  // b.none
  409d48:	ldr	x0, [sp, #24]
  409d4c:	ldr	x1, [sp, #16]
  409d50:	str	x1, [x0, #8]
  409d54:	nop
  409d58:	add	sp, sp, #0x20
  409d5c:	ret
  409d60:	sub	sp, sp, #0x20
  409d64:	str	x0, [sp, #8]
  409d68:	str	x1, [sp]
  409d6c:	ldr	x0, [sp]
  409d70:	ldr	x0, [x0]
  409d74:	str	x0, [sp, #24]
  409d78:	ldr	x0, [sp, #8]
  409d7c:	ldr	x1, [sp, #24]
  409d80:	str	x1, [x0]
  409d84:	ldr	x0, [sp, #24]
  409d88:	cmp	x0, #0x0
  409d8c:	b.eq	409d9c <ferror@plt+0x74bc>  // b.none
  409d90:	ldr	x1, [sp, #8]
  409d94:	ldr	x0, [sp, #24]
  409d98:	str	x1, [x0, #8]
  409d9c:	ldr	x0, [sp]
  409da0:	ldr	x1, [sp, #8]
  409da4:	str	x1, [x0]
  409da8:	ldr	x1, [sp]
  409dac:	ldr	x0, [sp, #8]
  409db0:	str	x1, [x0, #8]
  409db4:	nop
  409db8:	add	sp, sp, #0x20
  409dbc:	ret
  409dc0:	sub	sp, sp, #0x30
  409dc4:	str	w0, [sp, #12]
  409dc8:	ldr	w0, [sp, #12]
  409dcc:	and	w0, w0, #0x3ff
  409dd0:	str	w0, [sp, #36]
  409dd4:	adrp	x0, 426000 <ferror@plt+0x23720>
  409dd8:	add	x0, x0, #0xed0
  409ddc:	ldr	w1, [sp, #36]
  409de0:	ldr	x0, [x0, x1, lsl #3]
  409de4:	str	x0, [sp, #40]
  409de8:	b	409e24 <ferror@plt+0x7544>
  409dec:	ldr	x0, [sp, #40]
  409df0:	str	x0, [sp, #24]
  409df4:	ldr	x0, [sp, #24]
  409df8:	str	x0, [sp, #16]
  409dfc:	ldr	x0, [sp, #16]
  409e00:	ldr	w0, [x0, #36]
  409e04:	ldr	w1, [sp, #12]
  409e08:	cmp	w1, w0
  409e0c:	b.ne	409e18 <ferror@plt+0x7538>  // b.any
  409e10:	ldr	x0, [sp, #16]
  409e14:	b	409e34 <ferror@plt+0x7554>
  409e18:	ldr	x0, [sp, #40]
  409e1c:	ldr	x0, [x0]
  409e20:	str	x0, [sp, #40]
  409e24:	ldr	x0, [sp, #40]
  409e28:	cmp	x0, #0x0
  409e2c:	b.ne	409dec <ferror@plt+0x750c>  // b.any
  409e30:	mov	x0, #0x0                   	// #0
  409e34:	add	sp, sp, #0x30
  409e38:	ret
  409e3c:	sub	sp, sp, #0x20
  409e40:	str	x0, [sp, #8]
  409e44:	mov	w0, #0x1505                	// #5381
  409e48:	str	w0, [sp, #28]
  409e4c:	b	409e78 <ferror@plt+0x7598>
  409e50:	ldr	w0, [sp, #28]
  409e54:	lsl	w1, w0, #5
  409e58:	ldr	w0, [sp, #28]
  409e5c:	add	w1, w1, w0
  409e60:	ldr	x0, [sp, #8]
  409e64:	add	x2, x0, #0x1
  409e68:	str	x2, [sp, #8]
  409e6c:	ldrb	w0, [x0]
  409e70:	add	w0, w1, w0
  409e74:	str	w0, [sp, #28]
  409e78:	ldr	x0, [sp, #8]
  409e7c:	ldrb	w0, [x0]
  409e80:	cmp	w0, #0x0
  409e84:	b.ne	409e50 <ferror@plt+0x7570>  // b.any
  409e88:	ldr	w0, [sp, #28]
  409e8c:	add	sp, sp, #0x20
  409e90:	ret
  409e94:	stp	x29, x30, [sp, #-64]!
  409e98:	mov	x29, sp
  409e9c:	str	x0, [sp, #24]
  409ea0:	ldr	x0, [sp, #24]
  409ea4:	bl	409e3c <ferror@plt+0x755c>
  409ea8:	and	w0, w0, #0x3ff
  409eac:	str	w0, [sp, #52]
  409eb0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x1b50>
  409eb4:	add	x0, x0, #0xed0
  409eb8:	ldr	w1, [sp, #52]
  409ebc:	ldr	x0, [x0, x1, lsl #3]
  409ec0:	str	x0, [sp, #56]
  409ec4:	b	409f08 <ferror@plt+0x7628>
  409ec8:	ldr	x0, [sp, #56]
  409ecc:	str	x0, [sp, #40]
  409ed0:	ldr	x0, [sp, #40]
  409ed4:	sub	x0, x0, #0x10
  409ed8:	str	x0, [sp, #32]
  409edc:	ldr	x0, [sp, #32]
  409ee0:	add	x0, x0, #0x40
  409ee4:	ldr	x1, [sp, #24]
  409ee8:	bl	4025f0 <strcmp@plt>
  409eec:	cmp	w0, #0x0
  409ef0:	b.ne	409efc <ferror@plt+0x761c>  // b.any
  409ef4:	ldr	x0, [sp, #32]
  409ef8:	b	409f18 <ferror@plt+0x7638>
  409efc:	ldr	x0, [sp, #56]
  409f00:	ldr	x0, [x0]
  409f04:	str	x0, [sp, #56]
  409f08:	ldr	x0, [sp, #56]
  409f0c:	cmp	x0, #0x0
  409f10:	b.ne	409ec8 <ferror@plt+0x75e8>  // b.any
  409f14:	mov	x0, #0x0                   	// #0
  409f18:	ldp	x29, x30, [sp], #64
  409f1c:	ret
  409f20:	stp	x29, x30, [sp, #-64]!
  409f24:	mov	x29, sp
  409f28:	str	x0, [sp, #40]
  409f2c:	str	x1, [sp, #32]
  409f30:	str	x2, [sp, #24]
  409f34:	ldr	x0, [sp, #32]
  409f38:	bl	402220 <strlen@plt>
  409f3c:	add	x0, x0, #0x41
  409f40:	bl	402400 <malloc@plt>
  409f44:	str	x0, [sp, #56]
  409f48:	ldr	x0, [sp, #56]
  409f4c:	cmp	x0, #0x0
  409f50:	b.ne	409f5c <ferror@plt+0x767c>  // b.any
  409f54:	mov	x0, #0x0                   	// #0
  409f58:	b	40a048 <ferror@plt+0x7768>
  409f5c:	ldr	x0, [sp, #40]
  409f60:	ldr	w0, [x0, #4]
  409f64:	mov	w1, w0
  409f68:	ldr	x0, [sp, #56]
  409f6c:	str	w1, [x0, #36]
  409f70:	ldr	x0, [sp, #56]
  409f74:	add	x0, x0, #0x40
  409f78:	ldr	x1, [sp, #32]
  409f7c:	bl	402720 <strcpy@plt>
  409f80:	ldr	x0, [sp, #40]
  409f84:	ldrh	w1, [x0, #2]
  409f88:	ldr	x0, [sp, #56]
  409f8c:	strh	w1, [x0, #40]
  409f90:	ldr	x0, [sp, #40]
  409f94:	ldr	w1, [x0, #8]
  409f98:	ldr	x0, [sp, #56]
  409f9c:	str	w1, [x0, #32]
  409fa0:	ldr	x0, [sp, #24]
  409fa4:	cmp	x0, #0x0
  409fa8:	b.eq	409fcc <ferror@plt+0x76ec>  // b.none
  409fac:	ldr	x0, [sp, #56]
  409fb0:	add	x2, x0, #0x30
  409fb4:	ldr	x0, [sp, #24]
  409fb8:	add	x0, x0, #0x30
  409fbc:	mov	x1, x0
  409fc0:	mov	x0, x2
  409fc4:	bl	409c78 <ferror@plt+0x7398>
  409fc8:	b	40a00c <ferror@plt+0x772c>
  409fcc:	ldr	x0, [sp, #40]
  409fd0:	ldr	w0, [x0, #4]
  409fd4:	and	w0, w0, #0x3ff
  409fd8:	str	w0, [sp, #52]
  409fdc:	ldr	x2, [sp, #56]
  409fe0:	ldr	w0, [sp, #52]
  409fe4:	lsl	x1, x0, #3
  409fe8:	adrp	x0, 426000 <ferror@plt+0x23720>
  409fec:	add	x0, x0, #0xed0
  409ff0:	add	x0, x1, x0
  409ff4:	mov	x1, x0
  409ff8:	mov	x0, x2
  409ffc:	bl	409d60 <ferror@plt+0x7480>
  40a000:	ldr	x0, [sp, #56]
  40a004:	add	x0, x0, #0x30
  40a008:	bl	409c00 <ferror@plt+0x7320>
  40a00c:	ldr	x0, [sp, #32]
  40a010:	bl	409e3c <ferror@plt+0x755c>
  40a014:	and	w0, w0, #0x3ff
  40a018:	str	w0, [sp, #52]
  40a01c:	ldr	x0, [sp, #56]
  40a020:	add	x2, x0, #0x10
  40a024:	ldr	w0, [sp, #52]
  40a028:	lsl	x1, x0, #3
  40a02c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x1b50>
  40a030:	add	x0, x0, #0xed0
  40a034:	add	x0, x1, x0
  40a038:	mov	x1, x0
  40a03c:	mov	x0, x2
  40a040:	bl	409d60 <ferror@plt+0x7480>
  40a044:	ldr	x0, [sp, #56]
  40a048:	ldp	x29, x30, [sp], #64
  40a04c:	ret
  40a050:	stp	x29, x30, [sp, #-32]!
  40a054:	mov	x29, sp
  40a058:	str	x0, [sp, #24]
  40a05c:	strb	w1, [sp, #23]
  40a060:	ldr	x0, [sp, #24]
  40a064:	add	x0, x0, #0x10
  40a068:	bl	409d10 <ferror@plt+0x7430>
  40a06c:	ldrb	w0, [sp, #23]
  40a070:	cmp	w0, #0x0
  40a074:	b.eq	40a084 <ferror@plt+0x77a4>  // b.none
  40a078:	ldr	x0, [sp, #24]
  40a07c:	bl	409d10 <ferror@plt+0x7430>
  40a080:	b	40a090 <ferror@plt+0x77b0>
  40a084:	ldr	x0, [sp, #24]
  40a088:	add	x0, x0, #0x30
  40a08c:	bl	409cdc <ferror@plt+0x73fc>
  40a090:	ldr	x0, [sp, #24]
  40a094:	bl	402660 <free@plt>
  40a098:	nop
  40a09c:	ldp	x29, x30, [sp], #32
  40a0a0:	ret
  40a0a4:	stp	x29, x30, [sp, #-64]!
  40a0a8:	mov	x29, sp
  40a0ac:	str	x0, [sp, #40]
  40a0b0:	str	x1, [sp, #32]
  40a0b4:	str	x2, [sp, #24]
  40a0b8:	ldr	x0, [sp, #32]
  40a0bc:	ldr	w1, [x0, #8]
  40a0c0:	ldr	x0, [sp, #40]
  40a0c4:	str	w1, [x0, #32]
  40a0c8:	ldr	x0, [sp, #40]
  40a0cc:	add	x0, x0, #0x40
  40a0d0:	ldr	x1, [sp, #24]
  40a0d4:	bl	4025f0 <strcmp@plt>
  40a0d8:	cmp	w0, #0x0
  40a0dc:	b.eq	40a128 <ferror@plt+0x7848>  // b.none
  40a0e0:	ldr	x0, [sp, #40]
  40a0e4:	add	x0, x0, #0x10
  40a0e8:	bl	409d10 <ferror@plt+0x7430>
  40a0ec:	ldr	x0, [sp, #24]
  40a0f0:	bl	409e3c <ferror@plt+0x755c>
  40a0f4:	and	w0, w0, #0x3ff
  40a0f8:	str	w0, [sp, #60]
  40a0fc:	ldr	x0, [sp, #40]
  40a100:	add	x2, x0, #0x10
  40a104:	ldr	w0, [sp, #60]
  40a108:	lsl	x1, x0, #3
  40a10c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x1b50>
  40a110:	add	x0, x0, #0xed0
  40a114:	add	x0, x1, x0
  40a118:	mov	x1, x0
  40a11c:	mov	x0, x2
  40a120:	bl	409d60 <ferror@plt+0x7480>
  40a124:	b	40a12c <ferror@plt+0x784c>
  40a128:	nop
  40a12c:	ldp	x29, x30, [sp], #64
  40a130:	ret
  40a134:	stp	x29, x30, [sp, #-80]!
  40a138:	mov	x29, sp
  40a13c:	str	x0, [sp, #40]
  40a140:	str	x1, [sp, #32]
  40a144:	str	x2, [sp, #24]
  40a148:	ldr	x0, [sp, #24]
  40a14c:	ldr	x0, [x0, #416]
  40a150:	str	x0, [sp, #56]
  40a154:	ldr	x0, [sp, #56]
  40a158:	cmp	x0, #0x0
  40a15c:	b.eq	40a224 <ferror@plt+0x7944>  // b.none
  40a160:	ldr	x0, [sp, #56]
  40a164:	ldrh	w0, [x0]
  40a168:	sub	w0, w0, #0x4
  40a16c:	str	w0, [sp, #68]
  40a170:	ldr	x0, [sp, #56]
  40a174:	add	x0, x0, #0x4
  40a178:	str	x0, [sp, #72]
  40a17c:	b	40a1ec <ferror@plt+0x790c>
  40a180:	ldr	x0, [sp, #72]
  40a184:	ldrh	w0, [x0, #2]
  40a188:	cmp	w0, #0x35
  40a18c:	b.ne	40a1ac <ferror@plt+0x78cc>  // b.any
  40a190:	ldr	x0, [sp, #72]
  40a194:	bl	409be8 <ferror@plt+0x7308>
  40a198:	ldr	x2, [sp, #40]
  40a19c:	mov	x1, x0
  40a1a0:	ldr	x0, [sp, #32]
  40a1a4:	bl	409f20 <ferror@plt+0x7640>
  40a1a8:	b	40a1b0 <ferror@plt+0x78d0>
  40a1ac:	nop
  40a1b0:	ldr	w1, [sp, #68]
  40a1b4:	ldr	x0, [sp, #72]
  40a1b8:	ldrh	w0, [x0]
  40a1bc:	add	w0, w0, #0x3
  40a1c0:	and	w0, w0, #0xfffffffc
  40a1c4:	sub	w0, w1, w0
  40a1c8:	str	w0, [sp, #68]
  40a1cc:	ldr	x0, [sp, #72]
  40a1d0:	ldrh	w0, [x0]
  40a1d4:	add	w0, w0, #0x3
  40a1d8:	mov	w0, w0
  40a1dc:	and	x0, x0, #0xfffffffc
  40a1e0:	ldr	x1, [sp, #72]
  40a1e4:	add	x0, x1, x0
  40a1e8:	str	x0, [sp, #72]
  40a1ec:	ldr	w0, [sp, #68]
  40a1f0:	cmp	w0, #0x3
  40a1f4:	b.le	40a228 <ferror@plt+0x7948>
  40a1f8:	ldr	x0, [sp, #72]
  40a1fc:	ldrh	w0, [x0]
  40a200:	cmp	w0, #0x3
  40a204:	b.ls	40a228 <ferror@plt+0x7948>  // b.plast
  40a208:	ldr	x0, [sp, #72]
  40a20c:	ldrh	w0, [x0]
  40a210:	mov	w1, w0
  40a214:	ldr	w0, [sp, #68]
  40a218:	cmp	w0, w1
  40a21c:	b.ge	40a180 <ferror@plt+0x78a0>  // b.tcont
  40a220:	b	40a228 <ferror@plt+0x7948>
  40a224:	nop
  40a228:	ldp	x29, x30, [sp], #80
  40a22c:	ret
  40a230:	stp	x29, x30, [sp, #-80]!
  40a234:	mov	x29, sp
  40a238:	str	x0, [sp, #24]
  40a23c:	ldr	x0, [sp, #24]
  40a240:	ldr	x0, [x0, #48]
  40a244:	str	x0, [sp, #56]
  40a248:	ldr	x0, [sp, #56]
  40a24c:	sub	x0, x0, #0x30
  40a250:	str	x0, [sp, #72]
  40a254:	ldr	x0, [sp, #72]
  40a258:	ldr	x0, [x0, #48]
  40a25c:	str	x0, [sp, #48]
  40a260:	ldr	x0, [sp, #48]
  40a264:	sub	x0, x0, #0x30
  40a268:	str	x0, [sp, #64]
  40a26c:	b	40a29c <ferror@plt+0x79bc>
  40a270:	mov	w1, #0x0                   	// #0
  40a274:	ldr	x0, [sp, #72]
  40a278:	bl	40a050 <ferror@plt+0x7770>
  40a27c:	ldr	x0, [sp, #64]
  40a280:	str	x0, [sp, #72]
  40a284:	ldr	x0, [sp, #64]
  40a288:	ldr	x0, [x0, #48]
  40a28c:	str	x0, [sp, #40]
  40a290:	ldr	x0, [sp, #40]
  40a294:	sub	x0, x0, #0x30
  40a298:	str	x0, [sp, #64]
  40a29c:	ldr	x1, [sp, #72]
  40a2a0:	ldr	x0, [sp, #24]
  40a2a4:	cmp	x1, x0
  40a2a8:	b.ne	40a270 <ferror@plt+0x7990>  // b.any
  40a2ac:	nop
  40a2b0:	nop
  40a2b4:	ldp	x29, x30, [sp], #80
  40a2b8:	ret
  40a2bc:	stp	x29, x30, [sp, #-112]!
  40a2c0:	mov	x29, sp
  40a2c4:	str	x0, [sp, #40]
  40a2c8:	str	x1, [sp, #32]
  40a2cc:	str	x2, [sp, #24]
  40a2d0:	ldr	x0, [sp, #24]
  40a2d4:	ldr	x0, [x0, #416]
  40a2d8:	str	x0, [sp, #80]
  40a2dc:	ldr	x0, [sp, #80]
  40a2e0:	cmp	x0, #0x0
  40a2e4:	b.ne	40a2f4 <ferror@plt+0x7a14>  // b.any
  40a2e8:	ldr	x0, [sp, #40]
  40a2ec:	bl	40a230 <ferror@plt+0x7950>
  40a2f0:	b	40a444 <ferror@plt+0x7b64>
  40a2f4:	ldr	x0, [sp, #40]
  40a2f8:	ldr	x0, [x0, #48]
  40a2fc:	str	x0, [sp, #72]
  40a300:	ldr	x0, [sp, #72]
  40a304:	sub	x0, x0, #0x30
  40a308:	str	x0, [sp, #96]
  40a30c:	ldr	x0, [sp, #80]
  40a310:	ldrh	w0, [x0]
  40a314:	sub	w0, w0, #0x4
  40a318:	str	w0, [sp, #92]
  40a31c:	ldr	x0, [sp, #80]
  40a320:	add	x0, x0, #0x4
  40a324:	str	x0, [sp, #104]
  40a328:	b	40a3cc <ferror@plt+0x7aec>
  40a32c:	ldr	x0, [sp, #104]
  40a330:	ldrh	w0, [x0, #2]
  40a334:	cmp	w0, #0x35
  40a338:	b.ne	40a38c <ferror@plt+0x7aac>  // b.any
  40a33c:	ldr	x0, [sp, #96]
  40a340:	cmp	x0, #0x0
  40a344:	b.eq	40a420 <ferror@plt+0x7b40>  // b.none
  40a348:	ldr	x0, [sp, #104]
  40a34c:	bl	409be8 <ferror@plt+0x7308>
  40a350:	mov	x2, x0
  40a354:	ldr	x0, [sp, #96]
  40a358:	add	x0, x0, #0x40
  40a35c:	mov	x1, x0
  40a360:	mov	x0, x2
  40a364:	bl	4025f0 <strcmp@plt>
  40a368:	cmp	w0, #0x0
  40a36c:	b.ne	40a420 <ferror@plt+0x7b40>  // b.any
  40a370:	ldr	x0, [sp, #96]
  40a374:	ldr	x0, [x0, #48]
  40a378:	str	x0, [sp, #64]
  40a37c:	ldr	x0, [sp, #64]
  40a380:	sub	x0, x0, #0x30
  40a384:	str	x0, [sp, #96]
  40a388:	b	40a390 <ferror@plt+0x7ab0>
  40a38c:	nop
  40a390:	ldr	w1, [sp, #92]
  40a394:	ldr	x0, [sp, #104]
  40a398:	ldrh	w0, [x0]
  40a39c:	add	w0, w0, #0x3
  40a3a0:	and	w0, w0, #0xfffffffc
  40a3a4:	sub	w0, w1, w0
  40a3a8:	str	w0, [sp, #92]
  40a3ac:	ldr	x0, [sp, #104]
  40a3b0:	ldrh	w0, [x0]
  40a3b4:	add	w0, w0, #0x3
  40a3b8:	mov	w0, w0
  40a3bc:	and	x0, x0, #0xfffffffc
  40a3c0:	ldr	x1, [sp, #104]
  40a3c4:	add	x0, x1, x0
  40a3c8:	str	x0, [sp, #104]
  40a3cc:	ldr	w0, [sp, #92]
  40a3d0:	cmp	w0, #0x3
  40a3d4:	b.le	40a400 <ferror@plt+0x7b20>
  40a3d8:	ldr	x0, [sp, #104]
  40a3dc:	ldrh	w0, [x0]
  40a3e0:	cmp	w0, #0x3
  40a3e4:	b.ls	40a400 <ferror@plt+0x7b20>  // b.plast
  40a3e8:	ldr	x0, [sp, #104]
  40a3ec:	ldrh	w0, [x0]
  40a3f0:	mov	w1, w0
  40a3f4:	ldr	w0, [sp, #92]
  40a3f8:	cmp	w0, w1
  40a3fc:	b.ge	40a32c <ferror@plt+0x7a4c>  // b.tcont
  40a400:	ldr	x0, [sp, #96]
  40a404:	ldr	x0, [x0, #48]
  40a408:	str	x0, [sp, #56]
  40a40c:	ldr	x0, [sp, #56]
  40a410:	sub	x0, x0, #0x30
  40a414:	cmp	x0, #0x0
  40a418:	b.eq	40a440 <ferror@plt+0x7b60>  // b.none
  40a41c:	b	40a424 <ferror@plt+0x7b44>
  40a420:	nop
  40a424:	ldr	x0, [sp, #40]
  40a428:	bl	40a230 <ferror@plt+0x7950>
  40a42c:	ldr	x2, [sp, #24]
  40a430:	ldr	x1, [sp, #32]
  40a434:	ldr	x0, [sp, #40]
  40a438:	bl	40a134 <ferror@plt+0x7854>
  40a43c:	b	40a444 <ferror@plt+0x7b64>
  40a440:	nop
  40a444:	ldp	x29, x30, [sp], #112
  40a448:	ret
  40a44c:	stp	x29, x30, [sp, #-48]!
  40a450:	mov	x29, sp
  40a454:	str	x0, [sp, #24]
  40a458:	str	x1, [sp, #16]
  40a45c:	ldr	x0, [sp, #16]
  40a460:	add	x0, x0, #0x18
  40a464:	ldr	x0, [x0]
  40a468:	cmp	x0, #0x0
  40a46c:	b.eq	40a4b4 <ferror@plt+0x7bd4>  // b.none
  40a470:	ldr	x0, [sp, #16]
  40a474:	add	x0, x0, #0x18
  40a478:	ldr	x0, [x0]
  40a47c:	bl	409be8 <ferror@plt+0x7308>
  40a480:	mov	x2, #0x0                   	// #0
  40a484:	mov	x1, x0
  40a488:	ldr	x0, [sp, #24]
  40a48c:	bl	409f20 <ferror@plt+0x7640>
  40a490:	str	x0, [sp, #40]
  40a494:	ldr	x0, [sp, #40]
  40a498:	cmp	x0, #0x0
  40a49c:	b.eq	40a4bc <ferror@plt+0x7bdc>  // b.none
  40a4a0:	ldr	x2, [sp, #16]
  40a4a4:	ldr	x1, [sp, #24]
  40a4a8:	ldr	x0, [sp, #40]
  40a4ac:	bl	40a134 <ferror@plt+0x7854>
  40a4b0:	b	40a4c0 <ferror@plt+0x7be0>
  40a4b4:	nop
  40a4b8:	b	40a4c0 <ferror@plt+0x7be0>
  40a4bc:	nop
  40a4c0:	ldp	x29, x30, [sp], #48
  40a4c4:	ret
  40a4c8:	stp	x29, x30, [sp, #-32]!
  40a4cc:	mov	x29, sp
  40a4d0:	str	x0, [sp, #24]
  40a4d4:	ldr	x0, [sp, #24]
  40a4d8:	bl	40a230 <ferror@plt+0x7950>
  40a4dc:	mov	w1, #0x1                   	// #1
  40a4e0:	ldr	x0, [sp, #24]
  40a4e4:	bl	40a050 <ferror@plt+0x7770>
  40a4e8:	nop
  40a4ec:	ldp	x29, x30, [sp], #32
  40a4f0:	ret
  40a4f4:	stp	x29, x30, [sp, #-48]!
  40a4f8:	mov	x29, sp
  40a4fc:	str	x0, [sp, #40]
  40a500:	str	x1, [sp, #32]
  40a504:	str	x2, [sp, #24]
  40a508:	ldr	x0, [sp, #24]
  40a50c:	add	x0, x0, #0x18
  40a510:	ldr	x0, [x0]
  40a514:	cmp	x0, #0x0
  40a518:	b.eq	40a53c <ferror@plt+0x7c5c>  // b.none
  40a51c:	ldr	x0, [sp, #24]
  40a520:	add	x0, x0, #0x18
  40a524:	ldr	x0, [x0]
  40a528:	bl	409be8 <ferror@plt+0x7308>
  40a52c:	mov	x2, x0
  40a530:	ldr	x1, [sp, #32]
  40a534:	ldr	x0, [sp, #40]
  40a538:	bl	40a0a4 <ferror@plt+0x77c4>
  40a53c:	ldr	x2, [sp, #24]
  40a540:	ldr	x1, [sp, #32]
  40a544:	ldr	x0, [sp, #40]
  40a548:	bl	40a2bc <ferror@plt+0x79dc>
  40a54c:	nop
  40a550:	ldp	x29, x30, [sp], #48
  40a554:	ret
  40a558:	stp	x29, x30, [sp, #-480]!
  40a55c:	mov	x29, sp
  40a560:	str	x0, [sp, #24]
  40a564:	str	x1, [sp, #16]
  40a568:	ldr	x0, [sp, #24]
  40a56c:	add	x0, x0, #0x10
  40a570:	str	x0, [sp, #472]
  40a574:	ldr	x0, [sp, #24]
  40a578:	ldrh	w0, [x0, #4]
  40a57c:	cmp	w0, #0x10
  40a580:	b.eq	40a59c <ferror@plt+0x7cbc>  // b.none
  40a584:	ldr	x0, [sp, #24]
  40a588:	ldrh	w0, [x0, #4]
  40a58c:	cmp	w0, #0x11
  40a590:	b.eq	40a59c <ferror@plt+0x7cbc>  // b.none
  40a594:	mov	w0, #0x0                   	// #0
  40a598:	b	40a658 <ferror@plt+0x7d78>
  40a59c:	ldr	x0, [sp, #24]
  40a5a0:	ldr	w0, [x0]
  40a5a4:	cmp	w0, #0x1f
  40a5a8:	b.hi	40a5b4 <ferror@plt+0x7cd4>  // b.pmore
  40a5ac:	mov	w0, #0xffffffff            	// #-1
  40a5b0:	b	40a658 <ferror@plt+0x7d78>
  40a5b4:	ldr	x0, [sp, #472]
  40a5b8:	ldr	w0, [x0, #4]
  40a5bc:	bl	409dc0 <ferror@plt+0x74e0>
  40a5c0:	str	x0, [sp, #464]
  40a5c4:	ldr	x0, [sp, #24]
  40a5c8:	ldrh	w0, [x0, #4]
  40a5cc:	cmp	w0, #0x11
  40a5d0:	b.ne	40a5f0 <ferror@plt+0x7d10>  // b.any
  40a5d4:	ldr	x0, [sp, #464]
  40a5d8:	cmp	x0, #0x0
  40a5dc:	b.eq	40a5e8 <ferror@plt+0x7d08>  // b.none
  40a5e0:	ldr	x0, [sp, #464]
  40a5e4:	bl	40a4c8 <ferror@plt+0x7be8>
  40a5e8:	mov	w0, #0x0                   	// #0
  40a5ec:	b	40a658 <ferror@plt+0x7d78>
  40a5f0:	ldr	x0, [sp, #472]
  40a5f4:	add	x1, x0, #0x10
  40a5f8:	ldr	x0, [sp, #24]
  40a5fc:	ldr	w0, [x0]
  40a600:	sub	w0, w0, #0x20
  40a604:	mov	w2, w0
  40a608:	add	x0, sp, #0x20
  40a60c:	mov	w4, #0xffff8000            	// #-32768
  40a610:	mov	w3, w2
  40a614:	mov	x2, x1
  40a618:	mov	w1, #0x35                  	// #53
  40a61c:	bl	410640 <ferror@plt+0xdd60>
  40a620:	ldr	x0, [sp, #464]
  40a624:	cmp	x0, #0x0
  40a628:	b.eq	40a644 <ferror@plt+0x7d64>  // b.none
  40a62c:	add	x0, sp, #0x20
  40a630:	mov	x2, x0
  40a634:	ldr	x1, [sp, #472]
  40a638:	ldr	x0, [sp, #464]
  40a63c:	bl	40a4f4 <ferror@plt+0x7c14>
  40a640:	b	40a654 <ferror@plt+0x7d74>
  40a644:	add	x0, sp, #0x20
  40a648:	mov	x1, x0
  40a64c:	ldr	x0, [sp, #472]
  40a650:	bl	40a44c <ferror@plt+0x7b6c>
  40a654:	mov	w0, #0x0                   	// #0
  40a658:	ldp	x29, x30, [sp], #480
  40a65c:	ret
  40a660:	stp	x29, x30, [sp, #-32]!
  40a664:	mov	x29, sp
  40a668:	str	w0, [sp, #28]
  40a66c:	ldr	w3, [sp, #28]
  40a670:	adrp	x0, 411000 <ferror@plt+0xe720>
  40a674:	add	x2, x0, #0xb80
  40a678:	mov	x1, #0x10                  	// #16
  40a67c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40a680:	add	x0, x0, #0xed0
  40a684:	bl	402360 <snprintf@plt>
  40a688:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40a68c:	add	x0, x0, #0xed0
  40a690:	ldp	x29, x30, [sp], #32
  40a694:	ret
  40a698:	stp	x29, x30, [sp, #-48]!
  40a69c:	mov	x29, sp
  40a6a0:	str	x0, [sp, #24]
  40a6a4:	add	x0, sp, #0x2c
  40a6a8:	mov	x2, x0
  40a6ac:	adrp	x0, 411000 <ferror@plt+0xe720>
  40a6b0:	add	x1, x0, #0xb80
  40a6b4:	ldr	x0, [sp, #24]
  40a6b8:	bl	4027e0 <__isoc99_sscanf@plt>
  40a6bc:	cmp	w0, #0x1
  40a6c0:	b.eq	40a6cc <ferror@plt+0x7dec>  // b.none
  40a6c4:	mov	w0, #0x0                   	// #0
  40a6c8:	b	40a6d0 <ferror@plt+0x7df0>
  40a6cc:	ldr	w0, [sp, #44]
  40a6d0:	ldp	x29, x30, [sp], #48
  40a6d4:	ret
  40a6d8:	sub	sp, sp, #0x4a0
  40a6dc:	stp	x29, x30, [sp]
  40a6e0:	mov	x29, sp
  40a6e4:	str	x19, [sp, #16]
  40a6e8:	str	x0, [sp, #40]
  40a6ec:	str	w1, [sp, #36]
  40a6f0:	add	x0, sp, #0x70
  40a6f4:	mov	x1, #0x420                 	// #1056
  40a6f8:	mov	x2, x1
  40a6fc:	mov	w1, #0x0                   	// #0
  40a700:	bl	402490 <memset@plt>
  40a704:	mov	w0, #0x20                  	// #32
  40a708:	str	w0, [sp, #112]
  40a70c:	mov	w0, #0x12                  	// #18
  40a710:	strh	w0, [sp, #116]
  40a714:	mov	w0, #0x1                   	// #1
  40a718:	strh	w0, [sp, #118]
  40a71c:	ldr	w0, [sp, #36]
  40a720:	str	w0, [sp, #132]
  40a724:	mov	w0, #0x9                   	// #9
  40a728:	str	w0, [sp, #1176]
  40a72c:	stp	xzr, xzr, [sp, #56]
  40a730:	stp	xzr, xzr, [sp, #72]
  40a734:	stp	xzr, xzr, [sp, #88]
  40a738:	str	xzr, [sp, #104]
  40a73c:	str	wzr, [sp, #1180]
  40a740:	add	x0, sp, #0x38
  40a744:	mov	w1, #0x0                   	// #0
  40a748:	bl	40d8dc <ferror@plt+0xaffc>
  40a74c:	cmp	w0, #0x0
  40a750:	b.ge	40a75c <ferror@plt+0x7e7c>  // b.tcont
  40a754:	mov	w0, #0x0                   	// #0
  40a758:	b	40a828 <ferror@plt+0x7f48>
  40a75c:	add	x0, sp, #0x70
  40a760:	ldr	w3, [sp, #1176]
  40a764:	mov	w2, #0x1d                  	// #29
  40a768:	mov	w1, #0x420                 	// #1056
  40a76c:	bl	40fdfc <ferror@plt+0xd51c>
  40a770:	ldr	x0, [sp, #40]
  40a774:	cmp	x0, #0x0
  40a778:	b.eq	40a7c0 <ferror@plt+0x7ee0>  // b.none
  40a77c:	ldr	x0, [sp, #40]
  40a780:	bl	40791c <ferror@plt+0x503c>
  40a784:	cmp	w0, #0x0
  40a788:	b.ne	40a794 <ferror@plt+0x7eb4>  // b.any
  40a78c:	mov	w19, #0x3                   	// #3
  40a790:	b	40a798 <ferror@plt+0x7eb8>
  40a794:	mov	w19, #0x35                  	// #53
  40a798:	ldr	x0, [sp, #40]
  40a79c:	bl	402220 <strlen@plt>
  40a7a0:	add	w0, w0, #0x1
  40a7a4:	mov	w1, w0
  40a7a8:	add	x0, sp, #0x70
  40a7ac:	mov	w4, w1
  40a7b0:	ldr	x3, [sp, #40]
  40a7b4:	mov	w2, w19
  40a7b8:	mov	w1, #0x420                 	// #1056
  40a7bc:	bl	40feb8 <ferror@plt+0xd5d8>
  40a7c0:	add	x2, sp, #0x30
  40a7c4:	add	x1, sp, #0x70
  40a7c8:	add	x0, sp, #0x38
  40a7cc:	bl	40f5f8 <ferror@plt+0xcd18>
  40a7d0:	cmp	w0, #0x0
  40a7d4:	b.lt	40a818 <ferror@plt+0x7f38>  // b.tstop
  40a7d8:	ldr	x0, [sp, #48]
  40a7dc:	mov	x1, #0x0                   	// #0
  40a7e0:	bl	40a558 <ferror@plt+0x7c78>
  40a7e4:	str	w0, [sp, #1180]
  40a7e8:	ldr	w0, [sp, #1180]
  40a7ec:	cmp	w0, #0x0
  40a7f0:	b.ne	40a80c <ferror@plt+0x7f2c>  // b.any
  40a7f4:	ldr	x0, [sp, #48]
  40a7f8:	add	x0, x0, #0x10
  40a7fc:	str	x0, [sp, #1168]
  40a800:	ldr	x0, [sp, #1168]
  40a804:	ldr	w0, [x0, #4]
  40a808:	str	w0, [sp, #1180]
  40a80c:	ldr	x0, [sp, #48]
  40a810:	bl	402660 <free@plt>
  40a814:	b	40a81c <ferror@plt+0x7f3c>
  40a818:	nop
  40a81c:	add	x0, sp, #0x38
  40a820:	bl	40d634 <ferror@plt+0xad54>
  40a824:	ldr	w0, [sp, #1180]
  40a828:	ldr	x19, [sp, #16]
  40a82c:	ldp	x29, x30, [sp]
  40a830:	add	sp, sp, #0x4a0
  40a834:	ret
  40a838:	stp	x29, x30, [sp, #-48]!
  40a83c:	mov	x29, sp
  40a840:	str	w0, [sp, #28]
  40a844:	ldr	w0, [sp, #28]
  40a848:	cmp	w0, #0x0
  40a84c:	b.ne	40a85c <ferror@plt+0x7f7c>  // b.any
  40a850:	adrp	x0, 411000 <ferror@plt+0xe720>
  40a854:	add	x0, x0, #0xb88
  40a858:	b	40a900 <ferror@plt+0x8020>
  40a85c:	ldr	w0, [sp, #28]
  40a860:	bl	409dc0 <ferror@plt+0x74e0>
  40a864:	str	x0, [sp, #40]
  40a868:	ldr	x0, [sp, #40]
  40a86c:	cmp	x0, #0x0
  40a870:	b.eq	40a880 <ferror@plt+0x7fa0>  // b.none
  40a874:	ldr	x0, [sp, #40]
  40a878:	add	x0, x0, #0x40
  40a87c:	b	40a900 <ferror@plt+0x8020>
  40a880:	ldr	w0, [sp, #28]
  40a884:	mov	w1, w0
  40a888:	mov	x0, #0x0                   	// #0
  40a88c:	bl	40a6d8 <ferror@plt+0x7df8>
  40a890:	mov	w1, w0
  40a894:	ldr	w0, [sp, #28]
  40a898:	cmp	w0, w1
  40a89c:	b.ne	40a8c4 <ferror@plt+0x7fe4>  // b.any
  40a8a0:	ldr	w0, [sp, #28]
  40a8a4:	bl	409dc0 <ferror@plt+0x74e0>
  40a8a8:	str	x0, [sp, #40]
  40a8ac:	ldr	x0, [sp, #40]
  40a8b0:	cmp	x0, #0x0
  40a8b4:	b.eq	40a8c4 <ferror@plt+0x7fe4>  // b.none
  40a8b8:	ldr	x0, [sp, #40]
  40a8bc:	add	x0, x0, #0x40
  40a8c0:	b	40a900 <ferror@plt+0x8020>
  40a8c4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40a8c8:	add	x1, x0, #0xee0
  40a8cc:	ldr	w0, [sp, #28]
  40a8d0:	bl	402480 <if_indextoname@plt>
  40a8d4:	cmp	x0, #0x0
  40a8d8:	b.ne	40a8f8 <ferror@plt+0x8018>  // b.any
  40a8dc:	ldr	w3, [sp, #28]
  40a8e0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40a8e4:	add	x2, x0, #0xb80
  40a8e8:	mov	x1, #0x10                  	// #16
  40a8ec:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40a8f0:	add	x0, x0, #0xee0
  40a8f4:	bl	402360 <snprintf@plt>
  40a8f8:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40a8fc:	add	x0, x0, #0xee0
  40a900:	ldp	x29, x30, [sp], #48
  40a904:	ret
  40a908:	stp	x29, x30, [sp, #-48]!
  40a90c:	mov	x29, sp
  40a910:	str	w0, [sp, #28]
  40a914:	ldr	w0, [sp, #28]
  40a918:	cmp	w0, #0x0
  40a91c:	b.ne	40a928 <ferror@plt+0x8048>  // b.any
  40a920:	mov	w0, #0xffffffff            	// #-1
  40a924:	b	40a950 <ferror@plt+0x8070>
  40a928:	ldr	w0, [sp, #28]
  40a92c:	bl	409dc0 <ferror@plt+0x74e0>
  40a930:	str	x0, [sp, #40]
  40a934:	ldr	x0, [sp, #40]
  40a938:	cmp	x0, #0x0
  40a93c:	b.eq	40a94c <ferror@plt+0x806c>  // b.none
  40a940:	ldr	x0, [sp, #40]
  40a944:	ldrh	w0, [x0, #40]
  40a948:	b	40a950 <ferror@plt+0x8070>
  40a94c:	mov	w0, #0xffffffff            	// #-1
  40a950:	ldp	x29, x30, [sp], #48
  40a954:	ret
  40a958:	stp	x29, x30, [sp, #-48]!
  40a95c:	mov	x29, sp
  40a960:	str	w0, [sp, #28]
  40a964:	ldr	w0, [sp, #28]
  40a968:	cmp	w0, #0x0
  40a96c:	b.ne	40a978 <ferror@plt+0x8098>  // b.any
  40a970:	mov	w0, #0x0                   	// #0
  40a974:	b	40a9a0 <ferror@plt+0x80c0>
  40a978:	ldr	w0, [sp, #28]
  40a97c:	bl	409dc0 <ferror@plt+0x74e0>
  40a980:	str	x0, [sp, #40]
  40a984:	ldr	x0, [sp, #40]
  40a988:	cmp	x0, #0x0
  40a98c:	b.eq	40a99c <ferror@plt+0x80bc>  // b.none
  40a990:	ldr	x0, [sp, #40]
  40a994:	ldr	w0, [x0, #32]
  40a998:	b	40a9a0 <ferror@plt+0x80c0>
  40a99c:	mov	w0, #0xffffffff            	// #-1
  40a9a0:	ldp	x29, x30, [sp], #48
  40a9a4:	ret
  40a9a8:	stp	x29, x30, [sp, #-48]!
  40a9ac:	mov	x29, sp
  40a9b0:	str	x0, [sp, #24]
  40a9b4:	ldr	x0, [sp, #24]
  40a9b8:	cmp	x0, #0x0
  40a9bc:	b.ne	40a9c8 <ferror@plt+0x80e8>  // b.any
  40a9c0:	mov	w0, #0x0                   	// #0
  40a9c4:	b	40aa30 <ferror@plt+0x8150>
  40a9c8:	ldr	x0, [sp, #24]
  40a9cc:	bl	409e94 <ferror@plt+0x75b4>
  40a9d0:	str	x0, [sp, #32]
  40a9d4:	ldr	x0, [sp, #32]
  40a9d8:	cmp	x0, #0x0
  40a9dc:	b.eq	40a9ec <ferror@plt+0x810c>  // b.none
  40a9e0:	ldr	x0, [sp, #32]
  40a9e4:	ldr	w0, [x0, #36]
  40a9e8:	b	40aa30 <ferror@plt+0x8150>
  40a9ec:	mov	w1, #0x0                   	// #0
  40a9f0:	ldr	x0, [sp, #24]
  40a9f4:	bl	40a6d8 <ferror@plt+0x7df8>
  40a9f8:	str	w0, [sp, #44]
  40a9fc:	ldr	w0, [sp, #44]
  40aa00:	cmp	w0, #0x0
  40aa04:	b.ne	40aa14 <ferror@plt+0x8134>  // b.any
  40aa08:	ldr	x0, [sp, #24]
  40aa0c:	bl	4027b0 <if_nametoindex@plt>
  40aa10:	str	w0, [sp, #44]
  40aa14:	ldr	w0, [sp, #44]
  40aa18:	cmp	w0, #0x0
  40aa1c:	b.ne	40aa2c <ferror@plt+0x814c>  // b.any
  40aa20:	ldr	x0, [sp, #24]
  40aa24:	bl	40a698 <ferror@plt+0x7db8>
  40aa28:	str	w0, [sp, #44]
  40aa2c:	ldr	w0, [sp, #44]
  40aa30:	ldp	x29, x30, [sp], #48
  40aa34:	ret
  40aa38:	stp	x29, x30, [sp, #-48]!
  40aa3c:	mov	x29, sp
  40aa40:	str	w0, [sp, #28]
  40aa44:	ldr	w0, [sp, #28]
  40aa48:	bl	409dc0 <ferror@plt+0x74e0>
  40aa4c:	str	x0, [sp, #40]
  40aa50:	ldr	x0, [sp, #40]
  40aa54:	cmp	x0, #0x0
  40aa58:	b.eq	40aa7c <ferror@plt+0x819c>  // b.none
  40aa5c:	ldr	x0, [sp, #40]
  40aa60:	bl	409d10 <ferror@plt+0x7430>
  40aa64:	ldr	x0, [sp, #40]
  40aa68:	add	x0, x0, #0x10
  40aa6c:	bl	409d10 <ferror@plt+0x7430>
  40aa70:	ldr	x0, [sp, #40]
  40aa74:	bl	402660 <free@plt>
  40aa78:	b	40aa80 <ferror@plt+0x81a0>
  40aa7c:	nop
  40aa80:	ldp	x29, x30, [sp], #48
  40aa84:	ret
  40aa88:	stp	x29, x30, [sp, #-32]!
  40aa8c:	mov	x29, sp
  40aa90:	str	x0, [sp, #24]
  40aa94:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40aa98:	add	x0, x0, #0xef0
  40aa9c:	ldr	w0, [x0]
  40aaa0:	cmp	w0, #0x0
  40aaa4:	b.ne	40ab30 <ferror@plt+0x8250>  // b.any
  40aaa8:	mov	w1, #0x0                   	// #0
  40aaac:	ldr	x0, [sp, #24]
  40aab0:	bl	40e0b8 <ferror@plt+0xb7d8>
  40aab4:	cmp	w0, #0x0
  40aab8:	b.ge	40aad0 <ferror@plt+0x81f0>  // b.tcont
  40aabc:	adrp	x0, 411000 <ferror@plt+0xe720>
  40aac0:	add	x0, x0, #0xb90
  40aac4:	bl	402240 <perror@plt>
  40aac8:	mov	w0, #0x1                   	// #1
  40aacc:	bl	402230 <exit@plt>
  40aad0:	mov	w3, #0x0                   	// #0
  40aad4:	mov	x2, #0x0                   	// #0
  40aad8:	adrp	x0, 425000 <ferror@plt+0x22720>
  40aadc:	ldr	x1, [x0, #4008]
  40aae0:	ldr	x0, [sp, #24]
  40aae4:	bl	40ef60 <ferror@plt+0xc680>
  40aae8:	cmp	w0, #0x0
  40aaec:	b.ge	40ab1c <ferror@plt+0x823c>  // b.tcont
  40aaf0:	adrp	x0, 425000 <ferror@plt+0x22720>
  40aaf4:	ldr	x0, [x0, #3992]
  40aaf8:	ldr	x0, [x0]
  40aafc:	mov	x3, x0
  40ab00:	mov	x2, #0x10                  	// #16
  40ab04:	mov	x1, #0x1                   	// #1
  40ab08:	adrp	x0, 411000 <ferror@plt+0xe720>
  40ab0c:	add	x0, x0, #0xbb0
  40ab10:	bl	4026e0 <fwrite@plt>
  40ab14:	mov	w0, #0x1                   	// #1
  40ab18:	bl	402230 <exit@plt>
  40ab1c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40ab20:	add	x0, x0, #0xef0
  40ab24:	mov	w1, #0x1                   	// #1
  40ab28:	str	w1, [x0]
  40ab2c:	b	40ab34 <ferror@plt+0x8254>
  40ab30:	nop
  40ab34:	ldp	x29, x30, [sp], #32
  40ab38:	ret
  40ab3c:	stp	x29, x30, [sp, #-64]!
  40ab40:	mov	x29, sp
  40ab44:	str	x0, [sp, #40]
  40ab48:	str	w1, [sp, #36]
  40ab4c:	str	w2, [sp, #32]
  40ab50:	str	x3, [sp, #24]
  40ab54:	str	w4, [sp, #20]
  40ab58:	ldr	w0, [sp, #36]
  40ab5c:	cmp	w0, #0x4
  40ab60:	b.ne	40aba4 <ferror@plt+0x82c4>  // b.any
  40ab64:	ldr	w0, [sp, #32]
  40ab68:	cmp	w0, #0x300
  40ab6c:	b.eq	40ab88 <ferror@plt+0x82a8>  // b.none
  40ab70:	ldr	w0, [sp, #32]
  40ab74:	cmp	w0, #0x308
  40ab78:	b.eq	40ab88 <ferror@plt+0x82a8>  // b.none
  40ab7c:	ldr	w0, [sp, #32]
  40ab80:	cmp	w0, #0x30a
  40ab84:	b.ne	40aba4 <ferror@plt+0x82c4>  // b.any
  40ab88:	ldr	w0, [sp, #20]
  40ab8c:	mov	w3, w0
  40ab90:	ldr	x2, [sp, #24]
  40ab94:	ldr	x1, [sp, #40]
  40ab98:	mov	w0, #0x2                   	// #2
  40ab9c:	bl	4028d0 <inet_ntop@plt>
  40aba0:	b	40ac98 <ferror@plt+0x83b8>
  40aba4:	ldr	w0, [sp, #36]
  40aba8:	cmp	w0, #0x10
  40abac:	b.ne	40abe4 <ferror@plt+0x8304>  // b.any
  40abb0:	ldr	w0, [sp, #32]
  40abb4:	cmp	w0, #0x301
  40abb8:	b.eq	40abc8 <ferror@plt+0x82e8>  // b.none
  40abbc:	ldr	w0, [sp, #32]
  40abc0:	cmp	w0, #0x337
  40abc4:	b.ne	40abe4 <ferror@plt+0x8304>  // b.any
  40abc8:	ldr	w0, [sp, #20]
  40abcc:	mov	w3, w0
  40abd0:	ldr	x2, [sp, #24]
  40abd4:	ldr	x1, [sp, #40]
  40abd8:	mov	w0, #0xa                   	// #10
  40abdc:	bl	4028d0 <inet_ntop@plt>
  40abe0:	b	40ac98 <ferror@plt+0x83b8>
  40abe4:	ldrsw	x1, [sp, #20]
  40abe8:	ldr	x0, [sp, #40]
  40abec:	ldrb	w0, [x0]
  40abf0:	mov	w3, w0
  40abf4:	adrp	x0, 411000 <ferror@plt+0xe720>
  40abf8:	add	x2, x0, #0xbc8
  40abfc:	ldr	x0, [sp, #24]
  40ac00:	bl	402360 <snprintf@plt>
  40ac04:	mov	w0, #0x1                   	// #1
  40ac08:	str	w0, [sp, #60]
  40ac0c:	mov	w0, #0x2                   	// #2
  40ac10:	str	w0, [sp, #56]
  40ac14:	b	40ac74 <ferror@plt+0x8394>
  40ac18:	ldrsw	x0, [sp, #56]
  40ac1c:	ldr	x1, [sp, #24]
  40ac20:	add	x4, x1, x0
  40ac24:	ldr	w1, [sp, #20]
  40ac28:	ldr	w0, [sp, #56]
  40ac2c:	sub	w0, w1, w0
  40ac30:	sxtw	x5, w0
  40ac34:	ldrsw	x0, [sp, #60]
  40ac38:	ldr	x1, [sp, #40]
  40ac3c:	add	x0, x1, x0
  40ac40:	ldrb	w0, [x0]
  40ac44:	mov	w3, w0
  40ac48:	adrp	x0, 411000 <ferror@plt+0xe720>
  40ac4c:	add	x2, x0, #0xbd0
  40ac50:	mov	x1, x5
  40ac54:	mov	x0, x4
  40ac58:	bl	402360 <snprintf@plt>
  40ac5c:	ldr	w0, [sp, #60]
  40ac60:	add	w0, w0, #0x1
  40ac64:	str	w0, [sp, #60]
  40ac68:	ldr	w0, [sp, #56]
  40ac6c:	add	w0, w0, #0x3
  40ac70:	str	w0, [sp, #56]
  40ac74:	ldr	w1, [sp, #60]
  40ac78:	ldr	w0, [sp, #36]
  40ac7c:	cmp	w1, w0
  40ac80:	b.ge	40ac94 <ferror@plt+0x83b4>  // b.tcont
  40ac84:	ldr	w1, [sp, #56]
  40ac88:	ldr	w0, [sp, #20]
  40ac8c:	cmp	w1, w0
  40ac90:	b.lt	40ac18 <ferror@plt+0x8338>  // b.tstop
  40ac94:	ldr	x0, [sp, #24]
  40ac98:	ldp	x29, x30, [sp], #64
  40ac9c:	ret
  40aca0:	stp	x29, x30, [sp, #-336]!
  40aca4:	mov	x29, sp
  40aca8:	str	x0, [sp, #40]
  40acac:	str	w1, [sp, #36]
  40acb0:	str	x2, [sp, #24]
  40acb4:	mov	w1, #0x2e                  	// #46
  40acb8:	ldr	x0, [sp, #24]
  40acbc:	bl	4026c0 <strchr@plt>
  40acc0:	cmp	x0, #0x0
  40acc4:	b.eq	40ad30 <ferror@plt+0x8450>  // b.none
  40acc8:	add	x0, sp, #0x30
  40accc:	mov	w2, #0x2                   	// #2
  40acd0:	ldr	x1, [sp, #24]
  40acd4:	bl	407184 <ferror@plt+0x48a4>
  40acd8:	cmp	w0, #0x0
  40acdc:	b.eq	40ad08 <ferror@plt+0x8428>  // b.none
  40ace0:	adrp	x0, 425000 <ferror@plt+0x22720>
  40ace4:	ldr	x0, [x0, #3992]
  40ace8:	ldr	x3, [x0]
  40acec:	ldr	x2, [sp, #24]
  40acf0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40acf4:	add	x1, x0, #0xbd8
  40acf8:	mov	x0, x3
  40acfc:	bl	4028a0 <fprintf@plt>
  40ad00:	mov	w0, #0xffffffff            	// #-1
  40ad04:	b	40ae48 <ferror@plt+0x8568>
  40ad08:	ldr	w0, [sp, #36]
  40ad0c:	cmp	w0, #0x3
  40ad10:	b.gt	40ad1c <ferror@plt+0x843c>
  40ad14:	mov	w0, #0xffffffff            	// #-1
  40ad18:	b	40ae48 <ferror@plt+0x8568>
  40ad1c:	ldr	w1, [sp, #56]
  40ad20:	ldr	x0, [sp, #40]
  40ad24:	str	w1, [x0]
  40ad28:	mov	w0, #0x4                   	// #4
  40ad2c:	b	40ae48 <ferror@plt+0x8568>
  40ad30:	str	wzr, [sp, #332]
  40ad34:	b	40ae28 <ferror@plt+0x8548>
  40ad38:	mov	w1, #0x3a                  	// #58
  40ad3c:	ldr	x0, [sp, #24]
  40ad40:	bl	4026c0 <strchr@plt>
  40ad44:	str	x0, [sp, #320]
  40ad48:	ldr	x0, [sp, #320]
  40ad4c:	cmp	x0, #0x0
  40ad50:	b.eq	40ad68 <ferror@plt+0x8488>  // b.none
  40ad54:	ldr	x0, [sp, #320]
  40ad58:	strb	wzr, [x0]
  40ad5c:	ldr	x0, [sp, #320]
  40ad60:	add	x0, x0, #0x1
  40ad64:	str	x0, [sp, #320]
  40ad68:	add	x0, sp, #0x13c
  40ad6c:	mov	x2, x0
  40ad70:	adrp	x0, 411000 <ferror@plt+0xe720>
  40ad74:	add	x1, x0, #0xbf8
  40ad78:	ldr	x0, [sp, #24]
  40ad7c:	bl	4027e0 <__isoc99_sscanf@plt>
  40ad80:	cmp	w0, #0x1
  40ad84:	b.eq	40adb0 <ferror@plt+0x84d0>  // b.none
  40ad88:	adrp	x0, 425000 <ferror@plt+0x22720>
  40ad8c:	ldr	x0, [x0, #3992]
  40ad90:	ldr	x3, [x0]
  40ad94:	ldr	x2, [sp, #24]
  40ad98:	adrp	x0, 411000 <ferror@plt+0xe720>
  40ad9c:	add	x1, x0, #0xbd8
  40ada0:	mov	x0, x3
  40ada4:	bl	4028a0 <fprintf@plt>
  40ada8:	mov	w0, #0xffffffff            	// #-1
  40adac:	b	40ae48 <ferror@plt+0x8568>
  40adb0:	ldr	w0, [sp, #316]
  40adb4:	cmp	w0, #0x0
  40adb8:	b.lt	40adc8 <ferror@plt+0x84e8>  // b.tstop
  40adbc:	ldr	w0, [sp, #316]
  40adc0:	cmp	w0, #0xff
  40adc4:	b.le	40adf0 <ferror@plt+0x8510>
  40adc8:	adrp	x0, 425000 <ferror@plt+0x22720>
  40adcc:	ldr	x0, [x0, #3992]
  40add0:	ldr	x3, [x0]
  40add4:	ldr	x2, [sp, #24]
  40add8:	adrp	x0, 411000 <ferror@plt+0xe720>
  40addc:	add	x1, x0, #0xbd8
  40ade0:	mov	x0, x3
  40ade4:	bl	4028a0 <fprintf@plt>
  40ade8:	mov	w0, #0xffffffff            	// #-1
  40adec:	b	40ae48 <ferror@plt+0x8568>
  40adf0:	ldr	w2, [sp, #316]
  40adf4:	ldrsw	x0, [sp, #332]
  40adf8:	ldr	x1, [sp, #40]
  40adfc:	add	x0, x1, x0
  40ae00:	and	w1, w2, #0xff
  40ae04:	strb	w1, [x0]
  40ae08:	ldr	x0, [sp, #320]
  40ae0c:	cmp	x0, #0x0
  40ae10:	b.eq	40ae3c <ferror@plt+0x855c>  // b.none
  40ae14:	ldr	x0, [sp, #320]
  40ae18:	str	x0, [sp, #24]
  40ae1c:	ldr	w0, [sp, #332]
  40ae20:	add	w0, w0, #0x1
  40ae24:	str	w0, [sp, #332]
  40ae28:	ldr	w1, [sp, #332]
  40ae2c:	ldr	w0, [sp, #36]
  40ae30:	cmp	w1, w0
  40ae34:	b.lt	40ad38 <ferror@plt+0x8458>  // b.tstop
  40ae38:	b	40ae40 <ferror@plt+0x8560>
  40ae3c:	nop
  40ae40:	ldr	w0, [sp, #332]
  40ae44:	add	w0, w0, #0x1
  40ae48:	ldp	x29, x30, [sp], #336
  40ae4c:	ret
  40ae50:	stp	x29, x30, [sp, #-48]!
  40ae54:	mov	x29, sp
  40ae58:	str	x0, [sp, #24]
  40ae5c:	str	wzr, [sp, #44]
  40ae60:	b	40ae90 <ferror@plt+0x85b0>
  40ae64:	ldr	x0, [sp, #24]
  40ae68:	ldr	x0, [x0]
  40ae6c:	mov	x3, x0
  40ae70:	mov	x2, #0x4                   	// #4
  40ae74:	mov	x1, #0x1                   	// #1
  40ae78:	adrp	x0, 411000 <ferror@plt+0xe720>
  40ae7c:	add	x0, x0, #0xc00
  40ae80:	bl	4026e0 <fwrite@plt>
  40ae84:	ldr	w0, [sp, #44]
  40ae88:	add	w0, w0, #0x1
  40ae8c:	str	w0, [sp, #44]
  40ae90:	ldr	x0, [sp, #24]
  40ae94:	ldr	w0, [x0, #8]
  40ae98:	ldr	w1, [sp, #44]
  40ae9c:	cmp	w1, w0
  40aea0:	b.cc	40ae64 <ferror@plt+0x8584>  // b.lo, b.ul, b.last
  40aea4:	nop
  40aea8:	nop
  40aeac:	ldp	x29, x30, [sp], #48
  40aeb0:	ret
  40aeb4:	stp	x29, x30, [sp, #-32]!
  40aeb8:	mov	x29, sp
  40aebc:	str	x0, [sp, #24]
  40aec0:	ldr	x0, [sp, #24]
  40aec4:	ldrb	w0, [x0, #12]
  40aec8:	eor	w0, w0, #0x1
  40aecc:	and	w0, w0, #0xff
  40aed0:	cmp	w0, #0x0
  40aed4:	b.ne	40aef8 <ferror@plt+0x8618>  // b.any
  40aed8:	ldr	x0, [sp, #24]
  40aedc:	ldr	x0, [x0]
  40aee0:	mov	x1, x0
  40aee4:	mov	w0, #0xa                   	// #10
  40aee8:	bl	402320 <putc@plt>
  40aeec:	ldr	x0, [sp, #24]
  40aef0:	bl	40ae50 <ferror@plt+0x8570>
  40aef4:	b	40aefc <ferror@plt+0x861c>
  40aef8:	nop
  40aefc:	ldp	x29, x30, [sp], #32
  40af00:	ret
  40af04:	stp	x29, x30, [sp, #-32]!
  40af08:	mov	x29, sp
  40af0c:	str	x0, [sp, #24]
  40af10:	ldr	x0, [sp, #24]
  40af14:	ldrb	w0, [x0, #13]
  40af18:	cmp	w0, #0x0
  40af1c:	b.eq	40af40 <ferror@plt+0x8660>  // b.none
  40af20:	ldr	x0, [sp, #24]
  40af24:	ldrb	w0, [x0, #13]
  40af28:	mov	w2, w0
  40af2c:	ldr	x0, [sp, #24]
  40af30:	ldr	x0, [x0]
  40af34:	mov	x1, x0
  40af38:	mov	w0, w2
  40af3c:	bl	402320 <putc@plt>
  40af40:	ldr	x0, [sp, #24]
  40af44:	mov	w1, #0x2c                  	// #44
  40af48:	strb	w1, [x0, #13]
  40af4c:	nop
  40af50:	ldp	x29, x30, [sp], #32
  40af54:	ret
  40af58:	stp	x29, x30, [sp, #-32]!
  40af5c:	mov	x29, sp
  40af60:	str	x0, [sp, #24]
  40af64:	str	x1, [sp, #16]
  40af68:	ldr	x0, [sp, #24]
  40af6c:	ldr	x0, [x0]
  40af70:	mov	x1, x0
  40af74:	mov	w0, #0x22                  	// #34
  40af78:	bl	402320 <putc@plt>
  40af7c:	b	40b144 <ferror@plt+0x8864>
  40af80:	ldr	x0, [sp, #16]
  40af84:	ldrb	w0, [x0]
  40af88:	cmp	w0, #0x5c
  40af8c:	b.eq	40b0ac <ferror@plt+0x87cc>  // b.none
  40af90:	cmp	w0, #0x5c
  40af94:	b.gt	40b118 <ferror@plt+0x8838>
  40af98:	cmp	w0, #0x27
  40af9c:	b.eq	40b0f4 <ferror@plt+0x8814>  // b.none
  40afa0:	cmp	w0, #0x27
  40afa4:	b.gt	40b118 <ferror@plt+0x8838>
  40afa8:	cmp	w0, #0x22
  40afac:	b.eq	40b0d0 <ferror@plt+0x87f0>  // b.none
  40afb0:	cmp	w0, #0x22
  40afb4:	b.gt	40b118 <ferror@plt+0x8838>
  40afb8:	cmp	w0, #0xd
  40afbc:	b.eq	40b040 <ferror@plt+0x8760>  // b.none
  40afc0:	cmp	w0, #0xd
  40afc4:	b.gt	40b118 <ferror@plt+0x8838>
  40afc8:	cmp	w0, #0xc
  40afcc:	b.eq	40b064 <ferror@plt+0x8784>  // b.none
  40afd0:	cmp	w0, #0xc
  40afd4:	b.gt	40b118 <ferror@plt+0x8838>
  40afd8:	cmp	w0, #0xa
  40afdc:	b.eq	40b01c <ferror@plt+0x873c>  // b.none
  40afe0:	cmp	w0, #0xa
  40afe4:	b.gt	40b118 <ferror@plt+0x8838>
  40afe8:	cmp	w0, #0x8
  40afec:	b.eq	40b088 <ferror@plt+0x87a8>  // b.none
  40aff0:	cmp	w0, #0x9
  40aff4:	b.ne	40b118 <ferror@plt+0x8838>  // b.any
  40aff8:	ldr	x0, [sp, #24]
  40affc:	ldr	x0, [x0]
  40b000:	mov	x3, x0
  40b004:	mov	x2, #0x2                   	// #2
  40b008:	mov	x1, #0x1                   	// #1
  40b00c:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b010:	add	x0, x0, #0xc08
  40b014:	bl	4026e0 <fwrite@plt>
  40b018:	b	40b138 <ferror@plt+0x8858>
  40b01c:	ldr	x0, [sp, #24]
  40b020:	ldr	x0, [x0]
  40b024:	mov	x3, x0
  40b028:	mov	x2, #0x2                   	// #2
  40b02c:	mov	x1, #0x1                   	// #1
  40b030:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b034:	add	x0, x0, #0xc10
  40b038:	bl	4026e0 <fwrite@plt>
  40b03c:	b	40b138 <ferror@plt+0x8858>
  40b040:	ldr	x0, [sp, #24]
  40b044:	ldr	x0, [x0]
  40b048:	mov	x3, x0
  40b04c:	mov	x2, #0x2                   	// #2
  40b050:	mov	x1, #0x1                   	// #1
  40b054:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b058:	add	x0, x0, #0xc18
  40b05c:	bl	4026e0 <fwrite@plt>
  40b060:	b	40b138 <ferror@plt+0x8858>
  40b064:	ldr	x0, [sp, #24]
  40b068:	ldr	x0, [x0]
  40b06c:	mov	x3, x0
  40b070:	mov	x2, #0x2                   	// #2
  40b074:	mov	x1, #0x1                   	// #1
  40b078:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b07c:	add	x0, x0, #0xc20
  40b080:	bl	4026e0 <fwrite@plt>
  40b084:	b	40b138 <ferror@plt+0x8858>
  40b088:	ldr	x0, [sp, #24]
  40b08c:	ldr	x0, [x0]
  40b090:	mov	x3, x0
  40b094:	mov	x2, #0x2                   	// #2
  40b098:	mov	x1, #0x1                   	// #1
  40b09c:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b0a0:	add	x0, x0, #0xc28
  40b0a4:	bl	4026e0 <fwrite@plt>
  40b0a8:	b	40b138 <ferror@plt+0x8858>
  40b0ac:	ldr	x0, [sp, #24]
  40b0b0:	ldr	x0, [x0]
  40b0b4:	mov	x3, x0
  40b0b8:	mov	x2, #0x2                   	// #2
  40b0bc:	mov	x1, #0x1                   	// #1
  40b0c0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b0c4:	add	x0, x0, #0xc30
  40b0c8:	bl	4026e0 <fwrite@plt>
  40b0cc:	b	40b138 <ferror@plt+0x8858>
  40b0d0:	ldr	x0, [sp, #24]
  40b0d4:	ldr	x0, [x0]
  40b0d8:	mov	x3, x0
  40b0dc:	mov	x2, #0x2                   	// #2
  40b0e0:	mov	x1, #0x1                   	// #1
  40b0e4:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b0e8:	add	x0, x0, #0xc38
  40b0ec:	bl	4026e0 <fwrite@plt>
  40b0f0:	b	40b138 <ferror@plt+0x8858>
  40b0f4:	ldr	x0, [sp, #24]
  40b0f8:	ldr	x0, [x0]
  40b0fc:	mov	x3, x0
  40b100:	mov	x2, #0x2                   	// #2
  40b104:	mov	x1, #0x1                   	// #1
  40b108:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b10c:	add	x0, x0, #0xc40
  40b110:	bl	4026e0 <fwrite@plt>
  40b114:	b	40b138 <ferror@plt+0x8858>
  40b118:	ldr	x0, [sp, #16]
  40b11c:	ldrb	w0, [x0]
  40b120:	mov	w2, w0
  40b124:	ldr	x0, [sp, #24]
  40b128:	ldr	x0, [x0]
  40b12c:	mov	x1, x0
  40b130:	mov	w0, w2
  40b134:	bl	402320 <putc@plt>
  40b138:	ldr	x0, [sp, #16]
  40b13c:	add	x0, x0, #0x1
  40b140:	str	x0, [sp, #16]
  40b144:	ldr	x0, [sp, #16]
  40b148:	ldrb	w0, [x0]
  40b14c:	cmp	w0, #0x0
  40b150:	b.ne	40af80 <ferror@plt+0x86a0>  // b.any
  40b154:	ldr	x0, [sp, #24]
  40b158:	ldr	x0, [x0]
  40b15c:	mov	x1, x0
  40b160:	mov	w0, #0x22                  	// #34
  40b164:	bl	402320 <putc@plt>
  40b168:	nop
  40b16c:	ldp	x29, x30, [sp], #32
  40b170:	ret
  40b174:	stp	x29, x30, [sp, #-48]!
  40b178:	mov	x29, sp
  40b17c:	str	x0, [sp, #24]
  40b180:	mov	x0, #0x10                  	// #16
  40b184:	bl	402400 <malloc@plt>
  40b188:	str	x0, [sp, #40]
  40b18c:	ldr	x0, [sp, #40]
  40b190:	cmp	x0, #0x0
  40b194:	b.eq	40b1bc <ferror@plt+0x88dc>  // b.none
  40b198:	ldr	x0, [sp, #40]
  40b19c:	ldr	x1, [sp, #24]
  40b1a0:	str	x1, [x0]
  40b1a4:	ldr	x0, [sp, #40]
  40b1a8:	str	wzr, [x0, #8]
  40b1ac:	ldr	x0, [sp, #40]
  40b1b0:	strb	wzr, [x0, #12]
  40b1b4:	ldr	x0, [sp, #40]
  40b1b8:	strb	wzr, [x0, #13]
  40b1bc:	ldr	x0, [sp, #40]
  40b1c0:	ldp	x29, x30, [sp], #48
  40b1c4:	ret
  40b1c8:	stp	x29, x30, [sp, #-48]!
  40b1cc:	mov	x29, sp
  40b1d0:	str	x0, [sp, #24]
  40b1d4:	ldr	x0, [sp, #24]
  40b1d8:	ldr	x0, [x0]
  40b1dc:	str	x0, [sp, #40]
  40b1e0:	ldr	x0, [sp, #40]
  40b1e4:	ldr	w0, [x0, #8]
  40b1e8:	cmp	w0, #0x0
  40b1ec:	b.eq	40b210 <ferror@plt+0x8930>  // b.none
  40b1f0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b1f4:	add	x3, x0, #0xce8
  40b1f8:	mov	w2, #0x6e                  	// #110
  40b1fc:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b200:	add	x1, x0, #0xc48
  40b204:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b208:	add	x0, x0, #0xc58
  40b20c:	bl	402830 <__assert_fail@plt>
  40b210:	ldr	x0, [sp, #40]
  40b214:	ldr	x0, [x0]
  40b218:	mov	x1, x0
  40b21c:	mov	w0, #0xa                   	// #10
  40b220:	bl	402340 <fputc@plt>
  40b224:	ldr	x0, [sp, #40]
  40b228:	ldr	x0, [x0]
  40b22c:	bl	402710 <fflush@plt>
  40b230:	ldr	x0, [sp, #40]
  40b234:	bl	402660 <free@plt>
  40b238:	ldr	x0, [sp, #24]
  40b23c:	str	xzr, [x0]
  40b240:	nop
  40b244:	ldp	x29, x30, [sp], #48
  40b248:	ret
  40b24c:	sub	sp, sp, #0x10
  40b250:	str	x0, [sp, #8]
  40b254:	strb	w1, [sp, #7]
  40b258:	ldr	x0, [sp, #8]
  40b25c:	ldrb	w1, [sp, #7]
  40b260:	strb	w1, [x0, #12]
  40b264:	nop
  40b268:	add	sp, sp, #0x10
  40b26c:	ret
  40b270:	stp	x29, x30, [sp, #-32]!
  40b274:	mov	x29, sp
  40b278:	str	x0, [sp, #24]
  40b27c:	str	w1, [sp, #20]
  40b280:	ldr	x0, [sp, #24]
  40b284:	bl	40af04 <ferror@plt+0x8624>
  40b288:	ldr	x0, [sp, #24]
  40b28c:	ldr	x0, [x0]
  40b290:	mov	x1, x0
  40b294:	ldr	w0, [sp, #20]
  40b298:	bl	402320 <putc@plt>
  40b29c:	ldr	x0, [sp, #24]
  40b2a0:	ldr	w0, [x0, #8]
  40b2a4:	add	w1, w0, #0x1
  40b2a8:	ldr	x0, [sp, #24]
  40b2ac:	str	w1, [x0, #8]
  40b2b0:	ldr	x0, [sp, #24]
  40b2b4:	strb	wzr, [x0, #13]
  40b2b8:	nop
  40b2bc:	ldp	x29, x30, [sp], #32
  40b2c0:	ret
  40b2c4:	stp	x29, x30, [sp, #-32]!
  40b2c8:	mov	x29, sp
  40b2cc:	str	x0, [sp, #24]
  40b2d0:	str	w1, [sp, #20]
  40b2d4:	ldr	x0, [sp, #24]
  40b2d8:	ldr	w0, [x0, #8]
  40b2dc:	cmp	w0, #0x0
  40b2e0:	b.ne	40b304 <ferror@plt+0x8a24>  // b.any
  40b2e4:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b2e8:	add	x3, x0, #0xcf8
  40b2ec:	mov	w2, #0x85                  	// #133
  40b2f0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b2f4:	add	x1, x0, #0xc48
  40b2f8:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b2fc:	add	x0, x0, #0xc70
  40b300:	bl	402830 <__assert_fail@plt>
  40b304:	ldr	x0, [sp, #24]
  40b308:	ldr	w0, [x0, #8]
  40b30c:	sub	w1, w0, #0x1
  40b310:	ldr	x0, [sp, #24]
  40b314:	str	w1, [x0, #8]
  40b318:	ldr	x0, [sp, #24]
  40b31c:	ldrb	w0, [x0, #13]
  40b320:	cmp	w0, #0x0
  40b324:	b.eq	40b330 <ferror@plt+0x8a50>  // b.none
  40b328:	ldr	x0, [sp, #24]
  40b32c:	bl	40aeb4 <ferror@plt+0x85d4>
  40b330:	ldr	x0, [sp, #24]
  40b334:	ldr	x0, [x0]
  40b338:	mov	x1, x0
  40b33c:	ldr	w0, [sp, #20]
  40b340:	bl	402320 <putc@plt>
  40b344:	ldr	x0, [sp, #24]
  40b348:	mov	w1, #0x2c                  	// #44
  40b34c:	strb	w1, [x0, #13]
  40b350:	nop
  40b354:	ldp	x29, x30, [sp], #32
  40b358:	ret
  40b35c:	stp	x29, x30, [sp, #-32]!
  40b360:	mov	x29, sp
  40b364:	str	x0, [sp, #24]
  40b368:	str	x1, [sp, #16]
  40b36c:	ldr	x0, [sp, #24]
  40b370:	bl	40af04 <ferror@plt+0x8624>
  40b374:	ldr	x0, [sp, #24]
  40b378:	bl	40aeb4 <ferror@plt+0x85d4>
  40b37c:	ldr	x0, [sp, #24]
  40b380:	strb	wzr, [x0, #13]
  40b384:	ldr	x1, [sp, #16]
  40b388:	ldr	x0, [sp, #24]
  40b38c:	bl	40af58 <ferror@plt+0x8678>
  40b390:	ldr	x0, [sp, #24]
  40b394:	ldr	x0, [x0]
  40b398:	mov	x1, x0
  40b39c:	mov	w0, #0x3a                  	// #58
  40b3a0:	bl	402320 <putc@plt>
  40b3a4:	ldr	x0, [sp, #24]
  40b3a8:	ldrb	w0, [x0, #12]
  40b3ac:	cmp	w0, #0x0
  40b3b0:	b.eq	40b3c8 <ferror@plt+0x8ae8>  // b.none
  40b3b4:	ldr	x0, [sp, #24]
  40b3b8:	ldr	x0, [x0]
  40b3bc:	mov	x1, x0
  40b3c0:	mov	w0, #0x20                  	// #32
  40b3c4:	bl	402320 <putc@plt>
  40b3c8:	nop
  40b3cc:	ldp	x29, x30, [sp], #32
  40b3d0:	ret
  40b3d4:	stp	x29, x30, [sp, #-272]!
  40b3d8:	mov	x29, sp
  40b3dc:	str	x0, [sp, #56]
  40b3e0:	str	x1, [sp, #48]
  40b3e4:	str	x2, [sp, #224]
  40b3e8:	str	x3, [sp, #232]
  40b3ec:	str	x4, [sp, #240]
  40b3f0:	str	x5, [sp, #248]
  40b3f4:	str	x6, [sp, #256]
  40b3f8:	str	x7, [sp, #264]
  40b3fc:	str	q0, [sp, #96]
  40b400:	str	q1, [sp, #112]
  40b404:	str	q2, [sp, #128]
  40b408:	str	q3, [sp, #144]
  40b40c:	str	q4, [sp, #160]
  40b410:	str	q5, [sp, #176]
  40b414:	str	q6, [sp, #192]
  40b418:	str	q7, [sp, #208]
  40b41c:	add	x0, sp, #0x110
  40b420:	str	x0, [sp, #64]
  40b424:	add	x0, sp, #0x110
  40b428:	str	x0, [sp, #72]
  40b42c:	add	x0, sp, #0xe0
  40b430:	str	x0, [sp, #80]
  40b434:	mov	w0, #0xffffffd0            	// #-48
  40b438:	str	w0, [sp, #88]
  40b43c:	mov	w0, #0xffffff80            	// #-128
  40b440:	str	w0, [sp, #92]
  40b444:	ldr	x0, [sp, #56]
  40b448:	bl	40af04 <ferror@plt+0x8624>
  40b44c:	ldr	x0, [sp, #56]
  40b450:	ldr	x4, [x0]
  40b454:	add	x2, sp, #0x10
  40b458:	add	x3, sp, #0x40
  40b45c:	ldp	x0, x1, [x3]
  40b460:	stp	x0, x1, [x2]
  40b464:	ldp	x0, x1, [x3, #16]
  40b468:	stp	x0, x1, [x2, #16]
  40b46c:	add	x0, sp, #0x10
  40b470:	mov	x2, x0
  40b474:	ldr	x1, [sp, #48]
  40b478:	mov	x0, x4
  40b47c:	bl	402810 <vfprintf@plt>
  40b480:	nop
  40b484:	ldp	x29, x30, [sp], #272
  40b488:	ret
  40b48c:	stp	x29, x30, [sp, #-32]!
  40b490:	mov	x29, sp
  40b494:	str	x0, [sp, #24]
  40b498:	mov	w1, #0x7b                  	// #123
  40b49c:	ldr	x0, [sp, #24]
  40b4a0:	bl	40b270 <ferror@plt+0x8990>
  40b4a4:	nop
  40b4a8:	ldp	x29, x30, [sp], #32
  40b4ac:	ret
  40b4b0:	stp	x29, x30, [sp, #-32]!
  40b4b4:	mov	x29, sp
  40b4b8:	str	x0, [sp, #24]
  40b4bc:	mov	w1, #0x7d                  	// #125
  40b4c0:	ldr	x0, [sp, #24]
  40b4c4:	bl	40b2c4 <ferror@plt+0x89e4>
  40b4c8:	nop
  40b4cc:	ldp	x29, x30, [sp], #32
  40b4d0:	ret
  40b4d4:	stp	x29, x30, [sp, #-32]!
  40b4d8:	mov	x29, sp
  40b4dc:	str	x0, [sp, #24]
  40b4e0:	mov	w1, #0x5b                  	// #91
  40b4e4:	ldr	x0, [sp, #24]
  40b4e8:	bl	40b270 <ferror@plt+0x8990>
  40b4ec:	ldr	x0, [sp, #24]
  40b4f0:	ldrb	w0, [x0, #12]
  40b4f4:	cmp	w0, #0x0
  40b4f8:	b.eq	40b510 <ferror@plt+0x8c30>  // b.none
  40b4fc:	ldr	x0, [sp, #24]
  40b500:	ldr	x0, [x0]
  40b504:	mov	x1, x0
  40b508:	mov	w0, #0x20                  	// #32
  40b50c:	bl	402320 <putc@plt>
  40b510:	nop
  40b514:	ldp	x29, x30, [sp], #32
  40b518:	ret
  40b51c:	stp	x29, x30, [sp, #-32]!
  40b520:	mov	x29, sp
  40b524:	str	x0, [sp, #24]
  40b528:	ldr	x0, [sp, #24]
  40b52c:	ldrb	w0, [x0, #12]
  40b530:	cmp	w0, #0x0
  40b534:	b.eq	40b55c <ferror@plt+0x8c7c>  // b.none
  40b538:	ldr	x0, [sp, #24]
  40b53c:	ldrb	w0, [x0, #13]
  40b540:	cmp	w0, #0x0
  40b544:	b.eq	40b55c <ferror@plt+0x8c7c>  // b.none
  40b548:	ldr	x0, [sp, #24]
  40b54c:	ldr	x0, [x0]
  40b550:	mov	x1, x0
  40b554:	mov	w0, #0x20                  	// #32
  40b558:	bl	402320 <putc@plt>
  40b55c:	ldr	x0, [sp, #24]
  40b560:	strb	wzr, [x0, #13]
  40b564:	mov	w1, #0x5d                  	// #93
  40b568:	ldr	x0, [sp, #24]
  40b56c:	bl	40b2c4 <ferror@plt+0x89e4>
  40b570:	nop
  40b574:	ldp	x29, x30, [sp], #32
  40b578:	ret
  40b57c:	stp	x29, x30, [sp, #-32]!
  40b580:	mov	x29, sp
  40b584:	str	x0, [sp, #24]
  40b588:	str	x1, [sp, #16]
  40b58c:	ldr	x0, [sp, #24]
  40b590:	bl	40af04 <ferror@plt+0x8624>
  40b594:	ldr	x1, [sp, #16]
  40b598:	ldr	x0, [sp, #24]
  40b59c:	bl	40af58 <ferror@plt+0x8678>
  40b5a0:	nop
  40b5a4:	ldp	x29, x30, [sp], #32
  40b5a8:	ret
  40b5ac:	stp	x29, x30, [sp, #-32]!
  40b5b0:	mov	x29, sp
  40b5b4:	str	x0, [sp, #24]
  40b5b8:	strb	w1, [sp, #23]
  40b5bc:	ldrb	w0, [sp, #23]
  40b5c0:	cmp	w0, #0x0
  40b5c4:	b.eq	40b5d4 <ferror@plt+0x8cf4>  // b.none
  40b5c8:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b5cc:	add	x0, x0, #0xc80
  40b5d0:	b	40b5dc <ferror@plt+0x8cfc>
  40b5d4:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b5d8:	add	x0, x0, #0xc88
  40b5dc:	mov	x2, x0
  40b5e0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b5e4:	add	x1, x0, #0xc90
  40b5e8:	ldr	x0, [sp, #24]
  40b5ec:	bl	40b3d4 <ferror@plt+0x8af4>
  40b5f0:	nop
  40b5f4:	ldp	x29, x30, [sp], #32
  40b5f8:	ret
  40b5fc:	stp	x29, x30, [sp, #-32]!
  40b600:	mov	x29, sp
  40b604:	str	x0, [sp, #24]
  40b608:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b60c:	add	x1, x0, #0xc98
  40b610:	ldr	x0, [sp, #24]
  40b614:	bl	40b3d4 <ferror@plt+0x8af4>
  40b618:	nop
  40b61c:	ldp	x29, x30, [sp], #32
  40b620:	ret
  40b624:	stp	x29, x30, [sp, #-32]!
  40b628:	mov	x29, sp
  40b62c:	str	x0, [sp, #24]
  40b630:	str	d0, [sp, #16]
  40b634:	ldr	d0, [sp, #16]
  40b638:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b63c:	add	x1, x0, #0xca0
  40b640:	ldr	x0, [sp, #24]
  40b644:	bl	40b3d4 <ferror@plt+0x8af4>
  40b648:	nop
  40b64c:	ldp	x29, x30, [sp], #32
  40b650:	ret
  40b654:	stp	x29, x30, [sp, #-32]!
  40b658:	mov	x29, sp
  40b65c:	str	x0, [sp, #24]
  40b660:	strb	w1, [sp, #23]
  40b664:	ldrb	w0, [sp, #23]
  40b668:	mov	w2, w0
  40b66c:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b670:	add	x1, x0, #0xca8
  40b674:	ldr	x0, [sp, #24]
  40b678:	bl	40b3d4 <ferror@plt+0x8af4>
  40b67c:	nop
  40b680:	ldp	x29, x30, [sp], #32
  40b684:	ret
  40b688:	stp	x29, x30, [sp, #-32]!
  40b68c:	mov	x29, sp
  40b690:	str	x0, [sp, #24]
  40b694:	strh	w1, [sp, #22]
  40b698:	ldrh	w0, [sp, #22]
  40b69c:	mov	w2, w0
  40b6a0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b6a4:	add	x1, x0, #0xcb0
  40b6a8:	ldr	x0, [sp, #24]
  40b6ac:	bl	40b3d4 <ferror@plt+0x8af4>
  40b6b0:	nop
  40b6b4:	ldp	x29, x30, [sp], #32
  40b6b8:	ret
  40b6bc:	stp	x29, x30, [sp, #-32]!
  40b6c0:	mov	x29, sp
  40b6c4:	str	x0, [sp, #24]
  40b6c8:	str	w1, [sp, #20]
  40b6cc:	ldr	w2, [sp, #20]
  40b6d0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b6d4:	add	x1, x0, #0xcb8
  40b6d8:	ldr	x0, [sp, #24]
  40b6dc:	bl	40b3d4 <ferror@plt+0x8af4>
  40b6e0:	nop
  40b6e4:	ldp	x29, x30, [sp], #32
  40b6e8:	ret
  40b6ec:	stp	x29, x30, [sp, #-32]!
  40b6f0:	mov	x29, sp
  40b6f4:	str	x0, [sp, #24]
  40b6f8:	str	x1, [sp, #16]
  40b6fc:	ldr	x2, [sp, #16]
  40b700:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b704:	add	x1, x0, #0xcc0
  40b708:	ldr	x0, [sp, #24]
  40b70c:	bl	40b3d4 <ferror@plt+0x8af4>
  40b710:	nop
  40b714:	ldp	x29, x30, [sp], #32
  40b718:	ret
  40b71c:	stp	x29, x30, [sp, #-32]!
  40b720:	mov	x29, sp
  40b724:	str	x0, [sp, #24]
  40b728:	str	x1, [sp, #16]
  40b72c:	ldr	x2, [sp, #16]
  40b730:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b734:	add	x1, x0, #0xcc8
  40b738:	ldr	x0, [sp, #24]
  40b73c:	bl	40b3d4 <ferror@plt+0x8af4>
  40b740:	nop
  40b744:	ldp	x29, x30, [sp], #32
  40b748:	ret
  40b74c:	stp	x29, x30, [sp, #-32]!
  40b750:	mov	x29, sp
  40b754:	str	x0, [sp, #24]
  40b758:	str	x1, [sp, #16]
  40b75c:	ldr	x2, [sp, #16]
  40b760:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b764:	add	x1, x0, #0xcc0
  40b768:	ldr	x0, [sp, #24]
  40b76c:	bl	40b3d4 <ferror@plt+0x8af4>
  40b770:	nop
  40b774:	ldp	x29, x30, [sp], #32
  40b778:	ret
  40b77c:	stp	x29, x30, [sp, #-32]!
  40b780:	mov	x29, sp
  40b784:	str	x0, [sp, #24]
  40b788:	str	x1, [sp, #16]
  40b78c:	ldr	x2, [sp, #16]
  40b790:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b794:	add	x1, x0, #0xcd0
  40b798:	ldr	x0, [sp, #24]
  40b79c:	bl	40b3d4 <ferror@plt+0x8af4>
  40b7a0:	nop
  40b7a4:	ldp	x29, x30, [sp], #32
  40b7a8:	ret
  40b7ac:	stp	x29, x30, [sp, #-32]!
  40b7b0:	mov	x29, sp
  40b7b4:	str	x0, [sp, #24]
  40b7b8:	str	w1, [sp, #20]
  40b7bc:	ldr	w2, [sp, #20]
  40b7c0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b7c4:	add	x1, x0, #0xcd8
  40b7c8:	ldr	x0, [sp, #24]
  40b7cc:	bl	40b3d4 <ferror@plt+0x8af4>
  40b7d0:	nop
  40b7d4:	ldp	x29, x30, [sp], #32
  40b7d8:	ret
  40b7dc:	stp	x29, x30, [sp, #-32]!
  40b7e0:	mov	x29, sp
  40b7e4:	str	x0, [sp, #24]
  40b7e8:	str	x1, [sp, #16]
  40b7ec:	ldr	x2, [sp, #16]
  40b7f0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40b7f4:	add	x1, x0, #0xce0
  40b7f8:	ldr	x0, [sp, #24]
  40b7fc:	bl	40b3d4 <ferror@plt+0x8af4>
  40b800:	nop
  40b804:	ldp	x29, x30, [sp], #32
  40b808:	ret
  40b80c:	stp	x29, x30, [sp, #-48]!
  40b810:	mov	x29, sp
  40b814:	str	x0, [sp, #40]
  40b818:	str	x1, [sp, #32]
  40b81c:	str	x2, [sp, #24]
  40b820:	ldr	x1, [sp, #32]
  40b824:	ldr	x0, [sp, #40]
  40b828:	bl	40b35c <ferror@plt+0x8a7c>
  40b82c:	ldr	x1, [sp, #24]
  40b830:	ldr	x0, [sp, #40]
  40b834:	bl	40b57c <ferror@plt+0x8c9c>
  40b838:	nop
  40b83c:	ldp	x29, x30, [sp], #48
  40b840:	ret
  40b844:	stp	x29, x30, [sp, #-48]!
  40b848:	mov	x29, sp
  40b84c:	str	x0, [sp, #40]
  40b850:	str	x1, [sp, #32]
  40b854:	strb	w2, [sp, #31]
  40b858:	ldr	x1, [sp, #32]
  40b85c:	ldr	x0, [sp, #40]
  40b860:	bl	40b35c <ferror@plt+0x8a7c>
  40b864:	ldrb	w1, [sp, #31]
  40b868:	ldr	x0, [sp, #40]
  40b86c:	bl	40b5ac <ferror@plt+0x8ccc>
  40b870:	nop
  40b874:	ldp	x29, x30, [sp], #48
  40b878:	ret
  40b87c:	stp	x29, x30, [sp, #-48]!
  40b880:	mov	x29, sp
  40b884:	str	x0, [sp, #40]
  40b888:	str	x1, [sp, #32]
  40b88c:	str	d0, [sp, #24]
  40b890:	ldr	x1, [sp, #32]
  40b894:	ldr	x0, [sp, #40]
  40b898:	bl	40b35c <ferror@plt+0x8a7c>
  40b89c:	ldr	d0, [sp, #24]
  40b8a0:	ldr	x0, [sp, #40]
  40b8a4:	bl	40b624 <ferror@plt+0x8d44>
  40b8a8:	nop
  40b8ac:	ldp	x29, x30, [sp], #48
  40b8b0:	ret
  40b8b4:	stp	x29, x30, [sp, #-48]!
  40b8b8:	mov	x29, sp
  40b8bc:	str	x0, [sp, #40]
  40b8c0:	str	x1, [sp, #32]
  40b8c4:	str	w2, [sp, #28]
  40b8c8:	ldr	x1, [sp, #32]
  40b8cc:	ldr	x0, [sp, #40]
  40b8d0:	bl	40b35c <ferror@plt+0x8a7c>
  40b8d4:	ldr	w1, [sp, #28]
  40b8d8:	ldr	x0, [sp, #40]
  40b8dc:	bl	40b6bc <ferror@plt+0x8ddc>
  40b8e0:	nop
  40b8e4:	ldp	x29, x30, [sp], #48
  40b8e8:	ret
  40b8ec:	stp	x29, x30, [sp, #-48]!
  40b8f0:	mov	x29, sp
  40b8f4:	str	x0, [sp, #40]
  40b8f8:	str	x1, [sp, #32]
  40b8fc:	str	x2, [sp, #24]
  40b900:	ldr	x1, [sp, #32]
  40b904:	ldr	x0, [sp, #40]
  40b908:	bl	40b35c <ferror@plt+0x8a7c>
  40b90c:	ldr	x1, [sp, #24]
  40b910:	ldr	x0, [sp, #40]
  40b914:	bl	40b6ec <ferror@plt+0x8e0c>
  40b918:	nop
  40b91c:	ldp	x29, x30, [sp], #48
  40b920:	ret
  40b924:	stp	x29, x30, [sp, #-48]!
  40b928:	mov	x29, sp
  40b92c:	str	x0, [sp, #40]
  40b930:	str	x1, [sp, #32]
  40b934:	str	x2, [sp, #24]
  40b938:	ldr	x1, [sp, #32]
  40b93c:	ldr	x0, [sp, #40]
  40b940:	bl	40b35c <ferror@plt+0x8a7c>
  40b944:	ldr	x1, [sp, #24]
  40b948:	ldr	x0, [sp, #40]
  40b94c:	bl	40b71c <ferror@plt+0x8e3c>
  40b950:	nop
  40b954:	ldp	x29, x30, [sp], #48
  40b958:	ret
  40b95c:	stp	x29, x30, [sp, #-48]!
  40b960:	mov	x29, sp
  40b964:	str	x0, [sp, #40]
  40b968:	str	x1, [sp, #32]
  40b96c:	strb	w2, [sp, #31]
  40b970:	ldr	x1, [sp, #32]
  40b974:	ldr	x0, [sp, #40]
  40b978:	bl	40b35c <ferror@plt+0x8a7c>
  40b97c:	ldrb	w1, [sp, #31]
  40b980:	ldr	x0, [sp, #40]
  40b984:	bl	40b654 <ferror@plt+0x8d74>
  40b988:	nop
  40b98c:	ldp	x29, x30, [sp], #48
  40b990:	ret
  40b994:	stp	x29, x30, [sp, #-48]!
  40b998:	mov	x29, sp
  40b99c:	str	x0, [sp, #40]
  40b9a0:	str	x1, [sp, #32]
  40b9a4:	strh	w2, [sp, #30]
  40b9a8:	ldr	x1, [sp, #32]
  40b9ac:	ldr	x0, [sp, #40]
  40b9b0:	bl	40b35c <ferror@plt+0x8a7c>
  40b9b4:	ldrh	w1, [sp, #30]
  40b9b8:	ldr	x0, [sp, #40]
  40b9bc:	bl	40b688 <ferror@plt+0x8da8>
  40b9c0:	nop
  40b9c4:	ldp	x29, x30, [sp], #48
  40b9c8:	ret
  40b9cc:	stp	x29, x30, [sp, #-48]!
  40b9d0:	mov	x29, sp
  40b9d4:	str	x0, [sp, #40]
  40b9d8:	str	x1, [sp, #32]
  40b9dc:	str	x2, [sp, #24]
  40b9e0:	ldr	x1, [sp, #32]
  40b9e4:	ldr	x0, [sp, #40]
  40b9e8:	bl	40b35c <ferror@plt+0x8a7c>
  40b9ec:	ldr	x1, [sp, #24]
  40b9f0:	ldr	x0, [sp, #40]
  40b9f4:	bl	40b74c <ferror@plt+0x8e6c>
  40b9f8:	nop
  40b9fc:	ldp	x29, x30, [sp], #48
  40ba00:	ret
  40ba04:	stp	x29, x30, [sp, #-48]!
  40ba08:	mov	x29, sp
  40ba0c:	str	x0, [sp, #40]
  40ba10:	str	x1, [sp, #32]
  40ba14:	str	x2, [sp, #24]
  40ba18:	ldr	x1, [sp, #32]
  40ba1c:	ldr	x0, [sp, #40]
  40ba20:	bl	40b35c <ferror@plt+0x8a7c>
  40ba24:	ldr	x1, [sp, #24]
  40ba28:	ldr	x0, [sp, #40]
  40ba2c:	bl	40b77c <ferror@plt+0x8e9c>
  40ba30:	nop
  40ba34:	ldp	x29, x30, [sp], #48
  40ba38:	ret
  40ba3c:	stp	x29, x30, [sp, #-48]!
  40ba40:	mov	x29, sp
  40ba44:	str	x0, [sp, #40]
  40ba48:	str	x1, [sp, #32]
  40ba4c:	str	w2, [sp, #28]
  40ba50:	ldr	x1, [sp, #32]
  40ba54:	ldr	x0, [sp, #40]
  40ba58:	bl	40b35c <ferror@plt+0x8a7c>
  40ba5c:	ldr	w1, [sp, #28]
  40ba60:	ldr	x0, [sp, #40]
  40ba64:	bl	40b7ac <ferror@plt+0x8ecc>
  40ba68:	nop
  40ba6c:	ldp	x29, x30, [sp], #48
  40ba70:	ret
  40ba74:	stp	x29, x30, [sp, #-48]!
  40ba78:	mov	x29, sp
  40ba7c:	str	x0, [sp, #40]
  40ba80:	str	x1, [sp, #32]
  40ba84:	str	x2, [sp, #24]
  40ba88:	ldr	x1, [sp, #32]
  40ba8c:	ldr	x0, [sp, #40]
  40ba90:	bl	40b35c <ferror@plt+0x8a7c>
  40ba94:	ldr	x1, [sp, #24]
  40ba98:	ldr	x0, [sp, #40]
  40ba9c:	bl	40b7dc <ferror@plt+0x8efc>
  40baa0:	nop
  40baa4:	ldp	x29, x30, [sp], #48
  40baa8:	ret
  40baac:	stp	x29, x30, [sp, #-32]!
  40bab0:	mov	x29, sp
  40bab4:	str	x0, [sp, #24]
  40bab8:	str	x1, [sp, #16]
  40babc:	ldr	x1, [sp, #16]
  40bac0:	ldr	x0, [sp, #24]
  40bac4:	bl	40b35c <ferror@plt+0x8a7c>
  40bac8:	ldr	x0, [sp, #24]
  40bacc:	bl	40b5fc <ferror@plt+0x8d1c>
  40bad0:	nop
  40bad4:	ldp	x29, x30, [sp], #32
  40bad8:	ret
  40badc:	stp	x29, x30, [sp, #-48]!
  40bae0:	mov	x29, sp
  40bae4:	str	w0, [sp, #44]
  40bae8:	str	x1, [sp, #32]
  40baec:	str	x2, [sp, #24]
  40baf0:	str	x3, [sp, #16]
  40baf4:	ldr	x4, [sp, #16]
  40baf8:	ldr	x3, [sp, #24]
  40bafc:	ldr	x2, [sp, #32]
  40bb00:	mov	w1, #0x6                   	// #6
  40bb04:	ldr	w0, [sp, #44]
  40bb08:	bl	40c824 <ferror@plt+0x9f44>
  40bb0c:	nop
  40bb10:	ldp	x29, x30, [sp], #48
  40bb14:	ret
  40bb18:	stp	x29, x30, [sp, #-48]!
  40bb1c:	mov	x29, sp
  40bb20:	str	w0, [sp, #44]
  40bb24:	str	x1, [sp, #32]
  40bb28:	str	x2, [sp, #24]
  40bb2c:	str	w3, [sp, #40]
  40bb30:	ldr	w4, [sp, #40]
  40bb34:	ldr	x3, [sp, #24]
  40bb38:	ldr	x2, [sp, #32]
  40bb3c:	mov	w1, #0x6                   	// #6
  40bb40:	ldr	w0, [sp, #44]
  40bb44:	bl	40c2d4 <ferror@plt+0x99f4>
  40bb48:	nop
  40bb4c:	ldp	x29, x30, [sp], #48
  40bb50:	ret
  40bb54:	stp	x29, x30, [sp, #-32]!
  40bb58:	mov	x29, sp
  40bb5c:	str	w0, [sp, #28]
  40bb60:	strb	w1, [sp, #27]
  40bb64:	ldr	w0, [sp, #28]
  40bb68:	cmp	w0, #0x0
  40bb6c:	b.eq	40bbfc <ferror@plt+0x931c>  // b.none
  40bb70:	adrp	x0, 425000 <ferror@plt+0x22720>
  40bb74:	ldr	x0, [x0, #4016]
  40bb78:	ldr	x0, [x0]
  40bb7c:	bl	40b174 <ferror@plt+0x8894>
  40bb80:	mov	x1, x0
  40bb84:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bb88:	add	x0, x0, #0xef8
  40bb8c:	str	x1, [x0]
  40bb90:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bb94:	add	x0, x0, #0xef8
  40bb98:	ldr	x0, [x0]
  40bb9c:	cmp	x0, #0x0
  40bba0:	b.ne	40bbb8 <ferror@plt+0x92d8>  // b.any
  40bba4:	adrp	x0, 411000 <ferror@plt+0xe720>
  40bba8:	add	x0, x0, #0xd08
  40bbac:	bl	402240 <perror@plt>
  40bbb0:	mov	w0, #0x1                   	// #1
  40bbb4:	bl	402230 <exit@plt>
  40bbb8:	adrp	x0, 425000 <ferror@plt+0x22720>
  40bbbc:	ldr	x0, [x0, #4056]
  40bbc0:	ldr	w0, [x0]
  40bbc4:	cmp	w0, #0x0
  40bbc8:	b.eq	40bbe0 <ferror@plt+0x9300>  // b.none
  40bbcc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bbd0:	add	x0, x0, #0xef8
  40bbd4:	ldr	x0, [x0]
  40bbd8:	mov	w1, #0x1                   	// #1
  40bbdc:	bl	40b24c <ferror@plt+0x896c>
  40bbe0:	ldrb	w0, [sp, #27]
  40bbe4:	cmp	w0, #0x0
  40bbe8:	b.eq	40bbfc <ferror@plt+0x931c>  // b.none
  40bbec:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bbf0:	add	x0, x0, #0xef8
  40bbf4:	ldr	x0, [x0]
  40bbf8:	bl	40b4d4 <ferror@plt+0x8bf4>
  40bbfc:	nop
  40bc00:	ldp	x29, x30, [sp], #32
  40bc04:	ret
  40bc08:	stp	x29, x30, [sp, #-32]!
  40bc0c:	mov	x29, sp
  40bc10:	strb	w0, [sp, #31]
  40bc14:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bc18:	add	x0, x0, #0xef8
  40bc1c:	ldr	x0, [x0]
  40bc20:	cmp	x0, #0x0
  40bc24:	b.eq	40bc50 <ferror@plt+0x9370>  // b.none
  40bc28:	ldrb	w0, [sp, #31]
  40bc2c:	cmp	w0, #0x0
  40bc30:	b.eq	40bc44 <ferror@plt+0x9364>  // b.none
  40bc34:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bc38:	add	x0, x0, #0xef8
  40bc3c:	ldr	x0, [x0]
  40bc40:	bl	40b51c <ferror@plt+0x8c3c>
  40bc44:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bc48:	add	x0, x0, #0xef8
  40bc4c:	bl	40b1c8 <ferror@plt+0x88e8>
  40bc50:	nop
  40bc54:	ldp	x29, x30, [sp], #32
  40bc58:	ret
  40bc5c:	stp	x29, x30, [sp, #-32]!
  40bc60:	mov	x29, sp
  40bc64:	str	w0, [sp, #28]
  40bc68:	mov	w1, #0x1                   	// #1
  40bc6c:	ldr	w0, [sp, #28]
  40bc70:	bl	40bb54 <ferror@plt+0x9274>
  40bc74:	nop
  40bc78:	ldp	x29, x30, [sp], #32
  40bc7c:	ret
  40bc80:	stp	x29, x30, [sp, #-16]!
  40bc84:	mov	x29, sp
  40bc88:	mov	w0, #0x1                   	// #1
  40bc8c:	bl	40bc08 <ferror@plt+0x9328>
  40bc90:	nop
  40bc94:	ldp	x29, x30, [sp], #16
  40bc98:	ret
  40bc9c:	stp	x29, x30, [sp, #-32]!
  40bca0:	mov	x29, sp
  40bca4:	str	w0, [sp, #28]
  40bca8:	mov	w1, #0x0                   	// #0
  40bcac:	ldr	w0, [sp, #28]
  40bcb0:	bl	40bb54 <ferror@plt+0x9274>
  40bcb4:	nop
  40bcb8:	ldp	x29, x30, [sp], #32
  40bcbc:	ret
  40bcc0:	stp	x29, x30, [sp, #-16]!
  40bcc4:	mov	x29, sp
  40bcc8:	mov	w0, #0x0                   	// #0
  40bccc:	bl	40bc08 <ferror@plt+0x9328>
  40bcd0:	nop
  40bcd4:	ldp	x29, x30, [sp], #16
  40bcd8:	ret
  40bcdc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bce0:	add	x0, x0, #0xef8
  40bce4:	ldr	x0, [x0]
  40bce8:	cmp	x0, #0x0
  40bcec:	cset	w0, ne  // ne = any
  40bcf0:	and	w0, w0, #0xff
  40bcf4:	ret
  40bcf8:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bcfc:	add	x0, x0, #0xef8
  40bd00:	ldr	x0, [x0]
  40bd04:	ret
  40bd08:	stp	x29, x30, [sp, #-32]!
  40bd0c:	mov	x29, sp
  40bd10:	str	x0, [sp, #24]
  40bd14:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bd18:	add	x0, x0, #0xef8
  40bd1c:	ldr	x0, [x0]
  40bd20:	cmp	x0, #0x0
  40bd24:	b.eq	40bd58 <ferror@plt+0x9478>  // b.none
  40bd28:	ldr	x0, [sp, #24]
  40bd2c:	cmp	x0, #0x0
  40bd30:	b.eq	40bd48 <ferror@plt+0x9468>  // b.none
  40bd34:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bd38:	add	x0, x0, #0xef8
  40bd3c:	ldr	x0, [x0]
  40bd40:	ldr	x1, [sp, #24]
  40bd44:	bl	40b35c <ferror@plt+0x8a7c>
  40bd48:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bd4c:	add	x0, x0, #0xef8
  40bd50:	ldr	x0, [x0]
  40bd54:	bl	40b48c <ferror@plt+0x8bac>
  40bd58:	nop
  40bd5c:	ldp	x29, x30, [sp], #32
  40bd60:	ret
  40bd64:	stp	x29, x30, [sp, #-16]!
  40bd68:	mov	x29, sp
  40bd6c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bd70:	add	x0, x0, #0xef8
  40bd74:	ldr	x0, [x0]
  40bd78:	cmp	x0, #0x0
  40bd7c:	b.eq	40bd90 <ferror@plt+0x94b0>  // b.none
  40bd80:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bd84:	add	x0, x0, #0xef8
  40bd88:	ldr	x0, [x0]
  40bd8c:	bl	40b4b0 <ferror@plt+0x8bd0>
  40bd90:	nop
  40bd94:	ldp	x29, x30, [sp], #16
  40bd98:	ret
  40bd9c:	stp	x29, x30, [sp, #-32]!
  40bda0:	mov	x29, sp
  40bda4:	str	w0, [sp, #28]
  40bda8:	str	x1, [sp, #16]
  40bdac:	ldr	w0, [sp, #28]
  40bdb0:	and	w0, w0, #0x2
  40bdb4:	cmp	w0, #0x0
  40bdb8:	b.ne	40bdcc <ferror@plt+0x94ec>  // b.any
  40bdbc:	ldr	w0, [sp, #28]
  40bdc0:	and	w0, w0, #0x4
  40bdc4:	cmp	w0, #0x0
  40bdc8:	b.eq	40be14 <ferror@plt+0x9534>  // b.none
  40bdcc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bdd0:	add	x0, x0, #0xef8
  40bdd4:	ldr	x0, [x0]
  40bdd8:	cmp	x0, #0x0
  40bddc:	b.eq	40be14 <ferror@plt+0x9534>  // b.none
  40bde0:	ldr	x0, [sp, #16]
  40bde4:	cmp	x0, #0x0
  40bde8:	b.eq	40be00 <ferror@plt+0x9520>  // b.none
  40bdec:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bdf0:	add	x0, x0, #0xef8
  40bdf4:	ldr	x0, [x0]
  40bdf8:	ldr	x1, [sp, #16]
  40bdfc:	bl	40b35c <ferror@plt+0x8a7c>
  40be00:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40be04:	add	x0, x0, #0xef8
  40be08:	ldr	x0, [x0]
  40be0c:	bl	40b4d4 <ferror@plt+0x8bf4>
  40be10:	b	40be58 <ferror@plt+0x9578>
  40be14:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40be18:	add	x0, x0, #0xef8
  40be1c:	ldr	x0, [x0]
  40be20:	cmp	x0, #0x0
  40be24:	b.ne	40be58 <ferror@plt+0x9578>  // b.any
  40be28:	ldr	w0, [sp, #28]
  40be2c:	and	w0, w0, #0x1
  40be30:	cmp	w0, #0x0
  40be34:	b.ne	40be48 <ferror@plt+0x9568>  // b.any
  40be38:	ldr	w0, [sp, #28]
  40be3c:	and	w0, w0, #0x4
  40be40:	cmp	w0, #0x0
  40be44:	b.eq	40be58 <ferror@plt+0x9578>  // b.none
  40be48:	ldr	x1, [sp, #16]
  40be4c:	adrp	x0, 411000 <ferror@plt+0xe720>
  40be50:	add	x0, x0, #0xd18
  40be54:	bl	402820 <printf@plt>
  40be58:	nop
  40be5c:	ldp	x29, x30, [sp], #32
  40be60:	ret
  40be64:	stp	x29, x30, [sp, #-32]!
  40be68:	mov	x29, sp
  40be6c:	str	w0, [sp, #28]
  40be70:	str	x1, [sp, #16]
  40be74:	ldr	w0, [sp, #28]
  40be78:	and	w0, w0, #0x2
  40be7c:	cmp	w0, #0x0
  40be80:	b.ne	40be94 <ferror@plt+0x95b4>  // b.any
  40be84:	ldr	w0, [sp, #28]
  40be88:	and	w0, w0, #0x4
  40be8c:	cmp	w0, #0x0
  40be90:	b.eq	40bebc <ferror@plt+0x95dc>  // b.none
  40be94:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40be98:	add	x0, x0, #0xef8
  40be9c:	ldr	x0, [x0]
  40bea0:	cmp	x0, #0x0
  40bea4:	b.eq	40bebc <ferror@plt+0x95dc>  // b.none
  40bea8:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40beac:	add	x0, x0, #0xef8
  40beb0:	ldr	x0, [x0]
  40beb4:	bl	40b51c <ferror@plt+0x8c3c>
  40beb8:	b	40bf00 <ferror@plt+0x9620>
  40bebc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bec0:	add	x0, x0, #0xef8
  40bec4:	ldr	x0, [x0]
  40bec8:	cmp	x0, #0x0
  40becc:	b.ne	40bf00 <ferror@plt+0x9620>  // b.any
  40bed0:	ldr	w0, [sp, #28]
  40bed4:	and	w0, w0, #0x1
  40bed8:	cmp	w0, #0x0
  40bedc:	b.ne	40bef0 <ferror@plt+0x9610>  // b.any
  40bee0:	ldr	w0, [sp, #28]
  40bee4:	and	w0, w0, #0x4
  40bee8:	cmp	w0, #0x0
  40beec:	b.eq	40bf00 <ferror@plt+0x9620>  // b.none
  40bef0:	ldr	x1, [sp, #16]
  40bef4:	adrp	x0, 411000 <ferror@plt+0xe720>
  40bef8:	add	x0, x0, #0xd18
  40befc:	bl	402820 <printf@plt>
  40bf00:	nop
  40bf04:	ldp	x29, x30, [sp], #32
  40bf08:	ret
  40bf0c:	stp	x29, x30, [sp, #-48]!
  40bf10:	mov	x29, sp
  40bf14:	str	w0, [sp, #44]
  40bf18:	str	w1, [sp, #40]
  40bf1c:	str	x2, [sp, #32]
  40bf20:	str	x3, [sp, #24]
  40bf24:	str	w4, [sp, #20]
  40bf28:	ldr	w0, [sp, #44]
  40bf2c:	and	w0, w0, #0x2
  40bf30:	cmp	w0, #0x0
  40bf34:	b.ne	40bf48 <ferror@plt+0x9668>  // b.any
  40bf38:	ldr	w0, [sp, #44]
  40bf3c:	and	w0, w0, #0x4
  40bf40:	cmp	w0, #0x0
  40bf44:	b.eq	40bf9c <ferror@plt+0x96bc>  // b.none
  40bf48:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bf4c:	add	x0, x0, #0xef8
  40bf50:	ldr	x0, [x0]
  40bf54:	cmp	x0, #0x0
  40bf58:	b.eq	40bf9c <ferror@plt+0x96bc>  // b.none
  40bf5c:	ldr	x0, [sp, #32]
  40bf60:	cmp	x0, #0x0
  40bf64:	b.ne	40bf80 <ferror@plt+0x96a0>  // b.any
  40bf68:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bf6c:	add	x0, x0, #0xef8
  40bf70:	ldr	x0, [x0]
  40bf74:	ldr	w1, [sp, #20]
  40bf78:	bl	40b7ac <ferror@plt+0x8ecc>
  40bf7c:	b	40bff0 <ferror@plt+0x9710>
  40bf80:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bf84:	add	x0, x0, #0xef8
  40bf88:	ldr	x0, [x0]
  40bf8c:	ldr	w2, [sp, #20]
  40bf90:	ldr	x1, [sp, #32]
  40bf94:	bl	40ba3c <ferror@plt+0x915c>
  40bf98:	b	40bff0 <ferror@plt+0x9710>
  40bf9c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40bfa0:	add	x0, x0, #0xef8
  40bfa4:	ldr	x0, [x0]
  40bfa8:	cmp	x0, #0x0
  40bfac:	b.ne	40bff0 <ferror@plt+0x9710>  // b.any
  40bfb0:	ldr	w0, [sp, #44]
  40bfb4:	and	w0, w0, #0x1
  40bfb8:	cmp	w0, #0x0
  40bfbc:	b.ne	40bfd0 <ferror@plt+0x96f0>  // b.any
  40bfc0:	ldr	w0, [sp, #44]
  40bfc4:	and	w0, w0, #0x4
  40bfc8:	cmp	w0, #0x0
  40bfcc:	b.eq	40bff0 <ferror@plt+0x9710>  // b.none
  40bfd0:	adrp	x0, 425000 <ferror@plt+0x22720>
  40bfd4:	ldr	x0, [x0, #4016]
  40bfd8:	ldr	x0, [x0]
  40bfdc:	ldr	w3, [sp, #20]
  40bfe0:	ldr	x2, [sp, #24]
  40bfe4:	ldr	w1, [sp, #40]
  40bfe8:	bl	40d038 <ferror@plt+0xa758>
  40bfec:	b	40bff0 <ferror@plt+0x9710>
  40bff0:	nop
  40bff4:	ldp	x29, x30, [sp], #48
  40bff8:	ret
  40bffc:	stp	x29, x30, [sp, #-48]!
  40c000:	mov	x29, sp
  40c004:	str	w0, [sp, #44]
  40c008:	str	w1, [sp, #40]
  40c00c:	str	x2, [sp, #32]
  40c010:	str	x3, [sp, #24]
  40c014:	str	x4, [sp, #16]
  40c018:	ldr	w0, [sp, #44]
  40c01c:	and	w0, w0, #0x2
  40c020:	cmp	w0, #0x0
  40c024:	b.ne	40c038 <ferror@plt+0x9758>  // b.any
  40c028:	ldr	w0, [sp, #44]
  40c02c:	and	w0, w0, #0x4
  40c030:	cmp	w0, #0x0
  40c034:	b.eq	40c08c <ferror@plt+0x97ac>  // b.none
  40c038:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c03c:	add	x0, x0, #0xef8
  40c040:	ldr	x0, [x0]
  40c044:	cmp	x0, #0x0
  40c048:	b.eq	40c08c <ferror@plt+0x97ac>  // b.none
  40c04c:	ldr	x0, [sp, #32]
  40c050:	cmp	x0, #0x0
  40c054:	b.ne	40c070 <ferror@plt+0x9790>  // b.any
  40c058:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c05c:	add	x0, x0, #0xef8
  40c060:	ldr	x0, [x0]
  40c064:	ldr	x1, [sp, #16]
  40c068:	bl	40b7dc <ferror@plt+0x8efc>
  40c06c:	b	40c0e0 <ferror@plt+0x9800>
  40c070:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c074:	add	x0, x0, #0xef8
  40c078:	ldr	x0, [x0]
  40c07c:	ldr	x2, [sp, #16]
  40c080:	ldr	x1, [sp, #32]
  40c084:	bl	40ba74 <ferror@plt+0x9194>
  40c088:	b	40c0e0 <ferror@plt+0x9800>
  40c08c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c090:	add	x0, x0, #0xef8
  40c094:	ldr	x0, [x0]
  40c098:	cmp	x0, #0x0
  40c09c:	b.ne	40c0e0 <ferror@plt+0x9800>  // b.any
  40c0a0:	ldr	w0, [sp, #44]
  40c0a4:	and	w0, w0, #0x1
  40c0a8:	cmp	w0, #0x0
  40c0ac:	b.ne	40c0c0 <ferror@plt+0x97e0>  // b.any
  40c0b0:	ldr	w0, [sp, #44]
  40c0b4:	and	w0, w0, #0x4
  40c0b8:	cmp	w0, #0x0
  40c0bc:	b.eq	40c0e0 <ferror@plt+0x9800>  // b.none
  40c0c0:	adrp	x0, 425000 <ferror@plt+0x22720>
  40c0c4:	ldr	x0, [x0, #4016]
  40c0c8:	ldr	x0, [x0]
  40c0cc:	ldr	x3, [sp, #16]
  40c0d0:	ldr	x2, [sp, #24]
  40c0d4:	ldr	w1, [sp, #40]
  40c0d8:	bl	40d038 <ferror@plt+0xa758>
  40c0dc:	b	40c0e0 <ferror@plt+0x9800>
  40c0e0:	nop
  40c0e4:	ldp	x29, x30, [sp], #48
  40c0e8:	ret
  40c0ec:	stp	x29, x30, [sp, #-48]!
  40c0f0:	mov	x29, sp
  40c0f4:	str	w0, [sp, #44]
  40c0f8:	str	w1, [sp, #40]
  40c0fc:	str	x2, [sp, #32]
  40c100:	str	x3, [sp, #24]
  40c104:	strb	w4, [sp, #23]
  40c108:	ldr	w0, [sp, #44]
  40c10c:	and	w0, w0, #0x2
  40c110:	cmp	w0, #0x0
  40c114:	b.ne	40c128 <ferror@plt+0x9848>  // b.any
  40c118:	ldr	w0, [sp, #44]
  40c11c:	and	w0, w0, #0x4
  40c120:	cmp	w0, #0x0
  40c124:	b.eq	40c17c <ferror@plt+0x989c>  // b.none
  40c128:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c12c:	add	x0, x0, #0xef8
  40c130:	ldr	x0, [x0]
  40c134:	cmp	x0, #0x0
  40c138:	b.eq	40c17c <ferror@plt+0x989c>  // b.none
  40c13c:	ldr	x0, [sp, #32]
  40c140:	cmp	x0, #0x0
  40c144:	b.ne	40c160 <ferror@plt+0x9880>  // b.any
  40c148:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c14c:	add	x0, x0, #0xef8
  40c150:	ldr	x0, [x0]
  40c154:	ldrb	w1, [sp, #23]
  40c158:	bl	40b654 <ferror@plt+0x8d74>
  40c15c:	b	40c1d4 <ferror@plt+0x98f4>
  40c160:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c164:	add	x0, x0, #0xef8
  40c168:	ldr	x0, [x0]
  40c16c:	ldrb	w2, [sp, #23]
  40c170:	ldr	x1, [sp, #32]
  40c174:	bl	40b95c <ferror@plt+0x907c>
  40c178:	b	40c1d4 <ferror@plt+0x98f4>
  40c17c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c180:	add	x0, x0, #0xef8
  40c184:	ldr	x0, [x0]
  40c188:	cmp	x0, #0x0
  40c18c:	b.ne	40c1d4 <ferror@plt+0x98f4>  // b.any
  40c190:	ldr	w0, [sp, #44]
  40c194:	and	w0, w0, #0x1
  40c198:	cmp	w0, #0x0
  40c19c:	b.ne	40c1b0 <ferror@plt+0x98d0>  // b.any
  40c1a0:	ldr	w0, [sp, #44]
  40c1a4:	and	w0, w0, #0x4
  40c1a8:	cmp	w0, #0x0
  40c1ac:	b.eq	40c1d4 <ferror@plt+0x98f4>  // b.none
  40c1b0:	adrp	x0, 425000 <ferror@plt+0x22720>
  40c1b4:	ldr	x0, [x0, #4016]
  40c1b8:	ldr	x0, [x0]
  40c1bc:	ldrb	w1, [sp, #23]
  40c1c0:	mov	w3, w1
  40c1c4:	ldr	x2, [sp, #24]
  40c1c8:	ldr	w1, [sp, #40]
  40c1cc:	bl	40d038 <ferror@plt+0xa758>
  40c1d0:	b	40c1d4 <ferror@plt+0x98f4>
  40c1d4:	nop
  40c1d8:	ldp	x29, x30, [sp], #48
  40c1dc:	ret
  40c1e0:	stp	x29, x30, [sp, #-48]!
  40c1e4:	mov	x29, sp
  40c1e8:	str	w0, [sp, #44]
  40c1ec:	str	w1, [sp, #40]
  40c1f0:	str	x2, [sp, #32]
  40c1f4:	str	x3, [sp, #24]
  40c1f8:	strh	w4, [sp, #22]
  40c1fc:	ldr	w0, [sp, #44]
  40c200:	and	w0, w0, #0x2
  40c204:	cmp	w0, #0x0
  40c208:	b.ne	40c21c <ferror@plt+0x993c>  // b.any
  40c20c:	ldr	w0, [sp, #44]
  40c210:	and	w0, w0, #0x4
  40c214:	cmp	w0, #0x0
  40c218:	b.eq	40c270 <ferror@plt+0x9990>  // b.none
  40c21c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c220:	add	x0, x0, #0xef8
  40c224:	ldr	x0, [x0]
  40c228:	cmp	x0, #0x0
  40c22c:	b.eq	40c270 <ferror@plt+0x9990>  // b.none
  40c230:	ldr	x0, [sp, #32]
  40c234:	cmp	x0, #0x0
  40c238:	b.ne	40c254 <ferror@plt+0x9974>  // b.any
  40c23c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c240:	add	x0, x0, #0xef8
  40c244:	ldr	x0, [x0]
  40c248:	ldrh	w1, [sp, #22]
  40c24c:	bl	40b688 <ferror@plt+0x8da8>
  40c250:	b	40c2c8 <ferror@plt+0x99e8>
  40c254:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c258:	add	x0, x0, #0xef8
  40c25c:	ldr	x0, [x0]
  40c260:	ldrh	w2, [sp, #22]
  40c264:	ldr	x1, [sp, #32]
  40c268:	bl	40b994 <ferror@plt+0x90b4>
  40c26c:	b	40c2c8 <ferror@plt+0x99e8>
  40c270:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c274:	add	x0, x0, #0xef8
  40c278:	ldr	x0, [x0]
  40c27c:	cmp	x0, #0x0
  40c280:	b.ne	40c2c8 <ferror@plt+0x99e8>  // b.any
  40c284:	ldr	w0, [sp, #44]
  40c288:	and	w0, w0, #0x1
  40c28c:	cmp	w0, #0x0
  40c290:	b.ne	40c2a4 <ferror@plt+0x99c4>  // b.any
  40c294:	ldr	w0, [sp, #44]
  40c298:	and	w0, w0, #0x4
  40c29c:	cmp	w0, #0x0
  40c2a0:	b.eq	40c2c8 <ferror@plt+0x99e8>  // b.none
  40c2a4:	adrp	x0, 425000 <ferror@plt+0x22720>
  40c2a8:	ldr	x0, [x0, #4016]
  40c2ac:	ldr	x0, [x0]
  40c2b0:	ldrh	w1, [sp, #22]
  40c2b4:	mov	w3, w1
  40c2b8:	ldr	x2, [sp, #24]
  40c2bc:	ldr	w1, [sp, #40]
  40c2c0:	bl	40d038 <ferror@plt+0xa758>
  40c2c4:	b	40c2c8 <ferror@plt+0x99e8>
  40c2c8:	nop
  40c2cc:	ldp	x29, x30, [sp], #48
  40c2d0:	ret
  40c2d4:	stp	x29, x30, [sp, #-48]!
  40c2d8:	mov	x29, sp
  40c2dc:	str	w0, [sp, #44]
  40c2e0:	str	w1, [sp, #40]
  40c2e4:	str	x2, [sp, #32]
  40c2e8:	str	x3, [sp, #24]
  40c2ec:	str	w4, [sp, #20]
  40c2f0:	ldr	w0, [sp, #44]
  40c2f4:	and	w0, w0, #0x2
  40c2f8:	cmp	w0, #0x0
  40c2fc:	b.ne	40c310 <ferror@plt+0x9a30>  // b.any
  40c300:	ldr	w0, [sp, #44]
  40c304:	and	w0, w0, #0x4
  40c308:	cmp	w0, #0x0
  40c30c:	b.eq	40c364 <ferror@plt+0x9a84>  // b.none
  40c310:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c314:	add	x0, x0, #0xef8
  40c318:	ldr	x0, [x0]
  40c31c:	cmp	x0, #0x0
  40c320:	b.eq	40c364 <ferror@plt+0x9a84>  // b.none
  40c324:	ldr	x0, [sp, #32]
  40c328:	cmp	x0, #0x0
  40c32c:	b.ne	40c348 <ferror@plt+0x9a68>  // b.any
  40c330:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c334:	add	x0, x0, #0xef8
  40c338:	ldr	x0, [x0]
  40c33c:	ldr	w1, [sp, #20]
  40c340:	bl	40b6bc <ferror@plt+0x8ddc>
  40c344:	b	40c3b8 <ferror@plt+0x9ad8>
  40c348:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c34c:	add	x0, x0, #0xef8
  40c350:	ldr	x0, [x0]
  40c354:	ldr	w2, [sp, #20]
  40c358:	ldr	x1, [sp, #32]
  40c35c:	bl	40b8b4 <ferror@plt+0x8fd4>
  40c360:	b	40c3b8 <ferror@plt+0x9ad8>
  40c364:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c368:	add	x0, x0, #0xef8
  40c36c:	ldr	x0, [x0]
  40c370:	cmp	x0, #0x0
  40c374:	b.ne	40c3b8 <ferror@plt+0x9ad8>  // b.any
  40c378:	ldr	w0, [sp, #44]
  40c37c:	and	w0, w0, #0x1
  40c380:	cmp	w0, #0x0
  40c384:	b.ne	40c398 <ferror@plt+0x9ab8>  // b.any
  40c388:	ldr	w0, [sp, #44]
  40c38c:	and	w0, w0, #0x4
  40c390:	cmp	w0, #0x0
  40c394:	b.eq	40c3b8 <ferror@plt+0x9ad8>  // b.none
  40c398:	adrp	x0, 425000 <ferror@plt+0x22720>
  40c39c:	ldr	x0, [x0, #4016]
  40c3a0:	ldr	x0, [x0]
  40c3a4:	ldr	w3, [sp, #20]
  40c3a8:	ldr	x2, [sp, #24]
  40c3ac:	ldr	w1, [sp, #40]
  40c3b0:	bl	40d038 <ferror@plt+0xa758>
  40c3b4:	b	40c3b8 <ferror@plt+0x9ad8>
  40c3b8:	nop
  40c3bc:	ldp	x29, x30, [sp], #48
  40c3c0:	ret
  40c3c4:	stp	x29, x30, [sp, #-48]!
  40c3c8:	mov	x29, sp
  40c3cc:	str	w0, [sp, #44]
  40c3d0:	str	w1, [sp, #40]
  40c3d4:	str	x2, [sp, #32]
  40c3d8:	str	x3, [sp, #24]
  40c3dc:	str	x4, [sp, #16]
  40c3e0:	ldr	w0, [sp, #44]
  40c3e4:	and	w0, w0, #0x2
  40c3e8:	cmp	w0, #0x0
  40c3ec:	b.ne	40c400 <ferror@plt+0x9b20>  // b.any
  40c3f0:	ldr	w0, [sp, #44]
  40c3f4:	and	w0, w0, #0x4
  40c3f8:	cmp	w0, #0x0
  40c3fc:	b.eq	40c454 <ferror@plt+0x9b74>  // b.none
  40c400:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c404:	add	x0, x0, #0xef8
  40c408:	ldr	x0, [x0]
  40c40c:	cmp	x0, #0x0
  40c410:	b.eq	40c454 <ferror@plt+0x9b74>  // b.none
  40c414:	ldr	x0, [sp, #32]
  40c418:	cmp	x0, #0x0
  40c41c:	b.ne	40c438 <ferror@plt+0x9b58>  // b.any
  40c420:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c424:	add	x0, x0, #0xef8
  40c428:	ldr	x0, [x0]
  40c42c:	ldr	x1, [sp, #16]
  40c430:	bl	40b6ec <ferror@plt+0x8e0c>
  40c434:	b	40c4a8 <ferror@plt+0x9bc8>
  40c438:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c43c:	add	x0, x0, #0xef8
  40c440:	ldr	x0, [x0]
  40c444:	ldr	x2, [sp, #16]
  40c448:	ldr	x1, [sp, #32]
  40c44c:	bl	40b8ec <ferror@plt+0x900c>
  40c450:	b	40c4a8 <ferror@plt+0x9bc8>
  40c454:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c458:	add	x0, x0, #0xef8
  40c45c:	ldr	x0, [x0]
  40c460:	cmp	x0, #0x0
  40c464:	b.ne	40c4a8 <ferror@plt+0x9bc8>  // b.any
  40c468:	ldr	w0, [sp, #44]
  40c46c:	and	w0, w0, #0x1
  40c470:	cmp	w0, #0x0
  40c474:	b.ne	40c488 <ferror@plt+0x9ba8>  // b.any
  40c478:	ldr	w0, [sp, #44]
  40c47c:	and	w0, w0, #0x4
  40c480:	cmp	w0, #0x0
  40c484:	b.eq	40c4a8 <ferror@plt+0x9bc8>  // b.none
  40c488:	adrp	x0, 425000 <ferror@plt+0x22720>
  40c48c:	ldr	x0, [x0, #4016]
  40c490:	ldr	x0, [x0]
  40c494:	ldr	x3, [sp, #16]
  40c498:	ldr	x2, [sp, #24]
  40c49c:	ldr	w1, [sp, #40]
  40c4a0:	bl	40d038 <ferror@plt+0xa758>
  40c4a4:	b	40c4a8 <ferror@plt+0x9bc8>
  40c4a8:	nop
  40c4ac:	ldp	x29, x30, [sp], #48
  40c4b0:	ret
  40c4b4:	stp	x29, x30, [sp, #-48]!
  40c4b8:	mov	x29, sp
  40c4bc:	str	w0, [sp, #44]
  40c4c0:	str	w1, [sp, #40]
  40c4c4:	str	x2, [sp, #32]
  40c4c8:	str	x3, [sp, #24]
  40c4cc:	str	x4, [sp, #16]
  40c4d0:	ldr	w0, [sp, #44]
  40c4d4:	and	w0, w0, #0x2
  40c4d8:	cmp	w0, #0x0
  40c4dc:	b.ne	40c4f0 <ferror@plt+0x9c10>  // b.any
  40c4e0:	ldr	w0, [sp, #44]
  40c4e4:	and	w0, w0, #0x4
  40c4e8:	cmp	w0, #0x0
  40c4ec:	b.eq	40c544 <ferror@plt+0x9c64>  // b.none
  40c4f0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c4f4:	add	x0, x0, #0xef8
  40c4f8:	ldr	x0, [x0]
  40c4fc:	cmp	x0, #0x0
  40c500:	b.eq	40c544 <ferror@plt+0x9c64>  // b.none
  40c504:	ldr	x0, [sp, #32]
  40c508:	cmp	x0, #0x0
  40c50c:	b.ne	40c528 <ferror@plt+0x9c48>  // b.any
  40c510:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c514:	add	x0, x0, #0xef8
  40c518:	ldr	x0, [x0]
  40c51c:	ldr	x1, [sp, #16]
  40c520:	bl	40b74c <ferror@plt+0x8e6c>
  40c524:	b	40c598 <ferror@plt+0x9cb8>
  40c528:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c52c:	add	x0, x0, #0xef8
  40c530:	ldr	x0, [x0]
  40c534:	ldr	x2, [sp, #16]
  40c538:	ldr	x1, [sp, #32]
  40c53c:	bl	40b9cc <ferror@plt+0x90ec>
  40c540:	b	40c598 <ferror@plt+0x9cb8>
  40c544:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c548:	add	x0, x0, #0xef8
  40c54c:	ldr	x0, [x0]
  40c550:	cmp	x0, #0x0
  40c554:	b.ne	40c598 <ferror@plt+0x9cb8>  // b.any
  40c558:	ldr	w0, [sp, #44]
  40c55c:	and	w0, w0, #0x1
  40c560:	cmp	w0, #0x0
  40c564:	b.ne	40c578 <ferror@plt+0x9c98>  // b.any
  40c568:	ldr	w0, [sp, #44]
  40c56c:	and	w0, w0, #0x4
  40c570:	cmp	w0, #0x0
  40c574:	b.eq	40c598 <ferror@plt+0x9cb8>  // b.none
  40c578:	adrp	x0, 425000 <ferror@plt+0x22720>
  40c57c:	ldr	x0, [x0, #4016]
  40c580:	ldr	x0, [x0]
  40c584:	ldr	x3, [sp, #16]
  40c588:	ldr	x2, [sp, #24]
  40c58c:	ldr	w1, [sp, #40]
  40c590:	bl	40d038 <ferror@plt+0xa758>
  40c594:	b	40c598 <ferror@plt+0x9cb8>
  40c598:	nop
  40c59c:	ldp	x29, x30, [sp], #48
  40c5a0:	ret
  40c5a4:	stp	x29, x30, [sp, #-48]!
  40c5a8:	mov	x29, sp
  40c5ac:	str	w0, [sp, #44]
  40c5b0:	str	w1, [sp, #40]
  40c5b4:	str	x2, [sp, #32]
  40c5b8:	str	x3, [sp, #24]
  40c5bc:	str	x4, [sp, #16]
  40c5c0:	ldr	w0, [sp, #44]
  40c5c4:	and	w0, w0, #0x2
  40c5c8:	cmp	w0, #0x0
  40c5cc:	b.ne	40c5e0 <ferror@plt+0x9d00>  // b.any
  40c5d0:	ldr	w0, [sp, #44]
  40c5d4:	and	w0, w0, #0x4
  40c5d8:	cmp	w0, #0x0
  40c5dc:	b.eq	40c634 <ferror@plt+0x9d54>  // b.none
  40c5e0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c5e4:	add	x0, x0, #0xef8
  40c5e8:	ldr	x0, [x0]
  40c5ec:	cmp	x0, #0x0
  40c5f0:	b.eq	40c634 <ferror@plt+0x9d54>  // b.none
  40c5f4:	ldr	x0, [sp, #32]
  40c5f8:	cmp	x0, #0x0
  40c5fc:	b.ne	40c618 <ferror@plt+0x9d38>  // b.any
  40c600:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c604:	add	x0, x0, #0xef8
  40c608:	ldr	x0, [x0]
  40c60c:	ldr	x1, [sp, #16]
  40c610:	bl	40b77c <ferror@plt+0x8e9c>
  40c614:	b	40c688 <ferror@plt+0x9da8>
  40c618:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c61c:	add	x0, x0, #0xef8
  40c620:	ldr	x0, [x0]
  40c624:	ldr	x2, [sp, #16]
  40c628:	ldr	x1, [sp, #32]
  40c62c:	bl	40ba04 <ferror@plt+0x9124>
  40c630:	b	40c688 <ferror@plt+0x9da8>
  40c634:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c638:	add	x0, x0, #0xef8
  40c63c:	ldr	x0, [x0]
  40c640:	cmp	x0, #0x0
  40c644:	b.ne	40c688 <ferror@plt+0x9da8>  // b.any
  40c648:	ldr	w0, [sp, #44]
  40c64c:	and	w0, w0, #0x1
  40c650:	cmp	w0, #0x0
  40c654:	b.ne	40c668 <ferror@plt+0x9d88>  // b.any
  40c658:	ldr	w0, [sp, #44]
  40c65c:	and	w0, w0, #0x4
  40c660:	cmp	w0, #0x0
  40c664:	b.eq	40c688 <ferror@plt+0x9da8>  // b.none
  40c668:	adrp	x0, 425000 <ferror@plt+0x22720>
  40c66c:	ldr	x0, [x0, #4016]
  40c670:	ldr	x0, [x0]
  40c674:	ldr	x3, [sp, #16]
  40c678:	ldr	x2, [sp, #24]
  40c67c:	ldr	w1, [sp, #40]
  40c680:	bl	40d038 <ferror@plt+0xa758>
  40c684:	b	40c688 <ferror@plt+0x9da8>
  40c688:	nop
  40c68c:	ldp	x29, x30, [sp], #48
  40c690:	ret
  40c694:	stp	x29, x30, [sp, #-48]!
  40c698:	mov	x29, sp
  40c69c:	str	w0, [sp, #44]
  40c6a0:	str	w1, [sp, #40]
  40c6a4:	str	x2, [sp, #32]
  40c6a8:	str	x3, [sp, #24]
  40c6ac:	str	d0, [sp, #16]
  40c6b0:	ldr	w0, [sp, #44]
  40c6b4:	and	w0, w0, #0x2
  40c6b8:	cmp	w0, #0x0
  40c6bc:	b.ne	40c6d0 <ferror@plt+0x9df0>  // b.any
  40c6c0:	ldr	w0, [sp, #44]
  40c6c4:	and	w0, w0, #0x4
  40c6c8:	cmp	w0, #0x0
  40c6cc:	b.eq	40c724 <ferror@plt+0x9e44>  // b.none
  40c6d0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c6d4:	add	x0, x0, #0xef8
  40c6d8:	ldr	x0, [x0]
  40c6dc:	cmp	x0, #0x0
  40c6e0:	b.eq	40c724 <ferror@plt+0x9e44>  // b.none
  40c6e4:	ldr	x0, [sp, #32]
  40c6e8:	cmp	x0, #0x0
  40c6ec:	b.ne	40c708 <ferror@plt+0x9e28>  // b.any
  40c6f0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c6f4:	add	x0, x0, #0xef8
  40c6f8:	ldr	x0, [x0]
  40c6fc:	ldr	d0, [sp, #16]
  40c700:	bl	40b624 <ferror@plt+0x8d44>
  40c704:	b	40c778 <ferror@plt+0x9e98>
  40c708:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c70c:	add	x0, x0, #0xef8
  40c710:	ldr	x0, [x0]
  40c714:	ldr	d0, [sp, #16]
  40c718:	ldr	x1, [sp, #32]
  40c71c:	bl	40b87c <ferror@plt+0x8f9c>
  40c720:	b	40c778 <ferror@plt+0x9e98>
  40c724:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c728:	add	x0, x0, #0xef8
  40c72c:	ldr	x0, [x0]
  40c730:	cmp	x0, #0x0
  40c734:	b.ne	40c778 <ferror@plt+0x9e98>  // b.any
  40c738:	ldr	w0, [sp, #44]
  40c73c:	and	w0, w0, #0x1
  40c740:	cmp	w0, #0x0
  40c744:	b.ne	40c758 <ferror@plt+0x9e78>  // b.any
  40c748:	ldr	w0, [sp, #44]
  40c74c:	and	w0, w0, #0x4
  40c750:	cmp	w0, #0x0
  40c754:	b.eq	40c778 <ferror@plt+0x9e98>  // b.none
  40c758:	adrp	x0, 425000 <ferror@plt+0x22720>
  40c75c:	ldr	x0, [x0, #4016]
  40c760:	ldr	x0, [x0]
  40c764:	ldr	d0, [sp, #16]
  40c768:	ldr	x2, [sp, #24]
  40c76c:	ldr	w1, [sp, #40]
  40c770:	bl	40d038 <ferror@plt+0xa758>
  40c774:	b	40c778 <ferror@plt+0x9e98>
  40c778:	nop
  40c77c:	ldp	x29, x30, [sp], #48
  40c780:	ret
  40c784:	stp	x29, x30, [sp, #-96]!
  40c788:	mov	x29, sp
  40c78c:	str	x0, [sp, #24]
  40c790:	str	w1, [sp, #20]
  40c794:	add	x4, sp, #0x20
  40c798:	ldr	x3, [sp, #24]
  40c79c:	adrp	x0, 411000 <ferror@plt+0xe720>
  40c7a0:	add	x2, x0, #0xd20
  40c7a4:	mov	x1, #0x40                  	// #64
  40c7a8:	mov	x0, x4
  40c7ac:	bl	402360 <snprintf@plt>
  40c7b0:	add	x0, sp, #0x20
  40c7b4:	ldr	w3, [sp, #20]
  40c7b8:	mov	x2, x0
  40c7bc:	ldr	x1, [sp, #24]
  40c7c0:	mov	w0, #0x4                   	// #4
  40c7c4:	bl	40bb18 <ferror@plt+0x9238>
  40c7c8:	nop
  40c7cc:	ldp	x29, x30, [sp], #96
  40c7d0:	ret
  40c7d4:	stp	x29, x30, [sp, #-96]!
  40c7d8:	mov	x29, sp
  40c7dc:	str	x0, [sp, #24]
  40c7e0:	str	x1, [sp, #16]
  40c7e4:	add	x4, sp, #0x20
  40c7e8:	ldr	x3, [sp, #24]
  40c7ec:	adrp	x0, 411000 <ferror@plt+0xe720>
  40c7f0:	add	x2, x0, #0xd28
  40c7f4:	mov	x1, #0x40                  	// #64
  40c7f8:	mov	x0, x4
  40c7fc:	bl	402360 <snprintf@plt>
  40c800:	add	x0, sp, #0x20
  40c804:	ldr	x3, [sp, #16]
  40c808:	mov	x2, x0
  40c80c:	ldr	x1, [sp, #24]
  40c810:	mov	w0, #0x4                   	// #4
  40c814:	bl	40badc <ferror@plt+0x91fc>
  40c818:	nop
  40c81c:	ldp	x29, x30, [sp], #96
  40c820:	ret
  40c824:	stp	x29, x30, [sp, #-48]!
  40c828:	mov	x29, sp
  40c82c:	str	w0, [sp, #44]
  40c830:	str	w1, [sp, #40]
  40c834:	str	x2, [sp, #32]
  40c838:	str	x3, [sp, #24]
  40c83c:	str	x4, [sp, #16]
  40c840:	ldr	w0, [sp, #44]
  40c844:	and	w0, w0, #0x2
  40c848:	cmp	w0, #0x0
  40c84c:	b.ne	40c860 <ferror@plt+0x9f80>  // b.any
  40c850:	ldr	w0, [sp, #44]
  40c854:	and	w0, w0, #0x4
  40c858:	cmp	w0, #0x0
  40c85c:	b.eq	40c8f4 <ferror@plt+0xa014>  // b.none
  40c860:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c864:	add	x0, x0, #0xef8
  40c868:	ldr	x0, [x0]
  40c86c:	cmp	x0, #0x0
  40c870:	b.eq	40c8f4 <ferror@plt+0xa014>  // b.none
  40c874:	ldr	x0, [sp, #32]
  40c878:	cmp	x0, #0x0
  40c87c:	b.eq	40c8a4 <ferror@plt+0x9fc4>  // b.none
  40c880:	ldr	x0, [sp, #16]
  40c884:	cmp	x0, #0x0
  40c888:	b.ne	40c8a4 <ferror@plt+0x9fc4>  // b.any
  40c88c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c890:	add	x0, x0, #0xef8
  40c894:	ldr	x0, [x0]
  40c898:	ldr	x1, [sp, #32]
  40c89c:	bl	40b35c <ferror@plt+0x8a7c>
  40c8a0:	b	40c8f0 <ferror@plt+0xa010>
  40c8a4:	ldr	x0, [sp, #32]
  40c8a8:	cmp	x0, #0x0
  40c8ac:	b.ne	40c8d4 <ferror@plt+0x9ff4>  // b.any
  40c8b0:	ldr	x0, [sp, #16]
  40c8b4:	cmp	x0, #0x0
  40c8b8:	b.eq	40c8d4 <ferror@plt+0x9ff4>  // b.none
  40c8bc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c8c0:	add	x0, x0, #0xef8
  40c8c4:	ldr	x0, [x0]
  40c8c8:	ldr	x1, [sp, #16]
  40c8cc:	bl	40b57c <ferror@plt+0x8c9c>
  40c8d0:	b	40c8f0 <ferror@plt+0xa010>
  40c8d4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c8d8:	add	x0, x0, #0xef8
  40c8dc:	ldr	x0, [x0]
  40c8e0:	ldr	x2, [sp, #16]
  40c8e4:	ldr	x1, [sp, #32]
  40c8e8:	bl	40b80c <ferror@plt+0x8f2c>
  40c8ec:	b	40c948 <ferror@plt+0xa068>
  40c8f0:	b	40c948 <ferror@plt+0xa068>
  40c8f4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c8f8:	add	x0, x0, #0xef8
  40c8fc:	ldr	x0, [x0]
  40c900:	cmp	x0, #0x0
  40c904:	b.ne	40c948 <ferror@plt+0xa068>  // b.any
  40c908:	ldr	w0, [sp, #44]
  40c90c:	and	w0, w0, #0x1
  40c910:	cmp	w0, #0x0
  40c914:	b.ne	40c928 <ferror@plt+0xa048>  // b.any
  40c918:	ldr	w0, [sp, #44]
  40c91c:	and	w0, w0, #0x4
  40c920:	cmp	w0, #0x0
  40c924:	b.eq	40c948 <ferror@plt+0xa068>  // b.none
  40c928:	adrp	x0, 425000 <ferror@plt+0x22720>
  40c92c:	ldr	x0, [x0, #4016]
  40c930:	ldr	x0, [x0]
  40c934:	ldr	x3, [sp, #16]
  40c938:	ldr	x2, [sp, #24]
  40c93c:	ldr	w1, [sp, #40]
  40c940:	bl	40d038 <ferror@plt+0xa758>
  40c944:	b	40c948 <ferror@plt+0xa068>
  40c948:	nop
  40c94c:	ldp	x29, x30, [sp], #48
  40c950:	ret
  40c954:	stp	x29, x30, [sp, #-48]!
  40c958:	mov	x29, sp
  40c95c:	str	w0, [sp, #44]
  40c960:	str	w1, [sp, #40]
  40c964:	str	x2, [sp, #32]
  40c968:	str	x3, [sp, #24]
  40c96c:	strb	w4, [sp, #23]
  40c970:	ldr	w0, [sp, #44]
  40c974:	and	w0, w0, #0x2
  40c978:	cmp	w0, #0x0
  40c97c:	b.ne	40c990 <ferror@plt+0xa0b0>  // b.any
  40c980:	ldr	w0, [sp, #44]
  40c984:	and	w0, w0, #0x4
  40c988:	cmp	w0, #0x0
  40c98c:	b.eq	40c9e4 <ferror@plt+0xa104>  // b.none
  40c990:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c994:	add	x0, x0, #0xef8
  40c998:	ldr	x0, [x0]
  40c99c:	cmp	x0, #0x0
  40c9a0:	b.eq	40c9e4 <ferror@plt+0xa104>  // b.none
  40c9a4:	ldr	x0, [sp, #32]
  40c9a8:	cmp	x0, #0x0
  40c9ac:	b.eq	40c9cc <ferror@plt+0xa0ec>  // b.none
  40c9b0:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c9b4:	add	x0, x0, #0xef8
  40c9b8:	ldr	x0, [x0]
  40c9bc:	ldrb	w2, [sp, #23]
  40c9c0:	ldr	x1, [sp, #32]
  40c9c4:	bl	40b844 <ferror@plt+0x8f64>
  40c9c8:	b	40ca5c <ferror@plt+0xa17c>
  40c9cc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c9d0:	add	x0, x0, #0xef8
  40c9d4:	ldr	x0, [x0]
  40c9d8:	ldrb	w1, [sp, #23]
  40c9dc:	bl	40b5ac <ferror@plt+0x8ccc>
  40c9e0:	b	40ca5c <ferror@plt+0xa17c>
  40c9e4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40c9e8:	add	x0, x0, #0xef8
  40c9ec:	ldr	x0, [x0]
  40c9f0:	cmp	x0, #0x0
  40c9f4:	b.ne	40ca5c <ferror@plt+0xa17c>  // b.any
  40c9f8:	ldr	w0, [sp, #44]
  40c9fc:	and	w0, w0, #0x1
  40ca00:	cmp	w0, #0x0
  40ca04:	b.ne	40ca18 <ferror@plt+0xa138>  // b.any
  40ca08:	ldr	w0, [sp, #44]
  40ca0c:	and	w0, w0, #0x4
  40ca10:	cmp	w0, #0x0
  40ca14:	b.eq	40ca5c <ferror@plt+0xa17c>  // b.none
  40ca18:	adrp	x0, 425000 <ferror@plt+0x22720>
  40ca1c:	ldr	x0, [x0, #4016]
  40ca20:	ldr	x4, [x0]
  40ca24:	ldrb	w0, [sp, #23]
  40ca28:	cmp	w0, #0x0
  40ca2c:	b.eq	40ca3c <ferror@plt+0xa15c>  // b.none
  40ca30:	adrp	x0, 411000 <ferror@plt+0xe720>
  40ca34:	add	x0, x0, #0xd30
  40ca38:	b	40ca44 <ferror@plt+0xa164>
  40ca3c:	adrp	x0, 411000 <ferror@plt+0xe720>
  40ca40:	add	x0, x0, #0xd38
  40ca44:	mov	x3, x0
  40ca48:	ldr	x2, [sp, #24]
  40ca4c:	ldr	w1, [sp, #40]
  40ca50:	mov	x0, x4
  40ca54:	bl	40d038 <ferror@plt+0xa758>
  40ca58:	b	40ca5c <ferror@plt+0xa17c>
  40ca5c:	nop
  40ca60:	ldp	x29, x30, [sp], #48
  40ca64:	ret
  40ca68:	stp	x29, x30, [sp, #-112]!
  40ca6c:	mov	x29, sp
  40ca70:	str	w0, [sp, #44]
  40ca74:	str	w1, [sp, #40]
  40ca78:	str	x2, [sp, #32]
  40ca7c:	str	x3, [sp, #24]
  40ca80:	str	x4, [sp, #16]
  40ca84:	ldr	w0, [sp, #44]
  40ca88:	and	w0, w0, #0x2
  40ca8c:	cmp	w0, #0x0
  40ca90:	b.ne	40caa4 <ferror@plt+0xa1c4>  // b.any
  40ca94:	ldr	w0, [sp, #44]
  40ca98:	and	w0, w0, #0x4
  40ca9c:	cmp	w0, #0x0
  40caa0:	b.eq	40caf4 <ferror@plt+0xa214>  // b.none
  40caa4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40caa8:	add	x0, x0, #0xef8
  40caac:	ldr	x0, [x0]
  40cab0:	cmp	x0, #0x0
  40cab4:	b.eq	40caf4 <ferror@plt+0xa214>  // b.none
  40cab8:	add	x4, sp, #0x30
  40cabc:	ldr	x3, [sp, #16]
  40cac0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40cac4:	add	x2, x0, #0xd40
  40cac8:	mov	x1, #0x40                  	// #64
  40cacc:	mov	x0, x4
  40cad0:	bl	402360 <snprintf@plt>
  40cad4:	add	x0, sp, #0x30
  40cad8:	mov	x3, x0
  40cadc:	mov	x2, #0x0                   	// #0
  40cae0:	ldr	x1, [sp, #32]
  40cae4:	mov	w0, #0x2                   	// #2
  40cae8:	bl	40badc <ferror@plt+0x91fc>
  40caec:	nop
  40caf0:	b	40cb44 <ferror@plt+0xa264>
  40caf4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40caf8:	add	x0, x0, #0xef8
  40cafc:	ldr	x0, [x0]
  40cb00:	cmp	x0, #0x0
  40cb04:	b.ne	40cb44 <ferror@plt+0xa264>  // b.any
  40cb08:	ldr	w0, [sp, #44]
  40cb0c:	and	w0, w0, #0x1
  40cb10:	cmp	w0, #0x0
  40cb14:	b.ne	40cb28 <ferror@plt+0xa248>  // b.any
  40cb18:	ldr	w0, [sp, #44]
  40cb1c:	and	w0, w0, #0x4
  40cb20:	cmp	w0, #0x0
  40cb24:	b.eq	40cb44 <ferror@plt+0xa264>  // b.none
  40cb28:	adrp	x0, 425000 <ferror@plt+0x22720>
  40cb2c:	ldr	x0, [x0, #4016]
  40cb30:	ldr	x0, [x0]
  40cb34:	ldr	x3, [sp, #16]
  40cb38:	ldr	x2, [sp, #24]
  40cb3c:	ldr	w1, [sp, #40]
  40cb40:	bl	40d038 <ferror@plt+0xa758>
  40cb44:	nop
  40cb48:	ldp	x29, x30, [sp], #112
  40cb4c:	ret
  40cb50:	stp	x29, x30, [sp, #-112]!
  40cb54:	mov	x29, sp
  40cb58:	str	w0, [sp, #44]
  40cb5c:	str	w1, [sp, #40]
  40cb60:	str	x2, [sp, #32]
  40cb64:	str	x3, [sp, #24]
  40cb68:	str	w4, [sp, #20]
  40cb6c:	ldr	w0, [sp, #44]
  40cb70:	and	w0, w0, #0x2
  40cb74:	cmp	w0, #0x0
  40cb78:	b.ne	40cb8c <ferror@plt+0xa2ac>  // b.any
  40cb7c:	ldr	w0, [sp, #44]
  40cb80:	and	w0, w0, #0x4
  40cb84:	cmp	w0, #0x0
  40cb88:	b.eq	40cc00 <ferror@plt+0xa320>  // b.none
  40cb8c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40cb90:	add	x0, x0, #0xef8
  40cb94:	ldr	x0, [x0]
  40cb98:	cmp	x0, #0x0
  40cb9c:	b.eq	40cc00 <ferror@plt+0xa320>  // b.none
  40cba0:	add	x4, sp, #0x30
  40cba4:	ldr	w3, [sp, #20]
  40cba8:	adrp	x0, 411000 <ferror@plt+0xe720>
  40cbac:	add	x2, x0, #0xd48
  40cbb0:	mov	x1, #0x40                  	// #64
  40cbb4:	mov	x0, x4
  40cbb8:	bl	402360 <snprintf@plt>
  40cbbc:	ldr	x0, [sp, #32]
  40cbc0:	cmp	x0, #0x0
  40cbc4:	b.eq	40cbe8 <ferror@plt+0xa308>  // b.none
  40cbc8:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40cbcc:	add	x0, x0, #0xef8
  40cbd0:	ldr	x0, [x0]
  40cbd4:	add	x1, sp, #0x30
  40cbd8:	mov	x2, x1
  40cbdc:	ldr	x1, [sp, #32]
  40cbe0:	bl	40b80c <ferror@plt+0x8f2c>
  40cbe4:	b	40cc54 <ferror@plt+0xa374>
  40cbe8:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40cbec:	add	x0, x0, #0xef8
  40cbf0:	ldr	x0, [x0]
  40cbf4:	add	x1, sp, #0x30
  40cbf8:	bl	40b57c <ferror@plt+0x8c9c>
  40cbfc:	b	40cc54 <ferror@plt+0xa374>
  40cc00:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40cc04:	add	x0, x0, #0xef8
  40cc08:	ldr	x0, [x0]
  40cc0c:	cmp	x0, #0x0
  40cc10:	b.ne	40cc54 <ferror@plt+0xa374>  // b.any
  40cc14:	ldr	w0, [sp, #44]
  40cc18:	and	w0, w0, #0x1
  40cc1c:	cmp	w0, #0x0
  40cc20:	b.ne	40cc34 <ferror@plt+0xa354>  // b.any
  40cc24:	ldr	w0, [sp, #44]
  40cc28:	and	w0, w0, #0x4
  40cc2c:	cmp	w0, #0x0
  40cc30:	b.eq	40cc54 <ferror@plt+0xa374>  // b.none
  40cc34:	adrp	x0, 425000 <ferror@plt+0x22720>
  40cc38:	ldr	x0, [x0, #4016]
  40cc3c:	ldr	x0, [x0]
  40cc40:	ldr	w3, [sp, #20]
  40cc44:	ldr	x2, [sp, #24]
  40cc48:	ldr	w1, [sp, #40]
  40cc4c:	bl	40d038 <ferror@plt+0xa758>
  40cc50:	b	40cc54 <ferror@plt+0xa374>
  40cc54:	nop
  40cc58:	ldp	x29, x30, [sp], #112
  40cc5c:	ret
  40cc60:	stp	x29, x30, [sp, #-48]!
  40cc64:	mov	x29, sp
  40cc68:	str	w0, [sp, #44]
  40cc6c:	str	w1, [sp, #40]
  40cc70:	str	x2, [sp, #32]
  40cc74:	str	x3, [sp, #24]
  40cc78:	str	x4, [sp, #16]
  40cc7c:	ldr	w0, [sp, #44]
  40cc80:	and	w0, w0, #0x2
  40cc84:	cmp	w0, #0x0
  40cc88:	b.ne	40cc9c <ferror@plt+0xa3bc>  // b.any
  40cc8c:	ldr	w0, [sp, #44]
  40cc90:	and	w0, w0, #0x4
  40cc94:	cmp	w0, #0x0
  40cc98:	b.eq	40cce8 <ferror@plt+0xa408>  // b.none
  40cc9c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40cca0:	add	x0, x0, #0xef8
  40cca4:	ldr	x0, [x0]
  40cca8:	cmp	x0, #0x0
  40ccac:	b.eq	40cce8 <ferror@plt+0xa408>  // b.none
  40ccb0:	ldr	x0, [sp, #32]
  40ccb4:	cmp	x0, #0x0
  40ccb8:	b.eq	40ccd4 <ferror@plt+0xa3f4>  // b.none
  40ccbc:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40ccc0:	add	x0, x0, #0xef8
  40ccc4:	ldr	x0, [x0]
  40ccc8:	ldr	x1, [sp, #32]
  40cccc:	bl	40baac <ferror@plt+0x91cc>
  40ccd0:	b	40cd3c <ferror@plt+0xa45c>
  40ccd4:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40ccd8:	add	x0, x0, #0xef8
  40ccdc:	ldr	x0, [x0]
  40cce0:	bl	40b5fc <ferror@plt+0x8d1c>
  40cce4:	b	40cd3c <ferror@plt+0xa45c>
  40cce8:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40ccec:	add	x0, x0, #0xef8
  40ccf0:	ldr	x0, [x0]
  40ccf4:	cmp	x0, #0x0
  40ccf8:	b.ne	40cd3c <ferror@plt+0xa45c>  // b.any
  40ccfc:	ldr	w0, [sp, #44]
  40cd00:	and	w0, w0, #0x1
  40cd04:	cmp	w0, #0x0
  40cd08:	b.ne	40cd1c <ferror@plt+0xa43c>  // b.any
  40cd0c:	ldr	w0, [sp, #44]
  40cd10:	and	w0, w0, #0x4
  40cd14:	cmp	w0, #0x0
  40cd18:	b.eq	40cd3c <ferror@plt+0xa45c>  // b.none
  40cd1c:	adrp	x0, 425000 <ferror@plt+0x22720>
  40cd20:	ldr	x0, [x0, #4016]
  40cd24:	ldr	x0, [x0]
  40cd28:	ldr	x3, [sp, #16]
  40cd2c:	ldr	x2, [sp, #24]
  40cd30:	ldr	w1, [sp, #40]
  40cd34:	bl	40d038 <ferror@plt+0xa758>
  40cd38:	b	40cd3c <ferror@plt+0xa45c>
  40cd3c:	nop
  40cd40:	ldp	x29, x30, [sp], #48
  40cd44:	ret
  40cd48:	stp	x29, x30, [sp, #-16]!
  40cd4c:	mov	x29, sp
  40cd50:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40cd54:	add	x0, x0, #0xef8
  40cd58:	ldr	x0, [x0]
  40cd5c:	cmp	x0, #0x0
  40cd60:	b.ne	40cd80 <ferror@plt+0xa4a0>  // b.any
  40cd64:	adrp	x0, 425000 <ferror@plt+0x22720>
  40cd68:	ldr	x0, [x0, #4048]
  40cd6c:	ldr	x0, [x0]
  40cd70:	mov	x1, x0
  40cd74:	adrp	x0, 411000 <ferror@plt+0xe720>
  40cd78:	add	x0, x0, #0xd18
  40cd7c:	bl	402820 <printf@plt>
  40cd80:	nop
  40cd84:	ldp	x29, x30, [sp], #16
  40cd88:	ret
  40cd8c:	stp	x29, x30, [sp, #-16]!
  40cd90:	mov	x29, sp
  40cd94:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40cd98:	add	x0, x0, #0xf04
  40cd9c:	mov	w1, #0x1                   	// #1
  40cda0:	str	w1, [x0]
  40cda4:	bl	40cf8c <ferror@plt+0xa6ac>
  40cda8:	nop
  40cdac:	ldp	x29, x30, [sp], #16
  40cdb0:	ret
  40cdb4:	stp	x29, x30, [sp, #-32]!
  40cdb8:	mov	x29, sp
  40cdbc:	str	w0, [sp, #28]
  40cdc0:	str	w1, [sp, #24]
  40cdc4:	ldr	w0, [sp, #24]
  40cdc8:	cmp	w0, #0x0
  40cdcc:	b.ne	40cddc <ferror@plt+0xa4fc>  // b.any
  40cdd0:	ldr	w0, [sp, #28]
  40cdd4:	cmp	w0, #0x0
  40cdd8:	b.ne	40cde4 <ferror@plt+0xa504>  // b.any
  40cddc:	mov	w0, #0x0                   	// #0
  40cde0:	b	40ce1c <ferror@plt+0xa53c>
  40cde4:	ldr	w0, [sp, #28]
  40cde8:	cmp	w0, #0x2
  40cdec:	b.eq	40ce0c <ferror@plt+0xa52c>  // b.none
  40cdf0:	adrp	x0, 425000 <ferror@plt+0x22720>
  40cdf4:	ldr	x0, [x0, #4016]
  40cdf8:	ldr	x0, [x0]
  40cdfc:	bl	402370 <fileno@plt>
  40ce00:	bl	402760 <isatty@plt>
  40ce04:	cmp	w0, #0x0
  40ce08:	b.eq	40ce18 <ferror@plt+0xa538>  // b.none
  40ce0c:	bl	40cd8c <ferror@plt+0xa4ac>
  40ce10:	mov	w0, #0x1                   	// #1
  40ce14:	b	40ce1c <ferror@plt+0xa53c>
  40ce18:	mov	w0, #0x0                   	// #0
  40ce1c:	ldp	x29, x30, [sp], #32
  40ce20:	ret
  40ce24:	stp	x29, x30, [sp, #-80]!
  40ce28:	mov	x29, sp
  40ce2c:	str	x0, [x29, #24]
  40ce30:	str	x1, [x29, #16]
  40ce34:	ldr	x0, [x29, #16]
  40ce38:	cmp	x0, #0x0
  40ce3c:	b.ne	40ce48 <ferror@plt+0xa568>  // b.any
  40ce40:	mov	w0, #0x0                   	// #0
  40ce44:	b	40cf80 <ferror@plt+0xa6a0>
  40ce48:	ldr	x0, [x29, #24]
  40ce4c:	str	x0, [x29, #64]
  40ce50:	ldr	x0, [x29, #64]
  40ce54:	bl	402220 <strlen@plt>
  40ce58:	add	x0, x0, #0x1
  40ce5c:	str	x0, [x29, #56]
  40ce60:	ldr	x0, [x29, #56]
  40ce64:	add	x0, x0, #0xf
  40ce68:	lsr	x0, x0, #4
  40ce6c:	lsl	x0, x0, #4
  40ce70:	sub	sp, sp, x0
  40ce74:	mov	x0, sp
  40ce78:	add	x0, x0, #0xf
  40ce7c:	lsr	x0, x0, #4
  40ce80:	lsl	x0, x0, #4
  40ce84:	str	x0, [x29, #48]
  40ce88:	ldr	x2, [x29, #56]
  40ce8c:	ldr	x1, [x29, #64]
  40ce90:	ldr	x0, [x29, #48]
  40ce94:	bl	4021f0 <memcpy@plt>
  40ce98:	str	x0, [x29, #40]
  40ce9c:	mov	w1, #0x3d                  	// #61
  40cea0:	ldr	x0, [x29, #40]
  40cea4:	bl	4027c0 <strchrnul@plt>
  40cea8:	str	x0, [x29, #72]
  40ceac:	ldr	x0, [x29, #72]
  40ceb0:	ldrb	w0, [x0]
  40ceb4:	cmp	w0, #0x0
  40ceb8:	b.eq	40cecc <ferror@plt+0xa5ec>  // b.none
  40cebc:	ldr	x0, [x29, #72]
  40cec0:	add	x1, x0, #0x1
  40cec4:	str	x1, [x29, #72]
  40cec8:	strb	wzr, [x0]
  40cecc:	adrp	x0, 411000 <ferror@plt+0xe720>
  40ced0:	add	x1, x0, #0xdc8
  40ced4:	ldr	x0, [x29, #40]
  40ced8:	bl	407a2c <ferror@plt+0x514c>
  40cedc:	and	w0, w0, #0xff
  40cee0:	cmp	w0, #0x0
  40cee4:	b.eq	40cef0 <ferror@plt+0xa610>  // b.none
  40cee8:	mov	w0, #0x0                   	// #0
  40ceec:	b	40cf80 <ferror@plt+0xa6a0>
  40cef0:	ldr	x0, [x29, #72]
  40cef4:	ldrb	w0, [x0]
  40cef8:	cmp	w0, #0x0
  40cefc:	b.eq	40cf18 <ferror@plt+0xa638>  // b.none
  40cf00:	adrp	x0, 411000 <ferror@plt+0xe720>
  40cf04:	add	x1, x0, #0xdd0
  40cf08:	ldr	x0, [x29, #72]
  40cf0c:	bl	4025f0 <strcmp@plt>
  40cf10:	cmp	w0, #0x0
  40cf14:	b.ne	40cf28 <ferror@plt+0xa648>  // b.any
  40cf18:	ldr	x0, [x29, #16]
  40cf1c:	mov	w1, #0x2                   	// #2
  40cf20:	str	w1, [x0]
  40cf24:	b	40cf7c <ferror@plt+0xa69c>
  40cf28:	adrp	x0, 411000 <ferror@plt+0xe720>
  40cf2c:	add	x1, x0, #0xdd8
  40cf30:	ldr	x0, [x29, #72]
  40cf34:	bl	4025f0 <strcmp@plt>
  40cf38:	cmp	w0, #0x0
  40cf3c:	b.ne	40cf50 <ferror@plt+0xa670>  // b.any
  40cf40:	ldr	x0, [x29, #16]
  40cf44:	mov	w1, #0x1                   	// #1
  40cf48:	str	w1, [x0]
  40cf4c:	b	40cf7c <ferror@plt+0xa69c>
  40cf50:	adrp	x0, 411000 <ferror@plt+0xe720>
  40cf54:	add	x1, x0, #0xde0
  40cf58:	ldr	x0, [x29, #72]
  40cf5c:	bl	4025f0 <strcmp@plt>
  40cf60:	cmp	w0, #0x0
  40cf64:	b.ne	40cf74 <ferror@plt+0xa694>  // b.any
  40cf68:	ldr	x0, [x29, #16]
  40cf6c:	str	wzr, [x0]
  40cf70:	b	40cf7c <ferror@plt+0xa69c>
  40cf74:	mov	w0, #0x0                   	// #0
  40cf78:	b	40cf80 <ferror@plt+0xa6a0>
  40cf7c:	mov	w0, #0x1                   	// #1
  40cf80:	mov	sp, x29
  40cf84:	ldp	x29, x30, [sp], #80
  40cf88:	ret
  40cf8c:	stp	x29, x30, [sp, #-32]!
  40cf90:	mov	x29, sp
  40cf94:	adrp	x0, 411000 <ferror@plt+0xe720>
  40cf98:	add	x0, x0, #0xde8
  40cf9c:	bl	402850 <getenv@plt>
  40cfa0:	str	x0, [sp, #24]
  40cfa4:	ldr	x0, [sp, #24]
  40cfa8:	cmp	x0, #0x0
  40cfac:	b.eq	40d02c <ferror@plt+0xa74c>  // b.none
  40cfb0:	mov	w1, #0x3b                  	// #59
  40cfb4:	ldr	x0, [sp, #24]
  40cfb8:	bl	402580 <strrchr@plt>
  40cfbc:	str	x0, [sp, #24]
  40cfc0:	ldr	x0, [sp, #24]
  40cfc4:	cmp	x0, #0x0
  40cfc8:	b.eq	40d02c <ferror@plt+0xa74c>  // b.none
  40cfcc:	ldr	x0, [sp, #24]
  40cfd0:	add	x0, x0, #0x1
  40cfd4:	ldrb	w0, [x0]
  40cfd8:	cmp	w0, #0x2f
  40cfdc:	b.ls	40cff4 <ferror@plt+0xa714>  // b.plast
  40cfe0:	ldr	x0, [sp, #24]
  40cfe4:	add	x0, x0, #0x1
  40cfe8:	ldrb	w0, [x0]
  40cfec:	cmp	w0, #0x36
  40cff0:	b.ls	40d008 <ferror@plt+0xa728>  // b.plast
  40cff4:	ldr	x0, [sp, #24]
  40cff8:	add	x0, x0, #0x1
  40cffc:	ldrb	w0, [x0]
  40d000:	cmp	w0, #0x38
  40d004:	b.ne	40d02c <ferror@plt+0xa74c>  // b.any
  40d008:	ldr	x0, [sp, #24]
  40d00c:	add	x0, x0, #0x2
  40d010:	ldrb	w0, [x0]
  40d014:	cmp	w0, #0x0
  40d018:	b.ne	40d02c <ferror@plt+0xa74c>  // b.any
  40d01c:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40d020:	add	x0, x0, #0xf00
  40d024:	mov	w1, #0x1                   	// #1
  40d028:	str	w1, [x0]
  40d02c:	nop
  40d030:	ldp	x29, x30, [sp], #32
  40d034:	ret
  40d038:	stp	x29, x30, [sp, #-304]!
  40d03c:	mov	x29, sp
  40d040:	str	x0, [sp, #72]
  40d044:	str	w1, [sp, #68]
  40d048:	str	x2, [sp, #56]
  40d04c:	str	x3, [sp, #264]
  40d050:	str	x4, [sp, #272]
  40d054:	str	x5, [sp, #280]
  40d058:	str	x6, [sp, #288]
  40d05c:	str	x7, [sp, #296]
  40d060:	str	q0, [sp, #128]
  40d064:	str	q1, [sp, #144]
  40d068:	str	q2, [sp, #160]
  40d06c:	str	q3, [sp, #176]
  40d070:	str	q4, [sp, #192]
  40d074:	str	q5, [sp, #208]
  40d078:	str	q6, [sp, #224]
  40d07c:	str	q7, [sp, #240]
  40d080:	str	wzr, [sp, #124]
  40d084:	add	x0, sp, #0x130
  40d088:	str	x0, [sp, #88]
  40d08c:	add	x0, sp, #0x130
  40d090:	str	x0, [sp, #96]
  40d094:	add	x0, sp, #0x100
  40d098:	str	x0, [sp, #104]
  40d09c:	mov	w0, #0xffffffd8            	// #-40
  40d0a0:	str	w0, [sp, #112]
  40d0a4:	mov	w0, #0xffffff80            	// #-128
  40d0a8:	str	w0, [sp, #116]
  40d0ac:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40d0b0:	add	x0, x0, #0xf04
  40d0b4:	ldr	w0, [x0]
  40d0b8:	cmp	w0, #0x0
  40d0bc:	b.eq	40d0cc <ferror@plt+0xa7ec>  // b.none
  40d0c0:	ldr	w0, [sp, #68]
  40d0c4:	cmp	w0, #0x6
  40d0c8:	b.ne	40d100 <ferror@plt+0xa820>  // b.any
  40d0cc:	add	x2, sp, #0x10
  40d0d0:	add	x3, sp, #0x58
  40d0d4:	ldp	x0, x1, [x3]
  40d0d8:	stp	x0, x1, [x2]
  40d0dc:	ldp	x0, x1, [x3, #16]
  40d0e0:	stp	x0, x1, [x2, #16]
  40d0e4:	add	x0, sp, #0x10
  40d0e8:	mov	x2, x0
  40d0ec:	ldr	x1, [sp, #56]
  40d0f0:	ldr	x0, [sp, #72]
  40d0f4:	bl	402810 <vfprintf@plt>
  40d0f8:	str	w0, [sp, #124]
  40d0fc:	b	40d1d4 <ferror@plt+0xa8f4>
  40d100:	adrp	x0, 42a000 <stdout@@GLIBC_2.17+0x3b50>
  40d104:	add	x0, x0, #0xf00
  40d108:	ldr	w0, [x0]
  40d10c:	cmp	w0, #0x0
  40d110:	b.eq	40d128 <ferror@plt+0xa848>  // b.none
  40d114:	adrp	x0, 426000 <ferror@plt+0x23720>
  40d118:	add	x0, x0, #0x478
  40d11c:	ldr	w1, [sp, #68]
  40d120:	ldr	w0, [x0, x1, lsl #2]
  40d124:	b	40d138 <ferror@plt+0xa858>
  40d128:	adrp	x0, 426000 <ferror@plt+0x23720>
  40d12c:	add	x0, x0, #0x458
  40d130:	ldr	w1, [sp, #68]
  40d134:	ldr	w0, [x0, x1, lsl #2]
  40d138:	adrp	x1, 425000 <ferror@plt+0x22720>
  40d13c:	add	x1, x1, #0xd00
  40d140:	mov	w0, w0
  40d144:	ldr	x0, [x1, x0, lsl #3]
  40d148:	mov	x2, x0
  40d14c:	adrp	x0, 411000 <ferror@plt+0xe720>
  40d150:	add	x1, x0, #0xdf8
  40d154:	ldr	x0, [sp, #72]
  40d158:	bl	4028a0 <fprintf@plt>
  40d15c:	mov	w1, w0
  40d160:	ldr	w0, [sp, #124]
  40d164:	add	w0, w0, w1
  40d168:	str	w0, [sp, #124]
  40d16c:	add	x2, sp, #0x10
  40d170:	add	x3, sp, #0x58
  40d174:	ldp	x0, x1, [x3]
  40d178:	stp	x0, x1, [x2]
  40d17c:	ldp	x0, x1, [x3, #16]
  40d180:	stp	x0, x1, [x2, #16]
  40d184:	add	x0, sp, #0x10
  40d188:	mov	x2, x0
  40d18c:	ldr	x1, [sp, #56]
  40d190:	ldr	x0, [sp, #72]
  40d194:	bl	402810 <vfprintf@plt>
  40d198:	mov	w1, w0
  40d19c:	ldr	w0, [sp, #124]
  40d1a0:	add	w0, w0, w1
  40d1a4:	str	w0, [sp, #124]
  40d1a8:	adrp	x0, 411000 <ferror@plt+0xe720>
  40d1ac:	add	x0, x0, #0xdc0
  40d1b0:	mov	x2, x0
  40d1b4:	adrp	x0, 411000 <ferror@plt+0xe720>
  40d1b8:	add	x1, x0, #0xdf8
  40d1bc:	ldr	x0, [sp, #72]
  40d1c0:	bl	4028a0 <fprintf@plt>
  40d1c4:	mov	w1, w0
  40d1c8:	ldr	w0, [sp, #124]
  40d1cc:	add	w0, w0, w1
  40d1d0:	str	w0, [sp, #124]
  40d1d4:	ldr	w0, [sp, #124]
  40d1d8:	ldp	x29, x30, [sp], #304
  40d1dc:	ret
  40d1e0:	sub	sp, sp, #0x10
  40d1e4:	strb	w0, [sp, #15]
  40d1e8:	ldrb	w0, [sp, #15]
  40d1ec:	cmp	w0, #0x2
  40d1f0:	b.eq	40d200 <ferror@plt+0xa920>  // b.none
  40d1f4:	cmp	w0, #0xa
  40d1f8:	b.eq	40d208 <ferror@plt+0xa928>  // b.none
  40d1fc:	b	40d210 <ferror@plt+0xa930>
  40d200:	mov	w0, #0x2                   	// #2
  40d204:	b	40d214 <ferror@plt+0xa934>
  40d208:	mov	w0, #0x3                   	// #3
  40d20c:	b	40d214 <ferror@plt+0xa934>
  40d210:	mov	w0, #0x6                   	// #6
  40d214:	add	sp, sp, #0x10
  40d218:	ret
  40d21c:	sub	sp, sp, #0x10
  40d220:	strb	w0, [sp, #15]
  40d224:	ldrb	w0, [sp, #15]
  40d228:	cmp	w0, #0x2
  40d22c:	b.eq	40d240 <ferror@plt+0xa960>  // b.none
  40d230:	cmp	w0, #0x6
  40d234:	b.ne	40d248 <ferror@plt+0xa968>  // b.any
  40d238:	mov	w0, #0x4                   	// #4
  40d23c:	b	40d24c <ferror@plt+0xa96c>
  40d240:	mov	w0, #0x5                   	// #5
  40d244:	b	40d24c <ferror@plt+0xa96c>
  40d248:	mov	w0, #0x6                   	// #6
  40d24c:	add	sp, sp, #0x10
  40d250:	ret
  40d254:	stp	x29, x30, [sp, #-80]!
  40d258:	mov	x29, sp
  40d25c:	str	x0, [sp, #40]
  40d260:	str	x1, [sp, #32]
  40d264:	str	x2, [sp, #24]
  40d268:	ldr	x0, [sp, #24]
  40d26c:	str	x0, [sp, #72]
  40d270:	ldr	x0, [sp, #32]
  40d274:	str	x0, [sp, #64]
  40d278:	str	wzr, [sp, #60]
  40d27c:	ldr	w0, [sp, #60]
  40d280:	add	w1, w0, #0x1
  40d284:	str	w1, [sp, #60]
  40d288:	sxtw	x0, w0
  40d28c:	lsl	x0, x0, #2
  40d290:	ldr	x1, [sp, #40]
  40d294:	add	x0, x1, x0
  40d298:	ldr	w0, [x0]
  40d29c:	bl	4022e0 <ntohl@plt>
  40d2a0:	str	w0, [sp, #56]
  40d2a4:	ldr	w0, [sp, #56]
  40d2a8:	lsr	w0, w0, #12
  40d2ac:	str	w0, [sp, #52]
  40d2b0:	ldr	w3, [sp, #52]
  40d2b4:	adrp	x0, 411000 <ferror@plt+0xe720>
  40d2b8:	add	x2, x0, #0xe00
  40d2bc:	ldr	x1, [sp, #72]
  40d2c0:	ldr	x0, [sp, #64]
  40d2c4:	bl	402360 <snprintf@plt>
  40d2c8:	str	w0, [sp, #48]
  40d2cc:	ldrsw	x0, [sp, #48]
  40d2d0:	ldr	x1, [sp, #72]
  40d2d4:	cmp	x1, x0
  40d2d8:	b.ls	40d348 <ferror@plt+0xaa68>  // b.plast
  40d2dc:	ldr	w0, [sp, #56]
  40d2e0:	and	w0, w0, #0x100
  40d2e4:	cmp	w0, #0x0
  40d2e8:	b.eq	40d2f4 <ferror@plt+0xaa14>  // b.none
  40d2ec:	ldr	x0, [sp, #32]
  40d2f0:	b	40d360 <ferror@plt+0xaa80>
  40d2f4:	ldrsw	x0, [sp, #48]
  40d2f8:	ldr	x1, [sp, #64]
  40d2fc:	add	x0, x1, x0
  40d300:	str	x0, [sp, #64]
  40d304:	ldrsw	x0, [sp, #48]
  40d308:	ldr	x1, [sp, #72]
  40d30c:	sub	x0, x1, x0
  40d310:	str	x0, [sp, #72]
  40d314:	ldr	x0, [sp, #72]
  40d318:	cmp	x0, #0x0
  40d31c:	b.eq	40d27c <ferror@plt+0xa99c>  // b.none
  40d320:	ldr	x0, [sp, #64]
  40d324:	mov	w1, #0x2f                  	// #47
  40d328:	strb	w1, [x0]
  40d32c:	ldr	x0, [sp, #64]
  40d330:	add	x0, x0, #0x1
  40d334:	str	x0, [sp, #64]
  40d338:	ldr	x0, [sp, #72]
  40d33c:	sub	x0, x0, #0x1
  40d340:	str	x0, [sp, #72]
  40d344:	b	40d27c <ferror@plt+0xa99c>
  40d348:	nop
  40d34c:	bl	402840 <__errno_location@plt>
  40d350:	mov	x1, x0
  40d354:	mov	w0, #0xfffffff9            	// #-7
  40d358:	str	w0, [x1]
  40d35c:	mov	x0, #0x0                   	// #0
  40d360:	ldp	x29, x30, [sp], #80
  40d364:	ret
  40d368:	stp	x29, x30, [sp, #-48]!
  40d36c:	mov	x29, sp
  40d370:	str	w0, [sp, #44]
  40d374:	str	x1, [sp, #32]
  40d378:	str	x2, [sp, #24]
  40d37c:	str	x3, [sp, #16]
  40d380:	ldr	w0, [sp, #44]
  40d384:	cmp	w0, #0x1c
  40d388:	b.ne	40d3a8 <ferror@plt+0xaac8>  // b.any
  40d38c:	bl	402840 <__errno_location@plt>
  40d390:	str	wzr, [x0]
  40d394:	ldr	x2, [sp, #16]
  40d398:	ldr	x1, [sp, #24]
  40d39c:	ldr	x0, [sp, #32]
  40d3a0:	bl	40d254 <ferror@plt+0xa974>
  40d3a4:	b	40d3bc <ferror@plt+0xaadc>
  40d3a8:	bl	402840 <__errno_location@plt>
  40d3ac:	mov	x1, x0
  40d3b0:	mov	w0, #0x61                  	// #97
  40d3b4:	str	w0, [x1]
  40d3b8:	mov	x0, #0x0                   	// #0
  40d3bc:	ldp	x29, x30, [sp], #48
  40d3c0:	ret
  40d3c4:	stp	x29, x30, [sp, #-96]!
  40d3c8:	mov	x29, sp
  40d3cc:	str	x19, [sp, #16]
  40d3d0:	str	x0, [sp, #56]
  40d3d4:	str	x1, [sp, #48]
  40d3d8:	str	w2, [sp, #44]
  40d3dc:	str	wzr, [sp, #92]
  40d3e0:	b	40d4b4 <ferror@plt+0xabd4>
  40d3e4:	add	x0, sp, #0x48
  40d3e8:	mov	w2, #0x0                   	// #0
  40d3ec:	mov	x1, x0
  40d3f0:	ldr	x0, [sp, #56]
  40d3f4:	bl	402210 <strtoul@plt>
  40d3f8:	str	x0, [sp, #80]
  40d3fc:	ldr	x1, [sp, #80]
  40d400:	mov	x0, #0xfffff               	// #1048575
  40d404:	cmp	x1, x0
  40d408:	b.ls	40d414 <ferror@plt+0xab34>  // b.plast
  40d40c:	mov	w0, #0x0                   	// #0
  40d410:	b	40d4ec <ferror@plt+0xac0c>
  40d414:	ldr	x0, [sp, #72]
  40d418:	ldr	x1, [sp, #56]
  40d41c:	cmp	x1, x0
  40d420:	b.ne	40d42c <ferror@plt+0xab4c>  // b.any
  40d424:	mov	w0, #0x0                   	// #0
  40d428:	b	40d4ec <ferror@plt+0xac0c>
  40d42c:	ldr	x0, [sp, #80]
  40d430:	lsl	w0, w0, #12
  40d434:	bl	402270 <htonl@plt>
  40d438:	mov	w1, w0
  40d43c:	ldr	x0, [sp, #48]
  40d440:	str	w1, [x0]
  40d444:	ldr	x0, [sp, #72]
  40d448:	ldrb	w0, [x0]
  40d44c:	cmp	w0, #0x0
  40d450:	b.ne	40d478 <ferror@plt+0xab98>  // b.any
  40d454:	ldr	x0, [sp, #48]
  40d458:	ldr	w19, [x0]
  40d45c:	mov	w0, #0x100                 	// #256
  40d460:	bl	402270 <htonl@plt>
  40d464:	orr	w1, w19, w0
  40d468:	ldr	x0, [sp, #48]
  40d46c:	str	w1, [x0]
  40d470:	mov	w0, #0x1                   	// #1
  40d474:	b	40d4ec <ferror@plt+0xac0c>
  40d478:	ldr	x0, [sp, #72]
  40d47c:	ldrb	w0, [x0]
  40d480:	cmp	w0, #0x2f
  40d484:	b.eq	40d490 <ferror@plt+0xabb0>  // b.none
  40d488:	mov	w0, #0x0                   	// #0
  40d48c:	b	40d4ec <ferror@plt+0xac0c>
  40d490:	ldr	x0, [sp, #72]
  40d494:	add	x0, x0, #0x1
  40d498:	str	x0, [sp, #56]
  40d49c:	ldr	x0, [sp, #48]
  40d4a0:	add	x0, x0, #0x4
  40d4a4:	str	x0, [sp, #48]
  40d4a8:	ldr	w0, [sp, #92]
  40d4ac:	add	w0, w0, #0x1
  40d4b0:	str	w0, [sp, #92]
  40d4b4:	ldr	w1, [sp, #92]
  40d4b8:	ldr	w0, [sp, #44]
  40d4bc:	cmp	w1, w0
  40d4c0:	b.cc	40d3e4 <ferror@plt+0xab04>  // b.lo, b.ul, b.last
  40d4c4:	adrp	x0, 425000 <ferror@plt+0x22720>
  40d4c8:	ldr	x0, [x0, #3992]
  40d4cc:	ldr	x0, [x0]
  40d4d0:	mov	x3, x0
  40d4d4:	mov	x2, #0x18                  	// #24
  40d4d8:	mov	x1, #0x1                   	// #1
  40d4dc:	adrp	x0, 411000 <ferror@plt+0xe720>
  40d4e0:	add	x0, x0, #0xe08
  40d4e4:	bl	4026e0 <fwrite@plt>
  40d4e8:	mov	w0, #0x0                   	// #0
  40d4ec:	ldr	x19, [sp, #16]
  40d4f0:	ldp	x29, x30, [sp], #96
  40d4f4:	ret
  40d4f8:	stp	x29, x30, [sp, #-64]!
  40d4fc:	mov	x29, sp
  40d500:	str	w0, [sp, #44]
  40d504:	str	x1, [sp, #32]
  40d508:	str	x2, [sp, #24]
  40d50c:	str	x3, [sp, #16]
  40d510:	ldr	x0, [sp, #16]
  40d514:	lsr	x0, x0, #2
  40d518:	str	w0, [sp, #56]
  40d51c:	ldr	w0, [sp, #44]
  40d520:	cmp	w0, #0x1c
  40d524:	b.ne	40d548 <ferror@plt+0xac68>  // b.any
  40d528:	bl	402840 <__errno_location@plt>
  40d52c:	str	wzr, [x0]
  40d530:	ldr	w2, [sp, #56]
  40d534:	ldr	x1, [sp, #24]
  40d538:	ldr	x0, [sp, #32]
  40d53c:	bl	40d3c4 <ferror@plt+0xaae4>
  40d540:	str	w0, [sp, #60]
  40d544:	b	40d560 <ferror@plt+0xac80>
  40d548:	bl	402840 <__errno_location@plt>
  40d54c:	mov	x1, x0
  40d550:	mov	w0, #0x61                  	// #97
  40d554:	str	w0, [x1]
  40d558:	mov	w0, #0xffffffff            	// #-1
  40d55c:	str	w0, [sp, #60]
  40d560:	ldr	w0, [sp, #60]
  40d564:	ldp	x29, x30, [sp], #64
  40d568:	ret
  40d56c:	sub	sp, sp, #0x10
  40d570:	str	x0, [sp, #8]
  40d574:	str	x1, [sp]
  40d578:	mov	w0, #0x0                   	// #0
  40d57c:	add	sp, sp, #0x10
  40d580:	ret
  40d584:	sub	sp, sp, #0x10
  40d588:	str	x0, [sp, #8]
  40d58c:	str	w1, [sp, #4]
  40d590:	mov	w0, #0x0                   	// #0
  40d594:	add	sp, sp, #0x10
  40d598:	ret
  40d59c:	stp	x29, x30, [sp, #-48]!
  40d5a0:	mov	x29, sp
  40d5a4:	str	x0, [sp, #24]
  40d5a8:	mov	w0, #0x1                   	// #1
  40d5ac:	str	w0, [sp, #44]
  40d5b0:	ldr	x0, [sp, #24]
  40d5b4:	ldr	w0, [x0]
  40d5b8:	add	x1, sp, #0x2c
  40d5bc:	mov	w4, #0x4                   	// #4
  40d5c0:	mov	x3, x1
  40d5c4:	mov	w2, #0xc                   	// #12
  40d5c8:	mov	w1, #0x10e                 	// #270
  40d5cc:	bl	402410 <setsockopt@plt>
  40d5d0:	cmp	w0, #0x0
  40d5d4:	b.lt	40d5f0 <ferror@plt+0xad10>  // b.tstop
  40d5d8:	ldr	x0, [sp, #24]
  40d5dc:	ldr	w0, [x0, #48]
  40d5e0:	orr	w1, w0, #0x4
  40d5e4:	ldr	x0, [sp, #24]
  40d5e8:	str	w1, [x0, #48]
  40d5ec:	b	40d5f4 <ferror@plt+0xad14>
  40d5f0:	nop
  40d5f4:	ldp	x29, x30, [sp], #48
  40d5f8:	ret
  40d5fc:	stp	x29, x30, [sp, #-32]!
  40d600:	mov	x29, sp
  40d604:	str	x0, [sp, #24]
  40d608:	str	w1, [sp, #20]
  40d60c:	ldr	x0, [sp, #24]
  40d610:	ldr	w0, [x0]
  40d614:	add	x1, sp, #0x14
  40d618:	mov	w4, #0x4                   	// #4
  40d61c:	mov	x3, x1
  40d620:	mov	w2, #0x1                   	// #1
  40d624:	mov	w1, #0x10e                 	// #270
  40d628:	bl	402410 <setsockopt@plt>
  40d62c:	ldp	x29, x30, [sp], #32
  40d630:	ret
  40d634:	stp	x29, x30, [sp, #-32]!
  40d638:	mov	x29, sp
  40d63c:	str	x0, [sp, #24]
  40d640:	ldr	x0, [sp, #24]
  40d644:	ldr	w0, [x0]
  40d648:	cmp	w0, #0x0
  40d64c:	b.lt	40d668 <ferror@plt+0xad88>  // b.tstop
  40d650:	ldr	x0, [sp, #24]
  40d654:	ldr	w0, [x0]
  40d658:	bl	402570 <close@plt>
  40d65c:	ldr	x0, [sp, #24]
  40d660:	mov	w1, #0xffffffff            	// #-1
  40d664:	str	w1, [x0]
  40d668:	nop
  40d66c:	ldp	x29, x30, [sp], #32
  40d670:	ret
  40d674:	stp	x29, x30, [sp, #-48]!
  40d678:	mov	x29, sp
  40d67c:	str	x0, [sp, #24]
  40d680:	str	w1, [sp, #20]
  40d684:	str	w2, [sp, #16]
  40d688:	mov	w0, #0x8000                	// #32768
  40d68c:	str	w0, [sp, #40]
  40d690:	mov	w0, #0x1                   	// #1
  40d694:	str	w0, [sp, #36]
  40d698:	mov	x2, #0x38                  	// #56
  40d69c:	mov	w1, #0x0                   	// #0
  40d6a0:	ldr	x0, [sp, #24]
  40d6a4:	bl	402490 <memset@plt>
  40d6a8:	ldr	x0, [sp, #24]
  40d6ac:	ldr	w1, [sp, #16]
  40d6b0:	str	w1, [x0, #36]
  40d6b4:	ldr	w2, [sp, #16]
  40d6b8:	mov	w1, #0x3                   	// #3
  40d6bc:	movk	w1, #0x8, lsl #16
  40d6c0:	mov	w0, #0x10                  	// #16
  40d6c4:	bl	402700 <socket@plt>
  40d6c8:	mov	w1, w0
  40d6cc:	ldr	x0, [sp, #24]
  40d6d0:	str	w1, [x0]
  40d6d4:	ldr	x0, [sp, #24]
  40d6d8:	ldr	w0, [x0]
  40d6dc:	cmp	w0, #0x0
  40d6e0:	b.ge	40d6f8 <ferror@plt+0xae18>  // b.tcont
  40d6e4:	adrp	x0, 411000 <ferror@plt+0xe720>
  40d6e8:	add	x0, x0, #0xe28
  40d6ec:	bl	402240 <perror@plt>
  40d6f0:	mov	w0, #0xffffffff            	// #-1
  40d6f4:	b	40d8d4 <ferror@plt+0xaff4>
  40d6f8:	ldr	x0, [sp, #24]
  40d6fc:	ldr	w0, [x0]
  40d700:	add	x1, sp, #0x28
  40d704:	mov	w4, #0x4                   	// #4
  40d708:	mov	x3, x1
  40d70c:	mov	w2, #0x7                   	// #7
  40d710:	mov	w1, #0x1                   	// #1
  40d714:	bl	402410 <setsockopt@plt>
  40d718:	cmp	w0, #0x0
  40d71c:	b.ge	40d734 <ferror@plt+0xae54>  // b.tcont
  40d720:	adrp	x0, 411000 <ferror@plt+0xe720>
  40d724:	add	x0, x0, #0xe48
  40d728:	bl	402240 <perror@plt>
  40d72c:	mov	w0, #0xffffffff            	// #-1
  40d730:	b	40d8d4 <ferror@plt+0xaff4>
  40d734:	ldr	x0, [sp, #24]
  40d738:	ldr	w5, [x0]
  40d73c:	mov	w4, #0x4                   	// #4
  40d740:	adrp	x0, 425000 <ferror@plt+0x22720>
  40d744:	ldr	x3, [x0, #4024]
  40d748:	mov	w2, #0x8                   	// #8
  40d74c:	mov	w1, #0x1                   	// #1
  40d750:	mov	w0, w5
  40d754:	bl	402410 <setsockopt@plt>
  40d758:	cmp	w0, #0x0
  40d75c:	b.ge	40d774 <ferror@plt+0xae94>  // b.tcont
  40d760:	adrp	x0, 411000 <ferror@plt+0xe720>
  40d764:	add	x0, x0, #0xe58
  40d768:	bl	402240 <perror@plt>
  40d76c:	mov	w0, #0xffffffff            	// #-1
  40d770:	b	40d8d4 <ferror@plt+0xaff4>
  40d774:	ldr	x0, [sp, #24]
  40d778:	ldr	w0, [x0]
  40d77c:	add	x1, sp, #0x24
  40d780:	mov	w4, #0x4                   	// #4
  40d784:	mov	x3, x1
  40d788:	mov	w2, #0xb                   	// #11
  40d78c:	mov	w1, #0x10e                 	// #270
  40d790:	bl	402410 <setsockopt@plt>
  40d794:	ldr	x0, [sp, #24]
  40d798:	add	x0, x0, #0x4
  40d79c:	mov	x2, #0xc                   	// #12
  40d7a0:	mov	w1, #0x0                   	// #0
  40d7a4:	bl	402490 <memset@plt>
  40d7a8:	ldr	x0, [sp, #24]
  40d7ac:	mov	w1, #0x10                  	// #16
  40d7b0:	strh	w1, [x0, #4]
  40d7b4:	ldr	x0, [sp, #24]
  40d7b8:	ldr	w1, [sp, #20]
  40d7bc:	str	w1, [x0, #12]
  40d7c0:	ldr	x0, [sp, #24]
  40d7c4:	ldr	w3, [x0]
  40d7c8:	ldr	x0, [sp, #24]
  40d7cc:	add	x0, x0, #0x4
  40d7d0:	mov	w2, #0xc                   	// #12
  40d7d4:	mov	x1, x0
  40d7d8:	mov	w0, w3
  40d7dc:	bl	4022d0 <bind@plt>
  40d7e0:	cmp	w0, #0x0
  40d7e4:	b.ge	40d7fc <ferror@plt+0xaf1c>  // b.tcont
  40d7e8:	adrp	x0, 411000 <ferror@plt+0xe720>
  40d7ec:	add	x0, x0, #0xe68
  40d7f0:	bl	402240 <perror@plt>
  40d7f4:	mov	w0, #0xffffffff            	// #-1
  40d7f8:	b	40d8d4 <ferror@plt+0xaff4>
  40d7fc:	mov	w0, #0xc                   	// #12
  40d800:	str	w0, [sp, #44]
  40d804:	ldr	x0, [sp, #24]
  40d808:	ldr	w3, [x0]
  40d80c:	ldr	x0, [sp, #24]
  40d810:	add	x0, x0, #0x4
  40d814:	mov	x1, x0
  40d818:	add	x0, sp, #0x2c
  40d81c:	mov	x2, x0
  40d820:	mov	w0, w3
  40d824:	bl	402870 <getsockname@plt>
  40d828:	cmp	w0, #0x0
  40d82c:	b.ge	40d844 <ferror@plt+0xaf64>  // b.tcont
  40d830:	adrp	x0, 411000 <ferror@plt+0xe720>
  40d834:	add	x0, x0, #0xe88
  40d838:	bl	402240 <perror@plt>
  40d83c:	mov	w0, #0xffffffff            	// #-1
  40d840:	b	40d8d4 <ferror@plt+0xaff4>
  40d844:	ldr	w0, [sp, #44]
  40d848:	cmp	w0, #0xc
  40d84c:	b.eq	40d87c <ferror@plt+0xaf9c>  // b.none
  40d850:	adrp	x0, 425000 <ferror@plt+0x22720>
  40d854:	ldr	x0, [x0, #3992]
  40d858:	ldr	x3, [x0]
  40d85c:	ldr	w0, [sp, #44]
  40d860:	mov	w2, w0
  40d864:	adrp	x0, 411000 <ferror@plt+0xe720>
  40d868:	add	x1, x0, #0xea0
  40d86c:	mov	x0, x3
  40d870:	bl	4028a0 <fprintf@plt>
  40d874:	mov	w0, #0xffffffff            	// #-1
  40d878:	b	40d8d4 <ferror@plt+0xaff4>
  40d87c:	ldr	x0, [sp, #24]
  40d880:	ldrh	w0, [x0, #4]
  40d884:	cmp	w0, #0x10
  40d888:	b.eq	40d8bc <ferror@plt+0xafdc>  // b.none
  40d88c:	adrp	x0, 425000 <ferror@plt+0x22720>
  40d890:	ldr	x0, [x0, #3992]
  40d894:	ldr	x3, [x0]
  40d898:	ldr	x0, [sp, #24]
  40d89c:	ldrh	w0, [x0, #4]
  40d8a0:	mov	w2, w0
  40d8a4:	adrp	x0, 411000 <ferror@plt+0xe720>
  40d8a8:	add	x1, x0, #0xec0
  40d8ac:	mov	x0, x3
  40d8b0:	bl	4028a0 <fprintf@plt>
  40d8b4:	mov	w0, #0xffffffff            	// #-1
  40d8b8:	b	40d8d4 <ferror@plt+0xaff4>
  40d8bc:	mov	x0, #0x0                   	// #0
  40d8c0:	bl	4023e0 <time@plt>
  40d8c4:	mov	w1, w0
  40d8c8:	ldr	x0, [sp, #24]
  40d8cc:	str	w1, [x0, #28]
  40d8d0:	mov	w0, #0x0                   	// #0
  40d8d4:	ldp	x29, x30, [sp], #48
  40d8d8:	ret
  40d8dc:	stp	x29, x30, [sp, #-32]!
  40d8e0:	mov	x29, sp
  40d8e4:	str	x0, [sp, #24]
  40d8e8:	str	w1, [sp, #20]
  40d8ec:	mov	w2, #0x0                   	// #0
  40d8f0:	ldr	w1, [sp, #20]
  40d8f4:	ldr	x0, [sp, #24]
  40d8f8:	bl	40d674 <ferror@plt+0xad94>
  40d8fc:	ldp	x29, x30, [sp], #32
  40d900:	ret
  40d904:	stp	x29, x30, [sp, #-208]!
  40d908:	mov	x29, sp
  40d90c:	str	x0, [sp, #40]
  40d910:	str	w1, [sp, #36]
  40d914:	str	x2, [sp, #24]
  40d918:	stp	xzr, xzr, [sp, #48]
  40d91c:	stp	xzr, xzr, [sp, #64]
  40d920:	stp	xzr, xzr, [sp, #80]
  40d924:	stp	xzr, xzr, [sp, #96]
  40d928:	stp	xzr, xzr, [sp, #112]
  40d92c:	stp	xzr, xzr, [sp, #128]
  40d930:	stp	xzr, xzr, [sp, #144]
  40d934:	stp	xzr, xzr, [sp, #160]
  40d938:	stp	xzr, xzr, [sp, #176]
  40d93c:	str	xzr, [sp, #192]
  40d940:	mov	w0, #0x18                  	// #24
  40d944:	str	w0, [sp, #48]
  40d948:	mov	w0, #0x6a                  	// #106
  40d94c:	strh	w0, [sp, #52]
  40d950:	mov	w0, #0x301                 	// #769
  40d954:	strh	w0, [sp, #54]
  40d958:	ldr	x0, [sp, #40]
  40d95c:	ldr	w0, [x0, #28]
  40d960:	add	w1, w0, #0x1
  40d964:	ldr	x0, [sp, #40]
  40d968:	str	w1, [x0, #28]
  40d96c:	ldr	x0, [sp, #40]
  40d970:	ldr	w1, [x0, #28]
  40d974:	ldr	x0, [sp, #40]
  40d978:	str	w1, [x0, #32]
  40d97c:	ldr	x0, [sp, #40]
  40d980:	ldr	w0, [x0, #32]
  40d984:	str	w0, [sp, #56]
  40d988:	ldr	w0, [sp, #36]
  40d98c:	and	w0, w0, #0xff
  40d990:	strb	w0, [sp, #64]
  40d994:	ldr	x0, [sp, #24]
  40d998:	cmp	x0, #0x0
  40d99c:	b.eq	40d9c8 <ferror@plt+0xb0e8>  // b.none
  40d9a0:	add	x0, sp, #0x30
  40d9a4:	ldr	x2, [sp, #24]
  40d9a8:	mov	w1, #0x98                  	// #152
  40d9ac:	blr	x2
  40d9b0:	str	w0, [sp, #204]
  40d9b4:	ldr	w0, [sp, #204]
  40d9b8:	cmp	w0, #0x0
  40d9bc:	b.eq	40d9c8 <ferror@plt+0xb0e8>  // b.none
  40d9c0:	ldr	w0, [sp, #204]
  40d9c4:	b	40d9e0 <ferror@plt+0xb100>
  40d9c8:	ldr	x0, [sp, #40]
  40d9cc:	ldr	w0, [x0]
  40d9d0:	add	x1, sp, #0x30
  40d9d4:	mov	w3, #0x0                   	// #0
  40d9d8:	mov	x2, #0x98                  	// #152
  40d9dc:	bl	402690 <send@plt>
  40d9e0:	ldp	x29, x30, [sp], #208
  40d9e4:	ret
  40d9e8:	stp	x29, x30, [sp, #-208]!
  40d9ec:	mov	x29, sp
  40d9f0:	str	x0, [sp, #40]
  40d9f4:	str	w1, [sp, #36]
  40d9f8:	str	x2, [sp, #24]
  40d9fc:	stp	xzr, xzr, [sp, #48]
  40da00:	stp	xzr, xzr, [sp, #64]
  40da04:	stp	xzr, xzr, [sp, #80]
  40da08:	stp	xzr, xzr, [sp, #96]
  40da0c:	stp	xzr, xzr, [sp, #112]
  40da10:	stp	xzr, xzr, [sp, #128]
  40da14:	stp	xzr, xzr, [sp, #144]
  40da18:	stp	xzr, xzr, [sp, #160]
  40da1c:	stp	xzr, xzr, [sp, #176]
  40da20:	str	xzr, [sp, #192]
  40da24:	mov	w0, #0x18                  	// #24
  40da28:	str	w0, [sp, #48]
  40da2c:	mov	w0, #0x16                  	// #22
  40da30:	strh	w0, [sp, #52]
  40da34:	mov	w0, #0x301                 	// #769
  40da38:	strh	w0, [sp, #54]
  40da3c:	ldr	x0, [sp, #40]
  40da40:	ldr	w0, [x0, #28]
  40da44:	add	w1, w0, #0x1
  40da48:	ldr	x0, [sp, #40]
  40da4c:	str	w1, [x0, #28]
  40da50:	ldr	x0, [sp, #40]
  40da54:	ldr	w1, [x0, #28]
  40da58:	ldr	x0, [sp, #40]
  40da5c:	str	w1, [x0, #32]
  40da60:	ldr	x0, [sp, #40]
  40da64:	ldr	w0, [x0, #32]
  40da68:	str	w0, [sp, #56]
  40da6c:	ldr	w0, [sp, #36]
  40da70:	and	w0, w0, #0xff
  40da74:	strb	w0, [sp, #64]
  40da78:	ldr	x0, [sp, #24]
  40da7c:	cmp	x0, #0x0
  40da80:	b.eq	40daac <ferror@plt+0xb1cc>  // b.none
  40da84:	add	x0, sp, #0x30
  40da88:	ldr	x2, [sp, #24]
  40da8c:	mov	w1, #0x98                  	// #152
  40da90:	blr	x2
  40da94:	str	w0, [sp, #204]
  40da98:	ldr	w0, [sp, #204]
  40da9c:	cmp	w0, #0x0
  40daa0:	b.eq	40daac <ferror@plt+0xb1cc>  // b.none
  40daa4:	ldr	w0, [sp, #204]
  40daa8:	b	40dac4 <ferror@plt+0xb1e4>
  40daac:	ldr	x0, [sp, #40]
  40dab0:	ldr	w0, [x0]
  40dab4:	add	x1, sp, #0x30
  40dab8:	mov	w3, #0x0                   	// #0
  40dabc:	mov	x2, #0x98                  	// #152
  40dac0:	bl	402690 <send@plt>
  40dac4:	ldp	x29, x30, [sp], #208
  40dac8:	ret
  40dacc:	stp	x29, x30, [sp, #-64]!
  40dad0:	mov	x29, sp
  40dad4:	str	x0, [sp, #24]
  40dad8:	str	w1, [sp, #20]
  40dadc:	stp	xzr, xzr, [sp, #32]
  40dae0:	str	xzr, [sp, #48]
  40dae4:	str	wzr, [sp, #56]
  40dae8:	mov	w0, #0x1c                  	// #28
  40daec:	str	w0, [sp, #32]
  40daf0:	mov	w0, #0x4a                  	// #74
  40daf4:	strh	w0, [sp, #36]
  40daf8:	mov	w0, #0x301                 	// #769
  40dafc:	strh	w0, [sp, #38]
  40db00:	ldr	x0, [sp, #24]
  40db04:	ldr	w0, [x0, #28]
  40db08:	add	w1, w0, #0x1
  40db0c:	ldr	x0, [sp, #24]
  40db10:	str	w1, [x0, #28]
  40db14:	ldr	x0, [sp, #24]
  40db18:	ldr	w1, [x0, #28]
  40db1c:	ldr	x0, [sp, #24]
  40db20:	str	w1, [x0, #32]
  40db24:	ldr	x0, [sp, #24]
  40db28:	ldr	w0, [x0, #32]
  40db2c:	str	w0, [sp, #40]
  40db30:	ldr	w0, [sp, #20]
  40db34:	and	w0, w0, #0xff
  40db38:	strb	w0, [sp, #48]
  40db3c:	ldr	x0, [sp, #24]
  40db40:	ldr	w0, [x0]
  40db44:	add	x1, sp, #0x20
  40db48:	mov	w3, #0x0                   	// #0
  40db4c:	mov	x2, #0x1c                  	// #28
  40db50:	bl	402690 <send@plt>
  40db54:	ldp	x29, x30, [sp], #64
  40db58:	ret
  40db5c:	stp	x29, x30, [sp, #-208]!
  40db60:	mov	x29, sp
  40db64:	str	x0, [sp, #40]
  40db68:	str	w1, [sp, #36]
  40db6c:	str	x2, [sp, #24]
  40db70:	stp	xzr, xzr, [sp, #48]
  40db74:	stp	xzr, xzr, [sp, #64]
  40db78:	stp	xzr, xzr, [sp, #80]
  40db7c:	stp	xzr, xzr, [sp, #96]
  40db80:	stp	xzr, xzr, [sp, #112]
  40db84:	stp	xzr, xzr, [sp, #128]
  40db88:	stp	xzr, xzr, [sp, #144]
  40db8c:	stp	xzr, xzr, [sp, #160]
  40db90:	stp	xzr, xzr, [sp, #176]
  40db94:	str	xzr, [sp, #192]
  40db98:	str	wzr, [sp, #200]
  40db9c:	mov	w0, #0x1c                  	// #28
  40dba0:	str	w0, [sp, #48]
  40dba4:	mov	w0, #0x1a                  	// #26
  40dba8:	strh	w0, [sp, #52]
  40dbac:	mov	w0, #0x301                 	// #769
  40dbb0:	strh	w0, [sp, #54]
  40dbb4:	ldr	x0, [sp, #40]
  40dbb8:	ldr	w0, [x0, #28]
  40dbbc:	add	w1, w0, #0x1
  40dbc0:	ldr	x0, [sp, #40]
  40dbc4:	str	w1, [x0, #28]
  40dbc8:	ldr	x0, [sp, #40]
  40dbcc:	ldr	w1, [x0, #28]
  40dbd0:	ldr	x0, [sp, #40]
  40dbd4:	str	w1, [x0, #32]
  40dbd8:	ldr	x0, [sp, #40]
  40dbdc:	ldr	w0, [x0, #32]
  40dbe0:	str	w0, [sp, #56]
  40dbe4:	ldr	w0, [sp, #36]
  40dbe8:	and	w0, w0, #0xff
  40dbec:	strb	w0, [sp, #64]
  40dbf0:	ldr	x0, [sp, #24]
  40dbf4:	cmp	x0, #0x0
  40dbf8:	b.eq	40dc24 <ferror@plt+0xb344>  // b.none
  40dbfc:	add	x0, sp, #0x30
  40dc00:	ldr	x2, [sp, #24]
  40dc04:	mov	w1, #0x9c                  	// #156
  40dc08:	blr	x2
  40dc0c:	str	w0, [sp, #204]
  40dc10:	ldr	w0, [sp, #204]
  40dc14:	cmp	w0, #0x0
  40dc18:	b.eq	40dc24 <ferror@plt+0xb344>  // b.none
  40dc1c:	ldr	w0, [sp, #204]
  40dc20:	b	40dc3c <ferror@plt+0xb35c>
  40dc24:	ldr	x0, [sp, #40]
  40dc28:	ldr	w0, [x0]
  40dc2c:	add	x1, sp, #0x30
  40dc30:	mov	w3, #0x0                   	// #0
  40dc34:	mov	x2, #0x9c                  	// #156
  40dc38:	bl	402690 <send@plt>
  40dc3c:	ldp	x29, x30, [sp], #208
  40dc40:	ret
  40dc44:	stp	x29, x30, [sp, #-64]!
  40dc48:	mov	x29, sp
  40dc4c:	str	x0, [sp, #24]
  40dc50:	str	w1, [sp, #20]
  40dc54:	stp	xzr, xzr, [sp, #32]
  40dc58:	str	xzr, [sp, #48]
  40dc5c:	str	wzr, [sp, #56]
  40dc60:	mov	w0, #0x1c                  	// #28
  40dc64:	str	w0, [sp, #32]
  40dc68:	mov	w0, #0x22                  	// #34
  40dc6c:	strh	w0, [sp, #36]
  40dc70:	mov	w0, #0x301                 	// #769
  40dc74:	strh	w0, [sp, #38]
  40dc78:	ldr	x0, [sp, #24]
  40dc7c:	ldr	w0, [x0, #28]
  40dc80:	add	w1, w0, #0x1
  40dc84:	ldr	x0, [sp, #24]
  40dc88:	str	w1, [x0, #28]
  40dc8c:	ldr	x0, [sp, #24]
  40dc90:	ldr	w1, [x0, #28]
  40dc94:	ldr	x0, [sp, #24]
  40dc98:	str	w1, [x0, #32]
  40dc9c:	ldr	x0, [sp, #24]
  40dca0:	ldr	w0, [x0, #32]
  40dca4:	str	w0, [sp, #40]
  40dca8:	ldr	w0, [sp, #20]
  40dcac:	and	w0, w0, #0xff
  40dcb0:	strb	w0, [sp, #48]
  40dcb4:	ldr	x0, [sp, #24]
  40dcb8:	ldr	w0, [x0]
  40dcbc:	add	x1, sp, #0x20
  40dcc0:	mov	w3, #0x0                   	// #0
  40dcc4:	mov	x2, #0x1c                  	// #28
  40dcc8:	bl	402690 <send@plt>
  40dccc:	ldp	x29, x30, [sp], #64
  40dcd0:	ret
  40dcd4:	stp	x29, x30, [sp, #-336]!
  40dcd8:	mov	x29, sp
  40dcdc:	str	x0, [sp, #40]
  40dce0:	str	w1, [sp, #36]
  40dce4:	str	x2, [sp, #24]
  40dce8:	add	x0, sp, #0x30
  40dcec:	mov	x1, #0x11c                 	// #284
  40dcf0:	mov	x2, x1
  40dcf4:	mov	w1, #0x0                   	// #0
  40dcf8:	bl	402490 <memset@plt>
  40dcfc:	mov	w0, #0x1c                  	// #28
  40dd00:	str	w0, [sp, #48]
  40dd04:	mov	w0, #0x1e                  	// #30
  40dd08:	strh	w0, [sp, #52]
  40dd0c:	mov	w0, #0x301                 	// #769
  40dd10:	strh	w0, [sp, #54]
  40dd14:	ldr	x0, [sp, #40]
  40dd18:	ldr	w0, [x0, #28]
  40dd1c:	add	w1, w0, #0x1
  40dd20:	ldr	x0, [sp, #40]
  40dd24:	str	w1, [x0, #28]
  40dd28:	ldr	x0, [sp, #40]
  40dd2c:	ldr	w1, [x0, #28]
  40dd30:	ldr	x0, [sp, #40]
  40dd34:	str	w1, [x0, #32]
  40dd38:	ldr	x0, [sp, #40]
  40dd3c:	ldr	w0, [x0, #32]
  40dd40:	str	w0, [sp, #56]
  40dd44:	ldr	w0, [sp, #36]
  40dd48:	and	w0, w0, #0xff
  40dd4c:	strb	w0, [sp, #64]
  40dd50:	ldr	x0, [sp, #24]
  40dd54:	cmp	x0, #0x0
  40dd58:	b.eq	40dd84 <ferror@plt+0xb4a4>  // b.none
  40dd5c:	add	x0, sp, #0x30
  40dd60:	ldr	x2, [sp, #24]
  40dd64:	mov	w1, #0x11c                 	// #284
  40dd68:	blr	x2
  40dd6c:	str	w0, [sp, #332]
  40dd70:	ldr	w0, [sp, #332]
  40dd74:	cmp	w0, #0x0
  40dd78:	b.eq	40dd84 <ferror@plt+0xb4a4>  // b.none
  40dd7c:	ldr	w0, [sp, #332]
  40dd80:	b	40dd9c <ferror@plt+0xb4bc>
  40dd84:	ldr	x0, [sp, #40]
  40dd88:	ldr	w0, [x0]
  40dd8c:	add	x1, sp, #0x30
  40dd90:	mov	w3, #0x0                   	// #0
  40dd94:	mov	x2, #0x11c                 	// #284
  40dd98:	bl	402690 <send@plt>
  40dd9c:	ldp	x29, x30, [sp], #336
  40dda0:	ret
  40dda4:	stp	x29, x30, [sp, #-64]!
  40dda8:	mov	x29, sp
  40ddac:	str	x0, [sp, #24]
  40ddb0:	str	w1, [sp, #20]
  40ddb4:	stp	xzr, xzr, [sp, #40]
  40ddb8:	str	wzr, [sp, #56]
  40ddbc:	mov	w0, #0x14                  	// #20
  40ddc0:	str	w0, [sp, #40]
  40ddc4:	mov	w0, #0x42                  	// #66
  40ddc8:	strh	w0, [sp, #44]
  40ddcc:	mov	w0, #0x301                 	// #769
  40ddd0:	strh	w0, [sp, #46]
  40ddd4:	ldr	x0, [sp, #24]
  40ddd8:	ldr	w0, [x0, #28]
  40dddc:	add	w1, w0, #0x1
  40dde0:	ldr	x0, [sp, #24]
  40dde4:	str	w1, [x0, #28]
  40dde8:	ldr	x0, [sp, #24]
  40ddec:	ldr	w1, [x0, #28]
  40ddf0:	ldr	x0, [sp, #24]
  40ddf4:	str	w1, [x0, #32]
  40ddf8:	ldr	x0, [sp, #24]
  40ddfc:	ldr	w0, [x0, #32]
  40de00:	str	w0, [sp, #48]
  40de04:	ldr	w0, [sp, #20]
  40de08:	and	w0, w0, #0xff
  40de0c:	strb	w0, [sp, #56]
  40de10:	ldr	x0, [sp, #24]
  40de14:	ldr	w0, [x0]
  40de18:	add	x1, sp, #0x28
  40de1c:	mov	w3, #0x0                   	// #0
  40de20:	mov	x2, #0x14                  	// #20
  40de24:	bl	402690 <send@plt>
  40de28:	ldp	x29, x30, [sp], #64
  40de2c:	ret
  40de30:	stp	x29, x30, [sp, #-64]!
  40de34:	mov	x29, sp
  40de38:	str	x0, [sp, #24]
  40de3c:	str	w1, [sp, #20]
  40de40:	stp	xzr, xzr, [sp, #40]
  40de44:	str	xzr, [sp, #56]
  40de48:	mov	w0, #0x18                  	// #24
  40de4c:	str	w0, [sp, #40]
  40de50:	mov	w0, #0x56                  	// #86
  40de54:	strh	w0, [sp, #44]
  40de58:	mov	w0, #0x301                 	// #769
  40de5c:	strh	w0, [sp, #46]
  40de60:	ldr	x0, [sp, #24]
  40de64:	ldr	w0, [x0, #28]
  40de68:	add	w1, w0, #0x1
  40de6c:	ldr	x0, [sp, #24]
  40de70:	str	w1, [x0, #28]
  40de74:	ldr	x0, [sp, #24]
  40de78:	ldr	w1, [x0, #28]
  40de7c:	ldr	x0, [sp, #24]
  40de80:	str	w1, [x0, #32]
  40de84:	ldr	x0, [sp, #24]
  40de88:	ldr	w0, [x0, #32]
  40de8c:	str	w0, [sp, #48]
  40de90:	ldr	w0, [sp, #20]
  40de94:	and	w0, w0, #0xff
  40de98:	strb	w0, [sp, #56]
  40de9c:	ldr	x0, [sp, #24]
  40dea0:	ldr	w0, [x0]
  40dea4:	add	x1, sp, #0x28
  40dea8:	mov	w3, #0x0                   	// #0
  40deac:	mov	x2, #0x18                  	// #24
  40deb0:	bl	402690 <send@plt>
  40deb4:	ldp	x29, x30, [sp], #64
  40deb8:	ret
  40debc:	stp	x29, x30, [sp, #-64]!
  40dec0:	mov	x29, sp
  40dec4:	str	x0, [sp, #24]
  40dec8:	str	w1, [sp, #20]
  40decc:	stp	xzr, xzr, [sp, #40]
  40ded0:	str	wzr, [sp, #56]
  40ded4:	mov	w0, #0x14                  	// #20
  40ded8:	str	w0, [sp, #40]
  40dedc:	mov	w0, #0x52                  	// #82
  40dee0:	strh	w0, [sp, #44]
  40dee4:	mov	w0, #0x301                 	// #769
  40dee8:	strh	w0, [sp, #46]
  40deec:	ldr	x0, [sp, #24]
  40def0:	ldr	w0, [x0, #28]
  40def4:	add	w1, w0, #0x1
  40def8:	ldr	x0, [sp, #24]
  40defc:	str	w1, [x0, #28]
  40df00:	ldr	x0, [sp, #24]
  40df04:	ldr	w1, [x0, #28]
  40df08:	ldr	x0, [sp, #24]
  40df0c:	str	w1, [x0, #32]
  40df10:	ldr	x0, [sp, #24]
  40df14:	ldr	w0, [x0, #32]
  40df18:	str	w0, [sp, #48]
  40df1c:	ldr	w0, [sp, #20]
  40df20:	and	w0, w0, #0xff
  40df24:	strb	w0, [sp, #56]
  40df28:	ldr	x0, [sp, #24]
  40df2c:	ldr	w0, [x0]
  40df30:	add	x1, sp, #0x28
  40df34:	mov	w3, #0x0                   	// #0
  40df38:	mov	x2, #0x14                  	// #20
  40df3c:	bl	402690 <send@plt>
  40df40:	ldp	x29, x30, [sp], #64
  40df44:	ret
  40df48:	sub	sp, sp, #0x450
  40df4c:	stp	x29, x30, [sp]
  40df50:	mov	x29, sp
  40df54:	str	x0, [sp, #40]
  40df58:	str	w1, [sp, #36]
  40df5c:	str	x2, [sp, #24]
  40df60:	add	x0, sp, #0x38
  40df64:	mov	x1, #0x414                 	// #1044
  40df68:	mov	x2, x1
  40df6c:	mov	w1, #0x0                   	// #0
  40df70:	bl	402490 <memset@plt>
  40df74:	mov	w0, #0x14                  	// #20
  40df78:	str	w0, [sp, #56]
  40df7c:	mov	w0, #0x5a                  	// #90
  40df80:	strh	w0, [sp, #60]
  40df84:	mov	w0, #0x301                 	// #769
  40df88:	strh	w0, [sp, #62]
  40df8c:	ldr	x0, [sp, #40]
  40df90:	ldr	w0, [x0, #28]
  40df94:	add	w1, w0, #0x1
  40df98:	ldr	x0, [sp, #40]
  40df9c:	str	w1, [x0, #28]
  40dfa0:	ldr	x0, [sp, #40]
  40dfa4:	ldr	w1, [x0, #28]
  40dfa8:	ldr	x0, [sp, #40]
  40dfac:	str	w1, [x0, #32]
  40dfb0:	ldr	x0, [sp, #40]
  40dfb4:	ldr	w0, [x0, #32]
  40dfb8:	str	w0, [sp, #64]
  40dfbc:	ldr	w0, [sp, #36]
  40dfc0:	and	w0, w0, #0xff
  40dfc4:	strb	w0, [sp, #72]
  40dfc8:	ldr	x0, [sp, #24]
  40dfcc:	cmp	x0, #0x0
  40dfd0:	b.ne	40dfdc <ferror@plt+0xb6fc>  // b.any
  40dfd4:	mov	w0, #0xffffffea            	// #-22
  40dfd8:	b	40e020 <ferror@plt+0xb740>
  40dfdc:	add	x0, sp, #0x38
  40dfe0:	ldr	x2, [sp, #24]
  40dfe4:	mov	w1, #0x414                 	// #1044
  40dfe8:	blr	x2
  40dfec:	str	w0, [sp, #1100]
  40dff0:	ldr	w0, [sp, #1100]
  40dff4:	cmp	w0, #0x0
  40dff8:	b.eq	40e004 <ferror@plt+0xb724>  // b.none
  40dffc:	ldr	w0, [sp, #1100]
  40e000:	b	40e020 <ferror@plt+0xb740>
  40e004:	ldr	x0, [sp, #40]
  40e008:	ldr	w0, [x0]
  40e00c:	ldr	w1, [sp, #56]
  40e010:	mov	w2, w1
  40e014:	add	x1, sp, #0x38
  40e018:	mov	w3, #0x0                   	// #0
  40e01c:	bl	402690 <send@plt>
  40e020:	ldp	x29, x30, [sp]
  40e024:	add	sp, sp, #0x450
  40e028:	ret
  40e02c:	stp	x29, x30, [sp, #-64]!
  40e030:	mov	x29, sp
  40e034:	str	x0, [sp, #24]
  40e038:	str	w1, [sp, #20]
  40e03c:	stp	xzr, xzr, [sp, #32]
  40e040:	stp	xzr, xzr, [sp, #48]
  40e044:	mov	w0, #0x20                  	// #32
  40e048:	str	w0, [sp, #32]
  40e04c:	mov	w0, #0x12                  	// #18
  40e050:	strh	w0, [sp, #36]
  40e054:	mov	w0, #0x301                 	// #769
  40e058:	strh	w0, [sp, #38]
  40e05c:	ldr	x0, [sp, #24]
  40e060:	ldr	w0, [x0, #28]
  40e064:	add	w1, w0, #0x1
  40e068:	ldr	x0, [sp, #24]
  40e06c:	str	w1, [x0, #28]
  40e070:	ldr	x0, [sp, #24]
  40e074:	ldr	w1, [x0, #28]
  40e078:	ldr	x0, [sp, #24]
  40e07c:	str	w1, [x0, #32]
  40e080:	ldr	x0, [sp, #24]
  40e084:	ldr	w0, [x0, #32]
  40e088:	str	w0, [sp, #40]
  40e08c:	ldr	w0, [sp, #20]
  40e090:	and	w0, w0, #0xff
  40e094:	strb	w0, [sp, #48]
  40e098:	ldr	x0, [sp, #24]
  40e09c:	ldr	w0, [x0]
  40e0a0:	add	x1, sp, #0x20
  40e0a4:	mov	w3, #0x0                   	// #0
  40e0a8:	mov	x2, #0x20                  	// #32
  40e0ac:	bl	402690 <send@plt>
  40e0b0:	ldp	x29, x30, [sp], #64
  40e0b4:	ret
  40e0b8:	stp	x29, x30, [sp, #-32]!
  40e0bc:	mov	x29, sp
  40e0c0:	str	x0, [sp, #24]
  40e0c4:	str	w1, [sp, #20]
  40e0c8:	ldr	w0, [sp, #20]
  40e0cc:	cmp	w0, #0x0
  40e0d0:	b.ne	40e0e8 <ferror@plt+0xb808>  // b.any
  40e0d4:	mov	w2, #0x1                   	// #1
  40e0d8:	ldr	w1, [sp, #20]
  40e0dc:	ldr	x0, [sp, #24]
  40e0e0:	bl	40e0fc <ferror@plt+0xb81c>
  40e0e4:	b	40e0f4 <ferror@plt+0xb814>
  40e0e8:	ldr	w1, [sp, #20]
  40e0ec:	ldr	x0, [sp, #24]
  40e0f0:	bl	40e02c <ferror@plt+0xb74c>
  40e0f4:	ldp	x29, x30, [sp], #32
  40e0f8:	ret
  40e0fc:	stp	x29, x30, [sp, #-80]!
  40e100:	mov	x29, sp
  40e104:	str	x0, [sp, #24]
  40e108:	str	w1, [sp, #20]
  40e10c:	str	w2, [sp, #16]
  40e110:	ldr	w0, [sp, #20]
  40e114:	cmp	w0, #0x0
  40e118:	b.eq	40e128 <ferror@plt+0xb848>  // b.none
  40e11c:	ldr	w0, [sp, #20]
  40e120:	cmp	w0, #0x7
  40e124:	b.ne	40e1bc <ferror@plt+0xb8dc>  // b.any
  40e128:	stp	xzr, xzr, [sp, #40]
  40e12c:	stp	xzr, xzr, [sp, #56]
  40e130:	str	xzr, [sp, #72]
  40e134:	mov	w0, #0x28                  	// #40
  40e138:	str	w0, [sp, #40]
  40e13c:	mov	w0, #0x12                  	// #18
  40e140:	strh	w0, [sp, #44]
  40e144:	mov	w0, #0x301                 	// #769
  40e148:	strh	w0, [sp, #46]
  40e14c:	ldr	x0, [sp, #24]
  40e150:	ldr	w0, [x0, #28]
  40e154:	add	w1, w0, #0x1
  40e158:	ldr	x0, [sp, #24]
  40e15c:	str	w1, [x0, #28]
  40e160:	ldr	x0, [sp, #24]
  40e164:	ldr	w1, [x0, #28]
  40e168:	ldr	x0, [sp, #24]
  40e16c:	str	w1, [x0, #32]
  40e170:	ldr	x0, [sp, #24]
  40e174:	ldr	w0, [x0, #32]
  40e178:	str	w0, [sp, #48]
  40e17c:	ldr	w0, [sp, #20]
  40e180:	and	w0, w0, #0xff
  40e184:	strb	w0, [sp, #56]
  40e188:	mov	w0, #0x8                   	// #8
  40e18c:	strh	w0, [sp, #72]
  40e190:	mov	w0, #0x1d                  	// #29
  40e194:	strh	w0, [sp, #74]
  40e198:	ldr	w0, [sp, #16]
  40e19c:	str	w0, [sp, #76]
  40e1a0:	ldr	x0, [sp, #24]
  40e1a4:	ldr	w0, [x0]
  40e1a8:	add	x1, sp, #0x28
  40e1ac:	mov	w3, #0x0                   	// #0
  40e1b0:	mov	x2, #0x28                  	// #40
  40e1b4:	bl	402690 <send@plt>
  40e1b8:	b	40e1c8 <ferror@plt+0xb8e8>
  40e1bc:	ldr	w1, [sp, #20]
  40e1c0:	ldr	x0, [sp, #24]
  40e1c4:	bl	40e02c <ferror@plt+0xb74c>
  40e1c8:	ldp	x29, x30, [sp], #80
  40e1cc:	ret
  40e1d0:	sub	sp, sp, #0x460
  40e1d4:	stp	x29, x30, [sp]
  40e1d8:	mov	x29, sp
  40e1dc:	str	x0, [sp, #40]
  40e1e0:	str	w1, [sp, #36]
  40e1e4:	str	x2, [sp, #24]
  40e1e8:	ldr	w0, [sp, #36]
  40e1ec:	cmp	w0, #0x0
  40e1f0:	b.eq	40e200 <ferror@plt+0xb920>  // b.none
  40e1f4:	ldr	w0, [sp, #36]
  40e1f8:	cmp	w0, #0x11
  40e1fc:	b.ne	40e2c4 <ferror@plt+0xb9e4>  // b.any
  40e200:	add	x0, sp, #0x38
  40e204:	mov	x1, #0x420                 	// #1056
  40e208:	mov	x2, x1
  40e20c:	mov	w1, #0x0                   	// #0
  40e210:	bl	402490 <memset@plt>
  40e214:	mov	w0, #0x20                  	// #32
  40e218:	str	w0, [sp, #56]
  40e21c:	mov	w0, #0x12                  	// #18
  40e220:	strh	w0, [sp, #60]
  40e224:	mov	w0, #0x301                 	// #769
  40e228:	strh	w0, [sp, #62]
  40e22c:	ldr	x0, [sp, #40]
  40e230:	ldr	w0, [x0, #28]
  40e234:	add	w1, w0, #0x1
  40e238:	ldr	x0, [sp, #40]
  40e23c:	str	w1, [x0, #28]
  40e240:	ldr	x0, [sp, #40]
  40e244:	ldr	w1, [x0, #28]
  40e248:	ldr	x0, [sp, #40]
  40e24c:	str	w1, [x0, #32]
  40e250:	ldr	x0, [sp, #40]
  40e254:	ldr	w0, [x0, #32]
  40e258:	str	w0, [sp, #64]
  40e25c:	ldr	w0, [sp, #36]
  40e260:	and	w0, w0, #0xff
  40e264:	strb	w0, [sp, #72]
  40e268:	ldr	x0, [sp, #24]
  40e26c:	cmp	x0, #0x0
  40e270:	b.ne	40e27c <ferror@plt+0xb99c>  // b.any
  40e274:	mov	w0, #0xffffffea            	// #-22
  40e278:	b	40e2d0 <ferror@plt+0xb9f0>
  40e27c:	add	x0, sp, #0x38
  40e280:	ldr	x2, [sp, #24]
  40e284:	mov	w1, #0x420                 	// #1056
  40e288:	blr	x2
  40e28c:	str	w0, [sp, #1116]
  40e290:	ldr	w0, [sp, #1116]
  40e294:	cmp	w0, #0x0
  40e298:	b.eq	40e2a4 <ferror@plt+0xb9c4>  // b.none
  40e29c:	ldr	w0, [sp, #1116]
  40e2a0:	b	40e2d0 <ferror@plt+0xb9f0>
  40e2a4:	ldr	x0, [sp, #40]
  40e2a8:	ldr	w0, [x0]
  40e2ac:	ldr	w1, [sp, #56]
  40e2b0:	mov	w2, w1
  40e2b4:	add	x1, sp, #0x38
  40e2b8:	mov	w3, #0x0                   	// #0
  40e2bc:	bl	402690 <send@plt>
  40e2c0:	b	40e2d0 <ferror@plt+0xb9f0>
  40e2c4:	ldr	w1, [sp, #36]
  40e2c8:	ldr	x0, [sp, #40]
  40e2cc:	bl	40e02c <ferror@plt+0xb74c>
  40e2d0:	ldp	x29, x30, [sp]
  40e2d4:	add	sp, sp, #0x460
  40e2d8:	ret
  40e2dc:	stp	x29, x30, [sp, #-208]!
  40e2e0:	mov	x29, sp
  40e2e4:	str	x0, [sp, #24]
  40e2e8:	str	x1, [sp, #16]
  40e2ec:	stp	xzr, xzr, [sp, #40]
  40e2f0:	stp	xzr, xzr, [sp, #56]
  40e2f4:	stp	xzr, xzr, [sp, #72]
  40e2f8:	stp	xzr, xzr, [sp, #88]
  40e2fc:	stp	xzr, xzr, [sp, #104]
  40e300:	stp	xzr, xzr, [sp, #120]
  40e304:	stp	xzr, xzr, [sp, #136]
  40e308:	stp	xzr, xzr, [sp, #152]
  40e30c:	stp	xzr, xzr, [sp, #168]
  40e310:	stp	xzr, xzr, [sp, #184]
  40e314:	mov	w0, #0x20                  	// #32
  40e318:	str	w0, [sp, #40]
  40e31c:	mov	w0, #0x1e                  	// #30
  40e320:	strh	w0, [sp, #44]
  40e324:	mov	w0, #0x301                 	// #769
  40e328:	strh	w0, [sp, #46]
  40e32c:	ldr	x0, [sp, #24]
  40e330:	ldr	w0, [x0, #28]
  40e334:	add	w1, w0, #0x1
  40e338:	ldr	x0, [sp, #24]
  40e33c:	str	w1, [x0, #28]
  40e340:	ldr	x0, [sp, #24]
  40e344:	ldr	w1, [x0, #28]
  40e348:	ldr	x0, [sp, #24]
  40e34c:	str	w1, [x0, #32]
  40e350:	ldr	x0, [sp, #24]
  40e354:	ldr	w0, [x0, #32]
  40e358:	str	w0, [sp, #48]
  40e35c:	mov	w0, #0x7                   	// #7
  40e360:	strb	w0, [sp, #56]
  40e364:	add	x0, sp, #0x28
  40e368:	ldr	x2, [sp, #16]
  40e36c:	mov	w1, #0xa0                  	// #160
  40e370:	blr	x2
  40e374:	str	w0, [sp, #204]
  40e378:	ldr	w0, [sp, #204]
  40e37c:	cmp	w0, #0x0
  40e380:	b.eq	40e38c <ferror@plt+0xbaac>  // b.none
  40e384:	ldr	w0, [sp, #204]
  40e388:	b	40e3a4 <ferror@plt+0xbac4>
  40e38c:	ldr	x0, [sp, #24]
  40e390:	ldr	w0, [x0]
  40e394:	add	x1, sp, #0x28
  40e398:	mov	w3, #0x0                   	// #0
  40e39c:	mov	x2, #0xa0                  	// #160
  40e3a0:	bl	402690 <send@plt>
  40e3a4:	ldp	x29, x30, [sp], #208
  40e3a8:	ret
  40e3ac:	stp	x29, x30, [sp, #-64]!
  40e3b0:	mov	x29, sp
  40e3b4:	str	x0, [sp, #24]
  40e3b8:	str	w1, [sp, #20]
  40e3bc:	str	w2, [sp, #16]
  40e3c0:	add	x0, sp, #0x20
  40e3c4:	mov	x2, #0x1c                  	// #28
  40e3c8:	mov	w1, #0x0                   	// #0
  40e3cc:	bl	402490 <memset@plt>
  40e3d0:	mov	w0, #0x1c                  	// #28
  40e3d4:	str	w0, [sp, #32]
  40e3d8:	mov	w0, #0x5e                  	// #94
  40e3dc:	strh	w0, [sp, #36]
  40e3e0:	mov	w0, #0x301                 	// #769
  40e3e4:	strh	w0, [sp, #38]
  40e3e8:	str	wzr, [sp, #44]
  40e3ec:	ldr	x0, [sp, #24]
  40e3f0:	ldr	w0, [x0, #28]
  40e3f4:	add	w1, w0, #0x1
  40e3f8:	ldr	x0, [sp, #24]
  40e3fc:	str	w1, [x0, #28]
  40e400:	ldr	x0, [sp, #24]
  40e404:	ldr	w1, [x0, #28]
  40e408:	ldr	x0, [sp, #24]
  40e40c:	str	w1, [x0, #32]
  40e410:	ldr	x0, [sp, #24]
  40e414:	ldr	w0, [x0, #32]
  40e418:	str	w0, [sp, #40]
  40e41c:	ldr	w0, [sp, #20]
  40e420:	and	w0, w0, #0xff
  40e424:	strb	w0, [sp, #48]
  40e428:	ldr	w0, [sp, #16]
  40e42c:	str	w0, [sp, #56]
  40e430:	ldr	x0, [sp, #24]
  40e434:	ldr	w0, [x0]
  40e438:	add	x1, sp, #0x20
  40e43c:	mov	w3, #0x0                   	// #0
  40e440:	mov	x2, #0x1c                  	// #28
  40e444:	bl	402690 <send@plt>
  40e448:	ldp	x29, x30, [sp], #64
  40e44c:	ret
  40e450:	stp	x29, x30, [sp, #-48]!
  40e454:	mov	x29, sp
  40e458:	str	x0, [sp, #40]
  40e45c:	str	x1, [sp, #32]
  40e460:	str	w2, [sp, #28]
  40e464:	ldr	x0, [sp, #40]
  40e468:	ldr	w0, [x0]
  40e46c:	ldrsw	x1, [sp, #28]
  40e470:	mov	w3, #0x0                   	// #0
  40e474:	mov	x2, x1
  40e478:	ldr	x1, [sp, #32]
  40e47c:	bl	402690 <send@plt>
  40e480:	ldp	x29, x30, [sp], #48
  40e484:	ret
  40e488:	sub	sp, sp, #0x460
  40e48c:	stp	x29, x30, [sp]
  40e490:	mov	x29, sp
  40e494:	str	x19, [sp, #16]
  40e498:	str	x0, [sp, #56]
  40e49c:	str	x1, [sp, #48]
  40e4a0:	str	w2, [sp, #44]
  40e4a4:	ldr	x0, [sp, #56]
  40e4a8:	ldr	w0, [x0]
  40e4ac:	ldrsw	x1, [sp, #44]
  40e4b0:	mov	w3, #0x0                   	// #0
  40e4b4:	mov	x2, x1
  40e4b8:	ldr	x1, [sp, #48]
  40e4bc:	bl	402690 <send@plt>
  40e4c0:	str	w0, [sp, #1108]
  40e4c4:	ldr	w0, [sp, #1108]
  40e4c8:	cmp	w0, #0x0
  40e4cc:	b.ge	40e4d8 <ferror@plt+0xbbf8>  // b.tcont
  40e4d0:	ldr	w0, [sp, #1108]
  40e4d4:	b	40e610 <ferror@plt+0xbd30>
  40e4d8:	ldr	x0, [sp, #56]
  40e4dc:	ldr	w0, [x0]
  40e4e0:	add	x1, sp, #0x48
  40e4e4:	mov	w3, #0x42                  	// #66
  40e4e8:	mov	x2, #0x400                 	// #1024
  40e4ec:	bl	402590 <recv@plt>
  40e4f0:	str	w0, [sp, #1108]
  40e4f4:	ldr	w0, [sp, #1108]
  40e4f8:	cmp	w0, #0x0
  40e4fc:	b.ge	40e520 <ferror@plt+0xbc40>  // b.tcont
  40e500:	bl	402840 <__errno_location@plt>
  40e504:	ldr	w0, [x0]
  40e508:	cmp	w0, #0xb
  40e50c:	b.ne	40e518 <ferror@plt+0xbc38>  // b.any
  40e510:	mov	w0, #0x0                   	// #0
  40e514:	b	40e610 <ferror@plt+0xbd30>
  40e518:	mov	w0, #0xffffffff            	// #-1
  40e51c:	b	40e610 <ferror@plt+0xbd30>
  40e520:	add	x0, sp, #0x48
  40e524:	str	x0, [sp, #1112]
  40e528:	b	40e5dc <ferror@plt+0xbcfc>
  40e52c:	ldr	x0, [sp, #1112]
  40e530:	ldrh	w0, [x0, #4]
  40e534:	cmp	w0, #0x2
  40e538:	b.ne	40e5a0 <ferror@plt+0xbcc0>  // b.any
  40e53c:	ldr	x0, [sp, #1112]
  40e540:	add	x0, x0, #0x10
  40e544:	str	x0, [sp, #1096]
  40e548:	ldr	x0, [sp, #1112]
  40e54c:	ldr	w0, [x0]
  40e550:	cmp	w0, #0x23
  40e554:	b.hi	40e580 <ferror@plt+0xbca0>  // b.pmore
  40e558:	adrp	x0, 425000 <ferror@plt+0x22720>
  40e55c:	ldr	x0, [x0, #3992]
  40e560:	ldr	x0, [x0]
  40e564:	mov	x3, x0
  40e568:	mov	x2, #0x10                  	// #16
  40e56c:	mov	x1, #0x1                   	// #1
  40e570:	adrp	x0, 411000 <ferror@plt+0xe720>
  40e574:	add	x0, x0, #0xee0
  40e578:	bl	4026e0 <fwrite@plt>
  40e57c:	b	40e598 <ferror@plt+0xbcb8>
  40e580:	ldr	x0, [sp, #1096]
  40e584:	ldr	w19, [x0]
  40e588:	bl	402840 <__errno_location@plt>
  40e58c:	mov	x1, x0
  40e590:	neg	w0, w19
  40e594:	str	w0, [x1]
  40e598:	mov	w0, #0xffffffff            	// #-1
  40e59c:	b	40e610 <ferror@plt+0xbd30>
  40e5a0:	ldr	w1, [sp, #1108]
  40e5a4:	ldr	x0, [sp, #1112]
  40e5a8:	ldr	w0, [x0]
  40e5ac:	add	w0, w0, #0x3
  40e5b0:	and	w0, w0, #0xfffffffc
  40e5b4:	sub	w0, w1, w0
  40e5b8:	str	w0, [sp, #1108]
  40e5bc:	ldr	x0, [sp, #1112]
  40e5c0:	ldr	w0, [x0]
  40e5c4:	add	w0, w0, #0x3
  40e5c8:	mov	w0, w0
  40e5cc:	and	x0, x0, #0xfffffffc
  40e5d0:	ldr	x1, [sp, #1112]
  40e5d4:	add	x0, x1, x0
  40e5d8:	str	x0, [sp, #1112]
  40e5dc:	ldr	w0, [sp, #1108]
  40e5e0:	cmp	w0, #0xf
  40e5e4:	b.le	40e60c <ferror@plt+0xbd2c>
  40e5e8:	ldr	x0, [sp, #1112]
  40e5ec:	ldr	w0, [x0]
  40e5f0:	cmp	w0, #0xf
  40e5f4:	b.ls	40e60c <ferror@plt+0xbd2c>  // b.plast
  40e5f8:	ldr	x0, [sp, #1112]
  40e5fc:	ldr	w1, [x0]
  40e600:	ldr	w0, [sp, #1108]
  40e604:	cmp	w1, w0
  40e608:	b.ls	40e52c <ferror@plt+0xbc4c>  // b.plast
  40e60c:	mov	w0, #0x0                   	// #0
  40e610:	ldr	x19, [sp, #16]
  40e614:	ldp	x29, x30, [sp]
  40e618:	add	sp, sp, #0x460
  40e61c:	ret
  40e620:	stp	x29, x30, [sp, #-176]!
  40e624:	mov	x29, sp
  40e628:	str	x0, [sp, #40]
  40e62c:	str	w1, [sp, #36]
  40e630:	str	x2, [sp, #24]
  40e634:	str	w3, [sp, #32]
  40e638:	stp	xzr, xzr, [sp, #160]
  40e63c:	ldr	w0, [sp, #32]
  40e640:	add	w0, w0, #0x10
  40e644:	str	w0, [sp, #160]
  40e648:	ldr	w0, [sp, #36]
  40e64c:	and	w0, w0, #0xffff
  40e650:	strh	w0, [sp, #164]
  40e654:	mov	w0, #0x301                 	// #769
  40e658:	strh	w0, [sp, #166]
  40e65c:	ldr	x0, [sp, #40]
  40e660:	ldr	w0, [x0, #28]
  40e664:	add	w1, w0, #0x1
  40e668:	ldr	x0, [sp, #40]
  40e66c:	str	w1, [x0, #28]
  40e670:	ldr	x0, [sp, #40]
  40e674:	ldr	w1, [x0, #28]
  40e678:	ldr	x0, [sp, #40]
  40e67c:	str	w1, [x0, #32]
  40e680:	ldr	x0, [sp, #40]
  40e684:	ldr	w0, [x0, #32]
  40e688:	str	w0, [sp, #168]
  40e68c:	str	xzr, [sp, #144]
  40e690:	str	wzr, [sp, #152]
  40e694:	mov	w0, #0x10                  	// #16
  40e698:	strh	w0, [sp, #144]
  40e69c:	add	x0, sp, #0xa0
  40e6a0:	str	x0, [sp, #112]
  40e6a4:	mov	x0, #0x10                  	// #16
  40e6a8:	str	x0, [sp, #120]
  40e6ac:	ldr	x0, [sp, #24]
  40e6b0:	str	x0, [sp, #128]
  40e6b4:	ldrsw	x0, [sp, #32]
  40e6b8:	str	x0, [sp, #136]
  40e6bc:	stp	xzr, xzr, [sp, #56]
  40e6c0:	stp	xzr, xzr, [sp, #72]
  40e6c4:	stp	xzr, xzr, [sp, #88]
  40e6c8:	str	xzr, [sp, #104]
  40e6cc:	add	x0, sp, #0x90
  40e6d0:	str	x0, [sp, #56]
  40e6d4:	mov	w0, #0xc                   	// #12
  40e6d8:	str	w0, [sp, #64]
  40e6dc:	add	x0, sp, #0x70
  40e6e0:	str	x0, [sp, #72]
  40e6e4:	mov	x0, #0x2                   	// #2
  40e6e8:	str	x0, [sp, #80]
  40e6ec:	ldr	x0, [sp, #40]
  40e6f0:	ldr	w0, [x0]
  40e6f4:	add	x1, sp, #0x38
  40e6f8:	mov	w2, #0x0                   	// #0
  40e6fc:	bl	4024e0 <sendmsg@plt>
  40e700:	ldp	x29, x30, [sp], #176
  40e704:	ret
  40e708:	stp	x29, x30, [sp, #-128]!
  40e70c:	mov	x29, sp
  40e710:	str	x0, [sp, #24]
  40e714:	str	x1, [sp, #16]
  40e718:	str	xzr, [sp, #112]
  40e71c:	str	wzr, [sp, #120]
  40e720:	mov	w0, #0x10                  	// #16
  40e724:	strh	w0, [sp, #112]
  40e728:	ldr	x0, [sp, #16]
  40e72c:	str	x0, [sp, #96]
  40e730:	ldr	x0, [sp, #16]
  40e734:	ldr	w0, [x0]
  40e738:	mov	w0, w0
  40e73c:	str	x0, [sp, #104]
  40e740:	stp	xzr, xzr, [sp, #40]
  40e744:	stp	xzr, xzr, [sp, #56]
  40e748:	stp	xzr, xzr, [sp, #72]
  40e74c:	str	xzr, [sp, #88]
  40e750:	add	x0, sp, #0x70
  40e754:	str	x0, [sp, #40]
  40e758:	mov	w0, #0xc                   	// #12
  40e75c:	str	w0, [sp, #48]
  40e760:	add	x0, sp, #0x60
  40e764:	str	x0, [sp, #56]
  40e768:	mov	x0, #0x1                   	// #1
  40e76c:	str	x0, [sp, #64]
  40e770:	ldr	x0, [sp, #16]
  40e774:	mov	w1, #0x301                 	// #769
  40e778:	strh	w1, [x0, #6]
  40e77c:	ldr	x0, [sp, #16]
  40e780:	str	wzr, [x0, #12]
  40e784:	ldr	x0, [sp, #24]
  40e788:	ldr	w0, [x0, #28]
  40e78c:	add	w1, w0, #0x1
  40e790:	ldr	x0, [sp, #24]
  40e794:	str	w1, [x0, #28]
  40e798:	ldr	x0, [sp, #24]
  40e79c:	ldr	w1, [x0, #28]
  40e7a0:	ldr	x0, [sp, #24]
  40e7a4:	str	w1, [x0, #32]
  40e7a8:	ldr	x0, [sp, #24]
  40e7ac:	ldr	w1, [x0, #32]
  40e7b0:	ldr	x0, [sp, #16]
  40e7b4:	str	w1, [x0, #8]
  40e7b8:	ldr	x0, [sp, #24]
  40e7bc:	ldr	w0, [x0]
  40e7c0:	add	x1, sp, #0x28
  40e7c4:	mov	w2, #0x0                   	// #0
  40e7c8:	bl	4024e0 <sendmsg@plt>
  40e7cc:	ldp	x29, x30, [sp], #128
  40e7d0:	ret
  40e7d4:	stp	x29, x30, [sp, #-48]!
  40e7d8:	mov	x29, sp
  40e7dc:	str	x0, [sp, #24]
  40e7e0:	ldr	x0, [sp, #24]
  40e7e4:	ldr	w0, [x0, #16]
  40e7e8:	str	w0, [sp, #44]
  40e7ec:	ldr	x0, [sp, #24]
  40e7f0:	ldr	w0, [x0]
  40e7f4:	cmp	w0, #0x13
  40e7f8:	b.hi	40e828 <ferror@plt+0xbf48>  // b.pmore
  40e7fc:	adrp	x0, 425000 <ferror@plt+0x22720>
  40e800:	ldr	x0, [x0, #3992]
  40e804:	ldr	x0, [x0]
  40e808:	mov	x3, x0
  40e80c:	mov	x2, #0xf                   	// #15
  40e810:	mov	x1, #0x1                   	// #1
  40e814:	adrp	x0, 411000 <ferror@plt+0xe720>
  40e818:	add	x0, x0, #0xef8
  40e81c:	bl	4026e0 <fwrite@plt>
  40e820:	mov	w0, #0xffffffff            	// #-1
  40e824:	b	40e8e4 <ferror@plt+0xc004>
  40e828:	ldr	w0, [sp, #44]
  40e82c:	cmp	w0, #0x0
  40e830:	b.ge	40e8d4 <ferror@plt+0xbff4>  // b.tcont
  40e834:	ldr	w1, [sp, #44]
  40e838:	ldr	x0, [sp, #24]
  40e83c:	bl	40d584 <ferror@plt+0xaca4>
  40e840:	cmp	w0, #0x0
  40e844:	b.eq	40e850 <ferror@plt+0xbf70>  // b.none
  40e848:	ldr	w0, [sp, #44]
  40e84c:	b	40e8e4 <ferror@plt+0xc004>
  40e850:	bl	402840 <__errno_location@plt>
  40e854:	mov	x1, x0
  40e858:	ldr	w0, [sp, #44]
  40e85c:	neg	w0, w0
  40e860:	str	w0, [x1]
  40e864:	bl	402840 <__errno_location@plt>
  40e868:	ldr	w0, [x0]
  40e86c:	cmp	w0, #0x5f
  40e870:	b.eq	40e890 <ferror@plt+0xbfb0>  // b.none
  40e874:	cmp	w0, #0x5f
  40e878:	b.gt	40e8c0 <ferror@plt+0xbfe0>
  40e87c:	cmp	w0, #0x2
  40e880:	b.eq	40e890 <ferror@plt+0xbfb0>  // b.none
  40e884:	cmp	w0, #0x5a
  40e888:	b.eq	40e898 <ferror@plt+0xbfb8>  // b.none
  40e88c:	b	40e8c0 <ferror@plt+0xbfe0>
  40e890:	mov	w0, #0xffffffff            	// #-1
  40e894:	b	40e8e4 <ferror@plt+0xc004>
  40e898:	adrp	x0, 425000 <ferror@plt+0x22720>
  40e89c:	ldr	x0, [x0, #3992]
  40e8a0:	ldr	x0, [x0]
  40e8a4:	mov	x3, x0
  40e8a8:	mov	x2, #0x24                  	// #36
  40e8ac:	mov	x1, #0x1                   	// #1
  40e8b0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40e8b4:	add	x0, x0, #0xf08
  40e8b8:	bl	4026e0 <fwrite@plt>
  40e8bc:	b	40e8cc <ferror@plt+0xbfec>
  40e8c0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40e8c4:	add	x0, x0, #0xf30
  40e8c8:	bl	402240 <perror@plt>
  40e8cc:	ldr	w0, [sp, #44]
  40e8d0:	b	40e8e4 <ferror@plt+0xc004>
  40e8d4:	mov	x1, #0x0                   	// #0
  40e8d8:	ldr	x0, [sp, #24]
  40e8dc:	bl	40d56c <ferror@plt+0xac8c>
  40e8e0:	mov	w0, #0x0                   	// #0
  40e8e4:	ldp	x29, x30, [sp], #48
  40e8e8:	ret
  40e8ec:	stp	x29, x30, [sp, #-64]!
  40e8f0:	mov	x29, sp
  40e8f4:	str	x19, [sp, #16]
  40e8f8:	str	x0, [sp, #40]
  40e8fc:	str	x1, [sp, #32]
  40e900:	ldr	x0, [sp, #32]
  40e904:	ldr	w0, [x0]
  40e908:	cmp	w0, #0x23
  40e90c:	b.hi	40e938 <ferror@plt+0xc058>  // b.pmore
  40e910:	adrp	x0, 425000 <ferror@plt+0x22720>
  40e914:	ldr	x0, [x0, #3992]
  40e918:	ldr	x0, [x0]
  40e91c:	mov	x3, x0
  40e920:	mov	x2, #0x10                  	// #16
  40e924:	mov	x1, #0x1                   	// #1
  40e928:	adrp	x0, 411000 <ferror@plt+0xe720>
  40e92c:	add	x0, x0, #0xee0
  40e930:	bl	4026e0 <fwrite@plt>
  40e934:	b	40e9b4 <ferror@plt+0xc0d4>
  40e938:	ldr	x0, [sp, #32]
  40e93c:	add	x0, x0, #0x10
  40e940:	str	x0, [sp, #56]
  40e944:	ldr	x0, [sp, #56]
  40e948:	ldr	w19, [x0]
  40e94c:	bl	402840 <__errno_location@plt>
  40e950:	mov	x1, x0
  40e954:	neg	w0, w19
  40e958:	str	w0, [x1]
  40e95c:	ldr	x0, [sp, #40]
  40e960:	ldr	w0, [x0, #36]
  40e964:	cmp	w0, #0x4
  40e968:	b.ne	40e98c <ferror@plt+0xc0ac>  // b.any
  40e96c:	bl	402840 <__errno_location@plt>
  40e970:	ldr	w0, [x0]
  40e974:	cmp	w0, #0x2
  40e978:	b.eq	40e9b0 <ferror@plt+0xc0d0>  // b.none
  40e97c:	bl	402840 <__errno_location@plt>
  40e980:	ldr	w0, [x0]
  40e984:	cmp	w0, #0x5f
  40e988:	b.eq	40e9b0 <ferror@plt+0xc0d0>  // b.none
  40e98c:	ldr	x0, [sp, #40]
  40e990:	ldr	w0, [x0, #48]
  40e994:	and	w0, w0, #0x2
  40e998:	cmp	w0, #0x0
  40e99c:	b.ne	40e9b4 <ferror@plt+0xc0d4>  // b.any
  40e9a0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40e9a4:	add	x0, x0, #0xf30
  40e9a8:	bl	402240 <perror@plt>
  40e9ac:	b	40e9b4 <ferror@plt+0xc0d4>
  40e9b0:	nop
  40e9b4:	ldr	x19, [sp, #16]
  40e9b8:	ldp	x29, x30, [sp], #64
  40e9bc:	ret
  40e9c0:	stp	x29, x30, [sp, #-64]!
  40e9c4:	mov	x29, sp
  40e9c8:	stp	x19, x20, [sp, #16]
  40e9cc:	str	w0, [sp, #44]
  40e9d0:	str	x1, [sp, #32]
  40e9d4:	str	w2, [sp, #40]
  40e9d8:	ldr	w2, [sp, #40]
  40e9dc:	ldr	x1, [sp, #32]
  40e9e0:	ldr	w0, [sp, #44]
  40e9e4:	bl	402200 <recvmsg@plt>
  40e9e8:	str	w0, [sp, #60]
  40e9ec:	ldr	w0, [sp, #60]
  40e9f0:	cmp	w0, #0x0
  40e9f4:	b.ge	40ea18 <ferror@plt+0xc138>  // b.tcont
  40e9f8:	bl	402840 <__errno_location@plt>
  40e9fc:	ldr	w0, [x0]
  40ea00:	cmp	w0, #0x4
  40ea04:	b.eq	40e9d8 <ferror@plt+0xc0f8>  // b.none
  40ea08:	bl	402840 <__errno_location@plt>
  40ea0c:	ldr	w0, [x0]
  40ea10:	cmp	w0, #0xb
  40ea14:	b.eq	40e9d8 <ferror@plt+0xc0f8>  // b.none
  40ea18:	ldr	w0, [sp, #60]
  40ea1c:	cmp	w0, #0x0
  40ea20:	b.ge	40ea70 <ferror@plt+0xc190>  // b.tcont
  40ea24:	adrp	x0, 425000 <ferror@plt+0x22720>
  40ea28:	ldr	x0, [x0, #3992]
  40ea2c:	ldr	x19, [x0]
  40ea30:	bl	402840 <__errno_location@plt>
  40ea34:	ldr	w0, [x0]
  40ea38:	bl	402560 <strerror@plt>
  40ea3c:	mov	x20, x0
  40ea40:	bl	402840 <__errno_location@plt>
  40ea44:	ldr	w0, [x0]
  40ea48:	mov	w3, w0
  40ea4c:	mov	x2, x20
  40ea50:	adrp	x0, 411000 <ferror@plt+0xe720>
  40ea54:	add	x1, x0, #0xf48
  40ea58:	mov	x0, x19
  40ea5c:	bl	4028a0 <fprintf@plt>
  40ea60:	bl	402840 <__errno_location@plt>
  40ea64:	ldr	w0, [x0]
  40ea68:	neg	w0, w0
  40ea6c:	b	40eaac <ferror@plt+0xc1cc>
  40ea70:	ldr	w0, [sp, #60]
  40ea74:	cmp	w0, #0x0
  40ea78:	b.ne	40eaa8 <ferror@plt+0xc1c8>  // b.any
  40ea7c:	adrp	x0, 425000 <ferror@plt+0x22720>
  40ea80:	ldr	x0, [x0, #3992]
  40ea84:	ldr	x0, [x0]
  40ea88:	mov	x3, x0
  40ea8c:	mov	x2, #0xf                   	// #15
  40ea90:	mov	x1, #0x1                   	// #1
  40ea94:	adrp	x0, 411000 <ferror@plt+0xe720>
  40ea98:	add	x0, x0, #0xf68
  40ea9c:	bl	4026e0 <fwrite@plt>
  40eaa0:	mov	w0, #0xffffffc3            	// #-61
  40eaa4:	b	40eaac <ferror@plt+0xc1cc>
  40eaa8:	ldr	w0, [sp, #60]
  40eaac:	ldp	x19, x20, [sp, #16]
  40eab0:	ldp	x29, x30, [sp], #64
  40eab4:	ret
  40eab8:	stp	x29, x30, [sp, #-80]!
  40eabc:	mov	x29, sp
  40eac0:	str	w0, [sp, #44]
  40eac4:	str	x1, [sp, #32]
  40eac8:	str	x2, [sp, #24]
  40eacc:	ldr	x0, [sp, #32]
  40ead0:	ldr	x0, [x0, #16]
  40ead4:	str	x0, [sp, #64]
  40ead8:	ldr	x0, [sp, #64]
  40eadc:	str	xzr, [x0]
  40eae0:	ldr	x0, [sp, #64]
  40eae4:	str	xzr, [x0, #8]
  40eae8:	mov	w2, #0x22                  	// #34
  40eaec:	ldr	x1, [sp, #32]
  40eaf0:	ldr	w0, [sp, #44]
  40eaf4:	bl	40e9c0 <ferror@plt+0xc0e0>
  40eaf8:	str	w0, [sp, #76]
  40eafc:	ldr	w0, [sp, #76]
  40eb00:	cmp	w0, #0x0
  40eb04:	b.ge	40eb10 <ferror@plt+0xc230>  // b.tcont
  40eb08:	ldr	w0, [sp, #76]
  40eb0c:	b	40ebdc <ferror@plt+0xc2fc>
  40eb10:	ldr	w1, [sp, #76]
  40eb14:	mov	w0, #0x7fff                	// #32767
  40eb18:	cmp	w1, w0
  40eb1c:	b.gt	40eb28 <ferror@plt+0xc248>
  40eb20:	mov	w0, #0x8000                	// #32768
  40eb24:	str	w0, [sp, #76]
  40eb28:	ldrsw	x0, [sp, #76]
  40eb2c:	bl	402400 <malloc@plt>
  40eb30:	str	x0, [sp, #56]
  40eb34:	ldr	x0, [sp, #56]
  40eb38:	cmp	x0, #0x0
  40eb3c:	b.ne	40eb6c <ferror@plt+0xc28c>  // b.any
  40eb40:	adrp	x0, 425000 <ferror@plt+0x22720>
  40eb44:	ldr	x0, [x0, #3992]
  40eb48:	ldr	x0, [x0]
  40eb4c:	mov	x3, x0
  40eb50:	mov	x2, #0x20                  	// #32
  40eb54:	mov	x1, #0x1                   	// #1
  40eb58:	adrp	x0, 411000 <ferror@plt+0xe720>
  40eb5c:	add	x0, x0, #0xf78
  40eb60:	bl	4026e0 <fwrite@plt>
  40eb64:	mov	w0, #0xfffffff4            	// #-12
  40eb68:	b	40ebdc <ferror@plt+0xc2fc>
  40eb6c:	ldr	x0, [sp, #64]
  40eb70:	ldr	x1, [sp, #56]
  40eb74:	str	x1, [x0]
  40eb78:	ldrsw	x1, [sp, #76]
  40eb7c:	ldr	x0, [sp, #64]
  40eb80:	str	x1, [x0, #8]
  40eb84:	mov	w2, #0x0                   	// #0
  40eb88:	ldr	x1, [sp, #32]
  40eb8c:	ldr	w0, [sp, #44]
  40eb90:	bl	40e9c0 <ferror@plt+0xc0e0>
  40eb94:	str	w0, [sp, #76]
  40eb98:	ldr	w0, [sp, #76]
  40eb9c:	cmp	w0, #0x0
  40eba0:	b.ge	40ebb4 <ferror@plt+0xc2d4>  // b.tcont
  40eba4:	ldr	x0, [sp, #56]
  40eba8:	bl	402660 <free@plt>
  40ebac:	ldr	w0, [sp, #76]
  40ebb0:	b	40ebdc <ferror@plt+0xc2fc>
  40ebb4:	ldr	x0, [sp, #24]
  40ebb8:	cmp	x0, #0x0
  40ebbc:	b.eq	40ebd0 <ferror@plt+0xc2f0>  // b.none
  40ebc0:	ldr	x0, [sp, #24]
  40ebc4:	ldr	x1, [sp, #56]
  40ebc8:	str	x1, [x0]
  40ebcc:	b	40ebd8 <ferror@plt+0xc2f8>
  40ebd0:	ldr	x0, [sp, #56]
  40ebd4:	bl	402660 <free@plt>
  40ebd8:	ldr	w0, [sp, #76]
  40ebdc:	ldp	x29, x30, [sp], #80
  40ebe0:	ret
  40ebe4:	stp	x29, x30, [sp, #-176]!
  40ebe8:	mov	x29, sp
  40ebec:	str	x0, [sp, #24]
  40ebf0:	str	x1, [sp, #16]
  40ebf4:	stp	xzr, xzr, [sp, #48]
  40ebf8:	stp	xzr, xzr, [sp, #64]
  40ebfc:	stp	xzr, xzr, [sp, #80]
  40ec00:	str	xzr, [sp, #96]
  40ec04:	add	x0, sp, #0x78
  40ec08:	str	x0, [sp, #48]
  40ec0c:	mov	w0, #0xc                   	// #12
  40ec10:	str	w0, [sp, #56]
  40ec14:	add	x0, sp, #0x68
  40ec18:	str	x0, [sp, #64]
  40ec1c:	mov	x0, #0x1                   	// #1
  40ec20:	str	x0, [sp, #72]
  40ec24:	str	wzr, [sp, #172]
  40ec28:	str	wzr, [sp, #156]
  40ec2c:	str	wzr, [sp, #152]
  40ec30:	ldr	x0, [sp, #24]
  40ec34:	ldr	w0, [x0]
  40ec38:	add	x2, sp, #0x28
  40ec3c:	add	x1, sp, #0x30
  40ec40:	bl	40eab8 <ferror@plt+0xc1d8>
  40ec44:	str	w0, [sp, #140]
  40ec48:	ldr	w0, [sp, #140]
  40ec4c:	cmp	w0, #0x0
  40ec50:	b.ge	40ec5c <ferror@plt+0xc37c>  // b.tcont
  40ec54:	ldr	w0, [sp, #140]
  40ec58:	b	40ef58 <ferror@plt+0xc678>
  40ec5c:	ldr	x0, [sp, #24]
  40ec60:	ldr	x0, [x0, #40]
  40ec64:	cmp	x0, #0x0
  40ec68:	b.eq	40ec9c <ferror@plt+0xc3bc>  // b.none
  40ec6c:	ldr	x4, [sp, #40]
  40ec70:	ldr	w0, [sp, #140]
  40ec74:	add	w0, w0, #0x3
  40ec78:	mov	w0, w0
  40ec7c:	and	x1, x0, #0xfffffffc
  40ec80:	ldr	x0, [sp, #24]
  40ec84:	ldr	x0, [x0, #40]
  40ec88:	mov	x3, x0
  40ec8c:	mov	x2, x1
  40ec90:	mov	x1, #0x1                   	// #1
  40ec94:	mov	x0, x4
  40ec98:	bl	4026e0 <fwrite@plt>
  40ec9c:	ldr	x0, [sp, #16]
  40eca0:	str	x0, [sp, #160]
  40eca4:	b	40ee8c <ferror@plt+0xc5ac>
  40eca8:	ldr	x0, [sp, #40]
  40ecac:	str	x0, [sp, #144]
  40ecb0:	ldr	w0, [sp, #140]
  40ecb4:	str	w0, [sp, #152]
  40ecb8:	b	40ee50 <ferror@plt+0xc570>
  40ecbc:	str	wzr, [sp, #136]
  40ecc0:	ldr	x0, [sp, #144]
  40ecc4:	ldrh	w0, [x0, #6]
  40ecc8:	sxth	w1, w0
  40eccc:	ldr	x0, [sp, #160]
  40ecd0:	ldrh	w0, [x0, #16]
  40ecd4:	sxth	w0, w0
  40ecd8:	mvn	w0, w0
  40ecdc:	sxth	w0, w0
  40ece0:	and	w0, w1, w0
  40ece4:	sxth	w0, w0
  40ece8:	and	w1, w0, #0xffff
  40ecec:	ldr	x0, [sp, #144]
  40ecf0:	strh	w1, [x0, #6]
  40ecf4:	ldr	w0, [sp, #124]
  40ecf8:	cmp	w0, #0x0
  40ecfc:	b.ne	40ee08 <ferror@plt+0xc528>  // b.any
  40ed00:	ldr	x0, [sp, #144]
  40ed04:	ldr	w1, [x0, #12]
  40ed08:	ldr	x0, [sp, #24]
  40ed0c:	ldr	w0, [x0, #8]
  40ed10:	cmp	w1, w0
  40ed14:	b.ne	40ee08 <ferror@plt+0xc528>  // b.any
  40ed18:	ldr	x0, [sp, #144]
  40ed1c:	ldr	w1, [x0, #8]
  40ed20:	ldr	x0, [sp, #24]
  40ed24:	ldr	w0, [x0, #32]
  40ed28:	cmp	w1, w0
  40ed2c:	b.ne	40ee08 <ferror@plt+0xc528>  // b.any
  40ed30:	ldr	x0, [sp, #144]
  40ed34:	ldrh	w0, [x0, #6]
  40ed38:	and	w0, w0, #0x10
  40ed3c:	cmp	w0, #0x0
  40ed40:	b.eq	40ed4c <ferror@plt+0xc46c>  // b.none
  40ed44:	mov	w0, #0x1                   	// #1
  40ed48:	str	w0, [sp, #172]
  40ed4c:	ldr	x0, [sp, #144]
  40ed50:	ldrh	w0, [x0, #4]
  40ed54:	cmp	w0, #0x3
  40ed58:	b.ne	40ed90 <ferror@plt+0xc4b0>  // b.any
  40ed5c:	ldr	x0, [sp, #144]
  40ed60:	bl	40e7d4 <ferror@plt+0xbef4>
  40ed64:	str	w0, [sp, #136]
  40ed68:	ldr	w0, [sp, #136]
  40ed6c:	cmp	w0, #0x0
  40ed70:	b.ge	40ed84 <ferror@plt+0xc4a4>  // b.tcont
  40ed74:	ldr	x0, [sp, #40]
  40ed78:	bl	402660 <free@plt>
  40ed7c:	mov	w0, #0xffffffff            	// #-1
  40ed80:	b	40ef58 <ferror@plt+0xc678>
  40ed84:	mov	w0, #0x1                   	// #1
  40ed88:	str	w0, [sp, #156]
  40ed8c:	b	40ee80 <ferror@plt+0xc5a0>
  40ed90:	ldr	x0, [sp, #144]
  40ed94:	ldrh	w0, [x0, #4]
  40ed98:	cmp	w0, #0x2
  40ed9c:	b.ne	40edbc <ferror@plt+0xc4dc>  // b.any
  40eda0:	ldr	x1, [sp, #144]
  40eda4:	ldr	x0, [sp, #24]
  40eda8:	bl	40e8ec <ferror@plt+0xc00c>
  40edac:	ldr	x0, [sp, #40]
  40edb0:	bl	402660 <free@plt>
  40edb4:	mov	w0, #0xffffffff            	// #-1
  40edb8:	b	40ef58 <ferror@plt+0xc678>
  40edbc:	ldr	x0, [sp, #24]
  40edc0:	ldr	x0, [x0, #40]
  40edc4:	cmp	x0, #0x0
  40edc8:	b.ne	40ee10 <ferror@plt+0xc530>  // b.any
  40edcc:	ldr	x0, [sp, #160]
  40edd0:	ldr	x2, [x0]
  40edd4:	ldr	x0, [sp, #160]
  40edd8:	ldr	x0, [x0, #8]
  40eddc:	mov	x1, x0
  40ede0:	ldr	x0, [sp, #144]
  40ede4:	blr	x2
  40ede8:	str	w0, [sp, #136]
  40edec:	ldr	w0, [sp, #136]
  40edf0:	cmp	w0, #0x0
  40edf4:	b.ge	40ee10 <ferror@plt+0xc530>  // b.tcont
  40edf8:	ldr	x0, [sp, #40]
  40edfc:	bl	402660 <free@plt>
  40ee00:	ldr	w0, [sp, #136]
  40ee04:	b	40ef58 <ferror@plt+0xc678>
  40ee08:	nop
  40ee0c:	b	40ee14 <ferror@plt+0xc534>
  40ee10:	nop
  40ee14:	ldr	w1, [sp, #152]
  40ee18:	ldr	x0, [sp, #144]
  40ee1c:	ldr	w0, [x0]
  40ee20:	add	w0, w0, #0x3
  40ee24:	and	w0, w0, #0xfffffffc
  40ee28:	sub	w0, w1, w0
  40ee2c:	str	w0, [sp, #152]
  40ee30:	ldr	x0, [sp, #144]
  40ee34:	ldr	w0, [x0]
  40ee38:	add	w0, w0, #0x3
  40ee3c:	mov	w0, w0
  40ee40:	and	x0, x0, #0xfffffffc
  40ee44:	ldr	x1, [sp, #144]
  40ee48:	add	x0, x1, x0
  40ee4c:	str	x0, [sp, #144]
  40ee50:	ldr	w0, [sp, #152]
  40ee54:	cmp	w0, #0xf
  40ee58:	b.le	40ee80 <ferror@plt+0xc5a0>
  40ee5c:	ldr	x0, [sp, #144]
  40ee60:	ldr	w0, [x0]
  40ee64:	cmp	w0, #0xf
  40ee68:	b.ls	40ee80 <ferror@plt+0xc5a0>  // b.plast
  40ee6c:	ldr	x0, [sp, #144]
  40ee70:	ldr	w1, [x0]
  40ee74:	ldr	w0, [sp, #152]
  40ee78:	cmp	w1, w0
  40ee7c:	b.ls	40ecbc <ferror@plt+0xc3dc>  // b.plast
  40ee80:	ldr	x0, [sp, #160]
  40ee84:	add	x0, x0, #0x18
  40ee88:	str	x0, [sp, #160]
  40ee8c:	ldr	x0, [sp, #160]
  40ee90:	ldr	x0, [x0]
  40ee94:	cmp	x0, #0x0
  40ee98:	b.ne	40eca8 <ferror@plt+0xc3c8>  // b.any
  40ee9c:	ldr	x0, [sp, #40]
  40eea0:	bl	402660 <free@plt>
  40eea4:	ldr	w0, [sp, #156]
  40eea8:	cmp	w0, #0x0
  40eeac:	b.eq	40eee8 <ferror@plt+0xc608>  // b.none
  40eeb0:	ldr	w0, [sp, #172]
  40eeb4:	cmp	w0, #0x0
  40eeb8:	b.eq	40eee0 <ferror@plt+0xc600>  // b.none
  40eebc:	adrp	x0, 425000 <ferror@plt+0x22720>
  40eec0:	ldr	x0, [x0, #3992]
  40eec4:	ldr	x0, [x0]
  40eec8:	mov	x3, x0
  40eecc:	mov	x2, #0x2e                  	// #46
  40eed0:	mov	x1, #0x1                   	// #1
  40eed4:	adrp	x0, 411000 <ferror@plt+0xe720>
  40eed8:	add	x0, x0, #0xfa0
  40eedc:	bl	4026e0 <fwrite@plt>
  40eee0:	mov	w0, #0x0                   	// #0
  40eee4:	b	40ef58 <ferror@plt+0xc678>
  40eee8:	ldr	w0, [sp, #96]
  40eeec:	and	w0, w0, #0x20
  40eef0:	cmp	w0, #0x0
  40eef4:	b.eq	40ef20 <ferror@plt+0xc640>  // b.none
  40eef8:	adrp	x0, 425000 <ferror@plt+0x22720>
  40eefc:	ldr	x0, [x0, #3992]
  40ef00:	ldr	x0, [x0]
  40ef04:	mov	x3, x0
  40ef08:	mov	x2, #0x12                  	// #18
  40ef0c:	mov	x1, #0x1                   	// #1
  40ef10:	adrp	x0, 411000 <ferror@plt+0xe720>
  40ef14:	add	x0, x0, #0xfd0
  40ef18:	bl	4026e0 <fwrite@plt>
  40ef1c:	b	40ef54 <ferror@plt+0xc674>
  40ef20:	ldr	w0, [sp, #152]
  40ef24:	cmp	w0, #0x0
  40ef28:	b.eq	40ec28 <ferror@plt+0xc348>  // b.none
  40ef2c:	adrp	x0, 425000 <ferror@plt+0x22720>
  40ef30:	ldr	x0, [x0, #3992]
  40ef34:	ldr	x3, [x0]
  40ef38:	ldr	w2, [sp, #152]
  40ef3c:	adrp	x0, 411000 <ferror@plt+0xe720>
  40ef40:	add	x1, x0, #0xfe8
  40ef44:	mov	x0, x3
  40ef48:	bl	4028a0 <fprintf@plt>
  40ef4c:	mov	w0, #0x1                   	// #1
  40ef50:	bl	402230 <exit@plt>
  40ef54:	b	40ec28 <ferror@plt+0xc348>
  40ef58:	ldp	x29, x30, [sp], #176
  40ef5c:	ret
  40ef60:	stp	x29, x30, [sp, #-96]!
  40ef64:	mov	x29, sp
  40ef68:	str	x0, [sp, #40]
  40ef6c:	str	x1, [sp, #32]
  40ef70:	str	x2, [sp, #24]
  40ef74:	strh	w3, [sp, #22]
  40ef78:	ldr	x0, [sp, #32]
  40ef7c:	str	x0, [sp, #48]
  40ef80:	ldr	x0, [sp, #24]
  40ef84:	str	x0, [sp, #56]
  40ef88:	ldrh	w0, [sp, #22]
  40ef8c:	strh	w0, [sp, #64]
  40ef90:	str	xzr, [sp, #72]
  40ef94:	str	xzr, [sp, #80]
  40ef98:	strh	wzr, [sp, #88]
  40ef9c:	add	x0, sp, #0x30
  40efa0:	mov	x1, x0
  40efa4:	ldr	x0, [sp, #40]
  40efa8:	bl	40ebe4 <ferror@plt+0xc304>
  40efac:	ldp	x29, x30, [sp], #96
  40efb0:	ret
  40efb4:	stp	x29, x30, [sp, #-64]!
  40efb8:	mov	x29, sp
  40efbc:	str	x19, [sp, #16]
  40efc0:	str	x0, [sp, #56]
  40efc4:	str	x1, [sp, #48]
  40efc8:	str	x2, [sp, #40]
  40efcc:	ldr	x1, [sp, #40]
  40efd0:	ldr	x0, [sp, #56]
  40efd4:	bl	40d56c <ferror@plt+0xac8c>
  40efd8:	cmp	w0, #0x0
  40efdc:	b.ne	40f014 <ferror@plt+0xc734>  // b.any
  40efe0:	adrp	x0, 425000 <ferror@plt+0x22720>
  40efe4:	ldr	x0, [x0, #3992]
  40efe8:	ldr	x19, [x0]
  40efec:	ldr	x0, [sp, #48]
  40eff0:	ldr	w0, [x0]
  40eff4:	neg	w0, w0
  40eff8:	bl	402560 <strerror@plt>
  40effc:	mov	x2, x0
  40f000:	adrp	x0, 412000 <ferror@plt+0xf720>
  40f004:	add	x1, x0, #0x0
  40f008:	mov	x0, x19
  40f00c:	bl	4028a0 <fprintf@plt>
  40f010:	b	40f018 <ferror@plt+0xc738>
  40f014:	nop
  40f018:	ldr	x19, [sp, #16]
  40f01c:	ldp	x29, x30, [sp], #64
  40f020:	ret
  40f024:	stp	x29, x30, [sp, #-208]!
  40f028:	mov	x29, sp
  40f02c:	str	x0, [sp, #56]
  40f030:	str	x1, [sp, #48]
  40f034:	str	x2, [sp, #40]
  40f038:	str	x3, [sp, #32]
  40f03c:	strb	w4, [sp, #31]
  40f040:	str	x5, [sp, #16]
  40f044:	str	xzr, [sp, #152]
  40f048:	str	wzr, [sp, #160]
  40f04c:	mov	w0, #0x10                  	// #16
  40f050:	strh	w0, [sp, #152]
  40f054:	stp	xzr, xzr, [sp, #80]
  40f058:	stp	xzr, xzr, [sp, #96]
  40f05c:	stp	xzr, xzr, [sp, #112]
  40f060:	str	xzr, [sp, #128]
  40f064:	add	x0, sp, #0x98
  40f068:	str	x0, [sp, #80]
  40f06c:	mov	w0, #0xc                   	// #12
  40f070:	str	w0, [sp, #88]
  40f074:	ldr	x0, [sp, #48]
  40f078:	str	x0, [sp, #96]
  40f07c:	ldr	x0, [sp, #40]
  40f080:	str	x0, [sp, #104]
  40f084:	str	wzr, [sp, #204]
  40f088:	str	wzr, [sp, #188]
  40f08c:	b	40f104 <ferror@plt+0xc824>
  40f090:	ldrsw	x0, [sp, #188]
  40f094:	lsl	x0, x0, #4
  40f098:	ldr	x1, [sp, #48]
  40f09c:	add	x0, x1, x0
  40f0a0:	ldr	x0, [x0]
  40f0a4:	str	x0, [sp, #192]
  40f0a8:	ldr	x0, [sp, #56]
  40f0ac:	ldr	w0, [x0, #28]
  40f0b0:	add	w1, w0, #0x1
  40f0b4:	ldr	x0, [sp, #56]
  40f0b8:	str	w1, [x0, #28]
  40f0bc:	ldr	x0, [sp, #56]
  40f0c0:	ldr	w0, [x0, #28]
  40f0c4:	str	w0, [sp, #204]
  40f0c8:	ldr	x0, [sp, #192]
  40f0cc:	ldr	w1, [sp, #204]
  40f0d0:	str	w1, [x0, #8]
  40f0d4:	ldr	x0, [sp, #32]
  40f0d8:	cmp	x0, #0x0
  40f0dc:	b.ne	40f0f8 <ferror@plt+0xc818>  // b.any
  40f0e0:	ldr	x0, [sp, #192]
  40f0e4:	ldrh	w0, [x0, #6]
  40f0e8:	orr	w0, w0, #0x4
  40f0ec:	and	w1, w0, #0xffff
  40f0f0:	ldr	x0, [sp, #192]
  40f0f4:	strh	w1, [x0, #6]
  40f0f8:	ldr	w0, [sp, #188]
  40f0fc:	add	w0, w0, #0x1
  40f100:	str	w0, [sp, #188]
  40f104:	ldrsw	x0, [sp, #188]
  40f108:	ldr	x1, [sp, #40]
  40f10c:	cmp	x1, x0
  40f110:	b.hi	40f090 <ferror@plt+0xc7b0>  // b.pmore
  40f114:	ldr	x0, [sp, #56]
  40f118:	ldr	w0, [x0]
  40f11c:	add	x1, sp, #0x50
  40f120:	mov	w2, #0x0                   	// #0
  40f124:	bl	4024e0 <sendmsg@plt>
  40f128:	str	w0, [sp, #184]
  40f12c:	ldr	w0, [sp, #184]
  40f130:	cmp	w0, #0x0
  40f134:	b.ge	40f14c <ferror@plt+0xc86c>  // b.tcont
  40f138:	adrp	x0, 412000 <ferror@plt+0xf720>
  40f13c:	add	x0, x0, #0x18
  40f140:	bl	402240 <perror@plt>
  40f144:	mov	w0, #0xffffffff            	// #-1
  40f148:	b	40f524 <ferror@plt+0xcc44>
  40f14c:	add	x0, sp, #0x88
  40f150:	str	x0, [sp, #96]
  40f154:	mov	x0, #0x1                   	// #1
  40f158:	str	x0, [sp, #104]
  40f15c:	str	wzr, [sp, #188]
  40f160:	ldr	x0, [sp, #56]
  40f164:	ldr	w0, [x0]
  40f168:	add	x2, sp, #0x48
  40f16c:	add	x1, sp, #0x50
  40f170:	bl	40eab8 <ferror@plt+0xc1d8>
  40f174:	str	w0, [sp, #184]
  40f178:	ldr	w0, [sp, #188]
  40f17c:	add	w0, w0, #0x1
  40f180:	str	w0, [sp, #188]
  40f184:	ldr	w0, [sp, #184]
  40f188:	cmp	w0, #0x0
  40f18c:	b.ge	40f198 <ferror@plt+0xc8b8>  // b.tcont
  40f190:	ldr	w0, [sp, #184]
  40f194:	b	40f524 <ferror@plt+0xcc44>
  40f198:	ldr	w0, [sp, #88]
  40f19c:	cmp	w0, #0xc
  40f1a0:	b.eq	40f1d0 <ferror@plt+0xc8f0>  // b.none
  40f1a4:	adrp	x0, 425000 <ferror@plt+0x22720>
  40f1a8:	ldr	x0, [x0, #3992]
  40f1ac:	ldr	x3, [x0]
  40f1b0:	ldr	w0, [sp, #88]
  40f1b4:	mov	w2, w0
  40f1b8:	adrp	x0, 412000 <ferror@plt+0xf720>
  40f1bc:	add	x1, x0, #0x38
  40f1c0:	mov	x0, x3
  40f1c4:	bl	4028a0 <fprintf@plt>
  40f1c8:	mov	w0, #0x1                   	// #1
  40f1cc:	bl	402230 <exit@plt>
  40f1d0:	ldr	x0, [sp, #72]
  40f1d4:	str	x0, [sp, #192]
  40f1d8:	b	40f4a0 <ferror@plt+0xcbc0>
  40f1dc:	ldr	x0, [sp, #192]
  40f1e0:	ldr	w0, [x0]
  40f1e4:	str	w0, [sp, #180]
  40f1e8:	ldr	w0, [sp, #180]
  40f1ec:	sub	w0, w0, #0x10
  40f1f0:	str	w0, [sp, #176]
  40f1f4:	ldr	w0, [sp, #176]
  40f1f8:	cmp	w0, #0x0
  40f1fc:	b.lt	40f210 <ferror@plt+0xc930>  // b.tstop
  40f200:	ldr	w1, [sp, #180]
  40f204:	ldr	w0, [sp, #184]
  40f208:	cmp	w1, w0
  40f20c:	b.le	40f27c <ferror@plt+0xc99c>
  40f210:	ldr	w0, [sp, #128]
  40f214:	and	w0, w0, #0x20
  40f218:	cmp	w0, #0x0
  40f21c:	b.eq	40f254 <ferror@plt+0xc974>  // b.none
  40f220:	adrp	x0, 425000 <ferror@plt+0x22720>
  40f224:	ldr	x0, [x0, #3992]
  40f228:	ldr	x0, [x0]
  40f22c:	mov	x3, x0
  40f230:	mov	x2, #0x12                  	// #18
  40f234:	mov	x1, #0x1                   	// #1
  40f238:	adrp	x0, 412000 <ferror@plt+0xf720>
  40f23c:	add	x0, x0, #0x58
  40f240:	bl	4026e0 <fwrite@plt>
  40f244:	ldr	x0, [sp, #72]
  40f248:	bl	402660 <free@plt>
  40f24c:	mov	w0, #0xffffffff            	// #-1
  40f250:	b	40f524 <ferror@plt+0xcc44>
  40f254:	adrp	x0, 425000 <ferror@plt+0x22720>
  40f258:	ldr	x0, [x0, #3992]
  40f25c:	ldr	x3, [x0]
  40f260:	ldr	w2, [sp, #180]
  40f264:	adrp	x0, 412000 <ferror@plt+0xf720>
  40f268:	add	x1, x0, #0x70
  40f26c:	mov	x0, x3
  40f270:	bl	4028a0 <fprintf@plt>
  40f274:	mov	w0, #0x1                   	// #1
  40f278:	bl	402230 <exit@plt>
  40f27c:	ldr	w0, [sp, #156]
  40f280:	cmp	w0, #0x0
  40f284:	b.ne	40f2d4 <ferror@plt+0xc9f4>  // b.any
  40f288:	ldr	x0, [sp, #192]
  40f28c:	ldr	w1, [x0, #12]
  40f290:	ldr	x0, [sp, #56]
  40f294:	ldr	w0, [x0, #8]
  40f298:	cmp	w1, w0
  40f29c:	b.ne	40f2d4 <ferror@plt+0xc9f4>  // b.any
  40f2a0:	ldr	x0, [sp, #192]
  40f2a4:	ldr	w0, [x0, #8]
  40f2a8:	ldr	w1, [sp, #204]
  40f2ac:	cmp	w1, w0
  40f2b0:	b.cc	40f2d4 <ferror@plt+0xc9f4>  // b.lo, b.ul, b.last
  40f2b4:	ldr	x0, [sp, #192]
  40f2b8:	ldr	w0, [x0, #8]
  40f2bc:	mov	w1, w0
  40f2c0:	ldr	w2, [sp, #204]
  40f2c4:	ldr	x0, [sp, #40]
  40f2c8:	sub	x0, x2, x0
  40f2cc:	cmp	x1, x0
  40f2d0:	b.cs	40f30c <ferror@plt+0xca2c>  // b.hs, b.nlast
  40f2d4:	ldr	w1, [sp, #184]
  40f2d8:	ldr	w0, [sp, #180]
  40f2dc:	add	w0, w0, #0x3
  40f2e0:	and	w0, w0, #0xfffffffc
  40f2e4:	sub	w0, w1, w0
  40f2e8:	str	w0, [sp, #184]
  40f2ec:	ldr	w0, [sp, #180]
  40f2f0:	add	w0, w0, #0x3
  40f2f4:	mov	w0, w0
  40f2f8:	and	x0, x0, #0xfffffffc
  40f2fc:	ldr	x1, [sp, #192]
  40f300:	add	x0, x1, x0
  40f304:	str	x0, [sp, #192]
  40f308:	b	40f4a0 <ferror@plt+0xcbc0>
  40f30c:	ldr	x0, [sp, #192]
  40f310:	ldrh	w0, [x0, #4]
  40f314:	cmp	w0, #0x2
  40f318:	b.ne	40f428 <ferror@plt+0xcb48>  // b.any
  40f31c:	ldr	x0, [sp, #192]
  40f320:	add	x0, x0, #0x10
  40f324:	str	x0, [sp, #168]
  40f328:	ldr	x0, [sp, #168]
  40f32c:	ldr	w0, [x0]
  40f330:	str	w0, [sp, #164]
  40f334:	ldr	w0, [sp, #176]
  40f338:	cmp	w0, #0x13
  40f33c:	b.hi	40f374 <ferror@plt+0xca94>  // b.pmore
  40f340:	adrp	x0, 425000 <ferror@plt+0x22720>
  40f344:	ldr	x0, [x0, #3992]
  40f348:	ldr	x0, [x0]
  40f34c:	mov	x3, x0
  40f350:	mov	x2, #0x10                  	// #16
  40f354:	mov	x1, #0x1                   	// #1
  40f358:	adrp	x0, 411000 <ferror@plt+0xe720>
  40f35c:	add	x0, x0, #0xee0
  40f360:	bl	4026e0 <fwrite@plt>
  40f364:	ldr	x0, [sp, #72]
  40f368:	bl	402660 <free@plt>
  40f36c:	mov	w0, #0xffffffff            	// #-1
  40f370:	b	40f524 <ferror@plt+0xcc44>
  40f374:	ldr	w0, [sp, #164]
  40f378:	cmp	w0, #0x0
  40f37c:	b.ne	40f390 <ferror@plt+0xcab0>  // b.any
  40f380:	ldr	x1, [sp, #16]
  40f384:	ldr	x0, [sp, #192]
  40f388:	bl	40d56c <ferror@plt+0xac8c>
  40f38c:	b	40f3d0 <ferror@plt+0xcaf0>
  40f390:	bl	402840 <__errno_location@plt>
  40f394:	mov	x1, x0
  40f398:	ldr	w0, [sp, #164]
  40f39c:	neg	w0, w0
  40f3a0:	str	w0, [x1]
  40f3a4:	ldr	x0, [sp, #56]
  40f3a8:	ldr	w0, [x0, #36]
  40f3ac:	cmp	w0, #0x4
  40f3b0:	b.eq	40f3d0 <ferror@plt+0xcaf0>  // b.none
  40f3b4:	ldrb	w0, [sp, #31]
  40f3b8:	cmp	w0, #0x0
  40f3bc:	b.eq	40f3d0 <ferror@plt+0xcaf0>  // b.none
  40f3c0:	ldr	x2, [sp, #16]
  40f3c4:	ldr	x1, [sp, #168]
  40f3c8:	ldr	x0, [sp, #192]
  40f3cc:	bl	40efb4 <ferror@plt+0xc6d4>
  40f3d0:	ldr	x0, [sp, #32]
  40f3d4:	cmp	x0, #0x0
  40f3d8:	b.eq	40f3ec <ferror@plt+0xcb0c>  // b.none
  40f3dc:	ldr	x1, [sp, #72]
  40f3e0:	ldr	x0, [sp, #32]
  40f3e4:	str	x1, [x0]
  40f3e8:	b	40f3f4 <ferror@plt+0xcb14>
  40f3ec:	ldr	x0, [sp, #72]
  40f3f0:	bl	402660 <free@plt>
  40f3f4:	ldrsw	x0, [sp, #188]
  40f3f8:	ldr	x1, [sp, #40]
  40f3fc:	cmp	x1, x0
  40f400:	b.ls	40f408 <ferror@plt+0xcb28>  // b.plast
  40f404:	b	40f160 <ferror@plt+0xc880>
  40f408:	ldr	w0, [sp, #164]
  40f40c:	cmp	w0, #0x0
  40f410:	b.eq	40f420 <ferror@plt+0xcb40>  // b.none
  40f414:	ldr	w0, [sp, #188]
  40f418:	neg	w0, w0
  40f41c:	b	40f524 <ferror@plt+0xcc44>
  40f420:	mov	w0, #0x0                   	// #0
  40f424:	b	40f524 <ferror@plt+0xcc44>
  40f428:	ldr	x0, [sp, #32]
  40f42c:	cmp	x0, #0x0
  40f430:	b.eq	40f448 <ferror@plt+0xcb68>  // b.none
  40f434:	ldr	x1, [sp, #72]
  40f438:	ldr	x0, [sp, #32]
  40f43c:	str	x1, [x0]
  40f440:	mov	w0, #0x0                   	// #0
  40f444:	b	40f524 <ferror@plt+0xcc44>
  40f448:	adrp	x0, 425000 <ferror@plt+0x22720>
  40f44c:	ldr	x0, [x0, #3992]
  40f450:	ldr	x0, [x0]
  40f454:	mov	x3, x0
  40f458:	mov	x2, #0x14                  	// #20
  40f45c:	mov	x1, #0x1                   	// #1
  40f460:	adrp	x0, 412000 <ferror@plt+0xf720>
  40f464:	add	x0, x0, #0x90
  40f468:	bl	4026e0 <fwrite@plt>
  40f46c:	ldr	w1, [sp, #184]
  40f470:	ldr	w0, [sp, #180]
  40f474:	add	w0, w0, #0x3
  40f478:	and	w0, w0, #0xfffffffc
  40f47c:	sub	w0, w1, w0
  40f480:	str	w0, [sp, #184]
  40f484:	ldr	w0, [sp, #180]
  40f488:	add	w0, w0, #0x3
  40f48c:	mov	w0, w0
  40f490:	and	x0, x0, #0xfffffffc
  40f494:	ldr	x1, [sp, #192]
  40f498:	add	x0, x1, x0
  40f49c:	str	x0, [sp, #192]
  40f4a0:	ldr	w0, [sp, #184]
  40f4a4:	cmp	w0, #0xf
  40f4a8:	b.hi	40f1dc <ferror@plt+0xc8fc>  // b.pmore
  40f4ac:	ldr	x0, [sp, #72]
  40f4b0:	bl	402660 <free@plt>
  40f4b4:	ldr	w0, [sp, #128]
  40f4b8:	and	w0, w0, #0x20
  40f4bc:	cmp	w0, #0x0
  40f4c0:	b.eq	40f4ec <ferror@plt+0xcc0c>  // b.none
  40f4c4:	adrp	x0, 425000 <ferror@plt+0x22720>
  40f4c8:	ldr	x0, [x0, #3992]
  40f4cc:	ldr	x0, [x0]
  40f4d0:	mov	x3, x0
  40f4d4:	mov	x2, #0x12                  	// #18
  40f4d8:	mov	x1, #0x1                   	// #1
  40f4dc:	adrp	x0, 411000 <ferror@plt+0xe720>
  40f4e0:	add	x0, x0, #0xfd0
  40f4e4:	bl	4026e0 <fwrite@plt>
  40f4e8:	b	40f520 <ferror@plt+0xcc40>
  40f4ec:	ldr	w0, [sp, #184]
  40f4f0:	cmp	w0, #0x0
  40f4f4:	b.eq	40f160 <ferror@plt+0xc880>  // b.none
  40f4f8:	adrp	x0, 425000 <ferror@plt+0x22720>
  40f4fc:	ldr	x0, [x0, #3992]
  40f500:	ldr	x3, [x0]
  40f504:	ldr	w2, [sp, #184]
  40f508:	adrp	x0, 411000 <ferror@plt+0xe720>
  40f50c:	add	x1, x0, #0xfe8
  40f510:	mov	x0, x3
  40f514:	bl	4028a0 <fprintf@plt>
  40f518:	mov	w0, #0x1                   	// #1
  40f51c:	bl	402230 <exit@plt>
  40f520:	b	40f160 <ferror@plt+0xc880>
  40f524:	ldp	x29, x30, [sp], #208
  40f528:	ret
  40f52c:	stp	x29, x30, [sp, #-80]!
  40f530:	mov	x29, sp
  40f534:	str	x0, [sp, #56]
  40f538:	str	x1, [sp, #48]
  40f53c:	str	x2, [sp, #40]
  40f540:	strb	w3, [sp, #39]
  40f544:	str	x4, [sp, #24]
  40f548:	ldr	x0, [sp, #48]
  40f54c:	str	x0, [sp, #64]
  40f550:	ldr	x0, [sp, #48]
  40f554:	ldr	w0, [x0]
  40f558:	mov	w0, w0
  40f55c:	str	x0, [sp, #72]
  40f560:	add	x0, sp, #0x40
  40f564:	ldr	x5, [sp, #24]
  40f568:	ldrb	w4, [sp, #39]
  40f56c:	ldr	x3, [sp, #40]
  40f570:	mov	x2, #0x1                   	// #1
  40f574:	mov	x1, x0
  40f578:	ldr	x0, [sp, #56]
  40f57c:	bl	40f024 <ferror@plt+0xc744>
  40f580:	ldp	x29, x30, [sp], #80
  40f584:	ret
  40f588:	stp	x29, x30, [sp, #-48]!
  40f58c:	mov	x29, sp
  40f590:	str	x0, [sp, #40]
  40f594:	str	x1, [sp, #32]
  40f598:	str	x2, [sp, #24]
  40f59c:	mov	x4, #0x0                   	// #0
  40f5a0:	mov	w3, #0x1                   	// #1
  40f5a4:	ldr	x2, [sp, #24]
  40f5a8:	ldr	x1, [sp, #32]
  40f5ac:	ldr	x0, [sp, #40]
  40f5b0:	bl	40f52c <ferror@plt+0xcc4c>
  40f5b4:	ldp	x29, x30, [sp], #48
  40f5b8:	ret
  40f5bc:	stp	x29, x30, [sp, #-48]!
  40f5c0:	mov	x29, sp
  40f5c4:	str	x0, [sp, #40]
  40f5c8:	str	x1, [sp, #32]
  40f5cc:	str	x2, [sp, #24]
  40f5d0:	str	x3, [sp, #16]
  40f5d4:	mov	x5, #0x0                   	// #0
  40f5d8:	mov	w4, #0x1                   	// #1
  40f5dc:	ldr	x3, [sp, #16]
  40f5e0:	ldr	x2, [sp, #24]
  40f5e4:	ldr	x1, [sp, #32]
  40f5e8:	ldr	x0, [sp, #40]
  40f5ec:	bl	40f024 <ferror@plt+0xc744>
  40f5f0:	ldp	x29, x30, [sp], #48
  40f5f4:	ret
  40f5f8:	stp	x29, x30, [sp, #-48]!
  40f5fc:	mov	x29, sp
  40f600:	str	x0, [sp, #40]
  40f604:	str	x1, [sp, #32]
  40f608:	str	x2, [sp, #24]
  40f60c:	mov	x4, #0x0                   	// #0
  40f610:	mov	w3, #0x0                   	// #0
  40f614:	ldr	x2, [sp, #24]
  40f618:	ldr	x1, [sp, #32]
  40f61c:	ldr	x0, [sp, #40]
  40f620:	bl	40f52c <ferror@plt+0xcc4c>
  40f624:	ldp	x29, x30, [sp], #48
  40f628:	ret
  40f62c:	stp	x29, x30, [sp, #-48]!
  40f630:	mov	x29, sp
  40f634:	str	x0, [sp, #24]
  40f638:	mov	w0, #0x1                   	// #1
  40f63c:	str	w0, [sp, #44]
  40f640:	ldr	x0, [sp, #24]
  40f644:	ldr	w0, [x0]
  40f648:	add	x1, sp, #0x2c
  40f64c:	mov	w4, #0x4                   	// #4
  40f650:	mov	x3, x1
  40f654:	mov	w2, #0x8                   	// #8
  40f658:	mov	w1, #0x10e                 	// #270
  40f65c:	bl	402410 <setsockopt@plt>
  40f660:	cmp	w0, #0x0
  40f664:	b.ge	40f67c <ferror@plt+0xcd9c>  // b.tcont
  40f668:	adrp	x0, 412000 <ferror@plt+0xf720>
  40f66c:	add	x0, x0, #0xa8
  40f670:	bl	402240 <perror@plt>
  40f674:	mov	w0, #0xffffffff            	// #-1
  40f678:	b	40f694 <ferror@plt+0xcdb4>
  40f67c:	ldr	x0, [sp, #24]
  40f680:	ldr	w0, [x0, #48]
  40f684:	orr	w1, w0, #0x1
  40f688:	ldr	x0, [sp, #24]
  40f68c:	str	w1, [x0, #48]
  40f690:	mov	w0, #0x0                   	// #0
  40f694:	ldp	x29, x30, [sp], #48
  40f698:	ret
  40f69c:	mov	x12, #0x60d0                	// #24784
  40f6a0:	sub	sp, sp, x12
  40f6a4:	stp	x29, x30, [sp]
  40f6a8:	mov	x29, sp
  40f6ac:	stp	x19, x20, [sp, #16]
  40f6b0:	str	x0, [sp, #56]
  40f6b4:	str	x1, [sp, #48]
  40f6b8:	str	x2, [sp, #40]
  40f6bc:	str	xzr, [sp, #24728]
  40f6c0:	add	x0, sp, #0x4, lsl #12
  40f6c4:	str	wzr, [x0, #8352]
  40f6c8:	mov	w0, #0x10                  	// #16
  40f6cc:	add	x1, sp, #0x6, lsl #12
  40f6d0:	strh	w0, [x1, #152]
  40f6d4:	add	x0, sp, #0x6, lsl #12
  40f6d8:	stp	xzr, xzr, [x0, #80]
  40f6dc:	add	x0, sp, #0x6, lsl #12
  40f6e0:	stp	xzr, xzr, [x0, #96]
  40f6e4:	add	x0, sp, #0x6, lsl #12
  40f6e8:	stp	xzr, xzr, [x0, #112]
  40f6ec:	str	xzr, [sp, #24704]
  40f6f0:	add	x0, sp, #0x6, lsl #12
  40f6f4:	add	x0, x0, #0x98
  40f6f8:	str	x0, [sp, #24656]
  40f6fc:	mov	w0, #0xc                   	// #12
  40f700:	add	x1, sp, #0x4, lsl #12
  40f704:	str	w0, [x1, #8280]
  40f708:	add	x0, sp, #0x6, lsl #12
  40f70c:	add	x0, x0, #0x88
  40f710:	str	x0, [sp, #24672]
  40f714:	mov	x0, #0x1                   	// #1
  40f718:	str	x0, [sp, #24680]
  40f71c:	ldr	x0, [sp, #56]
  40f720:	ldr	w0, [x0, #48]
  40f724:	and	w0, w0, #0x1
  40f728:	cmp	w0, #0x0
  40f72c:	b.eq	40f740 <ferror@plt+0xce60>  // b.none
  40f730:	add	x0, sp, #0x50
  40f734:	str	x0, [sp, #24688]
  40f738:	mov	x0, #0x2000                	// #8192
  40f73c:	str	x0, [sp, #24696]
  40f740:	add	x0, sp, #0x2, lsl #12
  40f744:	add	x0, x0, #0x50
  40f748:	str	x0, [sp, #24712]
  40f74c:	mov	x0, #0x4000                	// #16384
  40f750:	str	x0, [sp, #24720]
  40f754:	ldr	x0, [sp, #56]
  40f758:	ldr	w0, [x0]
  40f75c:	add	x1, sp, #0x6, lsl #12
  40f760:	add	x1, x1, #0x50
  40f764:	mov	w2, #0x0                   	// #0
  40f768:	bl	402200 <recvmsg@plt>
  40f76c:	add	x1, sp, #0x4, lsl #12
  40f770:	str	w0, [x1, #8396]
  40f774:	add	x0, sp, #0x4, lsl #12
  40f778:	ldr	w0, [x0, #8396]
  40f77c:	cmp	w0, #0x0
  40f780:	b.ge	40f7f8 <ferror@plt+0xcf18>  // b.tcont
  40f784:	bl	402840 <__errno_location@plt>
  40f788:	ldr	w0, [x0]
  40f78c:	cmp	w0, #0x4
  40f790:	b.eq	40faf4 <ferror@plt+0xd214>  // b.none
  40f794:	bl	402840 <__errno_location@plt>
  40f798:	ldr	w0, [x0]
  40f79c:	cmp	w0, #0xb
  40f7a0:	b.eq	40faf4 <ferror@plt+0xd214>  // b.none
  40f7a4:	adrp	x0, 425000 <ferror@plt+0x22720>
  40f7a8:	ldr	x0, [x0, #3992]
  40f7ac:	ldr	x19, [x0]
  40f7b0:	bl	402840 <__errno_location@plt>
  40f7b4:	ldr	w0, [x0]
  40f7b8:	bl	402560 <strerror@plt>
  40f7bc:	mov	x20, x0
  40f7c0:	bl	402840 <__errno_location@plt>
  40f7c4:	ldr	w0, [x0]
  40f7c8:	mov	w3, w0
  40f7cc:	mov	x2, x20
  40f7d0:	adrp	x0, 411000 <ferror@plt+0xe720>
  40f7d4:	add	x1, x0, #0xf48
  40f7d8:	mov	x0, x19
  40f7dc:	bl	4028a0 <fprintf@plt>
  40f7e0:	bl	402840 <__errno_location@plt>
  40f7e4:	ldr	w0, [x0]
  40f7e8:	cmp	w0, #0x69
  40f7ec:	b.eq	40fafc <ferror@plt+0xd21c>  // b.none
  40f7f0:	mov	w0, #0xffffffff            	// #-1
  40f7f4:	b	40fb04 <ferror@plt+0xd224>
  40f7f8:	add	x0, sp, #0x4, lsl #12
  40f7fc:	ldr	w0, [x0, #8396]
  40f800:	cmp	w0, #0x0
  40f804:	b.ne	40f834 <ferror@plt+0xcf54>  // b.any
  40f808:	adrp	x0, 425000 <ferror@plt+0x22720>
  40f80c:	ldr	x0, [x0, #3992]
  40f810:	ldr	x0, [x0]
  40f814:	mov	x3, x0
  40f818:	mov	x2, #0xf                   	// #15
  40f81c:	mov	x1, #0x1                   	// #1
  40f820:	adrp	x0, 411000 <ferror@plt+0xe720>
  40f824:	add	x0, x0, #0xf68
  40f828:	bl	4026e0 <fwrite@plt>
  40f82c:	mov	w0, #0xffffffff            	// #-1
  40f830:	b	40fb04 <ferror@plt+0xd224>
  40f834:	add	x0, sp, #0x4, lsl #12
  40f838:	ldr	w0, [x0, #8280]
  40f83c:	cmp	w0, #0xc
  40f840:	b.eq	40f874 <ferror@plt+0xcf94>  // b.none
  40f844:	adrp	x0, 425000 <ferror@plt+0x22720>
  40f848:	ldr	x0, [x0, #3992]
  40f84c:	ldr	x3, [x0]
  40f850:	add	x0, sp, #0x4, lsl #12
  40f854:	ldr	w0, [x0, #8280]
  40f858:	mov	w2, w0
  40f85c:	adrp	x0, 412000 <ferror@plt+0xf720>
  40f860:	add	x1, x0, #0xc0
  40f864:	mov	x0, x3
  40f868:	bl	4028a0 <fprintf@plt>
  40f86c:	mov	w0, #0x1                   	// #1
  40f870:	bl	402230 <exit@plt>
  40f874:	ldr	x0, [sp, #56]
  40f878:	ldr	w0, [x0, #48]
  40f87c:	and	w0, w0, #0x1
  40f880:	cmp	w0, #0x0
  40f884:	b.eq	40f928 <ferror@plt+0xd048>  // b.none
  40f888:	add	x0, sp, #0x48
  40f88c:	mov	x2, #0x4                   	// #4
  40f890:	mov	w1, #0x0                   	// #0
  40f894:	bl	402490 <memset@plt>
  40f898:	mov	w0, #0xffffffff            	// #-1
  40f89c:	str	w0, [sp, #72]
  40f8a0:	ldr	x0, [sp, #24696]
  40f8a4:	cmp	x0, #0xf
  40f8a8:	b.ls	40f8b4 <ferror@plt+0xcfd4>  // b.plast
  40f8ac:	ldr	x0, [sp, #24688]
  40f8b0:	b	40f8b8 <ferror@plt+0xcfd8>
  40f8b4:	mov	x0, #0x0                   	// #0
  40f8b8:	str	x0, [sp, #24760]
  40f8bc:	b	40f91c <ferror@plt+0xd03c>
  40f8c0:	ldr	x0, [sp, #24760]
  40f8c4:	ldr	w0, [x0, #8]
  40f8c8:	cmp	w0, #0x10e
  40f8cc:	b.ne	40f908 <ferror@plt+0xd028>  // b.any
  40f8d0:	ldr	x0, [sp, #24760]
  40f8d4:	ldr	w0, [x0, #12]
  40f8d8:	cmp	w0, #0x8
  40f8dc:	b.ne	40f908 <ferror@plt+0xd028>  // b.any
  40f8e0:	ldr	x0, [sp, #24760]
  40f8e4:	ldr	x0, [x0]
  40f8e8:	cmp	x0, #0x14
  40f8ec:	b.ne	40f908 <ferror@plt+0xd028>  // b.any
  40f8f0:	ldr	x0, [sp, #24760]
  40f8f4:	add	x0, x0, #0x10
  40f8f8:	str	x0, [sp, #24752]
  40f8fc:	ldr	x0, [sp, #24752]
  40f900:	ldr	w0, [x0]
  40f904:	str	w0, [sp, #72]
  40f908:	add	x0, sp, #0x6, lsl #12
  40f90c:	add	x0, x0, #0x50
  40f910:	ldr	x1, [sp, #24760]
  40f914:	bl	402250 <__cmsg_nxthdr@plt>
  40f918:	str	x0, [sp, #24760]
  40f91c:	ldr	x0, [sp, #24760]
  40f920:	cmp	x0, #0x0
  40f924:	b.ne	40f8c0 <ferror@plt+0xcfe0>  // b.any
  40f928:	add	x0, sp, #0x2, lsl #12
  40f92c:	add	x0, x0, #0x50
  40f930:	str	x0, [sp, #24768]
  40f934:	b	40fa6c <ferror@plt+0xd18c>
  40f938:	ldr	x0, [sp, #24768]
  40f93c:	ldr	w0, [x0]
  40f940:	add	x1, sp, #0x4, lsl #12
  40f944:	str	w0, [x1, #8364]
  40f948:	add	x0, sp, #0x4, lsl #12
  40f94c:	ldr	w0, [x0, #8364]
  40f950:	sub	w0, w0, #0x10
  40f954:	add	x1, sp, #0x4, lsl #12
  40f958:	str	w0, [x1, #8360]
  40f95c:	add	x0, sp, #0x4, lsl #12
  40f960:	ldr	w0, [x0, #8360]
  40f964:	cmp	w0, #0x0
  40f968:	b.lt	40f984 <ferror@plt+0xd0a4>  // b.tstop
  40f96c:	add	x0, sp, #0x4, lsl #12
  40f970:	ldr	w1, [x0, #8364]
  40f974:	add	x0, sp, #0x4, lsl #12
  40f978:	ldr	w0, [x0, #8396]
  40f97c:	cmp	w1, w0
  40f980:	b.le	40f9f0 <ferror@plt+0xd110>
  40f984:	add	x0, sp, #0x4, lsl #12
  40f988:	ldr	w0, [x0, #8320]
  40f98c:	and	w0, w0, #0x20
  40f990:	cmp	w0, #0x0
  40f994:	b.eq	40f9c4 <ferror@plt+0xd0e4>  // b.none
  40f998:	adrp	x0, 425000 <ferror@plt+0x22720>
  40f99c:	ldr	x0, [x0, #3992]
  40f9a0:	ldr	x0, [x0]
  40f9a4:	mov	x3, x0
  40f9a8:	mov	x2, #0x12                  	// #18
  40f9ac:	mov	x1, #0x1                   	// #1
  40f9b0:	adrp	x0, 412000 <ferror@plt+0xf720>
  40f9b4:	add	x0, x0, #0x58
  40f9b8:	bl	4026e0 <fwrite@plt>
  40f9bc:	mov	w0, #0xffffffff            	// #-1
  40f9c0:	b	40fb04 <ferror@plt+0xd224>
  40f9c4:	adrp	x0, 425000 <ferror@plt+0x22720>
  40f9c8:	ldr	x0, [x0, #3992]
  40f9cc:	ldr	x3, [x0]
  40f9d0:	add	x0, sp, #0x4, lsl #12
  40f9d4:	ldr	w2, [x0, #8364]
  40f9d8:	adrp	x0, 412000 <ferror@plt+0xf720>
  40f9dc:	add	x1, x0, #0x70
  40f9e0:	mov	x0, x3
  40f9e4:	bl	4028a0 <fprintf@plt>
  40f9e8:	mov	w0, #0x1                   	// #1
  40f9ec:	bl	402230 <exit@plt>
  40f9f0:	add	x0, sp, #0x48
  40f9f4:	ldr	x3, [sp, #48]
  40f9f8:	ldr	x2, [sp, #40]
  40f9fc:	ldr	x1, [sp, #24768]
  40fa00:	blr	x3
  40fa04:	add	x1, sp, #0x4, lsl #12
  40fa08:	str	w0, [x1, #8356]
  40fa0c:	add	x0, sp, #0x4, lsl #12
  40fa10:	ldr	w0, [x0, #8356]
  40fa14:	cmp	w0, #0x0
  40fa18:	b.ge	40fa28 <ferror@plt+0xd148>  // b.tcont
  40fa1c:	add	x0, sp, #0x4, lsl #12
  40fa20:	ldr	w0, [x0, #8356]
  40fa24:	b	40fb04 <ferror@plt+0xd224>
  40fa28:	add	x0, sp, #0x4, lsl #12
  40fa2c:	ldr	w1, [x0, #8396]
  40fa30:	add	x0, sp, #0x4, lsl #12
  40fa34:	ldr	w0, [x0, #8364]
  40fa38:	add	w0, w0, #0x3
  40fa3c:	and	w0, w0, #0xfffffffc
  40fa40:	sub	w0, w1, w0
  40fa44:	add	x1, sp, #0x4, lsl #12
  40fa48:	str	w0, [x1, #8396]
  40fa4c:	add	x0, sp, #0x4, lsl #12
  40fa50:	ldr	w0, [x0, #8364]
  40fa54:	add	w0, w0, #0x3
  40fa58:	mov	w0, w0
  40fa5c:	and	x0, x0, #0xfffffffc
  40fa60:	ldr	x1, [sp, #24768]
  40fa64:	add	x0, x1, x0
  40fa68:	str	x0, [sp, #24768]
  40fa6c:	add	x0, sp, #0x4, lsl #12
  40fa70:	ldr	w0, [x0, #8396]
  40fa74:	cmp	w0, #0xf
  40fa78:	b.hi	40f938 <ferror@plt+0xd058>  // b.pmore
  40fa7c:	add	x0, sp, #0x4, lsl #12
  40fa80:	ldr	w0, [x0, #8320]
  40fa84:	and	w0, w0, #0x20
  40fa88:	cmp	w0, #0x0
  40fa8c:	b.eq	40fab8 <ferror@plt+0xd1d8>  // b.none
  40fa90:	adrp	x0, 425000 <ferror@plt+0x22720>
  40fa94:	ldr	x0, [x0, #3992]
  40fa98:	ldr	x0, [x0]
  40fa9c:	mov	x3, x0
  40faa0:	mov	x2, #0x12                  	// #18
  40faa4:	mov	x1, #0x1                   	// #1
  40faa8:	adrp	x0, 411000 <ferror@plt+0xe720>
  40faac:	add	x0, x0, #0xfd0
  40fab0:	bl	4026e0 <fwrite@plt>
  40fab4:	b	40fb00 <ferror@plt+0xd220>
  40fab8:	add	x0, sp, #0x4, lsl #12
  40fabc:	ldr	w0, [x0, #8396]
  40fac0:	cmp	w0, #0x0
  40fac4:	b.eq	40f74c <ferror@plt+0xce6c>  // b.none
  40fac8:	adrp	x0, 425000 <ferror@plt+0x22720>
  40facc:	ldr	x0, [x0, #3992]
  40fad0:	ldr	x3, [x0]
  40fad4:	add	x0, sp, #0x4, lsl #12
  40fad8:	ldr	w2, [x0, #8396]
  40fadc:	adrp	x0, 411000 <ferror@plt+0xe720>
  40fae0:	add	x1, x0, #0xfe8
  40fae4:	mov	x0, x3
  40fae8:	bl	4028a0 <fprintf@plt>
  40faec:	mov	w0, #0x1                   	// #1
  40faf0:	bl	402230 <exit@plt>
  40faf4:	nop
  40faf8:	b	40f74c <ferror@plt+0xce6c>
  40fafc:	nop
  40fb00:	b	40f74c <ferror@plt+0xce6c>
  40fb04:	ldp	x19, x20, [sp, #16]
  40fb08:	ldp	x29, x30, [sp]
  40fb0c:	mov	x12, #0x60d0                	// #24784
  40fb10:	add	sp, sp, x12
  40fb14:	ret
  40fb18:	mov	x12, #0x4060                	// #16480
  40fb1c:	sub	sp, sp, x12
  40fb20:	stp	x29, x30, [sp]
  40fb24:	mov	x29, sp
  40fb28:	str	x19, [sp, #16]
  40fb2c:	str	x0, [sp, #56]
  40fb30:	str	x1, [sp, #48]
  40fb34:	str	x2, [sp, #40]
  40fb38:	add	x0, sp, #0x40
  40fb3c:	str	x0, [sp, #16472]
  40fb40:	add	x0, sp, #0x40
  40fb44:	ldr	x3, [sp, #56]
  40fb48:	mov	x2, #0x10                  	// #16
  40fb4c:	mov	x1, #0x1                   	// #1
  40fb50:	bl	402630 <fread@plt>
  40fb54:	str	x0, [sp, #16464]
  40fb58:	ldr	x0, [sp, #16464]
  40fb5c:	cmp	x0, #0x0
  40fb60:	b.ne	40fb7c <ferror@plt+0xd29c>  // b.any
  40fb64:	ldr	x0, [sp, #56]
  40fb68:	bl	4025c0 <feof@plt>
  40fb6c:	cmp	w0, #0x0
  40fb70:	b.eq	40fb7c <ferror@plt+0xd29c>  // b.none
  40fb74:	mov	w0, #0x0                   	// #0
  40fb78:	b	40fd3c <ferror@plt+0xd45c>
  40fb7c:	ldr	x0, [sp, #16464]
  40fb80:	cmp	x0, #0x10
  40fb84:	b.eq	40fbe0 <ferror@plt+0xd300>  // b.none
  40fb88:	ldr	x0, [sp, #56]
  40fb8c:	bl	4028e0 <ferror@plt>
  40fb90:	cmp	w0, #0x0
  40fb94:	b.eq	40fba4 <ferror@plt+0xd2c4>  // b.none
  40fb98:	adrp	x0, 412000 <ferror@plt+0xf720>
  40fb9c:	add	x0, x0, #0xe0
  40fba0:	bl	402240 <perror@plt>
  40fba4:	ldr	x0, [sp, #56]
  40fba8:	bl	4025c0 <feof@plt>
  40fbac:	cmp	w0, #0x0
  40fbb0:	b.eq	40fbd8 <ferror@plt+0xd2f8>  // b.none
  40fbb4:	adrp	x0, 425000 <ferror@plt+0x22720>
  40fbb8:	ldr	x0, [x0, #3992]
  40fbbc:	ldr	x0, [x0]
  40fbc0:	mov	x3, x0
  40fbc4:	mov	x2, #0x22                  	// #34
  40fbc8:	mov	x1, #0x1                   	// #1
  40fbcc:	adrp	x0, 412000 <ferror@plt+0xf720>
  40fbd0:	add	x0, x0, #0xf8
  40fbd4:	bl	4026e0 <fwrite@plt>
  40fbd8:	mov	w0, #0xffffffff            	// #-1
  40fbdc:	b	40fd3c <ferror@plt+0xd45c>
  40fbe0:	ldr	x0, [sp, #16472]
  40fbe4:	ldr	w0, [x0]
  40fbe8:	add	x1, sp, #0x4, lsl #12
  40fbec:	str	w0, [x1, #76]
  40fbf0:	add	x0, sp, #0x4, lsl #12
  40fbf4:	ldr	w0, [x0, #76]
  40fbf8:	sub	w0, w0, #0x10
  40fbfc:	add	x1, sp, #0x4, lsl #12
  40fc00:	str	w0, [x1, #72]
  40fc04:	add	x0, sp, #0x4, lsl #12
  40fc08:	ldr	w0, [x0, #72]
  40fc0c:	cmp	w0, #0x0
  40fc10:	b.lt	40fc24 <ferror@plt+0xd344>  // b.tstop
  40fc14:	add	x0, sp, #0x4, lsl #12
  40fc18:	ldr	w0, [x0, #76]
  40fc1c:	cmp	w0, #0x4, lsl #12
  40fc20:	b.ls	40fc5c <ferror@plt+0xd37c>  // b.plast
  40fc24:	adrp	x0, 425000 <ferror@plt+0x22720>
  40fc28:	ldr	x0, [x0, #3992]
  40fc2c:	ldr	x19, [x0]
  40fc30:	ldr	x0, [sp, #56]
  40fc34:	bl	4022f0 <ftell@plt>
  40fc38:	mov	x3, x0
  40fc3c:	add	x0, sp, #0x4, lsl #12
  40fc40:	ldr	w2, [x0, #76]
  40fc44:	adrp	x0, 412000 <ferror@plt+0xf720>
  40fc48:	add	x1, x0, #0x120
  40fc4c:	mov	x0, x19
  40fc50:	bl	4028a0 <fprintf@plt>
  40fc54:	mov	w0, #0xffffffff            	// #-1
  40fc58:	b	40fd3c <ferror@plt+0xd45c>
  40fc5c:	ldr	x0, [sp, #16472]
  40fc60:	add	x4, x0, #0x10
  40fc64:	add	x0, sp, #0x4, lsl #12
  40fc68:	ldr	w0, [x0, #72]
  40fc6c:	add	w0, w0, #0x3
  40fc70:	mov	w0, w0
  40fc74:	and	x0, x0, #0xfffffffc
  40fc78:	ldr	x3, [sp, #56]
  40fc7c:	mov	x2, x0
  40fc80:	mov	x1, #0x1                   	// #1
  40fc84:	mov	x0, x4
  40fc88:	bl	402630 <fread@plt>
  40fc8c:	str	x0, [sp, #16464]
  40fc90:	add	x0, sp, #0x4, lsl #12
  40fc94:	ldr	w0, [x0, #72]
  40fc98:	add	w0, w0, #0x3
  40fc9c:	mov	w0, w0
  40fca0:	and	x0, x0, #0xfffffffc
  40fca4:	ldr	x1, [sp, #16464]
  40fca8:	cmp	x1, x0
  40fcac:	b.eq	40fd08 <ferror@plt+0xd428>  // b.none
  40fcb0:	ldr	x0, [sp, #56]
  40fcb4:	bl	4028e0 <ferror@plt>
  40fcb8:	cmp	w0, #0x0
  40fcbc:	b.eq	40fccc <ferror@plt+0xd3ec>  // b.none
  40fcc0:	adrp	x0, 412000 <ferror@plt+0xf720>
  40fcc4:	add	x0, x0, #0xe0
  40fcc8:	bl	402240 <perror@plt>
  40fccc:	ldr	x0, [sp, #56]
  40fcd0:	bl	4025c0 <feof@plt>
  40fcd4:	cmp	w0, #0x0
  40fcd8:	b.eq	40fd00 <ferror@plt+0xd420>  // b.none
  40fcdc:	adrp	x0, 425000 <ferror@plt+0x22720>
  40fce0:	ldr	x0, [x0, #3992]
  40fce4:	ldr	x0, [x0]
  40fce8:	mov	x3, x0
  40fcec:	mov	x2, #0x22                  	// #34
  40fcf0:	mov	x1, #0x1                   	// #1
  40fcf4:	adrp	x0, 412000 <ferror@plt+0xf720>
  40fcf8:	add	x0, x0, #0xf8
  40fcfc:	bl	4026e0 <fwrite@plt>
  40fd00:	mov	w0, #0xffffffff            	// #-1
  40fd04:	b	40fd3c <ferror@plt+0xd45c>
  40fd08:	ldr	x3, [sp, #48]
  40fd0c:	ldr	x2, [sp, #40]
  40fd10:	ldr	x1, [sp, #16472]
  40fd14:	mov	x0, #0x0                   	// #0
  40fd18:	blr	x3
  40fd1c:	add	x1, sp, #0x4, lsl #12
  40fd20:	str	w0, [x1, #68]
  40fd24:	add	x0, sp, #0x4, lsl #12
  40fd28:	ldr	w0, [x0, #68]
  40fd2c:	cmp	w0, #0x0
  40fd30:	b.ge	40fb40 <ferror@plt+0xd260>  // b.tcont
  40fd34:	add	x0, sp, #0x4, lsl #12
  40fd38:	ldr	w0, [x0, #68]
  40fd3c:	ldr	x19, [sp, #16]
  40fd40:	ldp	x29, x30, [sp]
  40fd44:	mov	x12, #0x4060                	// #16480
  40fd48:	add	sp, sp, x12
  40fd4c:	ret
  40fd50:	stp	x29, x30, [sp, #-32]!
  40fd54:	mov	x29, sp
  40fd58:	str	x0, [sp, #24]
  40fd5c:	str	w1, [sp, #20]
  40fd60:	str	w2, [sp, #16]
  40fd64:	mov	w4, #0x0                   	// #0
  40fd68:	mov	x3, #0x0                   	// #0
  40fd6c:	ldr	w2, [sp, #16]
  40fd70:	ldr	w1, [sp, #20]
  40fd74:	ldr	x0, [sp, #24]
  40fd78:	bl	40feb8 <ferror@plt+0xd5d8>
  40fd7c:	ldp	x29, x30, [sp], #32
  40fd80:	ret
  40fd84:	stp	x29, x30, [sp, #-48]!
  40fd88:	mov	x29, sp
  40fd8c:	str	x0, [sp, #40]
  40fd90:	str	w1, [sp, #36]
  40fd94:	str	w2, [sp, #32]
  40fd98:	strb	w3, [sp, #31]
  40fd9c:	add	x0, sp, #0x1f
  40fda0:	mov	w4, #0x1                   	// #1
  40fda4:	mov	x3, x0
  40fda8:	ldr	w2, [sp, #32]
  40fdac:	ldr	w1, [sp, #36]
  40fdb0:	ldr	x0, [sp, #40]
  40fdb4:	bl	40feb8 <ferror@plt+0xd5d8>
  40fdb8:	ldp	x29, x30, [sp], #48
  40fdbc:	ret
  40fdc0:	stp	x29, x30, [sp, #-48]!
  40fdc4:	mov	x29, sp
  40fdc8:	str	x0, [sp, #40]
  40fdcc:	str	w1, [sp, #36]
  40fdd0:	str	w2, [sp, #32]
  40fdd4:	strh	w3, [sp, #30]
  40fdd8:	add	x0, sp, #0x1e
  40fddc:	mov	w4, #0x2                   	// #2
  40fde0:	mov	x3, x0
  40fde4:	ldr	w2, [sp, #32]
  40fde8:	ldr	w1, [sp, #36]
  40fdec:	ldr	x0, [sp, #40]
  40fdf0:	bl	40feb8 <ferror@plt+0xd5d8>
  40fdf4:	ldp	x29, x30, [sp], #48
  40fdf8:	ret
  40fdfc:	stp	x29, x30, [sp, #-48]!
  40fe00:	mov	x29, sp
  40fe04:	str	x0, [sp, #40]
  40fe08:	str	w1, [sp, #36]
  40fe0c:	str	w2, [sp, #32]
  40fe10:	str	w3, [sp, #28]
  40fe14:	add	x0, sp, #0x1c
  40fe18:	mov	w4, #0x4                   	// #4
  40fe1c:	mov	x3, x0
  40fe20:	ldr	w2, [sp, #32]
  40fe24:	ldr	w1, [sp, #36]
  40fe28:	ldr	x0, [sp, #40]
  40fe2c:	bl	40feb8 <ferror@plt+0xd5d8>
  40fe30:	ldp	x29, x30, [sp], #48
  40fe34:	ret
  40fe38:	stp	x29, x30, [sp, #-48]!
  40fe3c:	mov	x29, sp
  40fe40:	str	x0, [sp, #40]
  40fe44:	str	w1, [sp, #36]
  40fe48:	str	w2, [sp, #32]
  40fe4c:	str	x3, [sp, #24]
  40fe50:	add	x0, sp, #0x18
  40fe54:	mov	w4, #0x8                   	// #8
  40fe58:	mov	x3, x0
  40fe5c:	ldr	w2, [sp, #32]
  40fe60:	ldr	w1, [sp, #36]
  40fe64:	ldr	x0, [sp, #40]
  40fe68:	bl	40feb8 <ferror@plt+0xd5d8>
  40fe6c:	ldp	x29, x30, [sp], #48
  40fe70:	ret
  40fe74:	stp	x29, x30, [sp, #-48]!
  40fe78:	mov	x29, sp
  40fe7c:	str	x0, [sp, #40]
  40fe80:	str	w1, [sp, #36]
  40fe84:	str	w2, [sp, #32]
  40fe88:	str	x3, [sp, #24]
  40fe8c:	ldr	x0, [sp, #24]
  40fe90:	bl	402220 <strlen@plt>
  40fe94:	add	w0, w0, #0x1
  40fe98:	mov	w4, w0
  40fe9c:	ldr	x3, [sp, #24]
  40fea0:	ldr	w2, [sp, #32]
  40fea4:	ldr	w1, [sp, #36]
  40fea8:	ldr	x0, [sp, #40]
  40feac:	bl	40feb8 <ferror@plt+0xd5d8>
  40feb0:	ldp	x29, x30, [sp], #48
  40feb4:	ret
  40feb8:	stp	x29, x30, [sp, #-64]!
  40febc:	mov	x29, sp
  40fec0:	str	x0, [sp, #40]
  40fec4:	str	w1, [sp, #36]
  40fec8:	str	w2, [sp, #32]
  40fecc:	str	x3, [sp, #24]
  40fed0:	str	w4, [sp, #20]
  40fed4:	ldr	w0, [sp, #20]
  40fed8:	add	w0, w0, #0x4
  40fedc:	str	w0, [sp, #60]
  40fee0:	ldr	x0, [sp, #40]
  40fee4:	ldr	w0, [x0]
  40fee8:	add	w0, w0, #0x3
  40feec:	and	w1, w0, #0xfffffffc
  40fef0:	ldr	w0, [sp, #60]
  40fef4:	add	w0, w0, #0x3
  40fef8:	and	w0, w0, #0xfffffffc
  40fefc:	add	w1, w1, w0
  40ff00:	ldr	w0, [sp, #36]
  40ff04:	cmp	w1, w0
  40ff08:	b.ls	40ff34 <ferror@plt+0xd654>  // b.plast
  40ff0c:	adrp	x0, 425000 <ferror@plt+0x22720>
  40ff10:	ldr	x0, [x0, #3992]
  40ff14:	ldr	x3, [x0]
  40ff18:	ldr	w2, [sp, #36]
  40ff1c:	adrp	x0, 412000 <ferror@plt+0xf720>
  40ff20:	add	x1, x0, #0x148
  40ff24:	mov	x0, x3
  40ff28:	bl	4028a0 <fprintf@plt>
  40ff2c:	mov	w0, #0xffffffff            	// #-1
  40ff30:	b	40ffc4 <ferror@plt+0xd6e4>
  40ff34:	ldr	x0, [sp, #40]
  40ff38:	ldr	w0, [x0]
  40ff3c:	add	w0, w0, #0x3
  40ff40:	mov	w0, w0
  40ff44:	and	x0, x0, #0xfffffffc
  40ff48:	ldr	x1, [sp, #40]
  40ff4c:	add	x0, x1, x0
  40ff50:	str	x0, [sp, #48]
  40ff54:	ldr	w0, [sp, #32]
  40ff58:	and	w1, w0, #0xffff
  40ff5c:	ldr	x0, [sp, #48]
  40ff60:	strh	w1, [x0, #2]
  40ff64:	ldr	w0, [sp, #60]
  40ff68:	and	w1, w0, #0xffff
  40ff6c:	ldr	x0, [sp, #48]
  40ff70:	strh	w1, [x0]
  40ff74:	ldr	w0, [sp, #20]
  40ff78:	cmp	w0, #0x0
  40ff7c:	b.eq	40ff98 <ferror@plt+0xd6b8>  // b.none
  40ff80:	ldr	x0, [sp, #48]
  40ff84:	add	x0, x0, #0x4
  40ff88:	ldrsw	x1, [sp, #20]
  40ff8c:	mov	x2, x1
  40ff90:	ldr	x1, [sp, #24]
  40ff94:	bl	4021f0 <memcpy@plt>
  40ff98:	ldr	x0, [sp, #40]
  40ff9c:	ldr	w0, [x0]
  40ffa0:	add	w0, w0, #0x3
  40ffa4:	and	w1, w0, #0xfffffffc
  40ffa8:	ldr	w0, [sp, #60]
  40ffac:	add	w0, w0, #0x3
  40ffb0:	and	w0, w0, #0xfffffffc
  40ffb4:	add	w1, w1, w0
  40ffb8:	ldr	x0, [sp, #40]
  40ffbc:	str	w1, [x0]
  40ffc0:	mov	w0, #0x0                   	// #0
  40ffc4:	ldp	x29, x30, [sp], #64
  40ffc8:	ret
  40ffcc:	stp	x29, x30, [sp, #-48]!
  40ffd0:	mov	x29, sp
  40ffd4:	str	x0, [sp, #40]
  40ffd8:	str	w1, [sp, #36]
  40ffdc:	str	x2, [sp, #24]
  40ffe0:	str	w3, [sp, #32]
  40ffe4:	ldr	x0, [sp, #40]
  40ffe8:	ldr	w0, [x0]
  40ffec:	add	w0, w0, #0x3
  40fff0:	and	w1, w0, #0xfffffffc
  40fff4:	ldr	w0, [sp, #32]
  40fff8:	add	w0, w0, #0x3
  40fffc:	and	w0, w0, #0xfffffffc
  410000:	add	w1, w1, w0
  410004:	ldr	w0, [sp, #36]
  410008:	cmp	w1, w0
  41000c:	b.ls	410038 <ferror@plt+0xd758>  // b.plast
  410010:	adrp	x0, 425000 <ferror@plt+0x22720>
  410014:	ldr	x0, [x0, #3992]
  410018:	ldr	x3, [x0]
  41001c:	ldr	w2, [sp, #36]
  410020:	adrp	x0, 412000 <ferror@plt+0xf720>
  410024:	add	x1, x0, #0x178
  410028:	mov	x0, x3
  41002c:	bl	4028a0 <fprintf@plt>
  410030:	mov	w0, #0xffffffff            	// #-1
  410034:	b	4100dc <ferror@plt+0xd7fc>
  410038:	ldr	x0, [sp, #40]
  41003c:	ldr	w0, [x0]
  410040:	add	w0, w0, #0x3
  410044:	mov	w0, w0
  410048:	and	x0, x0, #0xfffffffc
  41004c:	ldr	x1, [sp, #40]
  410050:	add	x0, x1, x0
  410054:	ldrsw	x1, [sp, #32]
  410058:	mov	x2, x1
  41005c:	ldr	x1, [sp, #24]
  410060:	bl	4021f0 <memcpy@plt>
  410064:	ldr	x0, [sp, #40]
  410068:	ldr	w0, [x0]
  41006c:	add	w0, w0, #0x3
  410070:	mov	w0, w0
  410074:	and	x1, x0, #0xfffffffc
  410078:	ldrsw	x0, [sp, #32]
  41007c:	add	x0, x1, x0
  410080:	ldr	x1, [sp, #40]
  410084:	add	x3, x1, x0
  410088:	ldr	w0, [sp, #32]
  41008c:	add	w0, w0, #0x3
  410090:	and	w1, w0, #0xfffffffc
  410094:	ldr	w0, [sp, #32]
  410098:	sub	w0, w1, w0
  41009c:	mov	w0, w0
  4100a0:	mov	x2, x0
  4100a4:	mov	w1, #0x0                   	// #0
  4100a8:	mov	x0, x3
  4100ac:	bl	402490 <memset@plt>
  4100b0:	ldr	x0, [sp, #40]
  4100b4:	ldr	w0, [x0]
  4100b8:	add	w0, w0, #0x3
  4100bc:	and	w1, w0, #0xfffffffc
  4100c0:	ldr	w0, [sp, #32]
  4100c4:	add	w0, w0, #0x3
  4100c8:	and	w0, w0, #0xfffffffc
  4100cc:	add	w1, w1, w0
  4100d0:	ldr	x0, [sp, #40]
  4100d4:	str	w1, [x0]
  4100d8:	mov	w0, #0x0                   	// #0
  4100dc:	ldp	x29, x30, [sp], #48
  4100e0:	ret
  4100e4:	stp	x29, x30, [sp, #-48]!
  4100e8:	mov	x29, sp
  4100ec:	str	x0, [sp, #24]
  4100f0:	str	w1, [sp, #20]
  4100f4:	str	w2, [sp, #16]
  4100f8:	ldr	x0, [sp, #24]
  4100fc:	ldr	w0, [x0]
  410100:	add	w0, w0, #0x3
  410104:	mov	w0, w0
  410108:	and	x0, x0, #0xfffffffc
  41010c:	ldr	x1, [sp, #24]
  410110:	add	x0, x1, x0
  410114:	str	x0, [sp, #40]
  410118:	mov	w4, #0x0                   	// #0
  41011c:	mov	x3, #0x0                   	// #0
  410120:	ldr	w2, [sp, #16]
  410124:	ldr	w1, [sp, #20]
  410128:	ldr	x0, [sp, #24]
  41012c:	bl	40feb8 <ferror@plt+0xd5d8>
  410130:	ldr	x0, [sp, #40]
  410134:	ldp	x29, x30, [sp], #48
  410138:	ret
  41013c:	sub	sp, sp, #0x10
  410140:	str	x0, [sp, #8]
  410144:	str	x1, [sp]
  410148:	ldr	x0, [sp, #8]
  41014c:	ldr	w0, [x0]
  410150:	add	w0, w0, #0x3
  410154:	mov	w0, w0
  410158:	and	x0, x0, #0xfffffffc
  41015c:	ldr	x1, [sp, #8]
  410160:	add	x1, x1, x0
  410164:	ldr	x0, [sp]
  410168:	sub	x0, x1, x0
  41016c:	and	w1, w0, #0xffff
  410170:	ldr	x0, [sp]
  410174:	strh	w1, [x0]
  410178:	ldr	x0, [sp, #8]
  41017c:	ldr	w0, [x0]
  410180:	add	sp, sp, #0x10
  410184:	ret
  410188:	stp	x29, x30, [sp, #-64]!
  41018c:	mov	x29, sp
  410190:	str	x0, [sp, #40]
  410194:	str	w1, [sp, #36]
  410198:	str	w2, [sp, #32]
  41019c:	str	x3, [sp, #24]
  4101a0:	str	w4, [sp, #20]
  4101a4:	ldr	x0, [sp, #40]
  4101a8:	ldr	w0, [x0]
  4101ac:	add	w0, w0, #0x3
  4101b0:	mov	w0, w0
  4101b4:	and	x0, x0, #0xfffffffc
  4101b8:	ldr	x1, [sp, #40]
  4101bc:	add	x0, x1, x0
  4101c0:	str	x0, [sp, #56]
  4101c4:	ldr	w4, [sp, #20]
  4101c8:	ldr	x3, [sp, #24]
  4101cc:	ldr	w2, [sp, #32]
  4101d0:	ldr	w1, [sp, #36]
  4101d4:	ldr	x0, [sp, #40]
  4101d8:	bl	40feb8 <ferror@plt+0xd5d8>
  4101dc:	ldr	w2, [sp, #32]
  4101e0:	ldr	w1, [sp, #36]
  4101e4:	ldr	x0, [sp, #40]
  4101e8:	bl	4100e4 <ferror@plt+0xd804>
  4101ec:	ldr	x0, [sp, #56]
  4101f0:	ldp	x29, x30, [sp], #64
  4101f4:	ret
  4101f8:	stp	x29, x30, [sp, #-48]!
  4101fc:	mov	x29, sp
  410200:	str	x0, [sp, #24]
  410204:	str	x1, [sp, #16]
  410208:	ldr	x0, [sp, #16]
  41020c:	ldrh	w0, [x0]
  410210:	add	w0, w0, #0x3
  410214:	mov	w0, w0
  410218:	and	x0, x0, #0xfffffffc
  41021c:	ldr	x1, [sp, #16]
  410220:	add	x0, x1, x0
  410224:	str	x0, [sp, #40]
  410228:	ldr	x0, [sp, #24]
  41022c:	ldr	w0, [x0]
  410230:	add	w0, w0, #0x3
  410234:	mov	w0, w0
  410238:	and	x0, x0, #0xfffffffc
  41023c:	ldr	x1, [sp, #24]
  410240:	add	x1, x1, x0
  410244:	ldr	x0, [sp, #16]
  410248:	sub	x0, x1, x0
  41024c:	and	w1, w0, #0xffff
  410250:	ldr	x0, [sp, #16]
  410254:	strh	w1, [x0]
  410258:	ldr	x1, [sp, #40]
  41025c:	ldr	x0, [sp, #24]
  410260:	bl	41013c <ferror@plt+0xd85c>
  410264:	ldr	x0, [sp, #24]
  410268:	ldr	w0, [x0]
  41026c:	ldp	x29, x30, [sp], #48
  410270:	ret
  410274:	stp	x29, x30, [sp, #-64]!
  410278:	mov	x29, sp
  41027c:	str	x0, [sp, #40]
  410280:	str	w1, [sp, #36]
  410284:	str	w2, [sp, #32]
  410288:	str	w3, [sp, #28]
  41028c:	mov	w0, #0x8                   	// #8
  410290:	str	w0, [sp, #60]
  410294:	ldr	x0, [sp, #40]
  410298:	ldrh	w0, [x0]
  41029c:	add	w0, w0, #0x3
  4102a0:	and	w1, w0, #0xfffffffc
  4102a4:	ldr	w0, [sp, #60]
  4102a8:	add	w1, w1, w0
  4102ac:	ldr	w0, [sp, #36]
  4102b0:	cmp	w1, w0
  4102b4:	b.ls	4102e0 <ferror@plt+0xda00>  // b.plast
  4102b8:	adrp	x0, 425000 <ferror@plt+0x22720>
  4102bc:	ldr	x0, [x0, #3992]
  4102c0:	ldr	x3, [x0]
  4102c4:	ldr	w2, [sp, #36]
  4102c8:	adrp	x0, 412000 <ferror@plt+0xf720>
  4102cc:	add	x1, x0, #0x1a8
  4102d0:	mov	x0, x3
  4102d4:	bl	4028a0 <fprintf@plt>
  4102d8:	mov	w0, #0xffffffff            	// #-1
  4102dc:	b	410364 <ferror@plt+0xda84>
  4102e0:	ldr	x0, [sp, #40]
  4102e4:	ldrh	w0, [x0]
  4102e8:	add	w0, w0, #0x3
  4102ec:	mov	w0, w0
  4102f0:	and	x0, x0, #0xfffffffc
  4102f4:	ldr	x1, [sp, #40]
  4102f8:	add	x0, x1, x0
  4102fc:	str	x0, [sp, #48]
  410300:	ldr	w0, [sp, #32]
  410304:	and	w1, w0, #0xffff
  410308:	ldr	x0, [sp, #48]
  41030c:	strh	w1, [x0, #2]
  410310:	ldr	w0, [sp, #60]
  410314:	and	w1, w0, #0xffff
  410318:	ldr	x0, [sp, #48]
  41031c:	strh	w1, [x0]
  410320:	ldr	x0, [sp, #48]
  410324:	add	x0, x0, #0x4
  410328:	ldr	w1, [sp, #28]
  41032c:	str	w1, [x0]
  410330:	ldr	x0, [sp, #40]
  410334:	ldrh	w0, [x0]
  410338:	add	w0, w0, #0x3
  41033c:	and	w0, w0, #0xffff
  410340:	and	w0, w0, #0xfffffffc
  410344:	and	w1, w0, #0xffff
  410348:	ldr	w0, [sp, #60]
  41034c:	and	w0, w0, #0xffff
  410350:	add	w0, w1, w0
  410354:	and	w1, w0, #0xffff
  410358:	ldr	x0, [sp, #40]
  41035c:	strh	w1, [x0]
  410360:	mov	w0, #0x0                   	// #0
  410364:	ldp	x29, x30, [sp], #64
  410368:	ret
  41036c:	stp	x29, x30, [sp, #-64]!
  410370:	mov	x29, sp
  410374:	str	x0, [sp, #40]
  410378:	str	w1, [sp, #36]
  41037c:	str	w2, [sp, #32]
  410380:	str	x3, [sp, #24]
  410384:	str	w4, [sp, #20]
  410388:	ldr	w0, [sp, #20]
  41038c:	add	w0, w0, #0x4
  410390:	str	w0, [sp, #60]
  410394:	ldr	x0, [sp, #40]
  410398:	ldrh	w0, [x0]
  41039c:	add	w0, w0, #0x3
  4103a0:	and	w1, w0, #0xfffffffc
  4103a4:	ldr	w0, [sp, #60]
  4103a8:	add	w0, w0, #0x3
  4103ac:	and	w0, w0, #0xfffffffc
  4103b0:	add	w1, w1, w0
  4103b4:	ldr	w0, [sp, #36]
  4103b8:	cmp	w1, w0
  4103bc:	b.ls	4103e8 <ferror@plt+0xdb08>  // b.plast
  4103c0:	adrp	x0, 425000 <ferror@plt+0x22720>
  4103c4:	ldr	x0, [x0, #3992]
  4103c8:	ldr	x3, [x0]
  4103cc:	ldr	w2, [sp, #36]
  4103d0:	adrp	x0, 412000 <ferror@plt+0xf720>
  4103d4:	add	x1, x0, #0x1e0
  4103d8:	mov	x0, x3
  4103dc:	bl	4028a0 <fprintf@plt>
  4103e0:	mov	w0, #0xffffffff            	// #-1
  4103e4:	b	410490 <ferror@plt+0xdbb0>
  4103e8:	ldr	x0, [sp, #40]
  4103ec:	ldrh	w0, [x0]
  4103f0:	add	w0, w0, #0x3
  4103f4:	mov	w0, w0
  4103f8:	and	x0, x0, #0xfffffffc
  4103fc:	ldr	x1, [sp, #40]
  410400:	add	x0, x1, x0
  410404:	str	x0, [sp, #48]
  410408:	ldr	w0, [sp, #32]
  41040c:	and	w1, w0, #0xffff
  410410:	ldr	x0, [sp, #48]
  410414:	strh	w1, [x0, #2]
  410418:	ldr	w0, [sp, #60]
  41041c:	and	w1, w0, #0xffff
  410420:	ldr	x0, [sp, #48]
  410424:	strh	w1, [x0]
  410428:	ldr	w0, [sp, #20]
  41042c:	cmp	w0, #0x0
  410430:	b.eq	41044c <ferror@plt+0xdb6c>  // b.none
  410434:	ldr	x0, [sp, #48]
  410438:	add	x0, x0, #0x4
  41043c:	ldrsw	x1, [sp, #20]
  410440:	mov	x2, x1
  410444:	ldr	x1, [sp, #24]
  410448:	bl	4021f0 <memcpy@plt>
  41044c:	ldr	x0, [sp, #40]
  410450:	ldrh	w0, [x0]
  410454:	add	w0, w0, #0x3
  410458:	and	w0, w0, #0xffff
  41045c:	and	w0, w0, #0xfffffffc
  410460:	and	w1, w0, #0xffff
  410464:	ldr	w0, [sp, #60]
  410468:	and	w0, w0, #0xffff
  41046c:	add	w0, w0, #0x3
  410470:	and	w0, w0, #0xffff
  410474:	and	w0, w0, #0xfffffffc
  410478:	and	w0, w0, #0xffff
  41047c:	add	w0, w1, w0
  410480:	and	w1, w0, #0xffff
  410484:	ldr	x0, [sp, #40]
  410488:	strh	w1, [x0]
  41048c:	mov	w0, #0x0                   	// #0
  410490:	ldp	x29, x30, [sp], #64
  410494:	ret
  410498:	stp	x29, x30, [sp, #-48]!
  41049c:	mov	x29, sp
  4104a0:	str	x0, [sp, #40]
  4104a4:	str	w1, [sp, #36]
  4104a8:	str	w2, [sp, #32]
  4104ac:	strb	w3, [sp, #31]
  4104b0:	add	x0, sp, #0x1f
  4104b4:	mov	w4, #0x1                   	// #1
  4104b8:	mov	x3, x0
  4104bc:	ldr	w2, [sp, #32]
  4104c0:	ldr	w1, [sp, #36]
  4104c4:	ldr	x0, [sp, #40]
  4104c8:	bl	41036c <ferror@plt+0xda8c>
  4104cc:	ldp	x29, x30, [sp], #48
  4104d0:	ret
  4104d4:	stp	x29, x30, [sp, #-48]!
  4104d8:	mov	x29, sp
  4104dc:	str	x0, [sp, #40]
  4104e0:	str	w1, [sp, #36]
  4104e4:	str	w2, [sp, #32]
  4104e8:	strh	w3, [sp, #30]
  4104ec:	add	x0, sp, #0x1e
  4104f0:	mov	w4, #0x2                   	// #2
  4104f4:	mov	x3, x0
  4104f8:	ldr	w2, [sp, #32]
  4104fc:	ldr	w1, [sp, #36]
  410500:	ldr	x0, [sp, #40]
  410504:	bl	41036c <ferror@plt+0xda8c>
  410508:	ldp	x29, x30, [sp], #48
  41050c:	ret
  410510:	stp	x29, x30, [sp, #-48]!
  410514:	mov	x29, sp
  410518:	str	x0, [sp, #40]
  41051c:	str	w1, [sp, #36]
  410520:	str	w2, [sp, #32]
  410524:	str	x3, [sp, #24]
  410528:	add	x0, sp, #0x18
  41052c:	mov	w4, #0x8                   	// #8
  410530:	mov	x3, x0
  410534:	ldr	w2, [sp, #32]
  410538:	ldr	w1, [sp, #36]
  41053c:	ldr	x0, [sp, #40]
  410540:	bl	41036c <ferror@plt+0xda8c>
  410544:	ldp	x29, x30, [sp], #48
  410548:	ret
  41054c:	stp	x29, x30, [sp, #-48]!
  410550:	mov	x29, sp
  410554:	str	x0, [sp, #24]
  410558:	str	w1, [sp, #20]
  41055c:	str	w2, [sp, #16]
  410560:	ldr	x0, [sp, #24]
  410564:	ldrh	w0, [x0]
  410568:	add	w0, w0, #0x3
  41056c:	mov	w0, w0
  410570:	and	x0, x0, #0xfffffffc
  410574:	ldr	x1, [sp, #24]
  410578:	add	x0, x1, x0
  41057c:	str	x0, [sp, #40]
  410580:	mov	w4, #0x0                   	// #0
  410584:	mov	x3, #0x0                   	// #0
  410588:	ldr	w2, [sp, #16]
  41058c:	ldr	w1, [sp, #20]
  410590:	ldr	x0, [sp, #24]
  410594:	bl	41036c <ferror@plt+0xda8c>
  410598:	ldr	x0, [sp, #40]
  41059c:	ldrh	w0, [x0, #2]
  4105a0:	orr	w0, w0, #0xffff8000
  4105a4:	and	w1, w0, #0xffff
  4105a8:	ldr	x0, [sp, #40]
  4105ac:	strh	w1, [x0, #2]
  4105b0:	ldr	x0, [sp, #40]
  4105b4:	ldp	x29, x30, [sp], #48
  4105b8:	ret
  4105bc:	sub	sp, sp, #0x10
  4105c0:	str	x0, [sp, #8]
  4105c4:	str	x1, [sp]
  4105c8:	ldr	x0, [sp, #8]
  4105cc:	ldrh	w0, [x0]
  4105d0:	add	w0, w0, #0x3
  4105d4:	mov	w0, w0
  4105d8:	and	x0, x0, #0xfffffffc
  4105dc:	ldr	x1, [sp, #8]
  4105e0:	add	x1, x1, x0
  4105e4:	ldr	x0, [sp]
  4105e8:	sub	x0, x1, x0
  4105ec:	and	w1, w0, #0xffff
  4105f0:	ldr	x0, [sp]
  4105f4:	strh	w1, [x0]
  4105f8:	ldr	x0, [sp, #8]
  4105fc:	ldrh	w0, [x0]
  410600:	add	sp, sp, #0x10
  410604:	ret
  410608:	stp	x29, x30, [sp, #-48]!
  41060c:	mov	x29, sp
  410610:	str	x0, [sp, #40]
  410614:	str	w1, [sp, #36]
  410618:	str	x2, [sp, #24]
  41061c:	str	w3, [sp, #32]
  410620:	mov	w4, #0x0                   	// #0
  410624:	ldr	w3, [sp, #32]
  410628:	ldr	x2, [sp, #24]
  41062c:	ldr	w1, [sp, #36]
  410630:	ldr	x0, [sp, #40]
  410634:	bl	410640 <ferror@plt+0xdd60>
  410638:	ldp	x29, x30, [sp], #48
  41063c:	ret
  410640:	stp	x29, x30, [sp, #-64]!
  410644:	mov	x29, sp
  410648:	str	x0, [sp, #40]
  41064c:	str	w1, [sp, #36]
  410650:	str	x2, [sp, #24]
  410654:	str	w3, [sp, #32]
  410658:	strh	w4, [sp, #22]
  41065c:	ldr	w0, [sp, #36]
  410660:	add	w0, w0, #0x1
  410664:	sxtw	x0, w0
  410668:	lsl	x0, x0, #3
  41066c:	mov	x2, x0
  410670:	mov	w1, #0x0                   	// #0
  410674:	ldr	x0, [sp, #40]
  410678:	bl	402490 <memset@plt>
  41067c:	b	410724 <ferror@plt+0xde44>
  410680:	ldr	x0, [sp, #24]
  410684:	ldrh	w0, [x0, #2]
  410688:	sxth	w1, w0
  41068c:	ldrsh	w0, [sp, #22]
  410690:	mvn	w0, w0
  410694:	sxth	w0, w0
  410698:	and	w0, w1, w0
  41069c:	sxth	w0, w0
  4106a0:	strh	w0, [sp, #62]
  4106a4:	ldrh	w0, [sp, #62]
  4106a8:	ldr	w1, [sp, #36]
  4106ac:	cmp	w1, w0
  4106b0:	b.lt	4106e8 <ferror@plt+0xde08>  // b.tstop
  4106b4:	ldrh	w0, [sp, #62]
  4106b8:	lsl	x0, x0, #3
  4106bc:	ldr	x1, [sp, #40]
  4106c0:	add	x0, x1, x0
  4106c4:	ldr	x0, [x0]
  4106c8:	cmp	x0, #0x0
  4106cc:	b.ne	4106e8 <ferror@plt+0xde08>  // b.any
  4106d0:	ldrh	w0, [sp, #62]
  4106d4:	lsl	x0, x0, #3
  4106d8:	ldr	x1, [sp, #40]
  4106dc:	add	x0, x1, x0
  4106e0:	ldr	x1, [sp, #24]
  4106e4:	str	x1, [x0]
  4106e8:	ldr	w1, [sp, #32]
  4106ec:	ldr	x0, [sp, #24]
  4106f0:	ldrh	w0, [x0]
  4106f4:	add	w0, w0, #0x3
  4106f8:	and	w0, w0, #0xfffffffc
  4106fc:	sub	w0, w1, w0
  410700:	str	w0, [sp, #32]
  410704:	ldr	x0, [sp, #24]
  410708:	ldrh	w0, [x0]
  41070c:	add	w0, w0, #0x3
  410710:	mov	w0, w0
  410714:	and	x0, x0, #0xfffffffc
  410718:	ldr	x1, [sp, #24]
  41071c:	add	x0, x1, x0
  410720:	str	x0, [sp, #24]
  410724:	ldr	w0, [sp, #32]
  410728:	cmp	w0, #0x3
  41072c:	b.le	410758 <ferror@plt+0xde78>
  410730:	ldr	x0, [sp, #24]
  410734:	ldrh	w0, [x0]
  410738:	cmp	w0, #0x3
  41073c:	b.ls	410758 <ferror@plt+0xde78>  // b.plast
  410740:	ldr	x0, [sp, #24]
  410744:	ldrh	w0, [x0]
  410748:	mov	w1, w0
  41074c:	ldr	w0, [sp, #32]
  410750:	cmp	w0, w1
  410754:	b.ge	410680 <ferror@plt+0xdda0>  // b.tcont
  410758:	ldr	w0, [sp, #32]
  41075c:	cmp	w0, #0x0
  410760:	b.eq	410790 <ferror@plt+0xdeb0>  // b.none
  410764:	adrp	x0, 425000 <ferror@plt+0x22720>
  410768:	ldr	x0, [x0, #3992]
  41076c:	ldr	x4, [x0]
  410770:	ldr	x0, [sp, #24]
  410774:	ldrh	w0, [x0]
  410778:	mov	w3, w0
  41077c:	ldr	w2, [sp, #32]
  410780:	adrp	x0, 412000 <ferror@plt+0xf720>
  410784:	add	x1, x0, #0x218
  410788:	mov	x0, x4
  41078c:	bl	4028a0 <fprintf@plt>
  410790:	mov	w0, #0x0                   	// #0
  410794:	ldp	x29, x30, [sp], #64
  410798:	ret
  41079c:	stp	x29, x30, [sp, #-32]!
  4107a0:	mov	x29, sp
  4107a4:	str	w0, [sp, #28]
  4107a8:	str	x1, [sp, #16]
  4107ac:	str	w2, [sp, #24]
  4107b0:	b	410810 <ferror@plt+0xdf30>
  4107b4:	ldr	x0, [sp, #16]
  4107b8:	ldrh	w0, [x0, #2]
  4107bc:	mov	w1, w0
  4107c0:	ldr	w0, [sp, #28]
  4107c4:	cmp	w0, w1
  4107c8:	b.ne	4107d4 <ferror@plt+0xdef4>  // b.any
  4107cc:	ldr	x0, [sp, #16]
  4107d0:	b	410880 <ferror@plt+0xdfa0>
  4107d4:	ldr	w1, [sp, #24]
  4107d8:	ldr	x0, [sp, #16]
  4107dc:	ldrh	w0, [x0]
  4107e0:	add	w0, w0, #0x3
  4107e4:	and	w0, w0, #0xfffffffc
  4107e8:	sub	w0, w1, w0
  4107ec:	str	w0, [sp, #24]
  4107f0:	ldr	x0, [sp, #16]
  4107f4:	ldrh	w0, [x0]
  4107f8:	add	w0, w0, #0x3
  4107fc:	mov	w0, w0
  410800:	and	x0, x0, #0xfffffffc
  410804:	ldr	x1, [sp, #16]
  410808:	add	x0, x1, x0
  41080c:	str	x0, [sp, #16]
  410810:	ldr	w0, [sp, #24]
  410814:	cmp	w0, #0x3
  410818:	b.le	410844 <ferror@plt+0xdf64>
  41081c:	ldr	x0, [sp, #16]
  410820:	ldrh	w0, [x0]
  410824:	cmp	w0, #0x3
  410828:	b.ls	410844 <ferror@plt+0xdf64>  // b.plast
  41082c:	ldr	x0, [sp, #16]
  410830:	ldrh	w0, [x0]
  410834:	mov	w1, w0
  410838:	ldr	w0, [sp, #24]
  41083c:	cmp	w0, w1
  410840:	b.ge	4107b4 <ferror@plt+0xded4>  // b.tcont
  410844:	ldr	w0, [sp, #24]
  410848:	cmp	w0, #0x0
  41084c:	b.eq	41087c <ferror@plt+0xdf9c>  // b.none
  410850:	adrp	x0, 425000 <ferror@plt+0x22720>
  410854:	ldr	x0, [x0, #3992]
  410858:	ldr	x4, [x0]
  41085c:	ldr	x0, [sp, #16]
  410860:	ldrh	w0, [x0]
  410864:	mov	w3, w0
  410868:	ldr	w2, [sp, #24]
  41086c:	adrp	x0, 412000 <ferror@plt+0xf720>
  410870:	add	x1, x0, #0x218
  410874:	mov	x0, x4
  410878:	bl	4028a0 <fprintf@plt>
  41087c:	mov	x0, #0x0                   	// #0
  410880:	ldp	x29, x30, [sp], #32
  410884:	ret
  410888:	stp	x29, x30, [sp, #-48]!
  41088c:	mov	x29, sp
  410890:	str	x0, [sp, #40]
  410894:	str	w1, [sp, #36]
  410898:	str	x2, [sp, #24]
  41089c:	str	w3, [sp, #32]
  4108a0:	ldr	x0, [sp, #24]
  4108a4:	ldrh	w0, [x0]
  4108a8:	and	x0, x0, #0xffff
  4108ac:	sub	x1, x0, #0x4
  4108b0:	ldrsw	x0, [sp, #32]
  4108b4:	cmp	x1, x0
  4108b8:	b.cs	4108c4 <ferror@plt+0xdfe4>  // b.hs, b.nlast
  4108bc:	mov	w0, #0xffffffff            	// #-1
  4108c0:	b	410960 <ferror@plt+0xe080>
  4108c4:	ldr	x0, [sp, #24]
  4108c8:	ldrh	w0, [x0]
  4108cc:	and	x0, x0, #0xffff
  4108d0:	sub	x1, x0, #0x4
  4108d4:	ldr	w0, [sp, #32]
  4108d8:	add	w0, w0, #0x3
  4108dc:	mov	w0, w0
  4108e0:	and	x0, x0, #0xfffffffc
  4108e4:	add	x0, x0, #0x4
  4108e8:	cmp	x1, x0
  4108ec:	b.cc	41093c <ferror@plt+0xe05c>  // b.lo, b.ul, b.last
  4108f0:	ldr	w0, [sp, #32]
  4108f4:	add	w0, w0, #0x3
  4108f8:	mov	w0, w0
  4108fc:	and	x0, x0, #0xfffffffc
  410900:	add	x0, x0, #0x4
  410904:	ldr	x1, [sp, #24]
  410908:	add	x0, x1, x0
  41090c:	str	x0, [sp, #24]
  410910:	ldr	x0, [sp, #24]
  410914:	add	x1, x0, #0x4
  410918:	ldr	x0, [sp, #24]
  41091c:	ldrh	w0, [x0]
  410920:	sub	w0, w0, #0x4
  410924:	mov	w3, w0
  410928:	mov	x2, x1
  41092c:	ldr	w1, [sp, #36]
  410930:	ldr	x0, [sp, #40]
  410934:	bl	410608 <ferror@plt+0xdd28>
  410938:	b	410960 <ferror@plt+0xe080>
  41093c:	ldr	w0, [sp, #36]
  410940:	add	w0, w0, #0x1
  410944:	sxtw	x0, w0
  410948:	lsl	x0, x0, #3
  41094c:	mov	x2, x0
  410950:	mov	w1, #0x0                   	// #0
  410954:	ldr	x0, [sp, #40]
  410958:	bl	402490 <memset@plt>
  41095c:	mov	w0, #0x0                   	// #0
  410960:	ldp	x29, x30, [sp], #48
  410964:	ret
  410968:	stp	x29, x30, [sp, #-64]!
  41096c:	mov	x29, sp
  410970:	stp	x19, x20, [sp, #16]
  410974:	adrp	x20, 425000 <ferror@plt+0x22720>
  410978:	add	x20, x20, #0xcf8
  41097c:	stp	x21, x22, [sp, #32]
  410980:	adrp	x21, 425000 <ferror@plt+0x22720>
  410984:	add	x21, x21, #0xcf0
  410988:	sub	x20, x20, x21
  41098c:	mov	w22, w0
  410990:	stp	x23, x24, [sp, #48]
  410994:	mov	x23, x1
  410998:	mov	x24, x2
  41099c:	bl	4021b8 <memcpy@plt-0x38>
  4109a0:	cmp	xzr, x20, asr #3
  4109a4:	b.eq	4109d0 <ferror@plt+0xe0f0>  // b.none
  4109a8:	asr	x20, x20, #3
  4109ac:	mov	x19, #0x0                   	// #0
  4109b0:	ldr	x3, [x21, x19, lsl #3]
  4109b4:	mov	x2, x24
  4109b8:	add	x19, x19, #0x1
  4109bc:	mov	x1, x23
  4109c0:	mov	w0, w22
  4109c4:	blr	x3
  4109c8:	cmp	x20, x19
  4109cc:	b.ne	4109b0 <ferror@plt+0xe0d0>  // b.any
  4109d0:	ldp	x19, x20, [sp, #16]
  4109d4:	ldp	x21, x22, [sp, #32]
  4109d8:	ldp	x23, x24, [sp, #48]
  4109dc:	ldp	x29, x30, [sp], #64
  4109e0:	ret
  4109e4:	nop
  4109e8:	ret
  4109ec:	nop
  4109f0:	mov	x2, x1
  4109f4:	mov	w1, w0
  4109f8:	mov	w0, #0x0                   	// #0
  4109fc:	b	402680 <__fxstat64@plt>

Disassembly of section .fini:

0000000000410a00 <.fini>:
  410a00:	stp	x29, x30, [sp, #-16]!
  410a04:	mov	x29, sp
  410a08:	ldp	x29, x30, [sp], #16
  410a0c:	ret
