<dec f='codebrowser/include/hw/pci/pci.h' l='328' type='uint8_t'/>
<offset>16768</offset>
<doc f='codebrowser/include/hw/pci/pci.h' l='327'>/* Offset of MSI capability in config space */</doc>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='953' u='r' c='assigned_dev_update_msi'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1006' u='r' c='assigned_dev_update_msi_msg'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1194' u='r' c='assigned_dev_pci_write_config'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1197' u='r' c='assigned_dev_pci_write_config'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1257' u='w' c='assigned_device_pci_cap_init'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1689' u='r' c='reset_assigned_device'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1691' u='r' c='reset_assigned_device'/>
<use f='codebrowser/hw/pci/msi.c' l='92' u='r' c='msi_flags_off'/>
<use f='codebrowser/hw/pci/msi.c' l='97' u='r' c='msi_address_lo_off'/>
<use f='codebrowser/hw/pci/msi.c' l='102' u='r' c='msi_address_hi_off'/>
<use f='codebrowser/hw/pci/msi.c' l='107' u='r' c='msi_data_off'/>
<use f='codebrowser/hw/pci/msi.c' l='112' u='r' c='msi_mask_off'/>
<use f='codebrowser/hw/pci/msi.c' l='117' u='r' c='msi_pending_off'/>
<use f='codebrowser/hw/pci/msi.c' l='225' u='w' c='msi_init'/>
<use f='codebrowser/hw/pci/msi.c' l='357' u='r' c='msi_write_config'/>
<use f='codebrowser/hw/vfio/pci-quirks.c' l='738' u='r' c='vfio_nvidia_quirk_mirror_write'/>
<use f='codebrowser/hw/vfio/pci.c' l='1177' u='r' c='vfio_pci_write_config'/>
<use f='codebrowser/hw/vfio/pci.c' l='2854' u='r' c='vfio_realize'/>
