###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 13:03:32 2025
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin A10/div_clk_reg/CK 
Endpoint:   A10/div_clk_reg/D        (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.358
- Setup                         0.393
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.765
- Arrival Time                  5.466
= Slack Time                   14.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.299 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.025 | 0.026 |   0.026 |   14.326 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.031 | 0.031 |   0.057 |   14.357 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.047 | 0.099 |   0.157 |   14.456 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.086 | 0.140 |   0.297 |   14.596 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.077 | 0.143 |   0.440 |   14.739 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.074 | 0.138 |   0.579 |   14.878 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.121 |   0.700 |   14.999 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.105 | 0.207 |   0.907 |   15.207 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.070 | 0.115 |   1.022 |   15.321 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.121 |   1.143 |   15.443 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.091 | 0.074 |   1.217 |   15.516 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.104 | 0.093 |   1.310 |   15.610 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.784 | 0.829 |   2.139 |   16.438 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.162 | 0.131 |   2.270 |   16.569 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.199 | 0.166 |   2.436 |   16.736 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.180 | 0.108 |   2.544 |   16.843 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.153 | 0.266 |   2.811 |   17.110 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.279 |   3.089 |   17.389 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.305 | 0.212 |   3.301 |   17.601 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.193 | 0.186 |   3.487 |   17.787 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.161 | 0.155 |   3.642 |   17.941 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.254 |   3.896 |   18.196 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.100 | 0.222 |   4.118 |   18.417 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.310 | 0.175 |   4.293 |   18.592 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.318 | 0.268 |   4.561 |   18.860 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.285 | 0.227 |   4.788 |   19.087 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.183 | 0.175 |   4.963 |   19.263 | 
     | A10/U37               | A0 v -> Y ^ | AOI21X1M    | 0.209 | 0.188 |   5.151 |   19.450 | 
     | A10/U36               | B ^ -> Y v  | CLKXOR2X2M  | 0.078 | 0.315 |   5.466 |   19.765 | 
     | A10/div_clk_reg       | D v         | SDFFRQX2M   | 0.078 | 0.000 |   5.466 |   19.765 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.299 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -14.273 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.031 | 0.031 |   0.057 |  -14.242 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.091 | 0.159 |   0.216 |  -14.084 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.062 | 0.066 |   0.281 |  -14.018 | 
     | uart_clock__L2_I0 | A v -> Y ^ | CLKINVX4M  | 0.097 | 0.076 |   0.357 |  -13.942 | 
     | A10/div_clk_reg   | CK ^       | SDFFRQX2M  | 0.097 | 0.001 |   0.358 |  -13.941 | 
     +----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin A3/\RdData_reg[0] /CK 
Endpoint:   A3/\RdData_reg[0] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.984
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.382
- Arrival Time                  5.520
= Slack Time                   14.862
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.112 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.191 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.232 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.433 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.547 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.669 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.742 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   15.831 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.234 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.380 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.069 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.729 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.072 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.179 | 0.176 |   3.386 |   18.248 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.099 | 0.105 |   3.491 |   18.353 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.329 | 0.220 |   3.711 |   18.573 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.101 | 0.100 |   3.810 |   18.673 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.629 | 0.380 |   4.190 |   19.052 | 
     | A3/U124           | B0 ^ -> Y v | OAI22X1M   | 0.180 | 0.190 |   4.380 |   19.242 | 
     | A3/U205           | C0 v -> Y ^ | AOI221XLM  | 0.717 | 0.442 |   4.822 |   19.684 | 
     | A3/U204           | A0 ^ -> Y v | OAI22X1M   | 0.247 | 0.227 |   5.049 |   19.912 | 
     | A3/U203           | B1 v -> Y v | AO22X1M    | 0.129 | 0.471 |   5.520 |   20.382 | 
     | A3/\RdData_reg[0] | D v         | SDFFRQX2M  | 0.129 | 0.000 |   5.520 |   20.382 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.613 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.534 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.493 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.292 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.177 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.056 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -13.982 | 
     | ref_clock__L4_I1  | A v -> Y ^ | CLKINVX40M | 0.104 | 0.093 |   0.973 |  -13.889 | 
     | A3/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.108 | 0.010 |   0.984 |  -13.879 | 
     +----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin A3/\RdData_reg[3] /CK 
Endpoint:   A3/\RdData_reg[3] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.981
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.381
- Arrival Time                  5.505
= Slack Time                   14.876
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.126 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.204 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.246 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.446 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.561 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.682 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.756 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   15.844 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.247 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.393 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.082 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.743 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.085 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.179 | 0.176 |   3.386 |   18.262 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.099 | 0.105 |   3.491 |   18.367 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.329 | 0.220 |   3.711 |   18.587 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.101 | 0.100 |   3.810 |   18.686 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.629 | 0.380 |   4.190 |   19.066 | 
     | A3/U130           | B0 ^ -> Y v | OAI22X1M   | 0.175 | 0.184 |   4.374 |   19.250 | 
     | A3/U217           | C0 v -> Y ^ | AOI221XLM  | 0.718 | 0.441 |   4.815 |   19.691 | 
     | A3/U216           | A0 ^ -> Y v | OAI22X1M   | 0.247 | 0.228 |   5.043 |   19.919 | 
     | A3/U215           | B1 v -> Y v | AO22X1M    | 0.121 | 0.462 |   5.505 |   20.381 | 
     | A3/\RdData_reg[3] | D v         | SDFFRQX2M  | 0.121 | 0.000 |   5.505 |   20.381 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.626 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.547 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.506 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.306 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.191 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.070 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -13.996 | 
     | ref_clock__L4_I2  | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -13.905 | 
     | A3/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.105 | 0.010 |   0.981 |  -13.895 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin A10/\count_reg[0] /CK 
Endpoint:   A10/\count_reg[0] /D     (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.275
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.663
- Arrival Time                  5.779
= Slack Time                   14.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.884 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.025 | 0.026 |   0.026 |   14.910 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.031 | 0.031 |   0.057 |   14.941 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.047 | 0.099 |   0.157 |   15.041 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.086 | 0.140 |   0.297 |   15.181 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.077 | 0.143 |   0.440 |   15.324 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.074 | 0.138 |   0.579 |   15.463 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.121 |   0.700 |   15.584 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.105 | 0.207 |   0.907 |   15.791 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.070 | 0.115 |   1.022 |   15.906 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.121 |   1.143 |   16.027 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.091 | 0.074 |   1.217 |   16.101 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.104 | 0.093 |   1.310 |   16.194 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.784 | 0.829 |   2.139 |   17.023 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.162 | 0.131 |   2.270 |   17.154 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.199 | 0.166 |   2.436 |   17.320 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.180 | 0.108 |   2.544 |   17.428 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.153 | 0.266 |   2.810 |   17.694 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.279 |   3.089 |   17.973 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.305 | 0.212 |   3.301 |   18.185 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.193 | 0.186 |   3.487 |   18.371 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.161 | 0.155 |   3.642 |   18.526 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.254 |   3.896 |   18.780 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.100 | 0.222 |   4.118 |   19.002 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.310 | 0.175 |   4.293 |   19.177 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.318 | 0.268 |   4.561 |   19.445 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.285 | 0.227 |   4.788 |   19.672 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.183 | 0.175 |   4.963 |   19.847 | 
     | A10/U34               | B v -> Y v  | AND3X1M     | 0.197 | 0.354 |   5.317 |   20.201 | 
     | A10/U27               | B1 v -> Y v | AO22X1M     | 0.133 | 0.462 |   5.779 |   20.663 | 
     | A10/\count_reg[0]     | D v         | SDFFRQX2M   | 0.133 | 0.000 |   5.779 |   20.663 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.884 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -14.858 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.031 | 0.031 |   0.057 |  -14.827 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.091 | 0.159 |   0.216 |  -14.668 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.062 | 0.066 |   0.282 |  -14.602 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.062 | 0.139 |   0.420 |  -14.464 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.079 | 0.157 |   0.577 |  -14.307 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.084 | 0.166 |   0.743 |  -14.141 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.076 | 0.161 |   0.904 |  -13.980 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.089 | 0.168 |   1.072 |  -13.812 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.071 | 0.145 |   1.217 |  -13.667 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.273 |  -13.611 | 
     | A10/\count_reg[0] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.275 |  -13.609 | 
     +----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin A10/\count_reg[1] /CK 
Endpoint:   A10/\count_reg[1] /D     (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.275
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.666
- Arrival Time                  5.764
= Slack Time                   14.902
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.902 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.025 | 0.026 |   0.026 |   14.928 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.031 | 0.031 |   0.057 |   14.959 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.047 | 0.099 |   0.157 |   15.059 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.086 | 0.140 |   0.297 |   15.198 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.077 | 0.143 |   0.440 |   15.342 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.074 | 0.138 |   0.579 |   15.480 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.121 |   0.700 |   15.602 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.105 | 0.207 |   0.907 |   15.809 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.070 | 0.115 |   1.022 |   15.924 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.121 |   1.143 |   16.045 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.091 | 0.074 |   1.217 |   16.119 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.104 | 0.093 |   1.310 |   16.212 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.784 | 0.829 |   2.139 |   17.041 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.162 | 0.131 |   2.270 |   17.172 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.199 | 0.166 |   2.436 |   17.338 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.180 | 0.108 |   2.544 |   17.446 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.153 | 0.266 |   2.810 |   17.712 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.279 |   3.089 |   17.991 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.305 | 0.212 |   3.301 |   18.203 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.193 | 0.186 |   3.487 |   18.389 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.161 | 0.155 |   3.642 |   18.544 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.254 |   3.896 |   18.798 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.100 | 0.222 |   4.118 |   19.020 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.310 | 0.175 |   4.293 |   19.195 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.318 | 0.268 |   4.561 |   19.463 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.285 | 0.227 |   4.788 |   19.690 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.183 | 0.175 |   4.963 |   19.865 | 
     | A10/U34               | B v -> Y v  | AND3X1M     | 0.197 | 0.354 |   5.317 |   20.219 | 
     | A10/U28               | B1 v -> Y v | AO22X1M     | 0.119 | 0.447 |   5.764 |   20.666 | 
     | A10/\count_reg[1]     | D v         | SDFFRQX2M   | 0.119 | 0.000 |   5.764 |   20.666 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.902 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -14.876 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.031 | 0.031 |   0.057 |  -14.844 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.091 | 0.159 |   0.216 |  -14.686 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.062 | 0.066 |   0.282 |  -14.620 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.062 | 0.139 |   0.420 |  -14.481 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.079 | 0.157 |   0.577 |  -14.325 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.084 | 0.166 |   0.743 |  -14.159 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.076 | 0.161 |   0.904 |  -13.998 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.089 | 0.168 |   1.072 |  -13.830 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.071 | 0.145 |   1.217 |  -13.685 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.273 |  -13.629 | 
     | A10/\count_reg[1] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.275 |  -13.627 | 
     +----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin A10/\count_reg[2] /CK 
Endpoint:   A10/\count_reg[2] /D     (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.275
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.667
- Arrival Time                  5.762
= Slack Time                   14.905
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.905 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.025 | 0.026 |   0.026 |   14.931 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.031 | 0.031 |   0.057 |   14.962 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.047 | 0.099 |   0.157 |   15.061 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.086 | 0.140 |   0.297 |   15.201 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.077 | 0.143 |   0.440 |   15.345 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.074 | 0.138 |   0.579 |   15.483 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.121 |   0.700 |   15.605 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.105 | 0.207 |   0.907 |   15.812 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.070 | 0.115 |   1.022 |   15.927 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.121 |   1.143 |   16.048 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.091 | 0.074 |   1.217 |   16.122 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.104 | 0.093 |   1.310 |   16.215 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.784 | 0.829 |   2.139 |   17.044 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.162 | 0.131 |   2.270 |   17.174 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.199 | 0.166 |   2.436 |   17.341 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.180 | 0.108 |   2.544 |   17.449 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.153 | 0.266 |   2.811 |   17.715 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.279 |   3.089 |   17.994 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.305 | 0.212 |   3.301 |   18.206 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.193 | 0.186 |   3.487 |   18.392 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.161 | 0.155 |   3.642 |   18.547 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.254 |   3.896 |   18.801 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.100 | 0.222 |   4.118 |   19.022 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.310 | 0.175 |   4.293 |   19.197 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.318 | 0.268 |   4.561 |   19.466 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.285 | 0.227 |   4.788 |   19.693 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.183 | 0.175 |   4.963 |   19.868 | 
     | A10/U34               | B v -> Y v  | AND3X1M     | 0.197 | 0.354 |   5.317 |   20.222 | 
     | A10/U29               | B1 v -> Y v | AO22X1M     | 0.117 | 0.445 |   5.762 |   20.667 | 
     | A10/\count_reg[2]     | D v         | SDFFRQX2M   | 0.117 | 0.000 |   5.762 |   20.667 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.905 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -14.878 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.031 | 0.031 |   0.057 |  -14.847 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.091 | 0.159 |   0.216 |  -14.689 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.062 | 0.066 |   0.281 |  -14.623 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.062 | 0.139 |   0.420 |  -14.484 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.079 | 0.157 |   0.577 |  -14.328 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.084 | 0.166 |   0.743 |  -14.162 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.076 | 0.161 |   0.904 |  -14.001 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.089 | 0.168 |   1.072 |  -13.833 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.071 | 0.145 |   1.217 |  -13.688 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.273 |  -13.632 | 
     | A10/\count_reg[2] | CK ^       | SDFFRQX2M  | 0.051 | 0.002 |   1.275 |  -13.630 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin A10/\count_reg[6] /CK 
Endpoint:   A10/\count_reg[6] /D     (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.275
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.668
- Arrival Time                  5.757
= Slack Time                   14.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.911 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.025 | 0.026 |   0.026 |   14.938 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.031 | 0.031 |   0.057 |   14.969 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.047 | 0.099 |   0.157 |   15.068 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.086 | 0.140 |   0.297 |   15.208 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.077 | 0.143 |   0.440 |   15.351 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.074 | 0.138 |   0.579 |   15.490 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.121 |   0.700 |   15.611 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.105 | 0.207 |   0.907 |   15.818 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.070 | 0.115 |   1.022 |   15.933 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.121 |   1.143 |   16.055 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.091 | 0.074 |   1.217 |   16.128 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.104 | 0.093 |   1.310 |   16.222 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.784 | 0.829 |   2.139 |   17.050 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.162 | 0.131 |   2.270 |   17.181 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.199 | 0.166 |   2.436 |   17.348 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.180 | 0.108 |   2.544 |   17.455 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.153 | 0.266 |   2.811 |   17.722 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.279 |   3.089 |   18.001 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.305 | 0.212 |   3.301 |   18.213 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.193 | 0.186 |   3.487 |   18.399 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.161 | 0.155 |   3.642 |   18.553 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.254 |   3.896 |   18.807 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.100 | 0.222 |   4.118 |   19.029 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.310 | 0.175 |   4.293 |   19.204 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.318 | 0.268 |   4.561 |   19.472 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.285 | 0.227 |   4.788 |   19.699 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.183 | 0.175 |   4.963 |   19.875 | 
     | A10/U34               | B v -> Y v  | AND3X1M     | 0.197 | 0.354 |   5.317 |   20.229 | 
     | A10/U33               | B1 v -> Y v | AO22X1M     | 0.112 | 0.439 |   5.757 |   20.668 | 
     | A10/\count_reg[6]     | D v         | SDFFRQX2M   | 0.112 | 0.000 |   5.757 |   20.668 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.911 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -14.885 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.031 | 0.031 |   0.057 |  -14.854 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.091 | 0.159 |   0.216 |  -14.695 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.062 | 0.066 |   0.282 |  -14.630 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.062 | 0.139 |   0.420 |  -14.491 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.079 | 0.157 |   0.577 |  -14.334 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.084 | 0.166 |   0.743 |  -14.169 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.076 | 0.161 |   0.904 |  -14.007 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.089 | 0.168 |   1.072 |  -13.839 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.071 | 0.145 |   1.217 |  -13.695 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.273 |  -13.639 | 
     | A10/\count_reg[6] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.275 |  -13.636 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin A10/\count_reg[3] /CK 
Endpoint:   A10/\count_reg[3] /D     (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.275
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.668
- Arrival Time                  5.756
= Slack Time                   14.912
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.912 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.025 | 0.026 |   0.026 |   14.938 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.031 | 0.031 |   0.057 |   14.969 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.047 | 0.099 |   0.157 |   15.069 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.086 | 0.140 |   0.297 |   15.209 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.077 | 0.143 |   0.440 |   15.352 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.074 | 0.138 |   0.579 |   15.490 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.121 |   0.700 |   15.612 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.105 | 0.207 |   0.907 |   15.819 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.070 | 0.115 |   1.022 |   15.934 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.121 |   1.143 |   16.055 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.091 | 0.074 |   1.217 |   16.129 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.104 | 0.093 |   1.310 |   16.222 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.784 | 0.829 |   2.139 |   17.051 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.162 | 0.131 |   2.270 |   17.182 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.199 | 0.166 |   2.436 |   17.348 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.180 | 0.108 |   2.544 |   17.456 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.153 | 0.266 |   2.810 |   17.722 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.279 |   3.089 |   18.001 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.305 | 0.212 |   3.301 |   18.213 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.193 | 0.186 |   3.487 |   18.399 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.161 | 0.155 |   3.642 |   18.554 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.254 |   3.896 |   18.808 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.100 | 0.222 |   4.118 |   19.030 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.310 | 0.175 |   4.293 |   19.205 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.318 | 0.268 |   4.561 |   19.473 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.285 | 0.227 |   4.788 |   19.700 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.183 | 0.175 |   4.963 |   19.875 | 
     | A10/U34               | B v -> Y v  | AND3X1M     | 0.197 | 0.354 |   5.317 |   20.229 | 
     | A10/U30               | B1 v -> Y v | AO22X1M     | 0.111 | 0.439 |   5.756 |   20.668 | 
     | A10/\count_reg[3]     | D v         | SDFFRQX2M   | 0.111 | 0.000 |   5.756 |   20.668 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.912 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -14.886 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.031 | 0.031 |   0.057 |  -14.855 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.091 | 0.159 |   0.216 |  -14.696 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.062 | 0.066 |   0.282 |  -14.630 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.062 | 0.139 |   0.420 |  -14.492 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.079 | 0.157 |   0.577 |  -14.335 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.084 | 0.166 |   0.743 |  -14.169 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.076 | 0.161 |   0.904 |  -14.008 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.089 | 0.168 |   1.072 |  -13.840 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.071 | 0.145 |   1.217 |  -13.695 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.273 |  -13.639 | 
     | A10/\count_reg[3] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.275 |  -13.637 | 
     +----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin A10/\count_reg[4] /CK 
Endpoint:   A10/\count_reg[4] /D     (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.275
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.668
- Arrival Time                  5.753
= Slack Time                   14.915
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.915 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.025 | 0.026 |   0.026 |   14.941 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.031 | 0.031 |   0.057 |   14.973 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.047 | 0.099 |   0.157 |   15.072 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.086 | 0.140 |   0.297 |   15.212 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.077 | 0.143 |   0.440 |   15.355 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.074 | 0.138 |   0.579 |   15.494 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.121 |   0.700 |   15.615 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.105 | 0.207 |   0.907 |   15.822 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.070 | 0.115 |   1.022 |   15.937 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.121 |   1.143 |   16.059 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.091 | 0.074 |   1.217 |   16.132 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.104 | 0.093 |   1.310 |   16.226 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.784 | 0.829 |   2.139 |   17.054 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.162 | 0.131 |   2.270 |   17.185 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.199 | 0.166 |   2.436 |   17.351 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.180 | 0.108 |   2.544 |   17.459 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.153 | 0.266 |   2.811 |   17.726 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.279 |   3.089 |   18.004 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.305 | 0.212 |   3.301 |   18.216 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.193 | 0.186 |   3.487 |   18.402 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.161 | 0.155 |   3.642 |   18.557 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.254 |   3.896 |   18.811 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.100 | 0.222 |   4.118 |   19.033 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.310 | 0.175 |   4.293 |   19.208 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.318 | 0.268 |   4.561 |   19.476 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.285 | 0.227 |   4.788 |   19.703 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.183 | 0.175 |   4.963 |   19.878 | 
     | A10/U34               | B v -> Y v  | AND3X1M     | 0.197 | 0.354 |   5.317 |   20.232 | 
     | A10/U31               | B1 v -> Y v | AO22X1M     | 0.109 | 0.436 |   5.753 |   20.668 | 
     | A10/\count_reg[4]     | D v         | SDFFRQX2M   | 0.109 | 0.000 |   5.753 |   20.668 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.915 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -14.889 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.031 | 0.031 |   0.057 |  -14.858 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.091 | 0.159 |   0.216 |  -14.699 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.062 | 0.066 |   0.282 |  -14.634 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.062 | 0.139 |   0.420 |  -14.495 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.079 | 0.157 |   0.577 |  -14.338 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.084 | 0.166 |   0.743 |  -14.173 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.076 | 0.161 |   0.904 |  -14.011 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.089 | 0.168 |   1.072 |  -13.843 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.071 | 0.145 |   1.217 |  -13.698 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.273 |  -13.643 | 
     | A10/\count_reg[4] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.275 |  -13.640 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin A10/\count_reg[5] /CK 
Endpoint:   A10/\count_reg[5] /D     (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.275
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.669
- Arrival Time                  5.751
= Slack Time                   14.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.918 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.025 | 0.026 |   0.026 |   14.944 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.031 | 0.031 |   0.057 |   14.975 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.047 | 0.099 |   0.157 |   15.075 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.086 | 0.140 |   0.297 |   15.214 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.077 | 0.143 |   0.440 |   15.358 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.074 | 0.138 |   0.579 |   15.496 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.121 |   0.700 |   15.618 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.105 | 0.207 |   0.907 |   15.825 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.070 | 0.115 |   1.022 |   15.940 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.121 |   1.143 |   16.061 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.091 | 0.074 |   1.217 |   16.135 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.104 | 0.093 |   1.310 |   16.228 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.784 | 0.829 |   2.139 |   17.057 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.162 | 0.131 |   2.270 |   17.188 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.199 | 0.166 |   2.436 |   17.354 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.180 | 0.108 |   2.544 |   17.462 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.153 | 0.266 |   2.811 |   17.728 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.279 |   3.089 |   18.007 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.305 | 0.212 |   3.301 |   18.219 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.193 | 0.186 |   3.487 |   18.405 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.161 | 0.155 |   3.642 |   18.560 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.254 |   3.896 |   18.814 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.100 | 0.222 |   4.118 |   19.036 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.310 | 0.175 |   4.293 |   19.211 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.318 | 0.268 |   4.561 |   19.479 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.285 | 0.227 |   4.788 |   19.706 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.183 | 0.175 |   4.963 |   19.881 | 
     | A10/U34               | B v -> Y v  | AND3X1M     | 0.197 | 0.354 |   5.317 |   20.235 | 
     | A10/U32               | B1 v -> Y v | AO22X1M     | 0.107 | 0.434 |   5.751 |   20.669 | 
     | A10/\count_reg[5]     | D v         | SDFFRQX2M   | 0.107 | 0.000 |   5.751 |   20.669 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.918 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -14.892 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.031 | 0.031 |   0.057 |  -14.860 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.091 | 0.159 |   0.216 |  -14.702 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.062 | 0.066 |   0.282 |  -14.636 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.062 | 0.139 |   0.420 |  -14.497 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.079 | 0.157 |   0.577 |  -14.341 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.084 | 0.166 |   0.743 |  -14.175 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.076 | 0.161 |   0.904 |  -14.014 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.089 | 0.168 |   1.072 |  -13.846 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.071 | 0.145 |   1.217 |  -13.701 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.273 |  -13.645 | 
     | A10/\count_reg[5] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   1.275 |  -13.642 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin A3/\RdData_reg[5] /CK 
Endpoint:   A3/\RdData_reg[5] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.981
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.383
- Arrival Time                  5.461
= Slack Time                   14.922
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.172 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.251 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.292 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.493 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.607 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.729 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.802 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   15.891 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.294 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.440 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.129 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.789 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.132 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.179 | 0.176 |   3.386 |   18.308 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.099 | 0.105 |   3.491 |   18.413 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.329 | 0.220 |   3.711 |   18.633 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.101 | 0.100 |   3.810 |   18.733 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.629 | 0.380 |   4.190 |   19.112 | 
     | A3/U133           | B0 ^ -> Y v | OAI22X1M   | 0.222 | 0.231 |   4.421 |   19.343 | 
     | A3/U226           | C0 v -> Y ^ | AOI221XLM  | 0.549 | 0.356 |   4.777 |   19.699 | 
     | A3/U224           | B1 ^ -> Y v | OAI22X1M   | 0.236 | 0.239 |   5.016 |   19.938 | 
     | A3/U223           | B1 v -> Y v | AO22X1M    | 0.108 | 0.445 |   5.461 |   20.383 | 
     | A3/\RdData_reg[5] | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.461 |   20.383 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.672 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.594 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.552 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.352 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.237 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.116 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.042 | 
     | ref_clock__L4_I2  | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -13.951 | 
     | A3/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.105 | 0.010 |   0.981 |  -13.941 | 
     +----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin A3/\RdData_reg[2] /CK 
Endpoint:   A3/\RdData_reg[2] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.984
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.384
- Arrival Time                  5.459
= Slack Time                   14.925
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.175 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.254 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.295 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.496 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.610 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.732 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.805 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   15.894 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.297 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.443 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.132 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.792 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.135 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.179 | 0.176 |   3.386 |   18.311 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.099 | 0.105 |   3.491 |   18.416 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.329 | 0.220 |   3.711 |   18.636 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.101 | 0.100 |   3.810 |   18.736 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.629 | 0.380 |   4.190 |   19.115 | 
     | A3/U128           | B0 ^ -> Y v | OAI22X1M   | 0.199 | 0.206 |   4.396 |   19.322 | 
     | A3/U213           | C0 v -> Y ^ | AOI221XLM  | 0.612 | 0.386 |   4.782 |   19.708 | 
     | A3/U212           | A0 ^ -> Y v | OAI22X1M   | 0.233 | 0.220 |   5.002 |   19.927 | 
     | A3/U211           | B1 v -> Y v | AO22X1M    | 0.120 | 0.457 |   5.459 |   20.384 | 
     | A3/\RdData_reg[2] | D v         | SDFFRQX2M  | 0.120 | 0.000 |   5.459 |   20.384 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.676 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.597 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.556 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.355 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.240 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.119 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.045 | 
     | ref_clock__L4_I1  | A v -> Y ^ | CLKINVX40M | 0.104 | 0.093 |   0.973 |  -13.952 | 
     | A3/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.108 | 0.010 |   0.984 |  -13.942 | 
     +----------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin A3/\RdData_reg[1] /CK 
Endpoint:   A3/\RdData_reg[1] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.981
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.384
- Arrival Time                  5.454
= Slack Time                   14.930
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.180 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.258 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.300 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.500 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.615 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.736 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.810 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   15.899 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.301 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.447 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.137 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.797 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.140 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.179 | 0.176 |   3.386 |   18.316 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.099 | 0.105 |   3.491 |   18.421 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.329 | 0.220 |   3.711 |   18.641 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.101 | 0.100 |   3.810 |   18.740 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.629 | 0.380 |   4.190 |   19.120 | 
     | A3/U125           | B0 ^ -> Y v | OAI22X1M   | 0.233 | 0.241 |   4.431 |   19.361 | 
     | A3/U210           | C0 v -> Y ^ | AOI221XLM  | 0.507 | 0.336 |   4.766 |   19.696 | 
     | A3/U208           | B1 ^ -> Y v | OAI22X1M   | 0.244 | 0.244 |   5.010 |   19.940 | 
     | A3/U207           | B1 v -> Y v | AO22X1M    | 0.106 | 0.444 |   5.454 |   20.384 | 
     | A3/\RdData_reg[1] | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.454 |   20.384 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.680 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.601 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.560 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.360 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.245 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.124 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.050 | 
     | ref_clock__L4_I2  | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -13.959 | 
     | A3/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.105 | 0.010 |   0.981 |  -13.949 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin A3/\RdData_reg[4] /CK 
Endpoint:   A3/\RdData_reg[4] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.981
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.384
- Arrival Time                  5.442
= Slack Time                   14.942
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.191 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.270 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.311 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.512 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.627 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.748 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.822 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   15.910 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.313 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.459 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.148 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.809 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.151 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.179 | 0.176 |   3.386 |   18.328 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.099 | 0.105 |   3.491 |   18.433 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.329 | 0.220 |   3.711 |   18.652 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.101 | 0.100 |   3.810 |   18.752 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.629 | 0.380 |   4.190 |   19.132 | 
     | A3/U132           | B0 ^ -> Y v | OAI22X1M   | 0.202 | 0.209 |   4.399 |   19.341 | 
     | A3/U221           | C0 v -> Y ^ | AOI221XLM  | 0.618 | 0.391 |   4.790 |   19.731 | 
     | A3/U220           | A0 ^ -> Y v | OAI22X1M   | 0.227 | 0.214 |   5.003 |   19.945 | 
     | A3/U219           | B1 v -> Y v | AO22X1M    | 0.105 | 0.439 |   5.442 |   20.384 | 
     | A3/\RdData_reg[4] | D v         | SDFFRQX2M  | 0.105 | 0.000 |   5.442 |   20.384 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.692 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.613 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.572 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.371 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.257 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.135 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.062 | 
     | ref_clock__L4_I2  | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -13.971 | 
     | A3/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.105 | 0.010 |   0.981 |  -13.961 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin A3/\RdData_reg[7] /CK 
Endpoint:   A3/\RdData_reg[7] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.981
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.383
- Arrival Time                  5.436
= Slack Time                   14.946
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.196 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.275 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.316 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.517 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.631 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.753 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.826 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   15.915 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.318 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.464 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.153 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.813 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.156 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.179 | 0.176 |   3.386 |   18.333 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.099 | 0.105 |   3.491 |   18.437 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.329 | 0.220 |   3.711 |   18.657 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.101 | 0.100 |   3.810 |   18.757 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.629 | 0.380 |   4.190 |   19.136 | 
     | A3/U137           | B0 ^ -> Y v | OAI22X1M   | 0.221 | 0.229 |   4.419 |   19.365 | 
     | A3/U234           | C0 v -> Y ^ | AOI221XLM  | 0.560 | 0.362 |   4.782 |   19.728 | 
     | A3/U232           | B1 ^ -> Y v | OAI22X1M   | 0.192 | 0.217 |   4.999 |   19.945 | 
     | A3/U231           | B1 v -> Y v | AO22X1M    | 0.112 | 0.438 |   5.436 |   20.383 | 
     | A3/\RdData_reg[7] | D v         | SDFFRQX2M  | 0.112 | 0.000 |   5.436 |   20.383 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.697 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.618 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.577 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.376 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.261 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.140 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.066 | 
     | ref_clock__L4_I2  | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -13.976 | 
     | A3/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.105 | 0.010 |   0.981 |  -13.965 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin A3/\RdData_reg[6] /CK 
Endpoint:   A3/\RdData_reg[6] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.981
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.383
- Arrival Time                  5.428
= Slack Time                   14.956
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.205 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.284 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.325 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.526 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.640 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.762 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.835 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   15.924 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.327 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.473 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.162 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.823 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.165 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.179 | 0.176 |   3.386 |   18.342 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.099 | 0.105 |   3.491 |   18.447 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.329 | 0.220 |   3.711 |   18.666 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.101 | 0.100 |   3.810 |   18.766 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.629 | 0.380 |   4.190 |   19.145 | 
     | A3/U135           | B0 ^ -> Y v | OAI22X1M   | 0.219 | 0.227 |   4.417 |   19.373 | 
     | A3/U230           | C0 v -> Y ^ | AOI221XLM  | 0.540 | 0.350 |   4.768 |   19.723 | 
     | A3/U228           | B1 ^ -> Y v | OAI22X1M   | 0.206 | 0.225 |   4.993 |   19.948 | 
     | A3/U227           | B1 v -> Y v | AO22X1M    | 0.106 | 0.435 |   5.428 |   20.383 | 
     | A3/\RdData_reg[6] | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.428 |   20.383 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.706 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.627 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.586 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.385 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.271 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.149 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.076 | 
     | ref_clock__L4_I2  | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -13.985 | 
     | A3/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.104 | 0.010 |   0.981 |  -13.975 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin A3/\Regfile_reg[3][5] /CK 
Endpoint:   A3/\Regfile_reg[3][5] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.981
- Setup                         0.427
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.354
- Arrival Time                  5.352
= Slack Time                   15.001
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.251 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.330 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.371 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.572 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.686 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.808 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.881 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   15.970 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.373 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.519 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.208 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.868 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.211 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.452 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.579 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.041 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.306 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.668 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.414 | 0.338 |   5.005 |   20.007 | 
     | A3/U202               | A0N v -> Y v | OAI2BB2X1M | 0.140 | 0.347 |   5.352 |   20.354 | 
     | A3/\Regfile_reg[3][5] | D v          | SDFFSQX2M  | 0.140 | 0.000 |   5.352 |   20.354 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.752 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.673 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.632 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.431 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.316 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.195 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.121 | 
     | ref_clock__L4_I1      | A v -> Y ^ | CLKINVX40M | 0.104 | 0.093 |   0.973 |  -14.028 | 
     | A3/\Regfile_reg[3][5] | CK ^       | SDFFSQX2M  | 0.105 | 0.008 |   0.981 |  -14.020 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin A11/div_clk_reg/CK 
Endpoint:   A11/div_clk_reg/D        (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[3][2] /Q (v) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.359
- Setup                         0.393
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.766
- Arrival Time                  4.752
= Slack Time                   15.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   15.014 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.025 | 0.026 |   0.026 |   15.040 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.031 | 0.031 |   0.057 |   15.071 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.047 | 0.099 |   0.157 |   15.171 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.086 | 0.140 |   0.297 |   15.311 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.077 | 0.143 |   0.440 |   15.454 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.074 | 0.138 |   0.579 |   15.592 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.121 |   0.700 |   15.714 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.105 | 0.207 |   0.907 |   15.921 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.070 | 0.115 |   1.022 |   16.036 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.121 |   1.143 |   16.157 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.091 | 0.074 |   1.217 |   16.231 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.104 | 0.093 |   1.310 |   16.324 | 
     | A3/\Regfile_reg[3][2] | CK ^ -> Q v | SDFFRQX2M   | 0.162 | 0.535 |   1.846 |   16.860 | 
     | A11/U17               | AN v -> Y v | NAND2BX1M   | 0.166 | 0.270 |   2.116 |   17.130 | 
     | A11/U19               | A v -> Y v  | OR2X1M      | 0.124 | 0.282 |   2.398 |   17.411 | 
     | A11/U21               | A v -> Y ^  | NOR2X1M     | 0.300 | 0.209 |   2.607 |   17.621 | 
     | A11/U23               | A ^ -> Y v  | CLKNAND2X2M | 0.178 | 0.173 |   2.780 |   17.794 | 
     | A11/U26               | B v -> Y ^  | NOR2X1M     | 0.173 | 0.159 |   2.939 |   17.953 | 
     | A11/U27               | B ^ -> Y v  | CLKXOR2X2M  | 0.106 | 0.332 |   3.270 |   18.284 | 
     | A11/U51               | A v -> Y v  | CLKXOR2X2M  | 0.094 | 0.177 |   3.448 |   18.462 | 
     | A11/U47               | A v -> Y ^  | NOR4X1M     | 0.337 | 0.189 |   3.637 |   18.651 | 
     | A11/U46               | D ^ -> Y v  | NAND4X1M    | 0.313 | 0.268 |   3.905 |   18.919 | 
     | A11/U45               | B v -> Y ^  | MXI2X1M     | 0.263 | 0.215 |   4.120 |   19.133 | 
     | A11/U44               | A ^ -> Y v  | CLKNAND2X2M | 0.169 | 0.163 |   4.282 |   19.296 | 
     | A11/U38               | A0 v -> Y ^ | AOI21X1M    | 0.175 | 0.163 |   4.445 |   19.459 | 
     | A11/U37               | B ^ -> Y v  | CLKXOR2X2M  | 0.079 | 0.307 |   4.752 |   19.766 | 
     | A11/div_clk_reg       | D v         | SDFFRQX2M   | 0.079 | 0.000 |   4.752 |   19.766 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -15.014 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -14.988 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.031 | 0.031 |   0.057 |  -14.957 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.091 | 0.159 |   0.216 |  -14.798 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.062 | 0.066 |   0.281 |  -14.732 | 
     | uart_clock__L2_I0 | A v -> Y ^ | CLKINVX4M  | 0.097 | 0.076 |   0.357 |  -14.657 | 
     | A11/div_clk_reg   | CK ^       | SDFFRQX2M  | 0.097 | 0.002 |   0.359 |  -14.655 | 
     +----------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin A3/\Regfile_reg[1][2] /CK 
Endpoint:   A3/\Regfile_reg[1][2] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.976
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.371
- Arrival Time                  5.348
= Slack Time                   15.023
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.273 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.351 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.393 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.593 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.708 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.829 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.903 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   15.992 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.394 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.540 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.230 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.890 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.233 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.473 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.600 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.063 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.327 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.690 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.408 | 0.332 |   4.999 |   20.022 | 
     | A3/U194               | A0N v -> Y v | OAI2BB2X1M | 0.146 | 0.349 |   5.348 |   20.371 | 
     | A3/\Regfile_reg[1][2] | D v          | SDFFRQX2M  | 0.146 | 0.000 |   5.348 |   20.371 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.773 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.695 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.653 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.453 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.338 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.217 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.143 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.052 | 
     | A3/\Regfile_reg[1][2] | CK ^       | SDFFRQX2M  | 0.103 | 0.006 |   0.976 |  -14.047 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin A3/\Regfile_reg[3][1] /CK 
Endpoint:   A3/\Regfile_reg[3][1] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.981
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.378
- Arrival Time                  5.347
= Slack Time                   15.031
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.280 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.359 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.400 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.601 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.716 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.837 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.911 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   15.999 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.402 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.548 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.237 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.898 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.240 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.481 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.608 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.070 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.335 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.698 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.414 | 0.338 |   5.005 |   20.036 | 
     | A3/U186               | A0N v -> Y v | OAI2BB2X1M | 0.134 | 0.342 |   5.347 |   20.378 | 
     | A3/\Regfile_reg[3][1] | D v          | SDFFRQX2M  | 0.134 | 0.000 |   5.347 |   20.378 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.781 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.702 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.661 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.460 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.346 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.224 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.151 | 
     | ref_clock__L4_I1      | A v -> Y ^ | CLKINVX40M | 0.104 | 0.093 |   0.973 |  -14.057 | 
     | A3/\Regfile_reg[3][1] | CK ^       | SDFFRQX2M  | 0.105 | 0.007 |   0.981 |  -14.050 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin A3/\Regfile_reg[1][7] /CK 
Endpoint:   A3/\Regfile_reg[1][7] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.981
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.377
- Arrival Time                  5.345
= Slack Time                   15.032
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.282 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.360 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.402 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.602 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.717 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.838 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.912 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.000 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.403 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.549 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.238 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.899 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.241 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.482 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.609 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.071 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.336 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.699 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.408 | 0.332 |   4.999 |   20.031 | 
     | A3/U199               | A0N v -> Y v | OAI2BB2X1M | 0.141 | 0.346 |   5.345 |   20.377 | 
     | A3/\Regfile_reg[1][7] | D v          | SDFFRQX2M  | 0.141 | 0.000 |   5.345 |   20.377 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.782 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.703 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.662 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.462 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.347 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.226 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.152 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.061 | 
     | A3/\Regfile_reg[1][7] | CK ^       | SDFFRQX2M  | 0.105 | 0.010 |   0.981 |  -14.051 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin A3/\Regfile_reg[3][2] /CK 
Endpoint:   A3/\Regfile_reg[3][2] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.981
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.379
- Arrival Time                  5.344
= Slack Time                   15.035
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.284 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.363 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.404 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.605 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.719 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.841 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.914 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.003 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.406 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.552 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.241 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.902 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.244 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.485 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.612 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.074 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.339 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.702 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.414 | 0.338 |   5.005 |   20.040 | 
     | A3/U187               | A0N v -> Y v | OAI2BB2X1M | 0.130 | 0.339 |   5.344 |   20.379 | 
     | A3/\Regfile_reg[3][2] | D v          | SDFFRQX2M  | 0.130 | 0.000 |   5.344 |   20.379 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.785 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.706 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.665 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.464 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.350 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.228 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.155 | 
     | ref_clock__L4_I1      | A v -> Y ^ | CLKINVX40M | 0.104 | 0.093 |   0.973 |  -14.061 | 
     | A3/\Regfile_reg[3][2] | CK ^       | SDFFRQX2M  | 0.105 | 0.008 |   0.981 |  -14.054 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin A3/\Regfile_reg[5][2] /CK 
Endpoint:   A3/\Regfile_reg[5][2] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.991
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.360
- Arrival Time                  5.322
= Slack Time                   15.038
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.287 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.366 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.407 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.608 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.723 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.844 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.918 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.006 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.409 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.555 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.244 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.905 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.247 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.488 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.615 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.077 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.342 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.705 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.277 | 0.267 |   4.934 |   19.972 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.272 | 0.235 |   5.169 |   20.207 | 
     | A3/U149               | B0 ^ -> Y v | OAI22X1M   | 0.149 | 0.153 |   5.322 |   20.360 | 
     | A3/\Regfile_reg[5][2] | D v         | SDFFRX1M   | 0.149 | 0.000 |   5.322 |   20.360 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.788 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.709 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.668 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.467 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.353 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.231 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.158 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.067 | 
     | A3/\Regfile_reg[5][2] | CK ^       | SDFFRX1M   | 0.115 | 0.020 |   0.991 |  -14.047 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin A3/\Regfile_reg[3][4] /CK 
Endpoint:   A3/\Regfile_reg[3][4] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.981
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.380
- Arrival Time                  5.341
= Slack Time                   15.039
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.289 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.368 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.409 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.610 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.724 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.846 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.919 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.008 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.411 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.557 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.246 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.906 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.249 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.490 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.617 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.079 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.344 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.707 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.414 | 0.338 |   5.005 |   20.045 | 
     | A3/U189               | A0N v -> Y v | OAI2BB2X1M | 0.124 | 0.335 |   5.341 |   20.380 | 
     | A3/\Regfile_reg[3][4] | D v          | SDFFRQX2M  | 0.124 | 0.000 |   5.341 |   20.380 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.790 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.711 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.670 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.469 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.355 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.233 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.160 | 
     | ref_clock__L4_I1      | A v -> Y ^ | CLKINVX40M | 0.104 | 0.093 |   0.973 |  -14.066 | 
     | A3/\Regfile_reg[3][4] | CK ^       | SDFFRQX2M  | 0.105 | 0.008 |   0.981 |  -14.059 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin A3/\Regfile_reg[3][7] /CK 
Endpoint:   A3/\Regfile_reg[3][7] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.993
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.391
- Arrival Time                  5.351
= Slack Time                   15.040
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.289 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.368 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.409 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.610 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.724 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.846 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.920 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.008 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.411 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.557 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.246 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.907 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.249 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.490 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.617 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.079 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.344 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.707 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.414 | 0.338 |   5.005 |   20.045 | 
     | A3/U191               | A0N v -> Y v | OAI2BB2X1M | 0.139 | 0.346 |   5.351 |   20.391 | 
     | A3/\Regfile_reg[3][7] | D v          | SDFFRQX2M  | 0.139 | 0.000 |   5.351 |   20.391 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.790 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.711 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.670 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.469 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.355 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.233 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.160 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.069 | 
     | A3/\Regfile_reg[3][7] | CK ^       | SDFFRQX2M  | 0.115 | 0.022 |   0.993 |  -14.046 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin A3/\Regfile_reg[1][1] /CK 
Endpoint:   A3/\Regfile_reg[1][1] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.981
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.378
- Arrival Time                  5.338
= Slack Time                   15.041
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.290 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.369 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.410 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.611 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.725 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.847 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.920 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.009 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.412 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.558 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.247 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.908 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.250 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.491 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.618 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.080 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.345 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.708 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.408 | 0.332 |   4.999 |   20.039 | 
     | A3/U193               | A0N v -> Y v | OAI2BB2X1M | 0.131 | 0.339 |   5.338 |   20.378 | 
     | A3/\Regfile_reg[1][1] | D v          | SDFFRQX2M  | 0.131 | 0.000 |   5.338 |   20.378 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.791 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.712 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.671 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.470 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.356 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.234 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.161 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.070 | 
     | A3/\Regfile_reg[1][1] | CK ^       | SDFFRQX2M  | 0.105 | 0.010 |   0.981 |  -14.060 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin A3/\Regfile_reg[5][1] /CK 
Endpoint:   A3/\Regfile_reg[5][1] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.991
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.362
- Arrival Time                  5.320
= Slack Time                   15.042
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.292 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.370 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.412 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.612 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.727 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.848 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.922 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.010 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.413 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.559 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.249 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.909 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.251 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.492 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.619 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.081 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.346 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.709 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.277 | 0.267 |   4.934 |   19.976 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.272 | 0.235 |   5.169 |   20.211 | 
     | A3/U148               | B0 ^ -> Y v | OAI22X1M   | 0.145 | 0.150 |   5.320 |   20.362 | 
     | A3/\Regfile_reg[5][1] | D v         | SDFFRX1M   | 0.145 | 0.000 |   5.320 |   20.362 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.792 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.714 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.672 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.472 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.357 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.236 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.162 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.071 | 
     | A3/\Regfile_reg[5][1] | CK ^       | SDFFRX1M   | 0.115 | 0.021 |   0.991 |  -14.050 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin A3/\Regfile_reg[5][5] /CK 
Endpoint:   A3/\Regfile_reg[5][5] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.989
- Setup                         0.429
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.360
- Arrival Time                  5.317
= Slack Time                   15.043
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.293 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.371 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.413 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.613 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.728 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.849 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.923 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.012 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.414 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.560 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.250 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.910 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.253 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.493 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.620 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.083 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.347 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.710 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.277 | 0.267 |   4.934 |   19.977 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.272 | 0.235 |   5.169 |   20.212 | 
     | A3/U152               | B0 ^ -> Y v | OAI22X1M   | 0.139 | 0.147 |   5.317 |   20.360 | 
     | A3/\Regfile_reg[5][5] | D v         | SDFFRX1M   | 0.139 | 0.000 |   5.317 |   20.360 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.793 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.715 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.673 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.473 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.358 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.237 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.163 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.072 | 
     | A3/\Regfile_reg[5][5] | CK ^       | SDFFRX1M   | 0.114 | 0.018 |   0.989 |  -14.054 | 
     +--------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin A3/\Regfile_reg[7][1] /CK 
Endpoint:   A3/\Regfile_reg[7][1] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.988
- Setup                         0.432
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.357
- Arrival Time                  5.313
= Slack Time                   15.043
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.293 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.372 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.413 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.613 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.728 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.849 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.923 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.012 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.414 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.560 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.250 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.910 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.253 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.493 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.620 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.083 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.347 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.710 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.278 | 0.268 |   4.935 |   19.979 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.250 | 0.224 |   5.159 |   20.202 | 
     | A3/U164               | B0 ^ -> Y v | OAI22X1M   | 0.154 | 0.154 |   5.313 |   20.356 | 
     | A3/\Regfile_reg[7][1] | D v         | SDFFRX1M   | 0.154 | 0.000 |   5.313 |   20.357 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.793 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.715 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.673 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.473 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.358 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.237 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.163 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.072 | 
     | A3/\Regfile_reg[7][1] | CK ^       | SDFFRX1M   | 0.113 | 0.018 |   0.988 |  -14.055 | 
     +--------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin A3/\Regfile_reg[1][0] /CK 
Endpoint:   A3/\Regfile_reg[1][0] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.979
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.378
- Arrival Time                  5.333
= Slack Time                   15.044
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.294 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.373 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.414 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.614 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.729 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.850 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.924 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.013 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.416 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.562 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.251 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.911 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.254 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.495 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.622 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.084 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.349 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.711 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.408 | 0.332 |   4.999 |   20.043 | 
     | A3/U192               | A0N v -> Y v | OAI2BB2X1M | 0.125 | 0.335 |   5.333 |   20.378 | 
     | A3/\Regfile_reg[1][0] | D v          | SDFFRQX2M  | 0.125 | 0.000 |   5.333 |   20.378 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.795 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.716 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.675 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.474 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.359 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.238 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.164 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.074 | 
     | A3/\Regfile_reg[1][0] | CK ^       | SDFFRQX2M  | 0.104 | 0.008 |   0.979 |  -14.066 | 
     +--------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin A3/\Regfile_reg[1][4] /CK 
Endpoint:   A3/\Regfile_reg[1][4] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.981
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.380
- Arrival Time                  5.334
= Slack Time                   15.046
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.295 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.374 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.415 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.616 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.731 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.852 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.926 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.014 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.417 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.563 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.252 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.913 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.255 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.496 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.623 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.085 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.350 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.713 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.408 | 0.332 |   4.999 |   20.044 | 
     | A3/U196               | A0N v -> Y v | OAI2BB2X1M | 0.126 | 0.336 |   5.334 |   20.380 | 
     | A3/\Regfile_reg[1][4] | D v          | SDFFRQX2M  | 0.126 | 0.000 |   5.334 |   20.380 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.796 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.717 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.676 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.476 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.361 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.240 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.166 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.075 | 
     | A3/\Regfile_reg[1][4] | CK ^       | SDFFRQX2M  | 0.105 | 0.010 |   0.981 |  -14.064 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin A3/\Regfile_reg[1][3] /CK 
Endpoint:   A3/\Regfile_reg[1][3] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.981
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.381
- Arrival Time                  5.334
= Slack Time                   15.047
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.297 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.375 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.417 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.617 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.732 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.853 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.927 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.016 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.418 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.564 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.254 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.914 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.257 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.497 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.624 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.087 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.351 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.714 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.408 | 0.332 |   4.999 |   20.046 | 
     | A3/U195               | A0N v -> Y v | OAI2BB2X1M | 0.125 | 0.335 |   5.334 |   20.381 | 
     | A3/\Regfile_reg[1][3] | D v          | SDFFRQX2M  | 0.125 | 0.000 |   5.334 |   20.381 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.797 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.719 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.677 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.477 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.362 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.241 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.167 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.076 | 
     | A3/\Regfile_reg[1][3] | CK ^       | SDFFRQX2M  | 0.105 | 0.011 |   0.981 |  -14.066 | 
     +--------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin A3/\Regfile_reg[5][0] /CK 
Endpoint:   A3/\Regfile_reg[5][0] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.990
- Setup                         0.427
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.364
- Arrival Time                  5.314
= Slack Time                   15.050
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.299 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.378 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.419 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.620 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.734 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.856 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.929 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.018 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.421 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.567 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.256 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.917 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.259 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.500 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.627 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.089 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.354 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.717 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.277 | 0.267 |   4.934 |   19.984 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.272 | 0.235 |   5.169 |   20.219 | 
     | A3/U147               | B0 ^ -> Y v | OAI22X1M   | 0.130 | 0.145 |   5.314 |   20.364 | 
     | A3/\Regfile_reg[5][0] | D v         | SDFFRX1M   | 0.130 | 0.000 |   5.314 |   20.364 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.800 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.721 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.680 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.479 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.365 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.243 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.170 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.079 | 
     | A3/\Regfile_reg[5][0] | CK ^       | SDFFRX1M   | 0.115 | 0.020 |   0.990 |  -14.059 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin A3/\Regfile_reg[7][6] /CK 
Endpoint:   A3/\Regfile_reg[7][6] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.985
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.355
- Arrival Time                  5.306
= Slack Time                   15.050
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.299 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.378 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.419 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.620 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.735 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.856 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.930 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.018 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.421 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.567 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.256 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.917 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.259 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.500 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.627 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.089 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.354 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.717 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.278 | 0.268 |   4.935 |   19.985 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.250 | 0.224 |   5.159 |   20.209 | 
     | A3/U169               | B0 ^ -> Y v | OAI22X1M   | 0.141 | 0.146 |   5.306 |   20.355 | 
     | A3/\Regfile_reg[7][6] | D v         | SDFFRX1M   | 0.141 | 0.000 |   5.306 |   20.355 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.800 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.721 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.680 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.479 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.365 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.243 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.170 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.079 | 
     | A3/\Regfile_reg[7][6] | CK ^       | SDFFRX1M   | 0.111 | 0.014 |   0.985 |  -14.065 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin A3/\Regfile_reg[7][7] /CK 
Endpoint:   A3/\Regfile_reg[7][7] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.975
- Setup                         0.429
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.345
- Arrival Time                  5.295
= Slack Time                   15.050
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.300 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.379 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.420 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.620 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.735 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.856 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.930 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.019 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.421 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.567 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.257 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.917 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.260 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.500 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.627 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.090 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.354 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.717 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.278 | 0.268 |   4.935 |   19.986 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.250 | 0.224 |   5.159 |   20.209 | 
     | A3/U170               | B0 ^ -> Y v | OAI22X1M   | 0.131 | 0.136 |   5.295 |   20.345 | 
     | A3/\Regfile_reg[7][7] | D v         | SDFFRX1M   | 0.131 | 0.000 |   5.295 |   20.345 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.800 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.722 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.680 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.480 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.365 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.244 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.170 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.079 | 
     | A3/\Regfile_reg[7][7] | CK ^       | SDFFRX1M   | 0.103 | 0.004 |   0.975 |  -14.075 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin A3/\Regfile_reg[3][6] /CK 
Endpoint:   A3/\Regfile_reg[3][6] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.993
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.393
- Arrival Time                  5.343
= Slack Time                   15.050
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.300 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.379 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.420 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.620 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.735 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.856 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.930 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.019 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.421 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.567 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.257 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.917 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.260 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.500 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.627 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.090 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.354 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.717 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.414 | 0.338 |   5.005 |   20.055 | 
     | A3/U190               | A0N v -> Y v | OAI2BB2X1M | 0.129 | 0.338 |   5.343 |   20.393 | 
     | A3/\Regfile_reg[3][6] | D v          | SDFFRQX2M  | 0.129 | 0.000 |   5.343 |   20.393 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.800 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.722 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.680 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.480 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.365 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.244 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.170 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.079 | 
     | A3/\Regfile_reg[3][6] | CK ^       | SDFFRQX2M  | 0.115 | 0.022 |   0.993 |  -14.057 | 
     +--------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin A3/\Regfile_reg[5][3] /CK 
Endpoint:   A3/\Regfile_reg[5][3] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.989
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.360
- Arrival Time                  5.309
= Slack Time                   15.051
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.301 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.379 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.421 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.621 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.736 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.857 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.931 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.020 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.422 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.568 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.258 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.918 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.261 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.501 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.628 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.091 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.355 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.718 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.277 | 0.267 |   4.934 |   19.985 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.272 | 0.235 |   5.169 |   20.220 | 
     | A3/U150               | B0 ^ -> Y v | OAI22X1M   | 0.138 | 0.140 |   5.309 |   20.360 | 
     | A3/\Regfile_reg[5][3] | D v         | SDFFRX1M   | 0.138 | 0.000 |   5.309 |   20.360 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.801 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.723 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.681 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.481 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.366 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.245 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.171 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.080 | 
     | A3/\Regfile_reg[5][3] | CK ^       | SDFFRX1M   | 0.113 | 0.018 |   0.989 |  -14.062 | 
     +--------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin A3/\Regfile_reg[7][5] /CK 
Endpoint:   A3/\Regfile_reg[7][5] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.986
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.356
- Arrival Time                  5.305
= Slack Time                   15.052
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.301 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.380 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.421 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.622 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.737 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.858 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.932 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.020 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.423 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.569 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.258 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.919 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.261 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.502 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.629 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.091 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.356 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.719 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.278 | 0.268 |   4.935 |   19.987 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.250 | 0.224 |   5.159 |   20.211 | 
     | A3/U168               | B0 ^ -> Y v | OAI22X1M   | 0.141 | 0.145 |   5.305 |   20.356 | 
     | A3/\Regfile_reg[7][5] | D v         | SDFFRX1M   | 0.141 | 0.000 |   5.305 |   20.356 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.802 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.723 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.682 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.481 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.367 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.245 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.172 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.081 | 
     | A3/\Regfile_reg[7][5] | CK ^       | SDFFRX1M   | 0.111 | 0.015 |   0.986 |  -14.066 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin A3/\Regfile_reg[7][3] /CK 
Endpoint:   A3/\Regfile_reg[7][3] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.987
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.356
- Arrival Time                  5.304
= Slack Time                   15.052
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.302 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.380 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.422 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.622 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.737 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.858 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.932 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.020 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.423 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.569 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.258 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.919 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.261 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.502 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.629 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.091 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.356 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.719 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.278 | 0.268 |   4.935 |   19.987 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.250 | 0.224 |   5.159 |   20.211 | 
     | A3/U166               | B0 ^ -> Y v | OAI22X1M   | 0.149 | 0.145 |   5.304 |   20.356 | 
     | A3/\Regfile_reg[7][3] | D v         | SDFFRX1M   | 0.149 | 0.000 |   5.304 |   20.356 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.802 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.723 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.682 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.482 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.367 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.246 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.172 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.081 | 
     | A3/\Regfile_reg[7][3] | CK ^       | SDFFRX1M   | 0.112 | 0.016 |   0.987 |  -14.065 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin A3/\Regfile_reg[1][6] /CK 
Endpoint:   A3/\Regfile_reg[1][6] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.982
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.382
- Arrival Time                  5.330
= Slack Time                   15.052
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.302 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.381 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.422 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.622 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.737 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.858 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.932 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.021 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.423 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.569 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.259 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.919 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.262 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.502 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.629 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.092 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.356 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.719 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.408 | 0.332 |   4.999 |   20.051 | 
     | A3/U198               | A0N v -> Y v | OAI2BB2X1M | 0.122 | 0.331 |   5.330 |   20.382 | 
     | A3/\Regfile_reg[1][6] | D v          | SDFFRQX2M  | 0.122 | 0.000 |   5.330 |   20.382 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.802 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.724 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.682 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.482 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.367 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.246 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.172 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.081 | 
     | A3/\Regfile_reg[1][6] | CK ^       | SDFFRQX2M  | 0.107 | 0.012 |   0.982 |  -14.070 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin A3/\Regfile_reg[3][0] /CK 
Endpoint:   A3/\Regfile_reg[3][0] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.993
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.394
- Arrival Time                  5.341
= Slack Time                   15.052
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.302 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.381 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.422 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.622 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.737 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.858 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.932 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.021 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.424 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.569 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.259 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.919 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.262 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.503 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.630 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.092 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.357 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.719 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.414 | 0.338 |   5.005 |   20.058 | 
     | A3/U185               | A0N v -> Y v | OAI2BB2X1M | 0.126 | 0.336 |   5.341 |   20.394 | 
     | A3/\Regfile_reg[3][0] | D v          | SDFFRQX2M  | 0.126 | 0.000 |   5.341 |   20.394 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.802 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.724 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.682 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.482 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.367 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.246 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.172 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.081 | 
     | A3/\Regfile_reg[3][0] | CK ^       | SDFFRQX2M  | 0.115 | 0.022 |   0.993 |  -14.059 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin A3/\Regfile_reg[1][5] /CK 
Endpoint:   A3/\Regfile_reg[1][5] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.984
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.384
- Arrival Time                  5.331
= Slack Time                   15.053
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.303 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.381 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.423 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.623 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.738 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.859 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.933 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.022 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.424 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.570 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.260 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.920 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.263 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.503 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.630 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.093 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.357 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.720 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.408 | 0.332 |   4.999 |   20.052 | 
     | A3/U197               | A0N v -> Y v | OAI2BB2X1M | 0.123 | 0.332 |   5.331 |   20.384 | 
     | A3/\Regfile_reg[1][5] | D v          | SDFFRQX2M  | 0.123 | 0.000 |   5.331 |   20.384 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.803 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.725 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.683 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.483 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.368 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.247 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.173 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.082 | 
     | A3/\Regfile_reg[1][5] | CK ^       | SDFFRQX2M  | 0.109 | 0.013 |   0.984 |  -14.069 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin A3/\Regfile_reg[5][4] /CK 
Endpoint:   A3/\Regfile_reg[5][4] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.989
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.361
- Arrival Time                  5.308
= Slack Time                   15.053
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.303 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.382 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.423 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.623 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.738 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.859 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.933 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.022 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.424 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.570 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.260 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.920 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.263 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.503 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.630 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.093 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.357 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.720 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.277 | 0.267 |   4.934 |   19.987 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.272 | 0.235 |   5.169 |   20.223 | 
     | A3/U151               | B0 ^ -> Y v | OAI22X1M   | 0.135 | 0.138 |   5.308 |   20.361 | 
     | A3/\Regfile_reg[5][4] | D v         | SDFFRX1M   | 0.135 | 0.000 |   5.308 |   20.361 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.803 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.725 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.683 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.483 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.368 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.247 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.173 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.082 | 
     | A3/\Regfile_reg[5][4] | CK ^       | SDFFRX1M   | 0.114 | 0.018 |   0.989 |  -14.064 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin A3/\Regfile_reg[7][0] /CK 
Endpoint:   A3/\Regfile_reg[7][0] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.988
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.360
- Arrival Time                  5.305
= Slack Time                   15.055
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.305 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.383 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.425 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.625 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.740 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.861 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.935 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.024 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.426 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.572 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.262 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.922 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.264 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.505 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.632 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.094 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.359 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.722 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.278 | 0.268 |   4.935 |   19.990 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.250 | 0.224 |   5.159 |   20.214 | 
     | A3/U163               | B0 ^ -> Y v | OAI22X1M   | 0.137 | 0.146 |   5.305 |   20.360 | 
     | A3/\Regfile_reg[7][0] | D v         | SDFFRX1M   | 0.137 | 0.000 |   5.305 |   20.360 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.805 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.727 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.685 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.485 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.370 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.249 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.175 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.084 | 
     | A3/\Regfile_reg[7][0] | CK ^       | SDFFRX1M   | 0.113 | 0.018 |   0.988 |  -14.066 | 
     +--------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin A3/\Regfile_reg[3][3] /CK 
Endpoint:   A3/\Regfile_reg[3][3] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.993
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.394
- Arrival Time                  5.339
= Slack Time                   15.055
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.478 |       |   0.250 |   15.305 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.384 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.425 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.626 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.740 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.862 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.935 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.024 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.427 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.573 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.262 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.922 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.312 | 0.343 |   3.210 |   18.265 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.506 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.120 | 0.127 |   3.577 |   18.633 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.095 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.267 | 0.265 |   4.304 |   19.360 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.722 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.414 | 0.338 |   5.005 |   20.061 | 
     | A3/U188               | A0N v -> Y v | OAI2BB2X1M | 0.122 | 0.333 |   5.339 |   20.394 | 
     | A3/\Regfile_reg[3][3] | D v          | SDFFRQX2M  | 0.122 | 0.000 |   5.339 |   20.394 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.806 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.727 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.686 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.485 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.370 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.249 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.175 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.085 | 
     | A3/\Regfile_reg[3][3] | CK ^       | SDFFRQX2M  | 0.115 | 0.022 |   0.993 |  -14.063 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin A3/\Regfile_reg[5][7] /CK 
Endpoint:   A3/\Regfile_reg[5][7] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.995
- Setup                         0.427
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.368
- Arrival Time                  5.309
= Slack Time                   15.059
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.309 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.388 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.429 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.630 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.744 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.866 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.939 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.028 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.431 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.577 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.266 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.926 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.269 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.510 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.637 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.099 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.364 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.726 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.277 | 0.267 |   4.934 |   19.993 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.272 | 0.235 |   5.169 |   20.229 | 
     | A3/U154               | B0 ^ -> Y v | OAI22X1M   | 0.131 | 0.139 |   5.309 |   20.368 | 
     | A3/\Regfile_reg[5][7] | D v         | SDFFRX1M   | 0.131 | 0.000 |   5.309 |   20.368 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.810 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.731 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.690 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.489 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.374 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.253 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.179 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.089 | 
     | A3/\Regfile_reg[5][7] | CK ^       | SDFFRX1M   | 0.116 | 0.024 |   0.995 |  -14.064 | 
     +--------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin A3/\Regfile_reg[5][6] /CK 
Endpoint:   A3/\Regfile_reg[5][6] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.995
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.369
- Arrival Time                  5.307
= Slack Time                   15.063
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.312 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.391 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.432 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.633 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.748 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.869 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.943 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.031 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.434 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.580 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.269 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.930 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.272 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.513 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.640 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.102 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.367 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.730 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.277 | 0.267 |   4.934 |   19.997 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.272 | 0.235 |   5.169 |   20.232 | 
     | A3/U153               | B0 ^ -> Y v | OAI22X1M   | 0.125 | 0.137 |   5.307 |   20.369 | 
     | A3/\Regfile_reg[5][6] | D v         | SDFFRX1M   | 0.125 | 0.000 |   5.307 |   20.369 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.813 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.734 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.693 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.492 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.378 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.256 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.183 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.092 | 
     | A3/\Regfile_reg[5][6] | CK ^       | SDFFRX1M   | 0.116 | 0.024 |   0.995 |  -14.068 | 
     +--------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin A3/\Regfile_reg[7][4] /CK 
Endpoint:   A3/\Regfile_reg[7][4] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.986
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.358
- Arrival Time                  5.294
= Slack Time                   15.064
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.314 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.393 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.434 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.634 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.749 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.870 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.944 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.033 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.436 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.582 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.271 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.931 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.274 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.515 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.642 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.104 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.369 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.731 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.278 | 0.268 |   4.935 |   20.000 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.250 | 0.224 |   5.159 |   20.224 | 
     | A3/U167               | B0 ^ -> Y v | OAI22X1M   | 0.134 | 0.135 |   5.294 |   20.358 | 
     | A3/\Regfile_reg[7][4] | D v         | SDFFRX1M   | 0.134 | 0.000 |   5.294 |   20.358 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.814 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.736 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.694 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.494 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.379 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.258 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.184 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.094 | 
     | A3/\Regfile_reg[7][4] | CK ^       | SDFFRX1M   | 0.112 | 0.015 |   0.986 |  -14.078 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin A3/\Regfile_reg[7][2] /CK 
Endpoint:   A3/\Regfile_reg[7][2] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.988
- Setup                         0.427
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.360
- Arrival Time                  5.296
= Slack Time                   15.065
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.478 |       |   0.250 |   15.314 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.328 |   15.393 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.370 |   15.434 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |   15.635 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.070 | 0.115 |   0.685 |   15.750 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.121 |   0.806 |   15.871 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.074 |   0.880 |   15.945 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.103 | 0.089 |   0.969 |   16.033 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.095 | 0.403 |   1.371 |   16.436 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.092 | 0.146 |   1.517 |   16.582 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.086 | 0.689 |   2.207 |   17.271 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.876 | 0.660 |   2.867 |   17.932 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.312 | 0.343 |   3.210 |   18.274 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.273 | 0.241 |   3.450 |   18.515 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.120 | 0.127 |   3.577 |   18.642 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.749 | 0.462 |   4.040 |   19.104 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   4.304 |   19.369 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.503 | 0.363 |   4.667 |   19.732 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.278 | 0.268 |   4.935 |   20.000 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.250 | 0.224 |   5.159 |   20.224 | 
     | A3/U165               | B0 ^ -> Y v | OAI22X1M   | 0.132 | 0.136 |   5.296 |   20.360 | 
     | A3/\Regfile_reg[7][2] | D v         | SDFFRX1M   | 0.132 | 0.000 |   5.296 |   20.360 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.250
     = Beginpoint Arrival Time            0.250
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.478 |       |   0.250 |  -14.815 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.328 |  -14.736 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.370 |  -14.695 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.105 | 0.200 |   0.570 |  -14.495 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.070 | 0.115 |   0.685 |  -14.380 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.121 |   0.806 |  -14.259 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.091 | 0.074 |   0.880 |  -14.185 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.102 | 0.091 |   0.971 |  -14.094 | 
     | A3/\Regfile_reg[7][2] | CK ^       | SDFFRX1M   | 0.113 | 0.017 |   0.988 |  -14.077 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin A10/odd_edge_tog_reg/CK 
Endpoint:   A10/odd_edge_tog_reg/D   (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.275
- Setup                         0.437
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.639
- Arrival Time                  5.428
= Slack Time                   15.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   15.211 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.025 | 0.026 |   0.026 |   15.237 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.031 | 0.031 |   0.057 |   15.268 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.047 | 0.099 |   0.157 |   15.368 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.086 | 0.140 |   0.297 |   15.508 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.077 | 0.143 |   0.440 |   15.651 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.074 | 0.138 |   0.579 |   15.790 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.121 |   0.700 |   15.911 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.105 | 0.207 |   0.907 |   16.118 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.070 | 0.115 |   1.022 |   16.233 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.121 |   1.143 |   16.354 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.091 | 0.074 |   1.217 |   16.428 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.104 | 0.093 |   1.310 |   16.521 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.784 | 0.829 |   2.139 |   17.350 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.162 | 0.131 |   2.270 |   17.481 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.199 | 0.166 |   2.436 |   17.647 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.180 | 0.108 |   2.544 |   17.755 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.153 | 0.266 |   2.811 |   18.022 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.279 |   3.089 |   18.300 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.305 | 0.212 |   3.301 |   18.512 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.193 | 0.186 |   3.487 |   18.698 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.161 | 0.155 |   3.642 |   18.853 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.254 |   3.896 |   19.107 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.100 | 0.222 |   4.118 |   19.329 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.310 | 0.175 |   4.293 |   19.504 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.318 | 0.268 |   4.561 |   19.772 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.285 | 0.227 |   4.788 |   19.999 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.183 | 0.175 |   4.963 |   20.174 | 
     | A10/U40               | A v -> Y v  | OR2X1M      | 0.101 | 0.265 |   5.228 |   20.439 | 
     | A10/U39               | B v -> Y v  | XNOR2X1M    | 0.128 | 0.200 |   5.427 |   20.639 | 
     | A10/odd_edge_tog_reg  | D v         | SDFFSQX2M   | 0.128 | 0.000 |   5.428 |   20.639 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -15.211 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -15.185 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.031 | 0.031 |   0.057 |  -15.154 | 
     | b1/U1                | B ^ -> Y ^ | MX2X2M     | 0.091 | 0.159 |   0.216 |  -14.995 | 
     | uart_clock__L1_I0    | A ^ -> Y v | INVX2M     | 0.062 | 0.066 |   0.282 |  -14.930 | 
     | uart_clock__L2_I1    | A v -> Y v | BUFX3M     | 0.062 | 0.139 |   0.420 |  -14.791 | 
     | uart_clock__L3_I1    | A v -> Y v | CLKBUFX4M  | 0.079 | 0.157 |   0.577 |  -14.634 | 
     | uart_clock__L4_I1    | A v -> Y v | CLKBUFX4M  | 0.084 | 0.166 |   0.743 |  -14.468 | 
     | uart_clock__L5_I1    | A v -> Y v | CLKBUFX4M  | 0.076 | 0.161 |   0.904 |  -14.307 | 
     | uart_clock__L6_I0    | A v -> Y v | CLKBUFX4M  | 0.089 | 0.168 |   1.072 |  -14.139 | 
     | uart_clock__L7_I0    | A v -> Y v | CLKBUFX24M | 0.071 | 0.145 |   1.217 |  -13.994 | 
     | uart_clock__L8_I0    | A v -> Y ^ | CLKINVX40M | 0.051 | 0.056 |   1.273 |  -13.938 | 
     | A10/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.051 | 0.003 |   1.275 |  -13.936 | 
     +-------------------------------------------------------------------------------------+ 

