Analysis & Synthesis report for gameoflife
Tue Apr 11 12:08:31 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |control|inputinterface:inputinterface_inst|state
  9. State Machine - |control|inputinterface:inputinterface_inst|next_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: displaygrid:displaygrid_inst|hvsync:test
 16. Parameter Settings for Inferred Entity Instance: displaygrid:displaygrid_inst|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: displaygrid:displaygrid_inst|lpm_divide:Div1
 18. Port Connectivity Checks: "displaygrid:displaygrid_inst|hvsync:test"
 19. Port Connectivity Checks: "gameoflife:gameoflife_inst"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Apr 11 12:08:30 2023          ;
; Quartus Prime Version           ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                   ; gameoflife                                     ;
; Top-level Entity Name           ; control                                        ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 4014                                           ;
; Total pins                      ; 84                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; control            ; gameoflife         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Remove Duplicate Registers                                                      ; Off                ; On                 ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.6%      ;
;     Processor 3            ;   1.3%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-12        ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; gameoflife.v                     ; yes             ; User Verilog HDL File        ; D:/Study/Spring 2023/ROBT206/project/gameoflife/gameoflife.v                  ;         ;
; control.v                        ; yes             ; User Verilog HDL File        ; D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v                     ;         ;
; displaygrid.v                    ; yes             ; User Verilog HDL File        ; D:/Study/Spring 2023/ROBT206/project/gameoflife/displaygrid.v                 ;         ;
; clock.v                          ; yes             ; User Verilog HDL File        ; D:/Study/Spring 2023/ROBT206/project/gameoflife/clock.v                       ;         ;
; hvsync.v                         ; yes             ; User Verilog HDL File        ; D:/Study/Spring 2023/ROBT206/project/gameoflife/hvsync.v                      ;         ;
; nextstate.v                      ; yes             ; User Verilog HDL File        ; D:/Study/Spring 2023/ROBT206/project/gameoflife/nextstate.v                   ;         ;
; inputinterface.v                 ; yes             ; Auto-Found Verilog HDL File  ; D:/Study/Spring 2023/ROBT206/project/gameoflife/inputinterface.v              ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc      ;         ;
; db/lpm_divide_gbm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Study/Spring 2023/ROBT206/project/gameoflife/db/lpm_divide_gbm.tdf         ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Study/Spring 2023/ROBT206/project/gameoflife/db/sign_div_unsign_mlh.tdf    ;         ;
; db/alt_u_div_ive.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Study/Spring 2023/ROBT206/project/gameoflife/db/alt_u_div_ive.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 22781                    ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 24894                    ;
;     -- 7 input functions                    ; 17                       ;
;     -- 6 input functions                    ; 20643                    ;
;     -- 5 input functions                    ; 3891                     ;
;     -- 4 input functions                    ; 54                       ;
;     -- <=3 input functions                  ; 289                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 4014                     ;
;                                             ;                          ;
; I/O pins                                    ; 84                       ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; clock:clock_inst|clk_div ;
; Maximum fan-out                             ; 3844                     ;
; Total fan-out                               ; 160323                   ;
; Average fan-out                             ; 5.51                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |control                                  ; 24894 (0)           ; 4014 (0)                  ; 0                 ; 0          ; 84   ; 0            ; |control                                                                                                                              ; control             ; work         ;
;    |clock:clock_inst|                     ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |control|clock:clock_inst                                                                                                             ; clock               ; work         ;
;    |displaygrid:displaygrid_inst|         ; 1512 (1289)         ; 43 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |control|displaygrid:displaygrid_inst                                                                                                 ; displaygrid         ; work         ;
;       |hvsync:test|                       ; 37 (37)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |control|displaygrid:displaygrid_inst|hvsync:test                                                                                     ; hvsync              ; work         ;
;       |lpm_divide:Div0|                   ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control|displaygrid:displaygrid_inst|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_gbm:auto_generated|  ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control|displaygrid:displaygrid_inst|lpm_divide:Div0|lpm_divide_gbm:auto_generated                                                   ; lpm_divide_gbm      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control|displaygrid:displaygrid_inst|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_ive:divider|    ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control|displaygrid:displaygrid_inst|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;       |lpm_divide:Div1|                   ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control|displaygrid:displaygrid_inst|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_gbm:auto_generated|  ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control|displaygrid:displaygrid_inst|lpm_divide:Div1|lpm_divide_gbm:auto_generated                                                   ; lpm_divide_gbm      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control|displaygrid:displaygrid_inst|lpm_divide:Div1|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_ive:divider|    ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control|displaygrid:displaygrid_inst|lpm_divide:Div1|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;    |gameoflife:gameoflife_inst|           ; 23178 (11658)       ; 3843 (3843)               ; 0                 ; 0          ; 0    ; 0            ; |control|gameoflife:gameoflife_inst                                                                                                   ; gameoflife          ; work         ;
;       |nextstate:test1|                   ; 11520 (11520)       ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control|gameoflife:gameoflife_inst|nextstate:test1                                                                                   ; nextstate           ; work         ;
;    |inputinterface:inputinterface_inst|   ; 164 (164)           ; 95 (95)                   ; 0                 ; 0          ; 0    ; 0            ; |control|inputinterface:inputinterface_inst                                                                                           ; inputinterface      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |control|inputinterface:inputinterface_inst|state           ;
+------------+------------+------------+------------+------------+------------+
; Name       ; state.0011 ; state.0010 ; state.0001 ; state.0000 ; state.0100 ;
+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 1          ; 1          ; 0          ;
; state.0010 ; 0          ; 1          ; 0          ; 1          ; 0          ;
; state.0011 ; 1          ; 0          ; 0          ; 1          ; 0          ;
; state.0100 ; 0          ; 0          ; 0          ; 1          ; 1          ;
+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |control|inputinterface:inputinterface_inst|next_state                                    ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; next_state.0011 ; next_state.0010 ; next_state.0001 ; next_state.0000 ; next_state.0100 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; next_state.0000 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; next_state.0001 ; 0               ; 0               ; 1               ; 1               ; 0               ;
; next_state.0010 ; 0               ; 1               ; 0               ; 1               ; 0               ;
; next_state.0011 ; 1               ; 0               ; 0               ; 1               ; 0               ;
; next_state.0100 ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+----------------------------------------------------+----------------------------------------+
; Register name                                      ; Reason for Removal                     ;
+----------------------------------------------------+----------------------------------------+
; displaygrid:displaygrid_inst|blue[1,4,5,7]         ; Stuck at GND due to stuck port data_in ;
; displaygrid:displaygrid_inst|green[0,5]            ; Stuck at GND due to stuck port data_in ;
; displaygrid:displaygrid_inst|red[0,5]              ; Stuck at GND due to stuck port data_in ;
; inputinterface:inputinterface_inst|HEX3[5]         ; Stuck at GND due to stuck port data_in ;
; inputinterface:inputinterface_inst|HEX2[4,5]       ; Stuck at GND due to stuck port data_in ;
; inputinterface:inputinterface_inst|HEX3[4]         ; Stuck at GND due to stuck port data_in ;
; inputinterface:inputinterface_inst|digit4[4..7]    ; Stuck at GND due to stuck port data_in ;
; inputinterface:inputinterface_inst|digit3[4..7]    ; Stuck at GND due to stuck port data_in ;
; inputinterface:inputinterface_inst|digit2[4..7]    ; Stuck at GND due to stuck port data_in ;
; inputinterface:inputinterface_inst|digit1[4..7]    ; Stuck at GND due to stuck port data_in ;
; inputinterface:inputinterface_inst|HEX3[0,3]       ; Stuck at VCC due to stuck port data_in ;
; inputinterface:inputinterface_inst|state~2         ; Lost fanout                            ;
; inputinterface:inputinterface_inst|state~3         ; Lost fanout                            ;
; inputinterface:inputinterface_inst|state~5         ; Lost fanout                            ;
; inputinterface:inputinterface_inst|next_state~11   ; Lost fanout                            ;
; inputinterface:inputinterface_inst|next_state~12   ; Lost fanout                            ;
; inputinterface:inputinterface_inst|next_state~14   ; Lost fanout                            ;
; inputinterface:inputinterface_inst|next_state.0000 ; Lost fanout                            ;
; inputinterface:inputinterface_inst|next_state.0001 ; Lost fanout                            ;
; inputinterface:inputinterface_inst|next_state.0010 ; Lost fanout                            ;
; Total Number of Removed Registers = 39             ;                                        ;
+----------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                ;
+--------------------------------------------------+--------------------+----------------------------------------------------+
; Register name                                    ; Reason for Removal ; Registers Removed due to This Register             ;
+--------------------------------------------------+--------------------+----------------------------------------------------+
; inputinterface:inputinterface_inst|next_state~11 ; Lost Fanouts       ; inputinterface:inputinterface_inst|next_state.0001 ;
; inputinterface:inputinterface_inst|next_state~12 ; Lost Fanouts       ; inputinterface:inputinterface_inst|next_state.0010 ;
+--------------------------------------------------+--------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4014  ;
; Number of registers using Synchronous Clear  ; 59    ;
; Number of registers using Synchronous Load   ; 3840  ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 86    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; inputinterface:inputinterface_inst|HEX0[0]   ; 1       ;
; inputinterface:inputinterface_inst|HEX0[1]   ; 1       ;
; inputinterface:inputinterface_inst|HEX0[2]   ; 1       ;
; inputinterface:inputinterface_inst|HEX0[4]   ; 1       ;
; inputinterface:inputinterface_inst|HEX0[5]   ; 1       ;
; inputinterface:inputinterface_inst|HEX0[6]   ; 1       ;
; inputinterface:inputinterface_inst|HEX1[0]   ; 1       ;
; inputinterface:inputinterface_inst|HEX1[1]   ; 1       ;
; inputinterface:inputinterface_inst|HEX1[2]   ; 1       ;
; inputinterface:inputinterface_inst|HEX1[4]   ; 1       ;
; inputinterface:inputinterface_inst|HEX1[5]   ; 1       ;
; inputinterface:inputinterface_inst|HEX1[6]   ; 1       ;
; inputinterface:inputinterface_inst|HEX2[0]   ; 1       ;
; inputinterface:inputinterface_inst|HEX2[6]   ; 1       ;
; inputinterface:inputinterface_inst|HEX4[0]   ; 1       ;
; inputinterface:inputinterface_inst|HEX4[1]   ; 1       ;
; inputinterface:inputinterface_inst|HEX4[2]   ; 1       ;
; inputinterface:inputinterface_inst|HEX4[4]   ; 1       ;
; inputinterface:inputinterface_inst|HEX4[5]   ; 1       ;
; inputinterface:inputinterface_inst|HEX4[6]   ; 1       ;
; inputinterface:inputinterface_inst|HEX5[0]   ; 1       ;
; inputinterface:inputinterface_inst|HEX5[1]   ; 1       ;
; inputinterface:inputinterface_inst|HEX5[2]   ; 1       ;
; inputinterface:inputinterface_inst|HEX5[4]   ; 1       ;
; inputinterface:inputinterface_inst|HEX5[5]   ; 1       ;
; inputinterface:inputinterface_inst|HEX5[6]   ; 1       ;
; inputinterface:inputinterface_inst|inputmode ; 9       ;
; inputinterface:inputinterface_inst|first[5]  ; 2       ;
; inputinterface:inputinterface_inst|first[2]  ; 2       ;
; inputinterface:inputinterface_inst|first[6]  ; 2       ;
; Total number of inverted registers = 30      ;         ;
+----------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |control|inputinterface:inputinterface_inst|HEX2[3]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |control|inputinterface:inputinterface_inst|HEX2[6]    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |control|inputinterface:inputinterface_inst|HEX5[1]    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |control|inputinterface:inputinterface_inst|HEX4[6]    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |control|inputinterface:inputinterface_inst|HEX1[5]    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |control|inputinterface:inputinterface_inst|HEX0[6]    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |control|inputinterface:inputinterface_inst|state      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |control|inputinterface:inputinterface_inst|next_state ;
; 11:1               ; 16 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |control|inputinterface:inputinterface_inst|digit2     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: displaygrid:displaygrid_inst|hvsync:test ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; HDISPLAY       ; 800   ; Signed Integer                                               ;
; HFRONT         ; 210   ; Signed Integer                                               ;
; HSPULSE        ; 23    ; Signed Integer                                               ;
; HTOTAL         ; 1056  ; Signed Integer                                               ;
; HBACK          ; 23    ; Signed Integer                                               ;
; VDISPLAY       ; 480   ; Signed Integer                                               ;
; VBOTTOM        ; 22    ; Signed Integer                                               ;
; VSPULSE        ; 5     ; Signed Integer                                               ;
; VTOTAL         ; 525   ; Signed Integer                                               ;
; VTOP           ; 18    ; Signed Integer                                               ;
; HA_END         ; 799   ; Signed Integer                                               ;
; HS_STA         ; 1009  ; Signed Integer                                               ;
; HS_END         ; 1032  ; Signed Integer                                               ;
; LINE           ; 1055  ; Signed Integer                                               ;
; VA_END         ; 479   ; Signed Integer                                               ;
; VS_STA         ; 501   ; Signed Integer                                               ;
; VS_END         ; 506   ; Signed Integer                                               ;
; SCREEN         ; 524   ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: displaygrid:displaygrid_inst|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: displaygrid:displaygrid_inst|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Port Connectivity Checks: "displaygrid:displaygrid_inst|hvsync:test" ;
+-------+-------+----------+-------------------------------------------+
; Port  ; Type  ; Severity ; Details                                   ;
+-------+-------+----------+-------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                              ;
+-------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameoflife:gameoflife_inst"                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; nextgrid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 4014                        ;
;     ENA               ; 71                          ;
;     ENA SCLR          ; 15                          ;
;     SCLR              ; 44                          ;
;     SLD               ; 3840                        ;
;     plain             ; 44                          ;
; arriav_lcell_comb     ; 24922                       ;
;     arith             ; 190                         ;
;         0 data inputs ; 34                          ;
;         1 data inputs ; 80                          ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 46                          ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 10                          ;
;     extend            ; 17                          ;
;         7 data inputs ; 17                          ;
;     normal            ; 24686                       ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 38                          ;
;         5 data inputs ; 3881                        ;
;         6 data inputs ; 20643                       ;
;     shared            ; 29                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 5                           ;
; boundary_port         ; 84                          ;
;                       ;                             ;
; Max LUT depth         ; 22.60                       ;
; Average LUT depth     ; 4.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:46     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Tue Apr 11 12:05:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gameoflife -c gameoflife
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v
    Info (12023): Found entity 1: de0_nano_soc_baseline File: D:/Study/Spring 2023/ROBT206/project/gameoflife/de0_nano_soc_baseline.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file gameoflife.v
    Info (12023): Found entity 1: gameoflife File: D:/Study/Spring 2023/ROBT206/project/gameoflife/gameoflife.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at control.v(53): ignored dangling comma in List of Port Connections File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 1
Warning (12019): Can't analyze file -- file input.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file displaygrid.v
    Info (12023): Found entity 1: displaygrid File: D:/Study/Spring 2023/ROBT206/project/gameoflife/displaygrid.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock.v
    Info (12023): Found entity 1: clock File: D:/Study/Spring 2023/ROBT206/project/gameoflife/clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hvsync.v
    Info (12023): Found entity 1: hvsync File: D:/Study/Spring 2023/ROBT206/project/gameoflife/hvsync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nextstate.v
    Info (12023): Found entity 1: nextstate File: D:/Study/Spring 2023/ROBT206/project/gameoflife/nextstate.v Line: 1
Info (12127): Elaborating entity "control" for the top level hierarchy
Warning (12125): Using design file inputinterface.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: inputinterface File: D:/Study/Spring 2023/ROBT206/project/gameoflife/inputinterface.v Line: 1
Info (12128): Elaborating entity "inputinterface" for hierarchy "inputinterface:inputinterface_inst" File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 41
Warning (10230): Verilog HDL assignment warning at inputinterface.v(89): truncated value with size 32 to match size of target (8) File: D:/Study/Spring 2023/ROBT206/project/gameoflife/inputinterface.v Line: 89
Warning (10230): Verilog HDL assignment warning at inputinterface.v(95): truncated value with size 32 to match size of target (8) File: D:/Study/Spring 2023/ROBT206/project/gameoflife/inputinterface.v Line: 95
Warning (10230): Verilog HDL assignment warning at inputinterface.v(102): truncated value with size 32 to match size of target (8) File: D:/Study/Spring 2023/ROBT206/project/gameoflife/inputinterface.v Line: 102
Warning (10230): Verilog HDL assignment warning at inputinterface.v(109): truncated value with size 32 to match size of target (8) File: D:/Study/Spring 2023/ROBT206/project/gameoflife/inputinterface.v Line: 109
Warning (10230): Verilog HDL assignment warning at inputinterface.v(116): truncated value with size 32 to match size of target (8) File: D:/Study/Spring 2023/ROBT206/project/gameoflife/inputinterface.v Line: 116
Warning (10230): Verilog HDL assignment warning at inputinterface.v(125): truncated value with size 32 to match size of target (8) File: D:/Study/Spring 2023/ROBT206/project/gameoflife/inputinterface.v Line: 125
Warning (10230): Verilog HDL assignment warning at inputinterface.v(126): truncated value with size 32 to match size of target (8) File: D:/Study/Spring 2023/ROBT206/project/gameoflife/inputinterface.v Line: 126
Info (12128): Elaborating entity "gameoflife" for hierarchy "gameoflife:gameoflife_inst" File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 53
Info (12128): Elaborating entity "nextstate" for hierarchy "gameoflife:gameoflife_inst|nextstate:test1" File: D:/Study/Spring 2023/ROBT206/project/gameoflife/gameoflife.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at nextstate.v(15): variable "ingrid" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study/Spring 2023/ROBT206/project/gameoflife/nextstate.v Line: 15
Warning (10235): Verilog HDL Always Construct warning at nextstate.v(16): variable "ingrid" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study/Spring 2023/ROBT206/project/gameoflife/nextstate.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at nextstate.v(17): variable "ingrid" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study/Spring 2023/ROBT206/project/gameoflife/nextstate.v Line: 17
Warning (10235): Verilog HDL Always Construct warning at nextstate.v(18): variable "ingrid" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study/Spring 2023/ROBT206/project/gameoflife/nextstate.v Line: 18
Warning (10235): Verilog HDL Always Construct warning at nextstate.v(19): variable "ingrid" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study/Spring 2023/ROBT206/project/gameoflife/nextstate.v Line: 19
Warning (10235): Verilog HDL Always Construct warning at nextstate.v(20): variable "ingrid" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study/Spring 2023/ROBT206/project/gameoflife/nextstate.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at nextstate.v(21): variable "ingrid" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study/Spring 2023/ROBT206/project/gameoflife/nextstate.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at nextstate.v(22): variable "ingrid" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study/Spring 2023/ROBT206/project/gameoflife/nextstate.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at nextstate.v(23): variable "ingrid" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study/Spring 2023/ROBT206/project/gameoflife/nextstate.v Line: 23
Info (12128): Elaborating entity "displaygrid" for hierarchy "displaygrid:displaygrid_inst" File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 64
Info (12128): Elaborating entity "hvsync" for hierarchy "displaygrid:displaygrid_inst|hvsync:test" File: D:/Study/Spring 2023/ROBT206/project/gameoflife/displaygrid.v Line: 27
Warning (10230): Verilog HDL assignment warning at hvsync.v(38): truncated value with size 32 to match size of target (1) File: D:/Study/Spring 2023/ROBT206/project/gameoflife/hvsync.v Line: 38
Warning (10230): Verilog HDL assignment warning at hvsync.v(39): truncated value with size 32 to match size of target (1) File: D:/Study/Spring 2023/ROBT206/project/gameoflife/hvsync.v Line: 39
Warning (10230): Verilog HDL assignment warning at hvsync.v(57): truncated value with size 32 to match size of target (1) File: D:/Study/Spring 2023/ROBT206/project/gameoflife/hvsync.v Line: 57
Info (12128): Elaborating entity "clock" for hierarchy "clock:clock_inst" File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 69
Warning (20013): Ignored 67 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_HSD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_TOUCH_I2C_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_TOUCH_I2C_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_TOUCH_INT_n -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_VSD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clk -entity DE1_SoC was ignored
Warning (20013): Ignored 24 assignments for entity "draw" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity draw -section_id Top was ignored
Warning (20013): Ignored 67 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_HSD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_TOUCH_I2C_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_TOUCH_I2C_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_TOUCH_INT_n -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_VSD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clk -entity DE1_SoC was ignored
Warning (20013): Ignored 24 assignments for entity "draw" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity draw -section_id Top was ignored
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "displaygrid:displaygrid_inst|Div0" File: D:/Study/Spring 2023/ROBT206/project/gameoflife/displaygrid.v Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "displaygrid:displaygrid_inst|Div1" File: D:/Study/Spring 2023/ROBT206/project/gameoflife/displaygrid.v Line: 30
Info (12130): Elaborated megafunction instantiation "displaygrid:displaygrid_inst|lpm_divide:Div0" File: D:/Study/Spring 2023/ROBT206/project/gameoflife/displaygrid.v Line: 30
Info (12133): Instantiated megafunction "displaygrid:displaygrid_inst|lpm_divide:Div0" with the following parameter: File: D:/Study/Spring 2023/ROBT206/project/gameoflife/displaygrid.v Line: 30
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf
    Info (12023): Found entity 1: lpm_divide_gbm File: D:/Study/Spring 2023/ROBT206/project/gameoflife/db/lpm_divide_gbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: D:/Study/Spring 2023/ROBT206/project/gameoflife/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: D:/Study/Spring 2023/ROBT206/project/gameoflife/db/alt_u_div_ive.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "displaygrid:displaygrid_inst|lpm_divide:Div1" File: D:/Study/Spring 2023/ROBT206/project/gameoflife/displaygrid.v Line: 30
Info (12133): Instantiated megafunction "displaygrid:displaygrid_inst|lpm_divide:Div1" with the following parameter: File: D:/Study/Spring 2023/ROBT206/project/gameoflife/displaygrid.v Line: 30
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 8
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 8
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 9
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 9
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 9
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 9
    Warning (13410): Pin "MTL2_R[0]" is stuck at GND File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 13
    Warning (13410): Pin "MTL2_R[5]" is stuck at GND File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 13
    Warning (13410): Pin "MTL2_G[0]" is stuck at GND File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 14
    Warning (13410): Pin "MTL2_G[5]" is stuck at GND File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 14
    Warning (13410): Pin "MTL2_B[1]" is stuck at GND File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 15
    Warning (13410): Pin "MTL2_B[4]" is stuck at GND File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 15
    Warning (13410): Pin "MTL2_B[5]" is stuck at GND File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 15
    Warning (13410): Pin "MTL2_B[7]" is stuck at GND File: D:/Study/Spring 2023/ROBT206/project/gameoflife/control.v Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 67 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_HSD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_TOUCH_I2C_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_TOUCH_I2C_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_TOUCH_INT_n -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_VSD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clk -entity DE1_SoC was ignored
Warning (20013): Ignored 24 assignments for entity "draw" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity draw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity draw -section_id Top was ignored
Info (144001): Generated suppressed messages file D:/Study/Spring 2023/ROBT206/project/gameoflife/output_files/gameoflife.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 25029 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 24945 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 317 warnings
    Info: Peak virtual memory: 5207 megabytes
    Info: Processing ended: Tue Apr 11 12:08:31 2023
    Info: Elapsed time: 00:03:07
    Info: Total CPU time (on all processors): 00:01:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Study/Spring 2023/ROBT206/project/gameoflife/output_files/gameoflife.map.smsg.


