# Reading D:/Programs/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do mejia_comparator_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Programs/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Programs/intelFPGA_lite/16.1/Projects/Assignment2_1bit_Comparator/mejia_equal.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:25 on Sep 20,2020
# vcom -reportprogress 300 -93 -work work D:/Programs/intelFPGA_lite/16.1/Projects/Assignment2_1bit_Comparator/mejia_equal.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mejia_equal
# -- Compiling architecture mejia_arch of mejia_equal
# End time: 23:27:25 on Sep 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
