/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [19:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [13:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = !(celloutsig_1_15z ? celloutsig_1_8z[1] : celloutsig_1_2z[0]);
  assign celloutsig_0_3z = !(celloutsig_0_1z ? celloutsig_0_2z : celloutsig_0_1z);
  assign celloutsig_0_6z = !(celloutsig_0_5z[2] ? in_data[26] : celloutsig_0_5z[18]);
  assign celloutsig_0_1z = !(celloutsig_0_0z[5] ? in_data[55] : in_data[33]);
  assign celloutsig_1_5z = !(celloutsig_1_4z ? celloutsig_1_1z : celloutsig_1_3z);
  assign celloutsig_1_9z = !(celloutsig_1_7z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_11z = !(celloutsig_1_9z ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_13z = !(celloutsig_1_6z[1] ? celloutsig_1_2z[5] : celloutsig_1_0z);
  assign celloutsig_0_7z = ~(celloutsig_0_3z | celloutsig_0_3z);
  assign celloutsig_0_10z = ~(in_data[76] | celloutsig_0_6z);
  assign celloutsig_1_0z = ~(in_data[112] | in_data[117]);
  assign celloutsig_1_1z = ~(in_data[117] | in_data[169]);
  assign celloutsig_1_7z = ~(celloutsig_1_2z[10] | celloutsig_1_1z);
  assign celloutsig_1_17z = ~(celloutsig_1_15z | celloutsig_1_8z[4]);
  assign celloutsig_1_2z = { in_data[170:158], celloutsig_1_1z } + { in_data[184:173], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_2z[12:9] + in_data[147:144];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z } + { in_data[141:140], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[34:26] == in_data[27:19];
  assign celloutsig_0_11z = { celloutsig_0_5z[2:0], celloutsig_0_10z } == { in_data[92:90], celloutsig_0_7z };
  assign celloutsig_1_4z = { in_data[123:115], celloutsig_1_3z } == { in_data[188:180], celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_7z == celloutsig_1_6z[1];
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } == in_data[91:76];
  assign celloutsig_1_18z = { celloutsig_1_16z[11:5], celloutsig_1_17z, celloutsig_1_2z } && 1'h1;
  assign celloutsig_1_3z = { celloutsig_1_2z[8:1], celloutsig_1_1z, celloutsig_1_0z } && { celloutsig_1_2z[12:6], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_15z = celloutsig_1_6z[2:0] && celloutsig_1_8z[3:1];
  assign celloutsig_0_0z = in_data[90:85] ~^ in_data[25:20];
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 20'h00000;
    else if (celloutsig_1_19z) celloutsig_0_5z = { in_data[55], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_16z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_1_16z = { in_data[173:172], celloutsig_1_13z, celloutsig_1_14z[8], 1'h1, celloutsig_1_14z[6:0], celloutsig_1_3z, celloutsig_1_1z };
  assign { celloutsig_1_14z[1], celloutsig_1_14z[2], celloutsig_1_14z[8], celloutsig_1_14z[6:5], celloutsig_1_14z[0], celloutsig_1_14z[3], celloutsig_1_14z[4] } = { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_8z[2], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } ~^ { celloutsig_1_10z, celloutsig_1_8z[0], celloutsig_1_7z, celloutsig_1_8z[4:3], celloutsig_1_13z, celloutsig_1_8z[1], celloutsig_1_8z[2] };
  assign celloutsig_1_14z[7] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
