INFO: [VRFC 10-2263] Analyzing Verilog file "D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_tb
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:42]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:47]
