-- synopsys translate_off

--------------------------------------------------------------------------------
--     This file is owned and controlled by Xilinx and must be used           --
--     solely for design, simulation, implementation and creation of          --
--     design files limited to Xilinx devices or technologies. Use            --
--     with non-Xilinx devices or technologies is expressly prohibited        --
--     and immediately terminates your license.                               --
--                                                                            --
--     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"          --
--     SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR                --
--     XILINX DEVICES.  BY PROVIDING THIS DESIGN, CODE, OR INFORMATION        --
--     AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION            --
--     OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS              --
--     IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,                --
--     AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE       --
--     FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY DISCLAIMS ANY               --
--     WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE                --
--     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR         --
--     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF        --
--     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS        --
--     FOR A PARTICULAR PURPOSE.                                              --
--                                                                            --
--     Xilinx products are not intended for use in life support               --
--     appliances, devices, or systems. Use in such applications are          --
--     expressly prohibited.                                                  --
--                                                                            --
--     (c) Copyright 1995-2002 Xilinx, Inc.                                   --
--     All rights reserved.                                                   --
--------------------------------------------------------------------------------

LIBRARY std, ieee;
USE std.standard.ALL;
USE ieee.std_logic_1164.ALL;

LIBRARY unisim;
USE unisim.vcomponents.ALL;

LIBRARY XilinxCoreLib;
USE XilinxCoreLib.mult_gen_v6_0_comp.ALL;
USE XilinxCoreLib.blkmemsp_v5_0_comp.ALL;
USE XilinxCoreLib.c_compare_v6_0_comp.ALL;
USE XilinxCoreLib.c_addsub_v6_0_comp.ALL;
USE XilinxCoreLib.c_counter_binary_v6_0_comp.ALL;
USE XilinxCoreLib.c_reg_fd_v6_0_comp.ALL;
USE XilinxCoreLib.blkmemdp_v5_0_comp.ALL;
USE XilinxCoreLib.c_shift_ram_v6_0_comp.ALL;

ENTITY macfir_core IS
   PORT (
      CLK : IN STD_LOGIC;
      RESET : IN STD_LOGIC;
      ND : IN STD_LOGIC;
      DIN : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
      RDY : OUT STD_LOGIC;
      RFD : OUT STD_LOGIC;
      DOUT : OUT STD_LOGIC_VECTOR(38 DOWNTO 0)   
);
END macfir_core;

ARCHITECTURE xilinx OF macfir_core IS 

-- Signals for connecting to instantiations
   SIGNAL BU6_I0 : STD_LOGIC;
   SIGNAL BU6_I1 : STD_LOGIC;
   SIGNAL BU6_I2 : STD_LOGIC;
   SIGNAL BU6_I3 : STD_LOGIC;
   SIGNAL BU6_O : STD_LOGIC;
   SIGNAL BU10_CLK : STD_LOGIC;
   SIGNAL BU10_D : STD_LOGIC_VECTOR(15 DOWNTO 0);
   SIGNAL BU10_Q : STD_LOGIC_VECTOR(15 DOWNTO 0);
   SIGNAL BU10_A : STD_LOGIC_VECTOR(3 DOWNTO 0);
   SIGNAL BU10_CE : STD_LOGIC;
   SIGNAL BU28_Q : STD_LOGIC_VECTOR(3 DOWNTO 0);
   SIGNAL BU28_CLK : STD_LOGIC;
   SIGNAL BU28_UP : STD_LOGIC;
   SIGNAL BU28_CE : STD_LOGIC;
   SIGNAL BU56_I0 : STD_LOGIC;
   SIGNAL BU56_I1 : STD_LOGIC;
   SIGNAL BU56_I2 : STD_LOGIC;
   SIGNAL BU56_I3 : STD_LOGIC;
   SIGNAL BU56_O : STD_LOGIC;
   SIGNAL BU58_A : STD_LOGIC_VECTOR(3 DOWNTO 0);
   SIGNAL BU58_A_EQ_B : STD_LOGIC;
   SIGNAL BU65_A : STD_LOGIC_VECTOR(3 DOWNTO 0);
   SIGNAL BU65_A_GE_B : STD_LOGIC;
   SIGNAL BU82_I0 : STD_LOGIC;
   SIGNAL BU82_I1 : STD_LOGIC;
   SIGNAL BU82_I2 : STD_LOGIC;
   SIGNAL BU82_I3 : STD_LOGIC;
   SIGNAL BU82_O : STD_LOGIC;
   SIGNAL BU83_D : STD_LOGIC;
   SIGNAL BU83_C : STD_LOGIC;
   SIGNAL BU83_CE : STD_LOGIC;
   SIGNAL BU83_Q : STD_LOGIC;
   SIGNAL BU85_Q : STD_LOGIC_VECTOR(3 DOWNTO 0);
   SIGNAL BU85_CLK : STD_LOGIC;
   SIGNAL BU85_UP : STD_LOGIC;
   SIGNAL BU85_CE : STD_LOGIC;
   SIGNAL BU113_I0 : STD_LOGIC;
   SIGNAL BU113_I1 : STD_LOGIC;
   SIGNAL BU113_I2 : STD_LOGIC;
   SIGNAL BU113_I3 : STD_LOGIC;
   SIGNAL BU113_O : STD_LOGIC;
   SIGNAL BU117_I0 : STD_LOGIC;
   SIGNAL BU117_I1 : STD_LOGIC;
   SIGNAL BU117_I2 : STD_LOGIC;
   SIGNAL BU117_I3 : STD_LOGIC;
   SIGNAL BU117_O : STD_LOGIC;
   SIGNAL BU118_D : STD_LOGIC;
   SIGNAL BU118_C : STD_LOGIC;
   SIGNAL BU118_CE : STD_LOGIC;
   SIGNAL BU118_Q : STD_LOGIC;
   SIGNAL BU120_A : STD_LOGIC_VECTOR(3 DOWNTO 0);
   SIGNAL BU120_A_EQ_B : STD_LOGIC;
   SIGNAL BU127_CLK : STD_LOGIC;
   SIGNAL BU127_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU127_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU137_I0 : STD_LOGIC;
   SIGNAL BU137_I1 : STD_LOGIC;
   SIGNAL BU137_I2 : STD_LOGIC;
   SIGNAL BU137_I3 : STD_LOGIC;
   SIGNAL BU137_O : STD_LOGIC;
   SIGNAL BU138_D : STD_LOGIC;
   SIGNAL BU138_C : STD_LOGIC;
   SIGNAL BU138_CE : STD_LOGIC;
   SIGNAL BU138_PRE : STD_LOGIC;
   SIGNAL BU138_Q : STD_LOGIC;
   SIGNAL BU142_I0 : STD_LOGIC;
   SIGNAL BU142_I1 : STD_LOGIC;
   SIGNAL BU142_I2 : STD_LOGIC;
   SIGNAL BU142_I3 : STD_LOGIC;
   SIGNAL BU142_O : STD_LOGIC;
   SIGNAL BU143_D : STD_LOGIC;
   SIGNAL BU143_C : STD_LOGIC;
   SIGNAL BU143_CE : STD_LOGIC;
   SIGNAL BU143_CLR : STD_LOGIC;
   SIGNAL BU143_Q : STD_LOGIC;
   SIGNAL BU147_I0 : STD_LOGIC;
   SIGNAL BU147_I1 : STD_LOGIC;
   SIGNAL BU147_I2 : STD_LOGIC;
   SIGNAL BU147_I3 : STD_LOGIC;
   SIGNAL BU147_O : STD_LOGIC;
   SIGNAL BU148_D : STD_LOGIC;
   SIGNAL BU148_C : STD_LOGIC;
   SIGNAL BU148_CE : STD_LOGIC;
   SIGNAL BU148_CLR : STD_LOGIC;
   SIGNAL BU148_Q : STD_LOGIC;
   SIGNAL BU154_CLK : STD_LOGIC;
   SIGNAL BU154_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU154_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU161_CLK : STD_LOGIC;
   SIGNAL BU161_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU161_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU169_Q : STD_LOGIC_VECTOR(2 DOWNTO 0);
   SIGNAL BU169_CLK : STD_LOGIC;
   SIGNAL BU169_CE : STD_LOGIC;
   SIGNAL BU169_AINIT : STD_LOGIC;
   SIGNAL BU206_A : STD_LOGIC_VECTOR(2 DOWNTO 0);
   SIGNAL BU206_A_EQ_B : STD_LOGIC;
   SIGNAL BU215_I0 : STD_LOGIC;
   SIGNAL BU215_I1 : STD_LOGIC;
   SIGNAL BU215_I2 : STD_LOGIC;
   SIGNAL BU215_I3 : STD_LOGIC;
   SIGNAL BU215_O : STD_LOGIC;
   SIGNAL BU216_D : STD_LOGIC;
   SIGNAL BU216_C : STD_LOGIC;
   SIGNAL BU216_CE : STD_LOGIC;
   SIGNAL BU216_CLR : STD_LOGIC;
   SIGNAL BU216_Q : STD_LOGIC;
   SIGNAL BU220_I0 : STD_LOGIC;
   SIGNAL BU220_I1 : STD_LOGIC;
   SIGNAL BU220_I2 : STD_LOGIC;
   SIGNAL BU220_I3 : STD_LOGIC;
   SIGNAL BU220_O : STD_LOGIC;
   SIGNAL BU221_D : STD_LOGIC;
   SIGNAL BU221_C : STD_LOGIC;
   SIGNAL BU221_CE : STD_LOGIC;
   SIGNAL BU221_CLR : STD_LOGIC;
   SIGNAL BU221_Q : STD_LOGIC;
   SIGNAL BU223_CLK : STD_LOGIC;
   SIGNAL BU223_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU223_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU223_AINIT : STD_LOGIC;
   SIGNAL BU231_CLK : STD_LOGIC;
   SIGNAL BU231_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU231_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU231_AINIT : STD_LOGIC;
   SIGNAL BU243_CLK : STD_LOGIC;
   SIGNAL BU243_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU243_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU243_AINIT : STD_LOGIC;
   SIGNAL BU251_CLK : STD_LOGIC;
   SIGNAL BU251_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU251_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU251_AINIT : STD_LOGIC;
   SIGNAL BU259_CLK : STD_LOGIC;
   SIGNAL BU259_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU259_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU259_AINIT : STD_LOGIC;
   SIGNAL BU277_I0 : STD_LOGIC;
   SIGNAL BU277_I1 : STD_LOGIC;
   SIGNAL BU277_I2 : STD_LOGIC;
   SIGNAL BU277_I3 : STD_LOGIC;
   SIGNAL BU277_O : STD_LOGIC;
   SIGNAL BU278_D : STD_LOGIC;
   SIGNAL BU278_C : STD_LOGIC;
   SIGNAL BU278_CE : STD_LOGIC;
   SIGNAL BU278_CLR : STD_LOGIC;
   SIGNAL BU278_Q : STD_LOGIC;
   SIGNAL BU288_CLK : STD_LOGIC;
   SIGNAL BU288_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU288_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU288_AINIT : STD_LOGIC;
   SIGNAL BU296_Q : STD_LOGIC_VECTOR(6 DOWNTO 0);
   SIGNAL BU296_CLK : STD_LOGIC;
   SIGNAL BU296_LOAD : STD_LOGIC;
   SIGNAL BU296_L : STD_LOGIC_VECTOR(6 DOWNTO 0);
   SIGNAL BU296_CE : STD_LOGIC;
   SIGNAL BU296_AINIT : STD_LOGIC;
   SIGNAL BU377_A : STD_LOGIC_VECTOR(6 DOWNTO 0);
   SIGNAL BU377_A_EQ_B : STD_LOGIC;
   SIGNAL BU387_Q : STD_LOGIC_VECTOR(6 DOWNTO 0);
   SIGNAL BU387_CLK : STD_LOGIC;
   SIGNAL BU387_LOAD : STD_LOGIC;
   SIGNAL BU387_L : STD_LOGIC_VECTOR(6 DOWNTO 0);
   SIGNAL BU387_AINIT : STD_LOGIC;
   SIGNAL BU466_A : STD_LOGIC_VECTOR(15 DOWNTO 0);
   SIGNAL BU466_B : STD_LOGIC_VECTOR(15 DOWNTO 0);
   SIGNAL BU466_Q : STD_LOGIC_VECTOR(16 DOWNTO 0);
   SIGNAL BU466_CLK : STD_LOGIC;
   SIGNAL BU466_AINIT : STD_LOGIC;
   SIGNAL BU570_addra : STD_LOGIC_VECTOR(6 DOWNTO 0);
   SIGNAL BU570_addrb : STD_LOGIC_VECTOR(6 DOWNTO 0);
   SIGNAL BU570_clka : STD_LOGIC;
   SIGNAL BU570_clkb : STD_LOGIC;
   SIGNAL BU570_dina : STD_LOGIC_VECTOR(15 DOWNTO 0);
   SIGNAL BU570_dinb : STD_LOGIC_VECTOR(15 DOWNTO 0);
   SIGNAL BU570_douta : STD_LOGIC_VECTOR(15 DOWNTO 0);
   SIGNAL BU570_doutb : STD_LOGIC_VECTOR(15 DOWNTO 0);
   SIGNAL BU570_ena : STD_LOGIC;
   SIGNAL BU570_enb : STD_LOGIC;
   SIGNAL BU570_nda : STD_LOGIC;
   SIGNAL BU570_ndb : STD_LOGIC;
   SIGNAL BU570_rfda : STD_LOGIC;
   SIGNAL BU570_rfdb : STD_LOGIC;
   SIGNAL BU570_rdya : STD_LOGIC;
   SIGNAL BU570_rdyb : STD_LOGIC;
   SIGNAL BU570_sinita : STD_LOGIC;
   SIGNAL BU570_sinitb : STD_LOGIC;
   SIGNAL BU570_wea : STD_LOGIC;
   SIGNAL BU570_web : STD_LOGIC;
   SIGNAL BU578_CLK : STD_LOGIC;
   SIGNAL BU578_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU578_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU578_AINIT : STD_LOGIC;
   SIGNAL BU586_Q : STD_LOGIC_VECTOR(6 DOWNTO 0);
   SIGNAL BU586_CLK : STD_LOGIC;
   SIGNAL BU586_LOAD : STD_LOGIC;
   SIGNAL BU586_L : STD_LOGIC_VECTOR(6 DOWNTO 0);
   SIGNAL BU586_CE : STD_LOGIC;
   SIGNAL BU586_AINIT : STD_LOGIC;
   SIGNAL BU667_A : STD_LOGIC_VECTOR(6 DOWNTO 0);
   SIGNAL BU667_A_EQ_B : STD_LOGIC;
   SIGNAL BU677_Q : STD_LOGIC_VECTOR(6 DOWNTO 0);
   SIGNAL BU677_CLK : STD_LOGIC;
   SIGNAL BU677_LOAD : STD_LOGIC;
   SIGNAL BU677_L : STD_LOGIC_VECTOR(6 DOWNTO 0);
   SIGNAL BU677_AINIT : STD_LOGIC;
   SIGNAL BU677_SINIT : STD_LOGIC;
   SIGNAL BU772_A : STD_LOGIC_VECTOR(6 DOWNTO 0);
   SIGNAL BU772_A_EQ_B : STD_LOGIC;
   SIGNAL BU785_addr : STD_LOGIC_VECTOR(5 DOWNTO 0);
   SIGNAL BU785_clk : STD_LOGIC;
   SIGNAL BU785_din : STD_LOGIC_VECTOR(15 DOWNTO 0);
   SIGNAL BU785_dout : STD_LOGIC_VECTOR(15 DOWNTO 0);
   SIGNAL BU785_en : STD_LOGIC;
   SIGNAL BU785_nd : STD_LOGIC;
   SIGNAL BU785_rfd : STD_LOGIC;
   SIGNAL BU785_rdy : STD_LOGIC;
   SIGNAL BU785_sinit : STD_LOGIC;
   SIGNAL BU785_we : STD_LOGIC;
   SIGNAL BU791_Q : STD_LOGIC_VECTOR(5 DOWNTO 0);
   SIGNAL BU791_CLK : STD_LOGIC;
   SIGNAL BU791_LOAD : STD_LOGIC;
   SIGNAL BU791_L : STD_LOGIC_VECTOR(5 DOWNTO 0);
   SIGNAL BU791_AINIT : STD_LOGIC;
   SIGNAL BU866_I0 : STD_LOGIC;
   SIGNAL BU866_I1 : STD_LOGIC;
   SIGNAL BU866_I2 : STD_LOGIC;
   SIGNAL BU866_I3 : STD_LOGIC;
   SIGNAL BU866_O : STD_LOGIC;
   SIGNAL BU867_D : STD_LOGIC;
   SIGNAL BU867_C : STD_LOGIC;
   SIGNAL BU867_CE : STD_LOGIC;
   SIGNAL BU867_Q : STD_LOGIC;
   SIGNAL BU869_I0 : STD_LOGIC;
   SIGNAL BU869_I1 : STD_LOGIC;
   SIGNAL BU869_I2 : STD_LOGIC;
   SIGNAL BU869_I3 : STD_LOGIC;
   SIGNAL BU869_O : STD_LOGIC;
   SIGNAL BU871_Q : STD_LOGIC_VECTOR(5 DOWNTO 0);
   SIGNAL BU871_CLK : STD_LOGIC;
   SIGNAL BU871_Q_THRESH0 : STD_LOGIC;
   SIGNAL BU871_CE : STD_LOGIC;
   SIGNAL BU871_SCLR : STD_LOGIC;
   SIGNAL BU1111_I0 : STD_LOGIC;
   SIGNAL BU1111_I1 : STD_LOGIC;
   SIGNAL BU1111_I2 : STD_LOGIC;
   SIGNAL BU1111_I3 : STD_LOGIC;
   SIGNAL BU1111_O : STD_LOGIC;
   SIGNAL BU1113_CLK : STD_LOGIC;
   SIGNAL BU1113_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1113_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1121_CLK : STD_LOGIC;
   SIGNAL BU1121_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1121_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1129_CLK : STD_LOGIC;
   SIGNAL BU1129_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1129_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1541_CLK : STD_LOGIC;
   SIGNAL BU1541_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1541_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1549_CLK : STD_LOGIC;
   SIGNAL BU1549_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1549_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1556_I0 : STD_LOGIC;
   SIGNAL BU1556_I1 : STD_LOGIC;
   SIGNAL BU1556_I2 : STD_LOGIC;
   SIGNAL BU1556_I3 : STD_LOGIC;
   SIGNAL BU1556_O : STD_LOGIC;
   SIGNAL BU919_clk : STD_LOGIC;
   SIGNAL BU919_a : STD_LOGIC_VECTOR(16 DOWNTO 0);
   SIGNAL BU919_b : STD_LOGIC_VECTOR(15 DOWNTO 0);
   SIGNAL BU919_o : STD_LOGIC_VECTOR(32 DOWNTO 0);
   SIGNAL BU919_q : STD_LOGIC_VECTOR(32 DOWNTO 0);
   SIGNAL BU919_a_signed : STD_LOGIC;
   SIGNAL BU919_loadb : STD_LOGIC;
   SIGNAL BU919_load_done : STD_LOGIC;
   SIGNAL BU919_swapb : STD_LOGIC;
   SIGNAL BU919_ce : STD_LOGIC;
   SIGNAL BU919_aclr : STD_LOGIC;
   SIGNAL BU919_sclr : STD_LOGIC;
   SIGNAL BU919_rfd : STD_LOGIC;
   SIGNAL BU919_nd : STD_LOGIC;
   SIGNAL BU919_rdy : STD_LOGIC;
   SIGNAL BU1143_I0 : STD_LOGIC;
   SIGNAL BU1143_I1 : STD_LOGIC;
   SIGNAL BU1143_I2 : STD_LOGIC;
   SIGNAL BU1143_I3 : STD_LOGIC;
   SIGNAL BU1143_O : STD_LOGIC;
   SIGNAL BU1145_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1145_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1145_CLK : STD_LOGIC;
   SIGNAL BU1145_CE : STD_LOGIC;
   SIGNAL BU1149_I0 : STD_LOGIC;
   SIGNAL BU1149_I1 : STD_LOGIC;
   SIGNAL BU1149_I2 : STD_LOGIC;
   SIGNAL BU1149_I3 : STD_LOGIC;
   SIGNAL BU1149_O : STD_LOGIC;
   SIGNAL BU1150_DI : STD_LOGIC;
   SIGNAL BU1150_CI : STD_LOGIC;
   SIGNAL BU1150_S : STD_LOGIC;
   SIGNAL BU1150_O : STD_LOGIC;
   SIGNAL BU1152_I0 : STD_LOGIC;
   SIGNAL BU1152_I1 : STD_LOGIC;
   SIGNAL BU1152_I2 : STD_LOGIC;
   SIGNAL BU1152_I3 : STD_LOGIC;
   SIGNAL BU1152_O : STD_LOGIC;
   SIGNAL BU1153_DI : STD_LOGIC;
   SIGNAL BU1153_CI : STD_LOGIC;
   SIGNAL BU1153_S : STD_LOGIC;
   SIGNAL BU1153_O : STD_LOGIC;
   SIGNAL BU1154_LI : STD_LOGIC;
   SIGNAL BU1154_CI : STD_LOGIC;
   SIGNAL BU1154_O : STD_LOGIC;
   SIGNAL BU1156_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1156_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1156_CLK : STD_LOGIC;
   SIGNAL BU1156_CE : STD_LOGIC;
   SIGNAL BU1160_I0 : STD_LOGIC;
   SIGNAL BU1160_I1 : STD_LOGIC;
   SIGNAL BU1160_I2 : STD_LOGIC;
   SIGNAL BU1160_I3 : STD_LOGIC;
   SIGNAL BU1160_O : STD_LOGIC;
   SIGNAL BU1161_DI : STD_LOGIC;
   SIGNAL BU1161_CI : STD_LOGIC;
   SIGNAL BU1161_S : STD_LOGIC;
   SIGNAL BU1161_O : STD_LOGIC;
   SIGNAL BU1162_LI : STD_LOGIC;
   SIGNAL BU1162_CI : STD_LOGIC;
   SIGNAL BU1162_O : STD_LOGIC;
   SIGNAL BU1164_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1164_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1164_CLK : STD_LOGIC;
   SIGNAL BU1164_CE : STD_LOGIC;
   SIGNAL BU1168_I0 : STD_LOGIC;
   SIGNAL BU1168_I1 : STD_LOGIC;
   SIGNAL BU1168_I2 : STD_LOGIC;
   SIGNAL BU1168_I3 : STD_LOGIC;
   SIGNAL BU1168_O : STD_LOGIC;
   SIGNAL BU1169_DI : STD_LOGIC;
   SIGNAL BU1169_CI : STD_LOGIC;
   SIGNAL BU1169_S : STD_LOGIC;
   SIGNAL BU1169_O : STD_LOGIC;
   SIGNAL BU1170_LI : STD_LOGIC;
   SIGNAL BU1170_CI : STD_LOGIC;
   SIGNAL BU1170_O : STD_LOGIC;
   SIGNAL BU1172_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1172_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1172_CLK : STD_LOGIC;
   SIGNAL BU1172_CE : STD_LOGIC;
   SIGNAL BU1176_I0 : STD_LOGIC;
   SIGNAL BU1176_I1 : STD_LOGIC;
   SIGNAL BU1176_I2 : STD_LOGIC;
   SIGNAL BU1176_I3 : STD_LOGIC;
   SIGNAL BU1176_O : STD_LOGIC;
   SIGNAL BU1177_DI : STD_LOGIC;
   SIGNAL BU1177_CI : STD_LOGIC;
   SIGNAL BU1177_S : STD_LOGIC;
   SIGNAL BU1177_O : STD_LOGIC;
   SIGNAL BU1178_LI : STD_LOGIC;
   SIGNAL BU1178_CI : STD_LOGIC;
   SIGNAL BU1178_O : STD_LOGIC;
   SIGNAL BU1180_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1180_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1180_CLK : STD_LOGIC;
   SIGNAL BU1180_CE : STD_LOGIC;
   SIGNAL BU1184_I0 : STD_LOGIC;
   SIGNAL BU1184_I1 : STD_LOGIC;
   SIGNAL BU1184_I2 : STD_LOGIC;
   SIGNAL BU1184_I3 : STD_LOGIC;
   SIGNAL BU1184_O : STD_LOGIC;
   SIGNAL BU1185_DI : STD_LOGIC;
   SIGNAL BU1185_CI : STD_LOGIC;
   SIGNAL BU1185_S : STD_LOGIC;
   SIGNAL BU1185_O : STD_LOGIC;
   SIGNAL BU1186_LI : STD_LOGIC;
   SIGNAL BU1186_CI : STD_LOGIC;
   SIGNAL BU1186_O : STD_LOGIC;
   SIGNAL BU1188_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1188_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1188_CLK : STD_LOGIC;
   SIGNAL BU1188_CE : STD_LOGIC;
   SIGNAL BU1192_I0 : STD_LOGIC;
   SIGNAL BU1192_I1 : STD_LOGIC;
   SIGNAL BU1192_I2 : STD_LOGIC;
   SIGNAL BU1192_I3 : STD_LOGIC;
   SIGNAL BU1192_O : STD_LOGIC;
   SIGNAL BU1193_DI : STD_LOGIC;
   SIGNAL BU1193_CI : STD_LOGIC;
   SIGNAL BU1193_S : STD_LOGIC;
   SIGNAL BU1193_O : STD_LOGIC;
   SIGNAL BU1194_LI : STD_LOGIC;
   SIGNAL BU1194_CI : STD_LOGIC;
   SIGNAL BU1194_O : STD_LOGIC;
   SIGNAL BU1196_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1196_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1196_CLK : STD_LOGIC;
   SIGNAL BU1196_CE : STD_LOGIC;
   SIGNAL BU1200_I0 : STD_LOGIC;
   SIGNAL BU1200_I1 : STD_LOGIC;
   SIGNAL BU1200_I2 : STD_LOGIC;
   SIGNAL BU1200_I3 : STD_LOGIC;
   SIGNAL BU1200_O : STD_LOGIC;
   SIGNAL BU1201_DI : STD_LOGIC;
   SIGNAL BU1201_CI : STD_LOGIC;
   SIGNAL BU1201_S : STD_LOGIC;
   SIGNAL BU1201_O : STD_LOGIC;
   SIGNAL BU1202_LI : STD_LOGIC;
   SIGNAL BU1202_CI : STD_LOGIC;
   SIGNAL BU1202_O : STD_LOGIC;
   SIGNAL BU1204_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1204_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1204_CLK : STD_LOGIC;
   SIGNAL BU1204_CE : STD_LOGIC;
   SIGNAL BU1208_I0 : STD_LOGIC;
   SIGNAL BU1208_I1 : STD_LOGIC;
   SIGNAL BU1208_I2 : STD_LOGIC;
   SIGNAL BU1208_I3 : STD_LOGIC;
   SIGNAL BU1208_O : STD_LOGIC;
   SIGNAL BU1209_DI : STD_LOGIC;
   SIGNAL BU1209_CI : STD_LOGIC;
   SIGNAL BU1209_S : STD_LOGIC;
   SIGNAL BU1209_O : STD_LOGIC;
   SIGNAL BU1210_LI : STD_LOGIC;
   SIGNAL BU1210_CI : STD_LOGIC;
   SIGNAL BU1210_O : STD_LOGIC;
   SIGNAL BU1212_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1212_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1212_CLK : STD_LOGIC;
   SIGNAL BU1212_CE : STD_LOGIC;
   SIGNAL BU1216_I0 : STD_LOGIC;
   SIGNAL BU1216_I1 : STD_LOGIC;
   SIGNAL BU1216_I2 : STD_LOGIC;
   SIGNAL BU1216_I3 : STD_LOGIC;
   SIGNAL BU1216_O : STD_LOGIC;
   SIGNAL BU1217_DI : STD_LOGIC;
   SIGNAL BU1217_CI : STD_LOGIC;
   SIGNAL BU1217_S : STD_LOGIC;
   SIGNAL BU1217_O : STD_LOGIC;
   SIGNAL BU1218_LI : STD_LOGIC;
   SIGNAL BU1218_CI : STD_LOGIC;
   SIGNAL BU1218_O : STD_LOGIC;
   SIGNAL BU1220_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1220_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1220_CLK : STD_LOGIC;
   SIGNAL BU1220_CE : STD_LOGIC;
   SIGNAL BU1224_I0 : STD_LOGIC;
   SIGNAL BU1224_I1 : STD_LOGIC;
   SIGNAL BU1224_I2 : STD_LOGIC;
   SIGNAL BU1224_I3 : STD_LOGIC;
   SIGNAL BU1224_O : STD_LOGIC;
   SIGNAL BU1225_DI : STD_LOGIC;
   SIGNAL BU1225_CI : STD_LOGIC;
   SIGNAL BU1225_S : STD_LOGIC;
   SIGNAL BU1225_O : STD_LOGIC;
   SIGNAL BU1226_LI : STD_LOGIC;
   SIGNAL BU1226_CI : STD_LOGIC;
   SIGNAL BU1226_O : STD_LOGIC;
   SIGNAL BU1228_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1228_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1228_CLK : STD_LOGIC;
   SIGNAL BU1228_CE : STD_LOGIC;
   SIGNAL BU1232_I0 : STD_LOGIC;
   SIGNAL BU1232_I1 : STD_LOGIC;
   SIGNAL BU1232_I2 : STD_LOGIC;
   SIGNAL BU1232_I3 : STD_LOGIC;
   SIGNAL BU1232_O : STD_LOGIC;
   SIGNAL BU1233_DI : STD_LOGIC;
   SIGNAL BU1233_CI : STD_LOGIC;
   SIGNAL BU1233_S : STD_LOGIC;
   SIGNAL BU1233_O : STD_LOGIC;
   SIGNAL BU1234_LI : STD_LOGIC;
   SIGNAL BU1234_CI : STD_LOGIC;
   SIGNAL BU1234_O : STD_LOGIC;
   SIGNAL BU1236_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1236_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1236_CLK : STD_LOGIC;
   SIGNAL BU1236_CE : STD_LOGIC;
   SIGNAL BU1240_I0 : STD_LOGIC;
   SIGNAL BU1240_I1 : STD_LOGIC;
   SIGNAL BU1240_I2 : STD_LOGIC;
   SIGNAL BU1240_I3 : STD_LOGIC;
   SIGNAL BU1240_O : STD_LOGIC;
   SIGNAL BU1241_DI : STD_LOGIC;
   SIGNAL BU1241_CI : STD_LOGIC;
   SIGNAL BU1241_S : STD_LOGIC;
   SIGNAL BU1241_O : STD_LOGIC;
   SIGNAL BU1242_LI : STD_LOGIC;
   SIGNAL BU1242_CI : STD_LOGIC;
   SIGNAL BU1242_O : STD_LOGIC;
   SIGNAL BU1244_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1244_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1244_CLK : STD_LOGIC;
   SIGNAL BU1244_CE : STD_LOGIC;
   SIGNAL BU1248_I0 : STD_LOGIC;
   SIGNAL BU1248_I1 : STD_LOGIC;
   SIGNAL BU1248_I2 : STD_LOGIC;
   SIGNAL BU1248_I3 : STD_LOGIC;
   SIGNAL BU1248_O : STD_LOGIC;
   SIGNAL BU1249_DI : STD_LOGIC;
   SIGNAL BU1249_CI : STD_LOGIC;
   SIGNAL BU1249_S : STD_LOGIC;
   SIGNAL BU1249_O : STD_LOGIC;
   SIGNAL BU1250_LI : STD_LOGIC;
   SIGNAL BU1250_CI : STD_LOGIC;
   SIGNAL BU1250_O : STD_LOGIC;
   SIGNAL BU1252_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1252_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1252_CLK : STD_LOGIC;
   SIGNAL BU1252_CE : STD_LOGIC;
   SIGNAL BU1256_I0 : STD_LOGIC;
   SIGNAL BU1256_I1 : STD_LOGIC;
   SIGNAL BU1256_I2 : STD_LOGIC;
   SIGNAL BU1256_I3 : STD_LOGIC;
   SIGNAL BU1256_O : STD_LOGIC;
   SIGNAL BU1257_DI : STD_LOGIC;
   SIGNAL BU1257_CI : STD_LOGIC;
   SIGNAL BU1257_S : STD_LOGIC;
   SIGNAL BU1257_O : STD_LOGIC;
   SIGNAL BU1258_LI : STD_LOGIC;
   SIGNAL BU1258_CI : STD_LOGIC;
   SIGNAL BU1258_O : STD_LOGIC;
   SIGNAL BU1260_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1260_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1260_CLK : STD_LOGIC;
   SIGNAL BU1260_CE : STD_LOGIC;
   SIGNAL BU1264_I0 : STD_LOGIC;
   SIGNAL BU1264_I1 : STD_LOGIC;
   SIGNAL BU1264_I2 : STD_LOGIC;
   SIGNAL BU1264_I3 : STD_LOGIC;
   SIGNAL BU1264_O : STD_LOGIC;
   SIGNAL BU1265_DI : STD_LOGIC;
   SIGNAL BU1265_CI : STD_LOGIC;
   SIGNAL BU1265_S : STD_LOGIC;
   SIGNAL BU1265_O : STD_LOGIC;
   SIGNAL BU1266_LI : STD_LOGIC;
   SIGNAL BU1266_CI : STD_LOGIC;
   SIGNAL BU1266_O : STD_LOGIC;
   SIGNAL BU1268_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1268_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1268_CLK : STD_LOGIC;
   SIGNAL BU1268_CE : STD_LOGIC;
   SIGNAL BU1272_I0 : STD_LOGIC;
   SIGNAL BU1272_I1 : STD_LOGIC;
   SIGNAL BU1272_I2 : STD_LOGIC;
   SIGNAL BU1272_I3 : STD_LOGIC;
   SIGNAL BU1272_O : STD_LOGIC;
   SIGNAL BU1273_DI : STD_LOGIC;
   SIGNAL BU1273_CI : STD_LOGIC;
   SIGNAL BU1273_S : STD_LOGIC;
   SIGNAL BU1273_O : STD_LOGIC;
   SIGNAL BU1274_LI : STD_LOGIC;
   SIGNAL BU1274_CI : STD_LOGIC;
   SIGNAL BU1274_O : STD_LOGIC;
   SIGNAL BU1276_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1276_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1276_CLK : STD_LOGIC;
   SIGNAL BU1276_CE : STD_LOGIC;
   SIGNAL BU1280_I0 : STD_LOGIC;
   SIGNAL BU1280_I1 : STD_LOGIC;
   SIGNAL BU1280_I2 : STD_LOGIC;
   SIGNAL BU1280_I3 : STD_LOGIC;
   SIGNAL BU1280_O : STD_LOGIC;
   SIGNAL BU1281_DI : STD_LOGIC;
   SIGNAL BU1281_CI : STD_LOGIC;
   SIGNAL BU1281_S : STD_LOGIC;
   SIGNAL BU1281_O : STD_LOGIC;
   SIGNAL BU1282_LI : STD_LOGIC;
   SIGNAL BU1282_CI : STD_LOGIC;
   SIGNAL BU1282_O : STD_LOGIC;
   SIGNAL BU1284_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1284_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1284_CLK : STD_LOGIC;
   SIGNAL BU1284_CE : STD_LOGIC;
   SIGNAL BU1288_I0 : STD_LOGIC;
   SIGNAL BU1288_I1 : STD_LOGIC;
   SIGNAL BU1288_I2 : STD_LOGIC;
   SIGNAL BU1288_I3 : STD_LOGIC;
   SIGNAL BU1288_O : STD_LOGIC;
   SIGNAL BU1289_DI : STD_LOGIC;
   SIGNAL BU1289_CI : STD_LOGIC;
   SIGNAL BU1289_S : STD_LOGIC;
   SIGNAL BU1289_O : STD_LOGIC;
   SIGNAL BU1290_LI : STD_LOGIC;
   SIGNAL BU1290_CI : STD_LOGIC;
   SIGNAL BU1290_O : STD_LOGIC;
   SIGNAL BU1292_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1292_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1292_CLK : STD_LOGIC;
   SIGNAL BU1292_CE : STD_LOGIC;
   SIGNAL BU1296_I0 : STD_LOGIC;
   SIGNAL BU1296_I1 : STD_LOGIC;
   SIGNAL BU1296_I2 : STD_LOGIC;
   SIGNAL BU1296_I3 : STD_LOGIC;
   SIGNAL BU1296_O : STD_LOGIC;
   SIGNAL BU1297_DI : STD_LOGIC;
   SIGNAL BU1297_CI : STD_LOGIC;
   SIGNAL BU1297_S : STD_LOGIC;
   SIGNAL BU1297_O : STD_LOGIC;
   SIGNAL BU1298_LI : STD_LOGIC;
   SIGNAL BU1298_CI : STD_LOGIC;
   SIGNAL BU1298_O : STD_LOGIC;
   SIGNAL BU1300_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1300_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1300_CLK : STD_LOGIC;
   SIGNAL BU1300_CE : STD_LOGIC;
   SIGNAL BU1304_I0 : STD_LOGIC;
   SIGNAL BU1304_I1 : STD_LOGIC;
   SIGNAL BU1304_I2 : STD_LOGIC;
   SIGNAL BU1304_I3 : STD_LOGIC;
   SIGNAL BU1304_O : STD_LOGIC;
   SIGNAL BU1305_DI : STD_LOGIC;
   SIGNAL BU1305_CI : STD_LOGIC;
   SIGNAL BU1305_S : STD_LOGIC;
   SIGNAL BU1305_O : STD_LOGIC;
   SIGNAL BU1306_LI : STD_LOGIC;
   SIGNAL BU1306_CI : STD_LOGIC;
   SIGNAL BU1306_O : STD_LOGIC;
   SIGNAL BU1308_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1308_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1308_CLK : STD_LOGIC;
   SIGNAL BU1308_CE : STD_LOGIC;
   SIGNAL BU1312_I0 : STD_LOGIC;
   SIGNAL BU1312_I1 : STD_LOGIC;
   SIGNAL BU1312_I2 : STD_LOGIC;
   SIGNAL BU1312_I3 : STD_LOGIC;
   SIGNAL BU1312_O : STD_LOGIC;
   SIGNAL BU1313_DI : STD_LOGIC;
   SIGNAL BU1313_CI : STD_LOGIC;
   SIGNAL BU1313_S : STD_LOGIC;
   SIGNAL BU1313_O : STD_LOGIC;
   SIGNAL BU1314_LI : STD_LOGIC;
   SIGNAL BU1314_CI : STD_LOGIC;
   SIGNAL BU1314_O : STD_LOGIC;
   SIGNAL BU1316_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1316_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1316_CLK : STD_LOGIC;
   SIGNAL BU1316_CE : STD_LOGIC;
   SIGNAL BU1320_I0 : STD_LOGIC;
   SIGNAL BU1320_I1 : STD_LOGIC;
   SIGNAL BU1320_I2 : STD_LOGIC;
   SIGNAL BU1320_I3 : STD_LOGIC;
   SIGNAL BU1320_O : STD_LOGIC;
   SIGNAL BU1321_DI : STD_LOGIC;
   SIGNAL BU1321_CI : STD_LOGIC;
   SIGNAL BU1321_S : STD_LOGIC;
   SIGNAL BU1321_O : STD_LOGIC;
   SIGNAL BU1322_LI : STD_LOGIC;
   SIGNAL BU1322_CI : STD_LOGIC;
   SIGNAL BU1322_O : STD_LOGIC;
   SIGNAL BU1324_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1324_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1324_CLK : STD_LOGIC;
   SIGNAL BU1324_CE : STD_LOGIC;
   SIGNAL BU1328_I0 : STD_LOGIC;
   SIGNAL BU1328_I1 : STD_LOGIC;
   SIGNAL BU1328_I2 : STD_LOGIC;
   SIGNAL BU1328_I3 : STD_LOGIC;
   SIGNAL BU1328_O : STD_LOGIC;
   SIGNAL BU1329_DI : STD_LOGIC;
   SIGNAL BU1329_CI : STD_LOGIC;
   SIGNAL BU1329_S : STD_LOGIC;
   SIGNAL BU1329_O : STD_LOGIC;
   SIGNAL BU1330_LI : STD_LOGIC;
   SIGNAL BU1330_CI : STD_LOGIC;
   SIGNAL BU1330_O : STD_LOGIC;
   SIGNAL BU1332_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1332_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1332_CLK : STD_LOGIC;
   SIGNAL BU1332_CE : STD_LOGIC;
   SIGNAL BU1336_I0 : STD_LOGIC;
   SIGNAL BU1336_I1 : STD_LOGIC;
   SIGNAL BU1336_I2 : STD_LOGIC;
   SIGNAL BU1336_I3 : STD_LOGIC;
   SIGNAL BU1336_O : STD_LOGIC;
   SIGNAL BU1337_DI : STD_LOGIC;
   SIGNAL BU1337_CI : STD_LOGIC;
   SIGNAL BU1337_S : STD_LOGIC;
   SIGNAL BU1337_O : STD_LOGIC;
   SIGNAL BU1338_LI : STD_LOGIC;
   SIGNAL BU1338_CI : STD_LOGIC;
   SIGNAL BU1338_O : STD_LOGIC;
   SIGNAL BU1340_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1340_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1340_CLK : STD_LOGIC;
   SIGNAL BU1340_CE : STD_LOGIC;
   SIGNAL BU1344_I0 : STD_LOGIC;
   SIGNAL BU1344_I1 : STD_LOGIC;
   SIGNAL BU1344_I2 : STD_LOGIC;
   SIGNAL BU1344_I3 : STD_LOGIC;
   SIGNAL BU1344_O : STD_LOGIC;
   SIGNAL BU1345_DI : STD_LOGIC;
   SIGNAL BU1345_CI : STD_LOGIC;
   SIGNAL BU1345_S : STD_LOGIC;
   SIGNAL BU1345_O : STD_LOGIC;
   SIGNAL BU1346_LI : STD_LOGIC;
   SIGNAL BU1346_CI : STD_LOGIC;
   SIGNAL BU1346_O : STD_LOGIC;
   SIGNAL BU1348_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1348_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1348_CLK : STD_LOGIC;
   SIGNAL BU1348_CE : STD_LOGIC;
   SIGNAL BU1352_I0 : STD_LOGIC;
   SIGNAL BU1352_I1 : STD_LOGIC;
   SIGNAL BU1352_I2 : STD_LOGIC;
   SIGNAL BU1352_I3 : STD_LOGIC;
   SIGNAL BU1352_O : STD_LOGIC;
   SIGNAL BU1353_DI : STD_LOGIC;
   SIGNAL BU1353_CI : STD_LOGIC;
   SIGNAL BU1353_S : STD_LOGIC;
   SIGNAL BU1353_O : STD_LOGIC;
   SIGNAL BU1354_LI : STD_LOGIC;
   SIGNAL BU1354_CI : STD_LOGIC;
   SIGNAL BU1354_O : STD_LOGIC;
   SIGNAL BU1356_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1356_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1356_CLK : STD_LOGIC;
   SIGNAL BU1356_CE : STD_LOGIC;
   SIGNAL BU1360_I0 : STD_LOGIC;
   SIGNAL BU1360_I1 : STD_LOGIC;
   SIGNAL BU1360_I2 : STD_LOGIC;
   SIGNAL BU1360_I3 : STD_LOGIC;
   SIGNAL BU1360_O : STD_LOGIC;
   SIGNAL BU1361_DI : STD_LOGIC;
   SIGNAL BU1361_CI : STD_LOGIC;
   SIGNAL BU1361_S : STD_LOGIC;
   SIGNAL BU1361_O : STD_LOGIC;
   SIGNAL BU1362_LI : STD_LOGIC;
   SIGNAL BU1362_CI : STD_LOGIC;
   SIGNAL BU1362_O : STD_LOGIC;
   SIGNAL BU1364_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1364_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1364_CLK : STD_LOGIC;
   SIGNAL BU1364_CE : STD_LOGIC;
   SIGNAL BU1368_I0 : STD_LOGIC;
   SIGNAL BU1368_I1 : STD_LOGIC;
   SIGNAL BU1368_I2 : STD_LOGIC;
   SIGNAL BU1368_I3 : STD_LOGIC;
   SIGNAL BU1368_O : STD_LOGIC;
   SIGNAL BU1369_DI : STD_LOGIC;
   SIGNAL BU1369_CI : STD_LOGIC;
   SIGNAL BU1369_S : STD_LOGIC;
   SIGNAL BU1369_O : STD_LOGIC;
   SIGNAL BU1370_LI : STD_LOGIC;
   SIGNAL BU1370_CI : STD_LOGIC;
   SIGNAL BU1370_O : STD_LOGIC;
   SIGNAL BU1372_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1372_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1372_CLK : STD_LOGIC;
   SIGNAL BU1372_CE : STD_LOGIC;
   SIGNAL BU1376_I0 : STD_LOGIC;
   SIGNAL BU1376_I1 : STD_LOGIC;
   SIGNAL BU1376_I2 : STD_LOGIC;
   SIGNAL BU1376_I3 : STD_LOGIC;
   SIGNAL BU1376_O : STD_LOGIC;
   SIGNAL BU1377_DI : STD_LOGIC;
   SIGNAL BU1377_CI : STD_LOGIC;
   SIGNAL BU1377_S : STD_LOGIC;
   SIGNAL BU1377_O : STD_LOGIC;
   SIGNAL BU1378_LI : STD_LOGIC;
   SIGNAL BU1378_CI : STD_LOGIC;
   SIGNAL BU1378_O : STD_LOGIC;
   SIGNAL BU1380_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1380_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1380_CLK : STD_LOGIC;
   SIGNAL BU1380_CE : STD_LOGIC;
   SIGNAL BU1384_I0 : STD_LOGIC;
   SIGNAL BU1384_I1 : STD_LOGIC;
   SIGNAL BU1384_I2 : STD_LOGIC;
   SIGNAL BU1384_I3 : STD_LOGIC;
   SIGNAL BU1384_O : STD_LOGIC;
   SIGNAL BU1385_DI : STD_LOGIC;
   SIGNAL BU1385_CI : STD_LOGIC;
   SIGNAL BU1385_S : STD_LOGIC;
   SIGNAL BU1385_O : STD_LOGIC;
   SIGNAL BU1386_LI : STD_LOGIC;
   SIGNAL BU1386_CI : STD_LOGIC;
   SIGNAL BU1386_O : STD_LOGIC;
   SIGNAL BU1388_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1388_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1388_CLK : STD_LOGIC;
   SIGNAL BU1388_CE : STD_LOGIC;
   SIGNAL BU1392_I0 : STD_LOGIC;
   SIGNAL BU1392_I1 : STD_LOGIC;
   SIGNAL BU1392_I2 : STD_LOGIC;
   SIGNAL BU1392_I3 : STD_LOGIC;
   SIGNAL BU1392_O : STD_LOGIC;
   SIGNAL BU1393_DI : STD_LOGIC;
   SIGNAL BU1393_CI : STD_LOGIC;
   SIGNAL BU1393_S : STD_LOGIC;
   SIGNAL BU1393_O : STD_LOGIC;
   SIGNAL BU1394_LI : STD_LOGIC;
   SIGNAL BU1394_CI : STD_LOGIC;
   SIGNAL BU1394_O : STD_LOGIC;
   SIGNAL BU1396_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1396_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1396_CLK : STD_LOGIC;
   SIGNAL BU1396_CE : STD_LOGIC;
   SIGNAL BU1400_I0 : STD_LOGIC;
   SIGNAL BU1400_I1 : STD_LOGIC;
   SIGNAL BU1400_I2 : STD_LOGIC;
   SIGNAL BU1400_I3 : STD_LOGIC;
   SIGNAL BU1400_O : STD_LOGIC;
   SIGNAL BU1401_DI : STD_LOGIC;
   SIGNAL BU1401_CI : STD_LOGIC;
   SIGNAL BU1401_S : STD_LOGIC;
   SIGNAL BU1401_O : STD_LOGIC;
   SIGNAL BU1402_LI : STD_LOGIC;
   SIGNAL BU1402_CI : STD_LOGIC;
   SIGNAL BU1402_O : STD_LOGIC;
   SIGNAL BU1404_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1404_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1404_CLK : STD_LOGIC;
   SIGNAL BU1404_CE : STD_LOGIC;
   SIGNAL BU1408_I0 : STD_LOGIC;
   SIGNAL BU1408_I1 : STD_LOGIC;
   SIGNAL BU1408_I2 : STD_LOGIC;
   SIGNAL BU1408_I3 : STD_LOGIC;
   SIGNAL BU1408_O : STD_LOGIC;
   SIGNAL BU1409_DI : STD_LOGIC;
   SIGNAL BU1409_CI : STD_LOGIC;
   SIGNAL BU1409_S : STD_LOGIC;
   SIGNAL BU1409_O : STD_LOGIC;
   SIGNAL BU1410_LI : STD_LOGIC;
   SIGNAL BU1410_CI : STD_LOGIC;
   SIGNAL BU1410_O : STD_LOGIC;
   SIGNAL BU1412_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1412_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1412_CLK : STD_LOGIC;
   SIGNAL BU1412_CE : STD_LOGIC;
   SIGNAL BU1416_I0 : STD_LOGIC;
   SIGNAL BU1416_I1 : STD_LOGIC;
   SIGNAL BU1416_I2 : STD_LOGIC;
   SIGNAL BU1416_I3 : STD_LOGIC;
   SIGNAL BU1416_O : STD_LOGIC;
   SIGNAL BU1417_DI : STD_LOGIC;
   SIGNAL BU1417_CI : STD_LOGIC;
   SIGNAL BU1417_S : STD_LOGIC;
   SIGNAL BU1417_O : STD_LOGIC;
   SIGNAL BU1418_LI : STD_LOGIC;
   SIGNAL BU1418_CI : STD_LOGIC;
   SIGNAL BU1418_O : STD_LOGIC;
   SIGNAL BU1420_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1420_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1420_CLK : STD_LOGIC;
   SIGNAL BU1420_CE : STD_LOGIC;
   SIGNAL BU1424_I0 : STD_LOGIC;
   SIGNAL BU1424_I1 : STD_LOGIC;
   SIGNAL BU1424_I2 : STD_LOGIC;
   SIGNAL BU1424_I3 : STD_LOGIC;
   SIGNAL BU1424_O : STD_LOGIC;
   SIGNAL BU1425_DI : STD_LOGIC;
   SIGNAL BU1425_CI : STD_LOGIC;
   SIGNAL BU1425_S : STD_LOGIC;
   SIGNAL BU1425_O : STD_LOGIC;
   SIGNAL BU1426_LI : STD_LOGIC;
   SIGNAL BU1426_CI : STD_LOGIC;
   SIGNAL BU1426_O : STD_LOGIC;
   SIGNAL BU1428_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1428_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1428_CLK : STD_LOGIC;
   SIGNAL BU1428_CE : STD_LOGIC;
   SIGNAL BU1432_I0 : STD_LOGIC;
   SIGNAL BU1432_I1 : STD_LOGIC;
   SIGNAL BU1432_I2 : STD_LOGIC;
   SIGNAL BU1432_I3 : STD_LOGIC;
   SIGNAL BU1432_O : STD_LOGIC;
   SIGNAL BU1433_DI : STD_LOGIC;
   SIGNAL BU1433_CI : STD_LOGIC;
   SIGNAL BU1433_S : STD_LOGIC;
   SIGNAL BU1433_O : STD_LOGIC;
   SIGNAL BU1434_LI : STD_LOGIC;
   SIGNAL BU1434_CI : STD_LOGIC;
   SIGNAL BU1434_O : STD_LOGIC;
   SIGNAL BU1436_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1436_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1436_CLK : STD_LOGIC;
   SIGNAL BU1436_CE : STD_LOGIC;
   SIGNAL BU1440_I0 : STD_LOGIC;
   SIGNAL BU1440_I1 : STD_LOGIC;
   SIGNAL BU1440_I2 : STD_LOGIC;
   SIGNAL BU1440_I3 : STD_LOGIC;
   SIGNAL BU1440_O : STD_LOGIC;
   SIGNAL BU1441_DI : STD_LOGIC;
   SIGNAL BU1441_CI : STD_LOGIC;
   SIGNAL BU1441_S : STD_LOGIC;
   SIGNAL BU1441_O : STD_LOGIC;
   SIGNAL BU1442_LI : STD_LOGIC;
   SIGNAL BU1442_CI : STD_LOGIC;
   SIGNAL BU1442_O : STD_LOGIC;
   SIGNAL BU1444_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1444_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1444_CLK : STD_LOGIC;
   SIGNAL BU1444_CE : STD_LOGIC;
   SIGNAL BU1448_I0 : STD_LOGIC;
   SIGNAL BU1448_I1 : STD_LOGIC;
   SIGNAL BU1448_I2 : STD_LOGIC;
   SIGNAL BU1448_I3 : STD_LOGIC;
   SIGNAL BU1448_O : STD_LOGIC;
   SIGNAL BU1449_DI : STD_LOGIC;
   SIGNAL BU1449_CI : STD_LOGIC;
   SIGNAL BU1449_S : STD_LOGIC;
   SIGNAL BU1449_O : STD_LOGIC;
   SIGNAL BU1450_LI : STD_LOGIC;
   SIGNAL BU1450_CI : STD_LOGIC;
   SIGNAL BU1450_O : STD_LOGIC;
   SIGNAL BU1452_D : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1452_Q : STD_LOGIC_VECTOR(0 DOWNTO 0);
   SIGNAL BU1452_CLK : STD_LOGIC;
   SIGNAL BU1452_CE : STD_LOGIC;
   SIGNAL BU1457_D : STD_LOGIC_VECTOR(38 DOWNTO 0);
   SIGNAL BU1457_Q : STD_LOGIC_VECTOR(38 DOWNTO 0);
   SIGNAL BU1457_CLK : STD_LOGIC;
   SIGNAL BU1457_CE : STD_LOGIC;
   SIGNAL n0 : STD_LOGIC := '0';
   SIGNAL n1 : STD_LOGIC := '1';
   SIGNAL n18 : STD_LOGIC;
   SIGNAL n19 : STD_LOGIC;
   SIGNAL n20 : STD_LOGIC;
   SIGNAL n21 : STD_LOGIC;
   SIGNAL n22 : STD_LOGIC;
   SIGNAL n23 : STD_LOGIC;
   SIGNAL n24 : STD_LOGIC;
   SIGNAL n25 : STD_LOGIC;
   SIGNAL n26 : STD_LOGIC;
   SIGNAL n27 : STD_LOGIC;
   SIGNAL n28 : STD_LOGIC;
   SIGNAL n29 : STD_LOGIC;
   SIGNAL n30 : STD_LOGIC;
   SIGNAL n31 : STD_LOGIC;
   SIGNAL n32 : STD_LOGIC;
   SIGNAL n33 : STD_LOGIC;
   SIGNAL n34 : STD_LOGIC;
   SIGNAL n36 : STD_LOGIC;
   SIGNAL n37 : STD_LOGIC;
   SIGNAL n38 : STD_LOGIC;
   SIGNAL n39 : STD_LOGIC;
   SIGNAL n40 : STD_LOGIC;
   SIGNAL n42 : STD_LOGIC;
   SIGNAL n43 : STD_LOGIC;
   SIGNAL n44 : STD_LOGIC;
   SIGNAL n45 : STD_LOGIC;
   SIGNAL n46 : STD_LOGIC;
   SIGNAL n47 : STD_LOGIC;
   SIGNAL n48 : STD_LOGIC;
   SIGNAL n49 : STD_LOGIC;
   SIGNAL n50 : STD_LOGIC;
   SIGNAL n51 : STD_LOGIC;
   SIGNAL n52 : STD_LOGIC;
   SIGNAL n53 : STD_LOGIC;
   SIGNAL n54 : STD_LOGIC;
   SIGNAL n55 : STD_LOGIC;
   SIGNAL n56 : STD_LOGIC;
   SIGNAL n57 : STD_LOGIC;
   SIGNAL n58 : STD_LOGIC;
   SIGNAL n59 : STD_LOGIC;
   SIGNAL n60 : STD_LOGIC;
   SIGNAL n61 : STD_LOGIC;
   SIGNAL n62 : STD_LOGIC;
   SIGNAL n63 : STD_LOGIC;
   SIGNAL n64 : STD_LOGIC;
   SIGNAL n65 : STD_LOGIC;
   SIGNAL n66 : STD_LOGIC;
   SIGNAL n67 : STD_LOGIC;
   SIGNAL n68 : STD_LOGIC;
   SIGNAL n69 : STD_LOGIC;
   SIGNAL n70 : STD_LOGIC;
   SIGNAL n71 : STD_LOGIC;
   SIGNAL n72 : STD_LOGIC;
   SIGNAL n73 : STD_LOGIC;
   SIGNAL n74 : STD_LOGIC;
   SIGNAL n75 : STD_LOGIC;
   SIGNAL n76 : STD_LOGIC;
   SIGNAL n77 : STD_LOGIC;
   SIGNAL n78 : STD_LOGIC;
   SIGNAL n79 : STD_LOGIC;
   SIGNAL n80 : STD_LOGIC;
   SIGNAL n81 : STD_LOGIC;
   SIGNAL n82 : STD_LOGIC;
   SIGNAL n83 : STD_LOGIC;
   SIGNAL n84 : STD_LOGIC;
   SIGNAL n85 : STD_LOGIC;
   SIGNAL n86 : STD_LOGIC;
   SIGNAL n87 : STD_LOGIC;
   SIGNAL n88 : STD_LOGIC;
   SIGNAL n89 : STD_LOGIC;
   SIGNAL n90 : STD_LOGIC;
   SIGNAL n91 : STD_LOGIC;
   SIGNAL n92 : STD_LOGIC;
   SIGNAL n93 : STD_LOGIC;
   SIGNAL n94 : STD_LOGIC;
   SIGNAL n95 : STD_LOGIC;
   SIGNAL n96 : STD_LOGIC;
   SIGNAL n97 : STD_LOGIC;
   SIGNAL n98 : STD_LOGIC;
   SIGNAL n99 : STD_LOGIC;
   SIGNAL n100 : STD_LOGIC;
   SIGNAL n101 : STD_LOGIC;
   SIGNAL n118 : STD_LOGIC;
   SIGNAL n119 : STD_LOGIC;
   SIGNAL n120 : STD_LOGIC;
   SIGNAL n121 : STD_LOGIC;
   SIGNAL n122 : STD_LOGIC;
   SIGNAL n166 : STD_LOGIC;
   SIGNAL n167 : STD_LOGIC;
   SIGNAL n168 : STD_LOGIC;
   SIGNAL n169 : STD_LOGIC;
   SIGNAL n170 : STD_LOGIC;
   SIGNAL n171 : STD_LOGIC;
   SIGNAL n172 : STD_LOGIC;
   SIGNAL n173 : STD_LOGIC;
   SIGNAL n174 : STD_LOGIC;
   SIGNAL n175 : STD_LOGIC;
   SIGNAL n176 : STD_LOGIC;
   SIGNAL n177 : STD_LOGIC;
   SIGNAL n215 : STD_LOGIC;
   SIGNAL n404 : STD_LOGIC;
   SIGNAL n442 : STD_LOGIC;
   SIGNAL n484 : STD_LOGIC;
   SIGNAL n503 : STD_LOGIC;
   SIGNAL n520 : STD_LOGIC;
   SIGNAL n534 : STD_LOGIC;
   SIGNAL n544 : STD_LOGIC;
   SIGNAL n545 : STD_LOGIC;
   SIGNAL n546 : STD_LOGIC;
   SIGNAL n547 : STD_LOGIC;
   SIGNAL n548 : STD_LOGIC;
   SIGNAL n549 : STD_LOGIC;
   SIGNAL n550 : STD_LOGIC;
   SIGNAL n551 : STD_LOGIC;
   SIGNAL n617 : STD_LOGIC;
   SIGNAL n635 : STD_LOGIC;
   SIGNAL n753 : STD_LOGIC;
   SIGNAL n769 : STD_LOGIC;
   SIGNAL n770 : STD_LOGIC;
   SIGNAL n771 : STD_LOGIC;
   SIGNAL n772 : STD_LOGIC;
   SIGNAL n773 : STD_LOGIC;
   SIGNAL n774 : STD_LOGIC;
   SIGNAL n775 : STD_LOGIC;
   SIGNAL n776 : STD_LOGIC;
   SIGNAL n777 : STD_LOGIC;
   SIGNAL n778 : STD_LOGIC;
   SIGNAL n779 : STD_LOGIC;
   SIGNAL n780 : STD_LOGIC;
   SIGNAL n781 : STD_LOGIC;
   SIGNAL n782 : STD_LOGIC;
   SIGNAL n783 : STD_LOGIC;
   SIGNAL n784 : STD_LOGIC;
   SIGNAL n785 : STD_LOGIC;
   SIGNAL n786 : STD_LOGIC;
   SIGNAL n787 : STD_LOGIC;
   SIGNAL n788 : STD_LOGIC;
   SIGNAL n789 : STD_LOGIC;
   SIGNAL n790 : STD_LOGIC;
   SIGNAL n791 : STD_LOGIC;
   SIGNAL n792 : STD_LOGIC;
   SIGNAL n793 : STD_LOGIC;
   SIGNAL n794 : STD_LOGIC;
   SIGNAL n795 : STD_LOGIC;
   SIGNAL n796 : STD_LOGIC;
   SIGNAL n797 : STD_LOGIC;
   SIGNAL n798 : STD_LOGIC;
   SIGNAL n799 : STD_LOGIC;
   SIGNAL n800 : STD_LOGIC;
   SIGNAL n801 : STD_LOGIC;
   SIGNAL n960 : STD_LOGIC;
   SIGNAL n961 : STD_LOGIC;
   SIGNAL n962 : STD_LOGIC;
   SIGNAL n963 : STD_LOGIC;
   SIGNAL n964 : STD_LOGIC;
   SIGNAL n965 : STD_LOGIC;
   SIGNAL n966 : STD_LOGIC;
   SIGNAL n967 : STD_LOGIC;
   SIGNAL n968 : STD_LOGIC;
   SIGNAL n969 : STD_LOGIC;
   SIGNAL n970 : STD_LOGIC;
   SIGNAL n971 : STD_LOGIC;
   SIGNAL n972 : STD_LOGIC;
   SIGNAL n973 : STD_LOGIC;
   SIGNAL n974 : STD_LOGIC;
   SIGNAL n975 : STD_LOGIC;
   SIGNAL n976 : STD_LOGIC;
   SIGNAL n977 : STD_LOGIC;
   SIGNAL n978 : STD_LOGIC;
   SIGNAL n979 : STD_LOGIC;
   SIGNAL n980 : STD_LOGIC;
   SIGNAL n981 : STD_LOGIC;
   SIGNAL n982 : STD_LOGIC;
   SIGNAL n983 : STD_LOGIC;
   SIGNAL n984 : STD_LOGIC;
   SIGNAL n985 : STD_LOGIC;
   SIGNAL n986 : STD_LOGIC;
   SIGNAL n987 : STD_LOGIC;
   SIGNAL n988 : STD_LOGIC;
   SIGNAL n989 : STD_LOGIC;
   SIGNAL n990 : STD_LOGIC;
   SIGNAL n991 : STD_LOGIC;
   SIGNAL n992 : STD_LOGIC;
   SIGNAL n993 : STD_LOGIC;
   SIGNAL n994 : STD_LOGIC;
   SIGNAL n995 : STD_LOGIC;
   SIGNAL n996 : STD_LOGIC;
   SIGNAL n997 : STD_LOGIC;
   SIGNAL n998 : STD_LOGIC;
   SIGNAL n999 : STD_LOGIC;
   SIGNAL n1000 : STD_LOGIC;
   SIGNAL n1001 : STD_LOGIC;
   SIGNAL n1002 : STD_LOGIC;
   SIGNAL n1003 : STD_LOGIC;
   SIGNAL n1004 : STD_LOGIC;
   SIGNAL n1005 : STD_LOGIC;
   SIGNAL n1094 : STD_LOGIC;
   SIGNAL n1095 : STD_LOGIC;
   SIGNAL n1096 : STD_LOGIC;
   SIGNAL n1097 : STD_LOGIC;
   SIGNAL n1098 : STD_LOGIC;
   SIGNAL n1099 : STD_LOGIC;
   SIGNAL n1100 : STD_LOGIC;
   SIGNAL n1108 : STD_LOGIC;
   SIGNAL n1109 : STD_LOGIC;
   SIGNAL n2203 : STD_LOGIC;
   SIGNAL n2204 : STD_LOGIC;
   SIGNAL n2205 : STD_LOGIC;
   SIGNAL n2206 : STD_LOGIC;
   SIGNAL n2207 : STD_LOGIC;
   SIGNAL n2208 : STD_LOGIC;
   SIGNAL n2209 : STD_LOGIC;
   SIGNAL n2217 : STD_LOGIC;
   SIGNAL n2218 : STD_LOGIC;
   SIGNAL n2219 : STD_LOGIC;
   SIGNAL n2391 : STD_LOGIC;
   SIGNAL n2392 : STD_LOGIC;
   SIGNAL n2393 : STD_LOGIC;
   SIGNAL n2394 : STD_LOGIC;
   SIGNAL n2395 : STD_LOGIC;
   SIGNAL n2396 : STD_LOGIC;
   SIGNAL n2741 : STD_LOGIC;
   SIGNAL n2742 : STD_LOGIC;
   SIGNAL n2743 : STD_LOGIC;
   SIGNAL n2744 : STD_LOGIC;
   SIGNAL n2745 : STD_LOGIC;
   SIGNAL n2746 : STD_LOGIC;
   SIGNAL n2747 : STD_LOGIC;
   SIGNAL n2748 : STD_LOGIC;
   SIGNAL n2749 : STD_LOGIC;
   SIGNAL n2750 : STD_LOGIC;
   SIGNAL n2751 : STD_LOGIC;
   SIGNAL n2752 : STD_LOGIC;
   SIGNAL n2753 : STD_LOGIC;
   SIGNAL n2754 : STD_LOGIC;
   SIGNAL n2755 : STD_LOGIC;
   SIGNAL n2756 : STD_LOGIC;
   SIGNAL n2757 : STD_LOGIC;
   SIGNAL n2758 : STD_LOGIC;
   SIGNAL n2759 : STD_LOGIC;
   SIGNAL n2760 : STD_LOGIC;
   SIGNAL n2761 : STD_LOGIC;
   SIGNAL n2762 : STD_LOGIC;
   SIGNAL n2763 : STD_LOGIC;
   SIGNAL n2764 : STD_LOGIC;
   SIGNAL n2765 : STD_LOGIC;
   SIGNAL n2766 : STD_LOGIC;
   SIGNAL n2767 : STD_LOGIC;
   SIGNAL n2768 : STD_LOGIC;
   SIGNAL n2769 : STD_LOGIC;
   SIGNAL n2770 : STD_LOGIC;
   SIGNAL n2771 : STD_LOGIC;
   SIGNAL n2772 : STD_LOGIC;
   SIGNAL n2773 : STD_LOGIC;
   SIGNAL n2774 : STD_LOGIC;
   SIGNAL n2775 : STD_LOGIC;
   SIGNAL n2776 : STD_LOGIC;
   SIGNAL n2777 : STD_LOGIC;
   SIGNAL n2778 : STD_LOGIC;
   SIGNAL n2779 : STD_LOGIC;
   SIGNAL n2780 : STD_LOGIC;
   SIGNAL n2781 : STD_LOGIC;
   SIGNAL n2862 : STD_LOGIC;
   SIGNAL n3542 : STD_LOGIC;
   SIGNAL n3543 : STD_LOGIC;
   SIGNAL n3544 : STD_LOGIC;
   SIGNAL n3545 : STD_LOGIC;
   SIGNAL n3546 : STD_LOGIC;
   SIGNAL n3547 : STD_LOGIC;
   SIGNAL n3548 : STD_LOGIC;
   SIGNAL n3549 : STD_LOGIC;
   SIGNAL n3550 : STD_LOGIC;
   SIGNAL n3551 : STD_LOGIC;
   SIGNAL n3552 : STD_LOGIC;
   SIGNAL n3553 : STD_LOGIC;
   SIGNAL n3554 : STD_LOGIC;
   SIGNAL n3555 : STD_LOGIC;
   SIGNAL n3556 : STD_LOGIC;
   SIGNAL n3557 : STD_LOGIC;
   SIGNAL n3558 : STD_LOGIC;
   SIGNAL n3559 : STD_LOGIC;
   SIGNAL n3560 : STD_LOGIC;
   SIGNAL n3561 : STD_LOGIC;
   SIGNAL n3562 : STD_LOGIC;
   SIGNAL n3563 : STD_LOGIC;
   SIGNAL n3564 : STD_LOGIC;
   SIGNAL n3565 : STD_LOGIC;
   SIGNAL n3566 : STD_LOGIC;
   SIGNAL n3567 : STD_LOGIC;
   SIGNAL n3568 : STD_LOGIC;
   SIGNAL n3569 : STD_LOGIC;
   SIGNAL n3570 : STD_LOGIC;
   SIGNAL n3571 : STD_LOGIC;
   SIGNAL n3572 : STD_LOGIC;
   SIGNAL n3573 : STD_LOGIC;
   SIGNAL n3574 : STD_LOGIC;
   SIGNAL n3575 : STD_LOGIC;
   SIGNAL n3576 : STD_LOGIC;
   SIGNAL n3577 : STD_LOGIC;
   SIGNAL n3578 : STD_LOGIC;
   SIGNAL n3579 : STD_LOGIC;
   SIGNAL n3580 : STD_LOGIC;
   SIGNAL n3658 : STD_LOGIC;
   SIGNAL n3662 : STD_LOGIC;
   SIGNAL n3663 : STD_LOGIC;
   SIGNAL n3668 : STD_LOGIC;
   SIGNAL n3669 : STD_LOGIC;
   SIGNAL n3670 : STD_LOGIC;
   SIGNAL n3674 : STD_LOGIC;
   SIGNAL n3675 : STD_LOGIC;
   SIGNAL n3676 : STD_LOGIC;
   SIGNAL n3680 : STD_LOGIC;
   SIGNAL n3681 : STD_LOGIC;
   SIGNAL n3682 : STD_LOGIC;
   SIGNAL n3686 : STD_LOGIC;
   SIGNAL n3687 : STD_LOGIC;
   SIGNAL n3688 : STD_LOGIC;
   SIGNAL n3692 : STD_LOGIC;
   SIGNAL n3693 : STD_LOGIC;
   SIGNAL n3694 : STD_LOGIC;
   SIGNAL n3698 : STD_LOGIC;
   SIGNAL n3699 : STD_LOGIC;
   SIGNAL n3700 : STD_LOGIC;
   SIGNAL n3704 : STD_LOGIC;
   SIGNAL n3705 : STD_LOGIC;
   SIGNAL n3706 : STD_LOGIC;
   SIGNAL n3710 : STD_LOGIC;
   SIGNAL n3711 : STD_LOGIC;
   SIGNAL n3712 : STD_LOGIC;
   SIGNAL n3716 : STD_LOGIC;
   SIGNAL n3717 : STD_LOGIC;
   SIGNAL n3718 : STD_LOGIC;
   SIGNAL n3722 : STD_LOGIC;
   SIGNAL n3723 : STD_LOGIC;
   SIGNAL n3724 : STD_LOGIC;
   SIGNAL n3728 : STD_LOGIC;
   SIGNAL n3729 : STD_LOGIC;
   SIGNAL n3730 : STD_LOGIC;
   SIGNAL n3734 : STD_LOGIC;
   SIGNAL n3735 : STD_LOGIC;
   SIGNAL n3736 : STD_LOGIC;
   SIGNAL n3740 : STD_LOGIC;
   SIGNAL n3741 : STD_LOGIC;
   SIGNAL n3742 : STD_LOGIC;
   SIGNAL n3746 : STD_LOGIC;
   SIGNAL n3747 : STD_LOGIC;
   SIGNAL n3748 : STD_LOGIC;
   SIGNAL n3752 : STD_LOGIC;
   SIGNAL n3753 : STD_LOGIC;
   SIGNAL n3754 : STD_LOGIC;
   SIGNAL n3758 : STD_LOGIC;
   SIGNAL n3759 : STD_LOGIC;
   SIGNAL n3760 : STD_LOGIC;
   SIGNAL n3764 : STD_LOGIC;
   SIGNAL n3765 : STD_LOGIC;
   SIGNAL n3766 : STD_LOGIC;
   SIGNAL n3770 : STD_LOGIC;
   SIGNAL n3771 : STD_LOGIC;
   SIGNAL n3772 : STD_LOGIC;
   SIGNAL n3776 : STD_LOGIC;
   SIGNAL n3777 : STD_LOGIC;
   SIGNAL n3778 : STD_LOGIC;
   SIGNAL n3782 : STD_LOGIC;
   SIGNAL n3783 : STD_LOGIC;
   SIGNAL n3784 : STD_LOGIC;
   SIGNAL n3788 : STD_LOGIC;
   SIGNAL n3789 : STD_LOGIC;
   SIGNAL n3790 : STD_LOGIC;
   SIGNAL n3794 : STD_LOGIC;
   SIGNAL n3795 : STD_LOGIC;
   SIGNAL n3796 : STD_LOGIC;
   SIGNAL n3800 : STD_LOGIC;
   SIGNAL n3801 : STD_LOGIC;
   SIGNAL n3802 : STD_LOGIC;
   SIGNAL n3806 : STD_LOGIC;
   SIGNAL n3807 : STD_LOGIC;
   SIGNAL n3808 : STD_LOGIC;
   SIGNAL n3812 : STD_LOGIC;
   SIGNAL n3813 : STD_LOGIC;
   SIGNAL n3814 : STD_LOGIC;
   SIGNAL n3818 : STD_LOGIC;
   SIGNAL n3819 : STD_LOGIC;
   SIGNAL n3820 : STD_LOGIC;
   SIGNAL n3824 : STD_LOGIC;
   SIGNAL n3825 : STD_LOGIC;
   SIGNAL n3826 : STD_LOGIC;
   SIGNAL n3830 : STD_LOGIC;
   SIGNAL n3831 : STD_LOGIC;
   SIGNAL n3832 : STD_LOGIC;
   SIGNAL n3836 : STD_LOGIC;
   SIGNAL n3837 : STD_LOGIC;
   SIGNAL n3838 : STD_LOGIC;
   SIGNAL n3842 : STD_LOGIC;
   SIGNAL n3843 : STD_LOGIC;
   SIGNAL n3844 : STD_LOGIC;
   SIGNAL n3848 : STD_LOGIC;
   SIGNAL n3849 : STD_LOGIC;
   SIGNAL n3850 : STD_LOGIC;
   SIGNAL n3854 : STD_LOGIC;
   SIGNAL n3855 : STD_LOGIC;
   SIGNAL n3856 : STD_LOGIC;
   SIGNAL n3860 : STD_LOGIC;
   SIGNAL n3861 : STD_LOGIC;
   SIGNAL n3862 : STD_LOGIC;
   SIGNAL n3866 : STD_LOGIC;
   SIGNAL n3867 : STD_LOGIC;
   SIGNAL n3868 : STD_LOGIC;
   SIGNAL n3872 : STD_LOGIC;
   SIGNAL n3873 : STD_LOGIC;
   SIGNAL n3874 : STD_LOGIC;
   SIGNAL n3878 : STD_LOGIC;
   SIGNAL n3879 : STD_LOGIC;
   SIGNAL n3880 : STD_LOGIC;
   SIGNAL n3884 : STD_LOGIC;
   SIGNAL n3885 : STD_LOGIC;
   SIGNAL n3886 : STD_LOGIC;
   SIGNAL n3890 : STD_LOGIC;
   SIGNAL n3892 : STD_LOGIC;

BEGIN

   n42 <= CLK;
   n43 <= RESET;
   n44 <= ND;
   n47 <= DIN(0);
   n48 <= DIN(1);
   n49 <= DIN(2);
   n50 <= DIN(3);
   n51 <= DIN(4);
   n52 <= DIN(5);
   n53 <= DIN(6);
   n54 <= DIN(7);
   n55 <= DIN(8);
   n56 <= DIN(9);
   n57 <= DIN(10);
   n58 <= DIN(11);
   n59 <= DIN(12);
   n60 <= DIN(13);
   n61 <= DIN(14);
   n62 <= DIN(15);
   RDY <= n45;
   RFD <= n46;
   DOUT(0) <= n63;
   DOUT(1) <= n64;
   DOUT(2) <= n65;
   DOUT(3) <= n66;
   DOUT(4) <= n67;
   DOUT(5) <= n68;
   DOUT(6) <= n69;
   DOUT(7) <= n70;
   DOUT(8) <= n71;
   DOUT(9) <= n72;
   DOUT(10) <= n73;
   DOUT(11) <= n74;
   DOUT(12) <= n75;
   DOUT(13) <= n76;
   DOUT(14) <= n77;
   DOUT(15) <= n78;
   DOUT(16) <= n79;
   DOUT(17) <= n80;
   DOUT(18) <= n81;
   DOUT(19) <= n82;
   DOUT(20) <= n83;
   DOUT(21) <= n84;
   DOUT(22) <= n85;
   DOUT(23) <= n86;
   DOUT(24) <= n87;
   DOUT(25) <= n88;
   DOUT(26) <= n89;
   DOUT(27) <= n90;
   DOUT(28) <= n91;
   DOUT(29) <= n92;
   DOUT(30) <= n93;
   DOUT(31) <= n94;
   DOUT(32) <= n95;
   DOUT(33) <= n96;
   DOUT(34) <= n97;
   DOUT(35) <= n98;
   DOUT(36) <= n99;
   DOUT(37) <= n100;
   DOUT(38) <= n101;

   BU6_I0 <= n44;
   BU6_I1 <= n46;
   BU6_I2 <= '0';
   BU6_I3 <= '0';
   n118 <= BU6_O;
   BU6 : LUT4
      GENERIC MAP (
         INIT  => X"8888"
      )
      PORT MAP (
         I0 => BU6_I0,
         I1 => BU6_I1,
         I2 => BU6_I2,
         I3 => BU6_I3,
         O => BU6_O
      );

   BU10_CLK <= n42;
   BU10_D(0) <= n47;
   BU10_D(1) <= n48;
   BU10_D(2) <= n49;
   BU10_D(3) <= n50;
   BU10_D(4) <= n51;
   BU10_D(5) <= n52;
   BU10_D(6) <= n53;
   BU10_D(7) <= n54;
   BU10_D(8) <= n55;
   BU10_D(9) <= n56;
   BU10_D(10) <= n57;
   BU10_D(11) <= n58;
   BU10_D(12) <= n59;
   BU10_D(13) <= n60;
   BU10_D(14) <= n61;
   BU10_D(15) <= n62;
   n18 <= BU10_Q(0);
   n19 <= BU10_Q(1);
   n20 <= BU10_Q(2);
   n21 <= BU10_Q(3);
   n22 <= BU10_Q(4);
   n23 <= BU10_Q(5);
   n24 <= BU10_Q(6);
   n25 <= BU10_Q(7);
   n26 <= BU10_Q(8);
   n27 <= BU10_Q(9);
   n28 <= BU10_Q(10);
   n29 <= BU10_Q(11);
   n30 <= BU10_Q(12);
   n31 <= BU10_Q(13);
   n32 <= BU10_Q(14);
   n33 <= BU10_Q(15);
   BU10_A(0) <= n166;
   BU10_A(1) <= n167;
   BU10_A(2) <= n168;
   BU10_A(3) <= n169;
   BU10_CE <= n118;
   BU10 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 1,
         c_sync_priority => 1,
         c_has_sclr => 0,
         c_width => 16,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0000000000000000",
         c_has_ce => 1,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 16,
         c_has_ainit => 0,
         c_sinit_val => "0000000000000000",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 1,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 0,
         c_addr_width => 4
      )
      PORT MAP (
         CLK => BU10_CLK,
         D => BU10_D,
         Q => BU10_Q,
         A => BU10_A,
         CE => BU10_CE
      );

   n166 <= BU28_Q(0);
   n167 <= BU28_Q(1);
   n168 <= BU28_Q(2);
   n169 <= BU28_Q(3);
   BU28_CLK <= n42;
   BU28_UP <= n118;
   BU28_CE <= n170;
   BU28 : C_COUNTER_BINARY_V6_0
      GENERIC MAP (
         c_count_mode => 2,
         c_has_aset => 0,
         c_load_enable => 0,
         c_load_low => 0,
         c_count_to => "0000",
         c_sync_priority => 0,
         c_has_iv => 0,
         c_has_sclr => 0,
         c_restrict_count => 0,
         c_width => 4,
         c_has_q_thresh1 => 0,
         c_enable_rlocs => 0,
         c_has_q_thresh0 => 0,
         c_thresh1_value => "0000",
         c_has_load => 0,
         c_has_up => 1,
         c_thresh_early => 1,
         c_has_thresh1 => 0,
         c_has_thresh0 => 0,
         c_ainit_val => "0000",
         c_has_ce => 1,
         c_pipe_stages => 0,
         c_has_aclr => 0,
         c_sync_enable => 0,
         c_has_ainit => 0,
         c_sinit_val => "0000",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_count_by => "0001",
         c_has_l => 0,
         c_thresh0_value => "0000"
      )
      PORT MAP (
         Q => BU28_Q,
         CLK => BU28_CLK,
         UP => BU28_UP,
         CE => BU28_CE
      );

   BU56_I0 <= n36;
   BU56_I1 <= n118;
   BU56_I2 <= n215;
   BU56_I3 <= n171;
   n170 <= BU56_O;
   BU56 : LUT4
      GENERIC MAP (
         INIT  => X"4060"
      )
      PORT MAP (
         I0 => BU56_I0,
         I1 => BU56_I1,
         I2 => BU56_I2,
         I3 => BU56_I3,
         O => BU56_O
      );

   BU58_A(0) <= n166;
   BU58_A(1) <= n167;
   BU58_A(2) <= n168;
   BU58_A(3) <= n169;
   n171 <= BU58_A_EQ_B;
   BU58 : C_COMPARE_V6_0
      GENERIC MAP (
         c_has_qa_ge_b => 0,
         c_has_aset => 0,
         c_has_qa_ne_b => 0,
         c_has_qa_lt_b => 0,
         c_has_a_gt_b => 0,
         c_has_a_eq_b => 1,
         c_data_type => 1,
         c_sync_priority => 1,
         c_has_sclr => 0,
         c_has_qa_gt_b => 0,
         c_width => 4,
         c_has_qa_eq_b => 0,
         c_enable_rlocs => 0,
         c_ainit_val => "0",
         c_has_a_le_b => 0,
         c_has_ce => 0,
         c_pipe_stages => 0,
         c_has_aclr => 1,
         c_sync_enable => 0,
         c_has_sset => 0,
         c_has_qa_le_b => 0,
         c_b_constant => 1,
         c_has_a_ge_b => 0,
         c_has_a_ne_b => 0,
         c_has_a_lt_b => 0,
         c_b_value => "0000"
      )
      PORT MAP (
         A => BU58_A,
         A_EQ_B => BU58_A_EQ_B
      );

   BU65_A(0) <= n166;
   BU65_A(1) <= n167;
   BU65_A(2) <= n168;
   BU65_A(3) <= n169;
   n121 <= BU65_A_GE_B;
   BU65 : C_COMPARE_V6_0
      GENERIC MAP (
         c_has_qa_ge_b => 0,
         c_has_aset => 0,
         c_has_qa_ne_b => 0,
         c_has_qa_lt_b => 0,
         c_has_a_gt_b => 0,
         c_has_a_eq_b => 0,
         c_data_type => 1,
         c_sync_priority => 1,
         c_has_sclr => 0,
         c_has_qa_gt_b => 0,
         c_width => 4,
         c_has_qa_eq_b => 0,
         c_enable_rlocs => 0,
         c_ainit_val => "0",
         c_has_a_le_b => 0,
         c_has_ce => 0,
         c_pipe_stages => 0,
         c_has_aclr => 0,
         c_sync_enable => 0,
         c_has_sset => 0,
         c_has_qa_le_b => 0,
         c_b_constant => 1,
         c_has_a_ge_b => 1,
         c_has_a_ne_b => 0,
         c_has_a_lt_b => 0,
         c_b_value => "1000"
      )
      PORT MAP (
         A => BU65_A,
         A_GE_B => BU65_A_GE_B
      );

   BU82_I0 <= n215;
   BU82_I1 <= n171;
   BU82_I2 <= n118;
   BU82_I3 <= n36;
   n404 <= BU82_O;
   BU82 : LUT4
      GENERIC MAP (
         INIT  => X"e2ea"
      )
      PORT MAP (
         I0 => BU82_I0,
         I1 => BU82_I1,
         I2 => BU82_I2,
         I3 => BU82_I3,
         O => BU82_O
      );

   BU83_D <= n404;
   BU83_C <= n42;
   BU83_CE <= '1';
   n215 <= BU83_Q;
   BU83 : FDE
      PORT MAP (
         D => BU83_D,
         C => BU83_C,
         CE => BU83_CE,
         Q => BU83_Q
      );

   n174 <= BU85_Q(0);
   n175 <= BU85_Q(1);
   n176 <= BU85_Q(2);
   n177 <= BU85_Q(3);
   BU85_CLK <= n42;
   BU85_UP <= n118;
   BU85_CE <= n172;
   BU85 : C_COUNTER_BINARY_V6_0
      GENERIC MAP (
         c_count_mode => 2,
         c_has_aset => 0,
         c_load_enable => 0,
         c_load_low => 0,
         c_count_to => "0000",
         c_sync_priority => 0,
         c_has_iv => 0,
         c_has_sclr => 0,
         c_restrict_count => 0,
         c_width => 4,
         c_has_q_thresh1 => 0,
         c_enable_rlocs => 0,
         c_has_q_thresh0 => 0,
         c_thresh1_value => "0000",
         c_has_load => 0,
         c_has_up => 1,
         c_thresh_early => 1,
         c_has_thresh1 => 0,
         c_has_thresh0 => 0,
         c_ainit_val => "0000",
         c_has_ce => 1,
         c_pipe_stages => 0,
         c_has_aclr => 0,
         c_sync_enable => 0,
         c_has_ainit => 0,
         c_sinit_val => "0000",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_count_by => "0001",
         c_has_l => 0,
         c_thresh0_value => "0000"
      )
      PORT MAP (
         Q => BU85_Q,
         CLK => BU85_CLK,
         UP => BU85_UP,
         CE => BU85_CE
      );

   BU113_I0 <= n34;
   BU113_I1 <= n118;
   BU113_I2 <= n120;
   BU113_I3 <= n173;
   n172 <= BU113_O;
   BU113 : LUT4
      GENERIC MAP (
         INIT  => X"4060"
      )
      PORT MAP (
         I0 => BU113_I0,
         I1 => BU113_I1,
         I2 => BU113_I2,
         I3 => BU113_I3,
         O => BU113_O
      );

   BU117_I0 <= n120;
   BU117_I1 <= n173;
   BU117_I2 <= n118;
   BU117_I3 <= n34;
   n442 <= BU117_O;
   BU117 : LUT4
      GENERIC MAP (
         INIT  => X"e2ea"
      )
      PORT MAP (
         I0 => BU117_I0,
         I1 => BU117_I1,
         I2 => BU117_I2,
         I3 => BU117_I3,
         O => BU117_O
      );

   BU118_D <= n442;
   BU118_C <= n42;
   BU118_CE <= '1';
   n120 <= BU118_Q;
   BU118 : FDE
      PORT MAP (
         D => BU118_D,
         C => BU118_C,
         CE => BU118_CE,
         Q => BU118_Q
      );

   BU120_A(0) <= n174;
   BU120_A(1) <= n175;
   BU120_A(2) <= n176;
   BU120_A(3) <= n177;
   n173 <= BU120_A_EQ_B;
   BU120 : C_COMPARE_V6_0
      GENERIC MAP (
         c_has_qa_ge_b => 0,
         c_has_aset => 0,
         c_has_qa_ne_b => 0,
         c_has_qa_lt_b => 0,
         c_has_a_gt_b => 0,
         c_has_a_eq_b => 1,
         c_data_type => 1,
         c_sync_priority => 1,
         c_has_sclr => 0,
         c_has_qa_gt_b => 0,
         c_width => 4,
         c_has_qa_eq_b => 0,
         c_enable_rlocs => 0,
         c_ainit_val => "0",
         c_has_a_le_b => 0,
         c_has_ce => 0,
         c_pipe_stages => 0,
         c_has_aclr => 1,
         c_sync_enable => 0,
         c_has_sset => 0,
         c_has_qa_le_b => 0,
         c_b_constant => 1,
         c_has_a_ge_b => 0,
         c_has_a_ne_b => 0,
         c_has_a_lt_b => 0,
         c_b_value => "0000"
      )
      PORT MAP (
         A => BU120_A,
         A_EQ_B => BU120_A_EQ_B
      );

   BU127_CLK <= n42;
   BU127_D(0) <= n34;
   n122 <= BU127_Q(0);
   BU127 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 4,
         c_has_ainit => 0,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU127_CLK,
         D => BU127_D,
         Q => BU127_Q
      );

   BU137_I0 <= n122;
   BU137_I1 <= n119;
   BU137_I2 <= n34;
   BU137_I3 <= '0';
   n484 <= BU137_O;
   BU137 : LUT4
      GENERIC MAP (
         INIT  => X"aeae"
      )
      PORT MAP (
         I0 => BU137_I0,
         I1 => BU137_I1,
         I2 => BU137_I2,
         I3 => BU137_I3,
         O => BU137_O
      );

   BU138_D <= n484;
   BU138_C <= n42;
   BU138_CE <= '1';
   BU138_PRE <= n43;
   n119 <= BU138_Q;
   BU138 : FDPE
      PORT MAP (
         D => BU138_D,
         C => BU138_C,
         CE => BU138_CE,
         PRE => BU138_PRE,
         Q => BU138_Q
      );

   BU142_I0 <= n120;
   BU142_I1 <= n119;
   BU142_I2 <= n34;
   BU142_I3 <= '0';
   n503 <= BU142_O;
   BU142 : LUT4
      GENERIC MAP (
         INIT  => X"0808"
      )
      PORT MAP (
         I0 => BU142_I0,
         I1 => BU142_I1,
         I2 => BU142_I2,
         I3 => BU142_I3,
         O => BU142_O
      );

   BU143_D <= n503;
   BU143_C <= n42;
   BU143_CE <= '1';
   BU143_CLR <= n43;
   n34 <= BU143_Q;
   BU143 : FDCE
      PORT MAP (
         D => BU143_D,
         C => BU143_C,
         CE => BU143_CE,
         CLR => BU143_CLR,
         Q => BU143_Q
      );

   BU147_I0 <= n121;
   BU147_I1 <= '0';
   BU147_I2 <= '0';
   BU147_I3 <= '0';
   n520 <= BU147_O;
   BU147 : LUT4
      GENERIC MAP (
         INIT  => X"5555"
      )
      PORT MAP (
         I0 => BU147_I0,
         I1 => BU147_I1,
         I2 => BU147_I2,
         I3 => BU147_I3,
         O => BU147_O
      );

   BU148_D <= n520;
   BU148_C <= n42;
   BU148_CE <= '1';
   BU148_CLR <= n43;
   n46 <= BU148_Q;
   BU148 : FDCE
      PORT MAP (
         D => BU148_D,
         C => BU148_C,
         CE => BU148_CE,
         CLR => BU148_CLR,
         Q => BU148_Q
      );

   BU154_CLK <= n42;
   BU154_D(0) <= n534;
   n37 <= BU154_Q(0);
   BU154 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 1,
         c_has_ainit => 0,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU154_CLK,
         D => BU154_D,
         Q => BU154_Q
      );

   BU161_CLK <= n42;
   BU161_D(0) <= n534;
   n38 <= BU161_Q(0);
   BU161 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 2,
         c_has_ainit => 0,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU161_CLK,
         D => BU161_D,
         Q => BU161_Q
      );

   n544 <= BU169_Q(0);
   n545 <= BU169_Q(1);
   n546 <= BU169_Q(2);
   BU169_CLK <= n42;
   BU169_CE <= n34;
   BU169_AINIT <= n43;
   BU169 : C_COUNTER_BINARY_V6_0
      GENERIC MAP (
         c_count_mode => 0,
         c_has_aset => 0,
         c_load_enable => 0,
         c_load_low => 0,
         c_count_to => "111",
         c_sync_priority => 0,
         c_has_iv => 0,
         c_has_sclr => 0,
         c_restrict_count => 1,
         c_width => 3,
         c_has_q_thresh1 => 0,
         c_enable_rlocs => 0,
         c_has_q_thresh0 => 0,
         c_thresh1_value => "000",
         c_has_load => 0,
         c_has_up => 0,
         c_thresh_early => 1,
         c_has_thresh1 => 0,
         c_has_thresh0 => 0,
         c_ainit_val => "000",
         c_has_ce => 1,
         c_pipe_stages => 0,
         c_has_aclr => 0,
         c_sync_enable => 0,
         c_has_ainit => 1,
         c_sinit_val => "000",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_count_by => "001",
         c_has_l => 0,
         c_thresh0_value => "000"
      )
      PORT MAP (
         Q => BU169_Q,
         CLK => BU169_CLK,
         CE => BU169_CE,
         AINIT => BU169_AINIT
      );

   BU206_A(0) <= n544;
   BU206_A(1) <= n545;
   BU206_A(2) <= n546;
   n547 <= BU206_A_EQ_B;
   BU206 : C_COMPARE_V6_0
      GENERIC MAP (
         c_has_qa_ge_b => 0,
         c_has_aset => 0,
         c_has_qa_ne_b => 0,
         c_has_qa_lt_b => 0,
         c_has_a_gt_b => 0,
         c_has_a_eq_b => 1,
         c_data_type => 1,
         c_sync_priority => 1,
         c_has_sclr => 0,
         c_has_qa_gt_b => 0,
         c_width => 3,
         c_has_qa_eq_b => 0,
         c_enable_rlocs => 0,
         c_ainit_val => "0",
         c_has_a_le_b => 0,
         c_has_ce => 0,
         c_pipe_stages => 0,
         c_has_aclr => 1,
         c_sync_enable => 0,
         c_has_sset => 0,
         c_has_qa_le_b => 0,
         c_b_constant => 1,
         c_has_a_ge_b => 0,
         c_has_a_ne_b => 0,
         c_has_a_lt_b => 0,
         c_b_value => "111"
      )
      PORT MAP (
         A => BU206_A,
         A_EQ_B => BU206_A_EQ_B
      );

   BU215_I0 <= n34;
   BU215_I1 <= n547;
   BU215_I2 <= '0';
   BU215_I3 <= '0';
   n617 <= BU215_O;
   BU215 : LUT4
      GENERIC MAP (
         INIT  => X"8888"
      )
      PORT MAP (
         I0 => BU215_I0,
         I1 => BU215_I1,
         I2 => BU215_I2,
         I3 => BU215_I3,
         O => BU215_O
      );

   BU216_D <= n617;
   BU216_C <= n42;
   BU216_CE <= '1';
   BU216_CLR <= n43;
   n534 <= BU216_Q;
   BU216 : FDCE
      PORT MAP (
         D => BU216_D,
         C => BU216_C,
         CE => BU216_CE,
         CLR => BU216_CLR,
         Q => BU216_Q
      );

   BU220_I0 <= n534;
   BU220_I1 <= n548;
   BU220_I2 <= n549;
   BU220_I3 <= '0';
   n635 <= BU220_O;
   BU220 : LUT4
      GENERIC MAP (
         INIT  => X"aeae"
      )
      PORT MAP (
         I0 => BU220_I0,
         I1 => BU220_I1,
         I2 => BU220_I2,
         I3 => BU220_I3,
         O => BU220_O
      );

   BU221_D <= n635;
   BU221_C <= n42;
   BU221_CE <= '1';
   BU221_CLR <= n43;
   n548 <= BU221_Q;
   BU221 : FDCE
      PORT MAP (
         D => BU221_D,
         C => BU221_C,
         CE => BU221_CE,
         CLR => BU221_CLR,
         Q => BU221_Q
      );

   BU223_CLK <= n42;
   BU223_D(0) <= n534;
   n549 <= BU223_Q(0);
   BU223_AINIT <= n43;
   BU223 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 8,
         c_has_ainit => 1,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU223_CLK,
         D => BU223_D,
         Q => BU223_Q,
         AINIT => BU223_AINIT
      );

   BU231_CLK <= n42;
   BU231_D(0) <= n548;
   n36 <= BU231_Q(0);
   BU231_AINIT <= n43;
   BU231 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 34,
         c_has_ainit => 1,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU231_CLK,
         D => BU231_D,
         Q => BU231_Q,
         AINIT => BU231_AINIT
      );

   BU243_CLK <= n42;
   BU243_D(0) <= n534;
   n39 <= BU243_Q(0);
   BU243_AINIT <= n43;
   BU243 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 4,
         c_has_ainit => 1,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU243_CLK,
         D => BU243_D,
         Q => BU243_Q,
         AINIT => BU243_AINIT
      );

   BU251_CLK <= n42;
   BU251_D(0) <= n534;
   n550 <= BU251_Q(0);
   BU251_AINIT <= n43;
   BU251 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 3,
         c_has_ainit => 1,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU251_CLK,
         D => BU251_D,
         Q => BU251_Q,
         AINIT => BU251_AINIT
      );

   BU259_CLK <= n42;
   BU259_D(0) <= n39;
   n551 <= BU259_Q(0);
   BU259_AINIT <= n43;
   BU259 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 40,
         c_has_ainit => 1,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU259_CLK,
         D => BU259_D,
         Q => BU259_Q,
         AINIT => BU259_AINIT
      );

   BU277_I0 <= n550;
   BU277_I1 <= n40;
   BU277_I2 <= n551;
   BU277_I3 <= '0';
   n753 <= BU277_O;
   BU277 : LUT4
      GENERIC MAP (
         INIT  => X"aeae"
      )
      PORT MAP (
         I0 => BU277_I0,
         I1 => BU277_I1,
         I2 => BU277_I2,
         I3 => BU277_I3,
         O => BU277_O
      );

   BU278_D <= n753;
   BU278_C <= n42;
   BU278_CE <= '1';
   BU278_CLR <= n43;
   n40 <= BU278_Q;
   BU278 : FDCE
      PORT MAP (
         D => BU278_D,
         C => BU278_C,
         CE => BU278_CE,
         CLR => BU278_CLR,
         Q => BU278_Q
      );

   BU288_CLK <= n42;
   BU288_D(0) <= n34;
   n1109 <= BU288_Q(0);
   BU288_AINIT <= n43;
   BU288 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 2,
         c_has_ainit => 1,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU288_CLK,
         D => BU288_D,
         Q => BU288_Q,
         AINIT => BU288_AINIT
      );

   n1094 <= BU296_Q(0);
   n1095 <= BU296_Q(1);
   n1096 <= BU296_Q(2);
   n1097 <= BU296_Q(3);
   n1098 <= BU296_Q(4);
   n1099 <= BU296_Q(5);
   n1100 <= BU296_Q(6);
   BU296_CLK <= n42;
   BU296_LOAD <= n1108;
   BU296_L(0) <= '1';
   BU296_L(1) <= '0';
   BU296_L(2) <= '0';
   BU296_L(3) <= '0';
   BU296_L(4) <= '1';
   BU296_L(5) <= '0';
   BU296_L(6) <= '1';
   BU296_CE <= n1109;
   BU296_AINIT <= n43;
   BU296 : C_COUNTER_BINARY_V6_0
      GENERIC MAP (
         c_count_mode => 1,
         c_has_aset => 0,
         c_load_enable => 1,
         c_load_low => 0,
         c_count_to => "0000000",
         c_sync_priority => 0,
         c_has_iv => 0,
         c_has_sclr => 0,
         c_restrict_count => 1,
         c_width => 7,
         c_has_q_thresh1 => 0,
         c_enable_rlocs => 0,
         c_has_q_thresh0 => 0,
         c_thresh1_value => "0000000",
         c_has_load => 1,
         c_has_up => 0,
         c_thresh_early => 0,
         c_has_thresh1 => 0,
         c_has_thresh0 => 0,
         c_ainit_val => "0101000",
         c_has_ce => 1,
         c_pipe_stages => 0,
         c_has_aclr => 0,
         c_sync_enable => 0,
         c_has_ainit => 1,
         c_sinit_val => "0000000",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_count_by => "0000001",
         c_has_l => 1,
         c_thresh0_value => "0000000"
      )
      PORT MAP (
         Q => BU296_Q,
         CLK => BU296_CLK,
         LOAD => BU296_LOAD,
         L => BU296_L,
         CE => BU296_CE,
         AINIT => BU296_AINIT
      );

   BU377_A(0) <= n1094;
   BU377_A(1) <= n1095;
   BU377_A(2) <= n1096;
   BU377_A(3) <= n1097;
   BU377_A(4) <= n1098;
   BU377_A(5) <= n1099;
   BU377_A(6) <= n1100;
   n1108 <= BU377_A_EQ_B;
   BU377 : C_COMPARE_V6_0
      GENERIC MAP (
         c_has_qa_ge_b => 0,
         c_has_aset => 1,
         c_has_qa_ne_b => 0,
         c_has_qa_lt_b => 0,
         c_has_a_gt_b => 0,
         c_has_a_eq_b => 1,
         c_data_type => 1,
         c_sync_priority => 1,
         c_has_sclr => 0,
         c_has_qa_gt_b => 0,
         c_width => 7,
         c_has_qa_eq_b => 0,
         c_enable_rlocs => 0,
         c_ainit_val => "0",
         c_has_a_le_b => 0,
         c_has_ce => 0,
         c_pipe_stages => 0,
         c_has_aclr => 0,
         c_sync_enable => 0,
         c_has_sset => 0,
         c_has_qa_le_b => 0,
         c_b_constant => 1,
         c_has_a_ge_b => 0,
         c_has_a_ne_b => 0,
         c_has_a_lt_b => 0,
         c_b_value => "0000000"
      )
      PORT MAP (
         A => BU377_A,
         A_EQ_B => BU377_A_EQ_B
      );

   n967 <= BU387_Q(0);
   n968 <= BU387_Q(1);
   n969 <= BU387_Q(2);
   n970 <= BU387_Q(3);
   n971 <= BU387_Q(4);
   n972 <= BU387_Q(5);
   n973 <= BU387_Q(6);
   BU387_CLK <= n42;
   BU387_LOAD <= n37;
   BU387_L(0) <= n1094;
   BU387_L(1) <= n1095;
   BU387_L(2) <= n1096;
   BU387_L(3) <= n1097;
   BU387_L(4) <= n1098;
   BU387_L(5) <= n1099;
   BU387_L(6) <= n1100;
   BU387_AINIT <= n43;
   BU387 : C_COUNTER_BINARY_V6_0
      GENERIC MAP (
         c_count_mode => 0,
         c_has_aset => 0,
         c_load_enable => 0,
         c_load_low => 0,
         c_count_to => "1010001",
         c_sync_priority => 0,
         c_has_iv => 0,
         c_has_sclr => 0,
         c_restrict_count => 1,
         c_width => 7,
         c_has_q_thresh1 => 0,
         c_enable_rlocs => 0,
         c_has_q_thresh0 => 0,
         c_thresh1_value => "0000000",
         c_has_load => 1,
         c_has_up => 0,
         c_thresh_early => 1,
         c_has_thresh1 => 0,
         c_has_thresh0 => 0,
         c_ainit_val => "0000000",
         c_has_ce => 0,
         c_pipe_stages => 0,
         c_has_aclr => 0,
         c_sync_enable => 0,
         c_has_ainit => 1,
         c_sinit_val => "0000000",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_count_by => "0000001",
         c_has_l => 1,
         c_thresh0_value => "0000000"
      )
      PORT MAP (
         Q => BU387_Q,
         CLK => BU387_CLK,
         LOAD => BU387_LOAD,
         L => BU387_L,
         AINIT => BU387_AINIT
      );

   BU466_A(0) <= n974;
   BU466_A(1) <= n975;
   BU466_A(2) <= n976;
   BU466_A(3) <= n977;
   BU466_A(4) <= n978;
   BU466_A(5) <= n979;
   BU466_A(6) <= n980;
   BU466_A(7) <= n981;
   BU466_A(8) <= n982;
   BU466_A(9) <= n983;
   BU466_A(10) <= n984;
   BU466_A(11) <= n985;
   BU466_A(12) <= n986;
   BU466_A(13) <= n987;
   BU466_A(14) <= n988;
   BU466_A(15) <= n989;
   BU466_B(0) <= n990;
   BU466_B(1) <= n991;
   BU466_B(2) <= n992;
   BU466_B(3) <= n993;
   BU466_B(4) <= n994;
   BU466_B(5) <= n995;
   BU466_B(6) <= n996;
   BU466_B(7) <= n997;
   BU466_B(8) <= n998;
   BU466_B(9) <= n999;
   BU466_B(10) <= n1000;
   BU466_B(11) <= n1001;
   BU466_B(12) <= n1002;
   BU466_B(13) <= n1003;
   BU466_B(14) <= n1004;
   BU466_B(15) <= n1005;
   n769 <= BU466_Q(0);
   n770 <= BU466_Q(1);
   n771 <= BU466_Q(2);
   n772 <= BU466_Q(3);
   n773 <= BU466_Q(4);
   n774 <= BU466_Q(5);
   n775 <= BU466_Q(6);
   n776 <= BU466_Q(7);
   n777 <= BU466_Q(8);
   n778 <= BU466_Q(9);
   n779 <= BU466_Q(10);
   n780 <= BU466_Q(11);
   n781 <= BU466_Q(12);
   n782 <= BU466_Q(13);
   n783 <= BU466_Q(14);
   n784 <= BU466_Q(15);
   n785 <= BU466_Q(16);
   BU466_CLK <= n42;
   BU466_AINIT <= n43;
   BU466 : C_ADDSUB_V6_0
      GENERIC MAP (
         c_has_bypass_with_cin => 0,
         c_a_type => 0,
         c_has_sclr => 0,
         c_has_aset => 0,
         c_has_b_out => 0,
         c_sync_priority => 0,
         c_has_s => 1,
         c_has_q => 1,
         c_bypass_enable => 0,
         c_b_constant => 0,
         c_has_ovfl => 0,
         c_high_bit => 16,
         c_latency => 1,
         c_sinit_val => "00000000000000000",
         c_has_bypass => 0,
         c_pipe_stages => 0,
         c_has_sset => 0,
         c_has_ainit => 1,
         c_has_a_signed => 0,
         c_has_q_c_out => 0,
         c_b_type => 0,
         c_has_add => 0,
         c_has_sinit => 0,
         c_has_b_in => 0,
         c_has_b_signed => 0,
         c_bypass_low => 0,
         c_enable_rlocs => 0,
         c_b_value => "00000000000000000",
         c_add_mode => 0,
         c_has_aclr => 0,
         c_out_width => 17,
         c_low_bit => 0,
         c_ainit_val => "00000000000000000",
         c_has_q_ovfl => 0,
         c_has_q_b_out => 0,
         c_has_c_out => 0,
         c_b_width => 16,
         c_a_width => 16,
         c_sync_enable => 0,
         c_has_ce => 0,
         c_has_c_in => 0
      )
      PORT MAP (
         A => BU466_A,
         B => BU466_B,
         Q => BU466_Q,
         CLK => BU466_CLK,
         AINIT => BU466_AINIT
      );

   BU570_addra(6) <= n966;
   BU570_addra(5) <= n965;
   BU570_addra(4) <= n964;
   BU570_addra(3) <= n963;
   BU570_addra(2) <= n962;
   BU570_addra(1) <= n961;
   BU570_addra(0) <= n960;
   BU570_addrb(6) <= n973;
   BU570_addrb(5) <= n972;
   BU570_addrb(4) <= n971;
   BU570_addrb(3) <= n970;
   BU570_addrb(2) <= n969;
   BU570_addrb(1) <= n968;
   BU570_addrb(0) <= n967;
   BU570_clka <= n42;
   BU570_clkb <= n42;
   BU570_dina(15) <= n33;
   BU570_dina(14) <= n32;
   BU570_dina(13) <= n31;
   BU570_dina(12) <= n30;
   BU570_dina(11) <= n29;
   BU570_dina(10) <= n28;
   BU570_dina(9) <= n27;
   BU570_dina(8) <= n26;
   BU570_dina(7) <= n25;
   BU570_dina(6) <= n24;
   BU570_dina(5) <= n23;
   BU570_dina(4) <= n22;
   BU570_dina(3) <= n21;
   BU570_dina(2) <= n20;
   BU570_dina(1) <= n19;
   BU570_dina(0) <= n18;
   BU570_dinb(15) <= '0';
   BU570_dinb(14) <= '0';
   BU570_dinb(13) <= '0';
   BU570_dinb(12) <= '0';
   BU570_dinb(11) <= '0';
   BU570_dinb(10) <= '0';
   BU570_dinb(9) <= '0';
   BU570_dinb(8) <= '0';
   BU570_dinb(7) <= '0';
   BU570_dinb(6) <= '0';
   BU570_dinb(5) <= '0';
   BU570_dinb(4) <= '0';
   BU570_dinb(3) <= '0';
   BU570_dinb(2) <= '0';
   BU570_dinb(1) <= '0';
   BU570_dinb(0) <= '0';
   n989 <= BU570_douta(15);
   n988 <= BU570_douta(14);
   n987 <= BU570_douta(13);
   n986 <= BU570_douta(12);
   n985 <= BU570_douta(11);
   n984 <= BU570_douta(10);
   n983 <= BU570_douta(9);
   n982 <= BU570_douta(8);
   n981 <= BU570_douta(7);
   n980 <= BU570_douta(6);
   n979 <= BU570_douta(5);
   n978 <= BU570_douta(4);
   n977 <= BU570_douta(3);
   n976 <= BU570_douta(2);
   n975 <= BU570_douta(1);
   n974 <= BU570_douta(0);
   n1005 <= BU570_doutb(15);
   n1004 <= BU570_doutb(14);
   n1003 <= BU570_doutb(13);
   n1002 <= BU570_doutb(12);
   n1001 <= BU570_doutb(11);
   n1000 <= BU570_doutb(10);
   n999 <= BU570_doutb(9);
   n998 <= BU570_doutb(8);
   n997 <= BU570_doutb(7);
   n996 <= BU570_doutb(6);
   n995 <= BU570_doutb(5);
   n994 <= BU570_doutb(4);
   n993 <= BU570_doutb(3);
   n992 <= BU570_doutb(2);
   n991 <= BU570_doutb(1);
   n990 <= BU570_doutb(0);
   BU570_ena <= '0';
   BU570_enb <= '0';
   BU570_nda <= '0';
   BU570_ndb <= '0';
   BU570_sinita <= '0';
   BU570_sinitb <= '0';
   BU570_wea <= n36;
   BU570_web <= '0';
   BU570 : blkmemdp_v5_0
      GENERIC MAP (
         c_reg_inputsb => 0,
         c_reg_inputsa => 0,
         c_has_ndb => 0,
         c_has_nda => 0,
         c_ytop_addr => "1024",
         c_has_rfdb => 0,
         c_has_rfda => 0,
         c_ywea_is_high => 1,
         c_yena_is_high => 1,
         c_yhierarchy => "hierarchy1",
         c_yclka_is_rising => 1,
         c_ysinita_is_high => 1,
         c_ybottom_addr => "0",
         c_width_b => 16,
         c_width_a => 16,
         c_sinita_value => "0000",
         c_sinitb_value => "0000",
         c_limit_data_pitch => 18,
         c_write_modeb => 0,
         c_write_modea => 0,
         c_has_rdyb => 0,
         c_yuse_single_primitive => 0,
         c_has_rdya => 0,
         c_addra_width => 7,
         c_addrb_width => 7,
         c_has_limit_data_pitch => 0,
         c_default_data => "0000",
         c_pipe_stages_b => 0,
         c_yweb_is_high => 1,
         c_yenb_is_high => 1,
         c_pipe_stages_a => 0,
         c_yclkb_is_rising => 1,
         c_enable_rlocs => 0,
         c_ysinitb_is_high => 1,
         c_has_web => 1,
         c_has_default_data => 1,
         c_has_wea => 1,
         c_has_sinitb => 0,
         c_has_sinita => 0,
         c_has_dinb => 1,
         c_has_dina => 1,
         c_ymake_bmm => 0,
         c_has_enb => 0,
         c_has_ena => 0,
         c_mem_init_file => "DATA_BUFFER.mif",
         c_depth_b => 128,
         c_depth_a => 128,
         c_has_doutb => 1,
         c_has_douta => 1,
         c_yprimitive_type => "4kx4"
      )
      PORT MAP (
         addra => BU570_addra,
         addrb => BU570_addrb,
         clka => BU570_clka,
         clkb => BU570_clkb,
         dina => BU570_dina,
         dinb => BU570_dinb,
         douta => BU570_douta,
         doutb => BU570_doutb,
         ena => BU570_ena,
         enb => BU570_enb,
         nda => BU570_nda,
         ndb => BU570_ndb,
         rfda => BU570_rfda,
         rfdb => BU570_rfdb,
         rdya => BU570_rdya,
         rdyb => BU570_rdyb,
         sinita => BU570_sinita,
         sinitb => BU570_sinitb,
         wea => BU570_wea,
         web => BU570_web
      );

   BU578_CLK <= n42;
   BU578_D(0) <= n34;
   n2218 <= BU578_Q(0);
   BU578_AINIT <= n43;
   BU578 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 2,
         c_has_ainit => 1,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU578_CLK,
         D => BU578_D,
         Q => BU578_Q,
         AINIT => BU578_AINIT
      );

   n2203 <= BU586_Q(0);
   n2204 <= BU586_Q(1);
   n2205 <= BU586_Q(2);
   n2206 <= BU586_Q(3);
   n2207 <= BU586_Q(4);
   n2208 <= BU586_Q(5);
   n2209 <= BU586_Q(6);
   BU586_CLK <= n42;
   BU586_LOAD <= n2217;
   BU586_L(0) <= '1';
   BU586_L(1) <= '0';
   BU586_L(2) <= '0';
   BU586_L(3) <= '0';
   BU586_L(4) <= '1';
   BU586_L(5) <= '0';
   BU586_L(6) <= '1';
   BU586_CE <= n2218;
   BU586_AINIT <= n43;
   BU586 : C_COUNTER_BINARY_V6_0
      GENERIC MAP (
         c_count_mode => 1,
         c_has_aset => 0,
         c_load_enable => 1,
         c_load_low => 0,
         c_count_to => "0000000",
         c_sync_priority => 0,
         c_has_iv => 0,
         c_has_sclr => 0,
         c_restrict_count => 1,
         c_width => 7,
         c_has_q_thresh1 => 0,
         c_enable_rlocs => 0,
         c_has_q_thresh0 => 0,
         c_thresh1_value => "0000000",
         c_has_load => 1,
         c_has_up => 0,
         c_thresh_early => 0,
         c_has_thresh1 => 0,
         c_has_thresh0 => 0,
         c_ainit_val => "0100111",
         c_has_ce => 1,
         c_pipe_stages => 0,
         c_has_aclr => 0,
         c_sync_enable => 0,
         c_has_ainit => 1,
         c_sinit_val => "0000000",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_count_by => "0000001",
         c_has_l => 1,
         c_thresh0_value => "0000000"
      )
      PORT MAP (
         Q => BU586_Q,
         CLK => BU586_CLK,
         LOAD => BU586_LOAD,
         L => BU586_L,
         CE => BU586_CE,
         AINIT => BU586_AINIT
      );

   BU667_A(0) <= n2203;
   BU667_A(1) <= n2204;
   BU667_A(2) <= n2205;
   BU667_A(3) <= n2206;
   BU667_A(4) <= n2207;
   BU667_A(5) <= n2208;
   BU667_A(6) <= n2209;
   n2217 <= BU667_A_EQ_B;
   BU667 : C_COMPARE_V6_0
      GENERIC MAP (
         c_has_qa_ge_b => 0,
         c_has_aset => 1,
         c_has_qa_ne_b => 0,
         c_has_qa_lt_b => 0,
         c_has_a_gt_b => 0,
         c_has_a_eq_b => 1,
         c_data_type => 1,
         c_sync_priority => 1,
         c_has_sclr => 0,
         c_has_qa_gt_b => 0,
         c_width => 7,
         c_has_qa_eq_b => 0,
         c_enable_rlocs => 0,
         c_ainit_val => "0",
         c_has_a_le_b => 0,
         c_has_ce => 0,
         c_pipe_stages => 0,
         c_has_aclr => 0,
         c_sync_enable => 0,
         c_has_sset => 0,
         c_has_qa_le_b => 0,
         c_b_constant => 1,
         c_has_a_ge_b => 0,
         c_has_a_ne_b => 0,
         c_has_a_lt_b => 0,
         c_b_value => "0000000"
      )
      PORT MAP (
         A => BU667_A,
         A_EQ_B => BU667_A_EQ_B
      );

   n960 <= BU677_Q(0);
   n961 <= BU677_Q(1);
   n962 <= BU677_Q(2);
   n963 <= BU677_Q(3);
   n964 <= BU677_Q(4);
   n965 <= BU677_Q(5);
   n966 <= BU677_Q(6);
   BU677_CLK <= n42;
   BU677_LOAD <= n37;
   BU677_L(0) <= n2203;
   BU677_L(1) <= n2204;
   BU677_L(2) <= n2205;
   BU677_L(3) <= n2206;
   BU677_L(4) <= n2207;
   BU677_L(5) <= n2208;
   BU677_L(6) <= n2209;
   BU677_AINIT <= n43;
   BU677_SINIT <= n2219;
   BU677 : C_COUNTER_BINARY_V6_0
      GENERIC MAP (
         c_count_mode => 1,
         c_has_aset => 0,
         c_load_enable => 0,
         c_load_low => 0,
         c_count_to => "0000000",
         c_sync_priority => 0,
         c_has_iv => 0,
         c_has_sclr => 0,
         c_restrict_count => 1,
         c_width => 7,
         c_has_q_thresh1 => 0,
         c_enable_rlocs => 0,
         c_has_q_thresh0 => 0,
         c_thresh1_value => "0000000",
         c_has_load => 1,
         c_has_up => 0,
         c_thresh_early => 1,
         c_has_thresh1 => 0,
         c_has_thresh0 => 0,
         c_ainit_val => "0000000",
         c_has_ce => 0,
         c_pipe_stages => 0,
         c_has_aclr => 0,
         c_sync_enable => 0,
         c_has_ainit => 1,
         c_sinit_val => "1010001",
         c_has_sset => 0,
         c_has_sinit => 1,
         c_count_by => "0000001",
         c_has_l => 1,
         c_thresh0_value => "0000000"
      )
      PORT MAP (
         Q => BU677_Q,
         CLK => BU677_CLK,
         LOAD => BU677_LOAD,
         L => BU677_L,
         AINIT => BU677_AINIT,
         SINIT => BU677_SINIT
      );

   BU772_A(0) <= n960;
   BU772_A(1) <= n961;
   BU772_A(2) <= n962;
   BU772_A(3) <= n963;
   BU772_A(4) <= n964;
   BU772_A(5) <= n965;
   BU772_A(6) <= n966;
   n2219 <= BU772_A_EQ_B;
   BU772 : C_COMPARE_V6_0
      GENERIC MAP (
         c_has_qa_ge_b => 0,
         c_has_aset => 1,
         c_has_qa_ne_b => 0,
         c_has_qa_lt_b => 0,
         c_has_a_gt_b => 0,
         c_has_a_eq_b => 1,
         c_data_type => 1,
         c_sync_priority => 1,
         c_has_sclr => 0,
         c_has_qa_gt_b => 0,
         c_width => 7,
         c_has_qa_eq_b => 0,
         c_enable_rlocs => 0,
         c_ainit_val => "0",
         c_has_a_le_b => 0,
         c_has_ce => 0,
         c_pipe_stages => 0,
         c_has_aclr => 0,
         c_sync_enable => 0,
         c_has_sset => 0,
         c_has_qa_le_b => 0,
         c_b_constant => 1,
         c_has_a_ge_b => 0,
         c_has_a_ne_b => 0,
         c_has_a_lt_b => 0,
         c_b_value => "0000000"
      )
      PORT MAP (
         A => BU772_A,
         A_EQ_B => BU772_A_EQ_B
      );

   BU785_addr(5) <= n2396;
   BU785_addr(4) <= n2395;
   BU785_addr(3) <= n2394;
   BU785_addr(2) <= n2393;
   BU785_addr(1) <= n2392;
   BU785_addr(0) <= n2391;
   BU785_clk <= n42;
   BU785_din(15) <= '0';
   BU785_din(14) <= '0';
   BU785_din(13) <= '0';
   BU785_din(12) <= '0';
   BU785_din(11) <= '0';
   BU785_din(10) <= '0';
   BU785_din(9) <= '0';
   BU785_din(8) <= '0';
   BU785_din(7) <= '0';
   BU785_din(6) <= '0';
   BU785_din(5) <= '0';
   BU785_din(4) <= '0';
   BU785_din(3) <= '0';
   BU785_din(2) <= '0';
   BU785_din(1) <= '0';
   BU785_din(0) <= '0';
   n801 <= BU785_dout(15);
   n800 <= BU785_dout(14);
   n799 <= BU785_dout(13);
   n798 <= BU785_dout(12);
   n797 <= BU785_dout(11);
   n796 <= BU785_dout(10);
   n795 <= BU785_dout(9);
   n794 <= BU785_dout(8);
   n793 <= BU785_dout(7);
   n792 <= BU785_dout(6);
   n791 <= BU785_dout(5);
   n790 <= BU785_dout(4);
   n789 <= BU785_dout(3);
   n788 <= BU785_dout(2);
   n787 <= BU785_dout(1);
   n786 <= BU785_dout(0);
   BU785_en <= '0';
   BU785_nd <= '0';
   BU785_sinit <= '0';
   BU785_we <= '0';
   BU785 : blkmemsp_v5_0
      GENERIC MAP (
         c_sinit_value => "0000000000000000000",
         c_yclk_is_rising => 1,
         c_reg_inputs => 0,
         c_has_en => 0,
         c_ywe_is_high => 1,
         c_ysinit_is_high => 1,
         c_ytop_addr => "1024",
         c_yprimitive_type => "4kx4  ",
         c_yhierarchy => "hierarchy1",
         c_has_rdy => 0,
         c_has_limit_data_pitch => 0,
         c_write_mode => 0,
         c_width => 16,
         c_yuse_single_primitive => 0,
         c_has_nd => 0,
         c_enable_rlocs => 0,
         c_has_we => 0,
         c_has_rfd => 0,
         c_has_din => 0,
         c_ybottom_addr => "0",
         c_yen_is_high => 1,
         c_pipe_stages => 0,
         c_depth => 64,
         c_has_default_data => 0,
         c_limit_data_pitch => 18,
         c_has_sinit => 0,
         c_mem_init_file => "COEF_BUFFER.mif",
         c_default_data => "0000000000000000000",
         c_ymake_bmm => 0,
         c_addr_width => 6
      )
      PORT MAP (
         addr => BU785_addr,
         clk => BU785_clk,
         din => BU785_din,
         dout => BU785_dout,
         en => BU785_en,
         nd => BU785_nd,
         rfd => BU785_rfd,
         rdy => BU785_rdy,
         sinit => BU785_sinit,
         we => BU785_we
      );

   n2391 <= BU791_Q(0);
   n2392 <= BU791_Q(1);
   n2393 <= BU791_Q(2);
   n2394 <= BU791_Q(3);
   n2395 <= BU791_Q(4);
   n2396 <= BU791_Q(5);
   BU791_CLK <= n42;
   BU791_LOAD <= n38;
   BU791_L(0) <= '0';
   BU791_L(1) <= '0';
   BU791_L(2) <= '0';
   BU791_L(3) <= '1';
   BU791_L(4) <= '0';
   BU791_L(5) <= '1';
   BU791_AINIT <= n43;
   BU791 : C_COUNTER_BINARY_V6_0
      GENERIC MAP (
         c_count_mode => 1,
         c_has_aset => 0,
         c_load_enable => 0,
         c_load_low => 0,
         c_count_to => "000000",
         c_sync_priority => 0,
         c_has_iv => 0,
         c_has_sclr => 0,
         c_restrict_count => 1,
         c_width => 6,
         c_has_q_thresh1 => 0,
         c_enable_rlocs => 0,
         c_has_q_thresh0 => 0,
         c_thresh1_value => "000000",
         c_has_load => 1,
         c_has_up => 0,
         c_thresh_early => 1,
         c_has_thresh1 => 0,
         c_has_thresh0 => 0,
         c_ainit_val => "000000",
         c_has_ce => 0,
         c_pipe_stages => 0,
         c_has_aclr => 0,
         c_sync_enable => 0,
         c_has_ainit => 1,
         c_sinit_val => "000000",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_count_by => "000001",
         c_has_l => 1,
         c_thresh0_value => "000000"
      )
      PORT MAP (
         Q => BU791_Q,
         CLK => BU791_CLK,
         LOAD => BU791_LOAD,
         L => BU791_L,
         AINIT => BU791_AINIT
      );

   BU866_I0 <= n43;
   BU866_I1 <= '0';
   BU866_I2 <= '0';
   BU866_I3 <= '0';
   n2862 <= BU866_O;
   BU866 : LUT4
      GENERIC MAP (
         INIT  => X"5555"
      )
      PORT MAP (
         I0 => BU866_I0,
         I1 => BU866_I1,
         I2 => BU866_I2,
         I3 => BU866_I3,
         O => BU866_O
      );

   BU867_D <= n2862;
   BU867_C <= n42;
   BU867_CE <= '1';
   BU867 : FDE
      PORT MAP (
         D => BU867_D,
         C => BU867_C,
         CE => BU867_CE,
         Q => BU867_Q
      );

   BU869_I0 <= n2774;
   BU869_I1 <= n39;
   BU869_I2 <= n43;
   BU869_I3 <= '0';
   n2775 <= BU869_O;
   BU869 : LUT4
      GENERIC MAP (
         INIT  => X"fefe"
      )
      PORT MAP (
         I0 => BU869_I0,
         I1 => BU869_I1,
         I2 => BU869_I2,
         I3 => BU869_I3,
         O => BU869_O
      );

   BU871_CLK <= n42;
   n2774 <= BU871_Q_THRESH0;
   BU871_CE <= n40;
   BU871_SCLR <= n2775;
   BU871 : C_COUNTER_BINARY_V6_0
      GENERIC MAP (
         c_count_mode => 0,
         c_has_aset => 0,
         c_load_enable => 0,
         c_load_low => 0,
         c_count_to => "000000",
         c_sync_priority => 0,
         c_has_iv => 0,
         c_has_sclr => 1,
         c_restrict_count => 0,
         c_width => 6,
         c_has_q_thresh1 => 0,
         c_enable_rlocs => 0,
         c_has_q_thresh0 => 1,
         c_thresh1_value => "000000",
         c_has_load => 0,
         c_has_up => 0,
         c_thresh_early => 1,
         c_has_thresh1 => 0,
         c_has_thresh0 => 0,
         c_ainit_val => "000000",
         c_has_ce => 1,
         c_pipe_stages => 0,
         c_has_aclr => 0,
         c_sync_enable => 0,
         c_has_ainit => 0,
         c_sinit_val => "000000",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_count_by => "000001",
         c_has_l => 0,
         c_thresh0_value => "101000"
      )
      PORT MAP (
         Q => BU871_Q,
         CLK => BU871_CLK,
         Q_THRESH0 => BU871_Q_THRESH0,
         CE => BU871_CE,
         SCLR => BU871_SCLR
      );

   BU1111_I0 <= n39;
   BU1111_I1 <= '0';
   BU1111_I2 <= '0';
   BU1111_I3 <= '0';
   n2776 <= BU1111_O;
   BU1111 : LUT4
      GENERIC MAP (
         INIT  => X"5555"
      )
      PORT MAP (
         I0 => BU1111_I0,
         I1 => BU1111_I1,
         I2 => BU1111_I2,
         I3 => BU1111_I3,
         O => BU1111_O
      );

   BU1113_CLK <= n42;
   BU1113_D(0) <= n2776;
   n2777 <= BU1113_Q(0);
   BU1113 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 3,
         c_has_ainit => 0,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU1113_CLK,
         D => BU1113_D,
         Q => BU1113_Q
      );

   BU1121_CLK <= n42;
   BU1121_D(0) <= n40;
   n2778 <= BU1121_Q(0);
   BU1121 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 3,
         c_has_ainit => 0,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU1121_CLK,
         D => BU1121_D,
         Q => BU1121_Q
      );

   BU1129_CLK <= n42;
   BU1129_D(0) <= n2774;
   n2779 <= BU1129_Q(0);
   BU1129 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 3,
         c_has_ainit => 0,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU1129_CLK,
         D => BU1129_D,
         Q => BU1129_Q
      );

   BU1541_CLK <= n42;
   BU1541_D(0) <= n2774;
   n2780 <= BU1541_Q(0);
   BU1541 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 4,
         c_has_ainit => 0,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU1541_CLK,
         D => BU1541_D,
         Q => BU1541_Q
      );

   BU1549_CLK <= n42;
   BU1549_D(0) <= n2780;
   n2781 <= BU1549_Q(0);
   BU1549 : C_SHIFT_RAM_V6_0
      GENERIC MAP (
         c_has_aset => 0,
         c_read_mif => 0,
         c_has_a => 0,
         c_sync_priority => 0,
         c_has_sclr => 0,
         c_width => 1,
         c_enable_rlocs => 0,
         c_default_data_radix => 2,
         c_generate_mif => 0,
         c_ainit_val => "0",
         c_has_ce => 0,
         c_has_aclr => 0,
         c_mem_init_radix => 2,
         c_sync_enable => 0,
         c_depth => 1,
         c_has_ainit => 0,
         c_sinit_val => "0",
         c_has_sset => 0,
         c_has_sinit => 0,
         c_shift_type => 0,
         c_mem_init_file => "null",
         c_default_data => "0",
         c_reg_last_bit => 1,
         c_addr_width => 1
      )
      PORT MAP (
         CLK => BU1549_CLK,
         D => BU1549_D,
         Q => BU1549_Q
      );

   BU1556_I0 <= n2780;
   BU1556_I1 <= n2781;
   BU1556_I2 <= '0';
   BU1556_I3 <= '0';
   n45 <= BU1556_O;
   BU1556 : LUT4
      GENERIC MAP (
         INIT  => X"2222"
      )
      PORT MAP (
         I0 => BU1556_I0,
         I1 => BU1556_I1,
         I2 => BU1556_I2,
         I3 => BU1556_I3,
         O => BU1556_O
      );

   BU919_clk <= n42;
   BU919_a(16) <= n785;
   BU919_a(15) <= n784;
   BU919_a(14) <= n783;
   BU919_a(13) <= n782;
   BU919_a(12) <= n781;
   BU919_a(11) <= n780;
   BU919_a(10) <= n779;
   BU919_a(9) <= n778;
   BU919_a(8) <= n777;
   BU919_a(7) <= n776;
   BU919_a(6) <= n775;
   BU919_a(5) <= n774;
   BU919_a(4) <= n773;
   BU919_a(3) <= n772;
   BU919_a(2) <= n771;
   BU919_a(1) <= n770;
   BU919_a(0) <= n769;
   BU919_b(15) <= n801;
   BU919_b(14) <= n800;
   BU919_b(13) <= n799;
   BU919_b(12) <= n798;
   BU919_b(11) <= n797;
   BU919_b(10) <= n796;
   BU919_b(9) <= n795;
   BU919_b(8) <= n794;
   BU919_b(7) <= n793;
   BU919_b(6) <= n792;
   BU919_b(5) <= n791;
   BU919_b(4) <= n790;
   BU919_b(3) <= n789;
   BU919_b(2) <= n788;
   BU919_b(1) <= n787;
   BU919_b(0) <= n786;
   n2773 <= BU919_q(32);
   n2772 <= BU919_q(31);
   n2771 <= BU919_q(30);
   n2770 <= BU919_q(29);
   n2769 <= BU919_q(28);
   n2768 <= BU919_q(27);
   n2767 <= BU919_q(26);
   n2766 <= BU919_q(25);
   n2765 <= BU919_q(24);
   n2764 <= BU919_q(23);
   n2763 <= BU919_q(22);
   n2762 <= BU919_q(21);
   n2761 <= BU919_q(20);
   n2760 <= BU919_q(19);
   n2759 <= BU919_q(18);
   n2758 <= BU919_q(17);
   n2757 <= BU919_q(16);
   n2756 <= BU919_q(15);
   n2755 <= BU919_q(14);
   n2754 <= BU919_q(13);
   n2753 <= BU919_q(12);
   n2752 <= BU919_q(11);
   n2751 <= BU919_q(10);
   n2750 <= BU919_q(9);
   n2749 <= BU919_q(8);
   n2748 <= BU919_q(7);
   n2747 <= BU919_q(6);
   n2746 <= BU919_q(5);
   n2745 <= BU919_q(4);
   n2744 <= BU919_q(3);
   n2743 <= BU919_q(2);
   n2742 <= BU919_q(1);
   n2741 <= BU919_q(0);
   BU919_a_signed <= '0';
   BU919_loadb <= '0';
   BU919_swapb <= '0';
   BU919_ce <= '0';
   BU919_aclr <= '0';
   BU919_sclr <= '0';
   BU919_nd <= '0';
   BU919 : mult_gen_v6_0
      GENERIC MAP (
         c_a_type => 0,
         c_mem_type => 0,
         c_has_sclr => 0,
         c_has_q => 1,
         c_reg_a_b_inputs => 1,
         c_has_o => 0,
         bram_addr_width => 8,
         c_v2_speed => 0,
         c_baat => 17,
         c_output_hold => 0,
         c_b_constant => 0,
         c_has_loadb => 0,
         c_has_b => 1,
         c_use_luts => 1,
         c_has_rdy => 0,
         c_has_nd => 0,
         c_pipeline => 1,
         c_has_a_signed => 0,
         c_b_type => 0,
         c_sqm_type => 0,
         c_standalone => 0,
         c_b_value => "0000000000000001",
         c_enable_rlocs => 0,
         c_mult_type => 1,
         c_has_aclr => 0,
         c_mem_init_prefix => "mem",
         c_has_load_done => 0,
         c_has_swapb => 0,
         c_out_width => 33,
         c_b_width => 16,
         c_a_width => 17,
         c_has_rfd => 0,
         c_sync_enable => 1,
         c_has_ce => 0,
         c_stack_adders => 0
      )
      PORT MAP (
         clk => BU919_clk,
         a => BU919_a,
         b => BU919_b,
         o => BU919_o,
         q => BU919_q,
         a_signed => BU919_a_signed,
         loadb => BU919_loadb,
         load_done => BU919_load_done,
         swapb => BU919_swapb,
         ce => BU919_ce,
         aclr => BU919_aclr,
         sclr => BU919_sclr,
         rfd => BU919_rfd,
         nd => BU919_nd,
         rdy => BU919_rdy
      );

   BU1143_I0 <= n2741;
   BU1143_I1 <= n3542;
   BU1143_I2 <= '0';
   BU1143_I3 <= n2777;
   n3658 <= BU1143_O;
   BU1143 : LUT4
      GENERIC MAP (
         INIT  => X"96aa"
      )
      PORT MAP (
         I0 => BU1143_I0,
         I1 => BU1143_I1,
         I2 => BU1143_I2,
         I3 => BU1143_I3,
         O => BU1143_O
      );

   BU1145_D(0) <= n3658;
   n3542 <= BU1145_Q(0);
   BU1145_CLK <= n42;
   BU1145_CE <= n2778;
   BU1145 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1145_D,
         Q => BU1145_Q,
         CLK => BU1145_CLK,
         CE => BU1145_CE
      );

   BU1149_I0 <= n2741;
   BU1149_I1 <= n3542;
   BU1149_I2 <= '0';
   BU1149_I3 <= n2777;
   n3662 <= BU1149_O;
   BU1149 : LUT4
      GENERIC MAP (
         INIT  => X"e800"
      )
      PORT MAP (
         I0 => BU1149_I0,
         I1 => BU1149_I1,
         I2 => BU1149_I2,
         I3 => BU1149_I3,
         O => BU1149_O
      );

   BU1150_DI <= '0';
   BU1150_CI <= '1';
   BU1150_S <= n3662;
   n3663 <= BU1150_O;
   BU1150 : MUXCY
      PORT MAP (
         DI => BU1150_DI,
         CI => BU1150_CI,
         S => BU1150_S,
         O => BU1150_O
      );

   BU1152_I0 <= n3543;
   BU1152_I1 <= n2777;
   BU1152_I2 <= n2742;
   BU1152_I3 <= '0';
   n3668 <= BU1152_O;
   BU1152 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1152_I0,
         I1 => BU1152_I1,
         I2 => BU1152_I2,
         I3 => BU1152_I3,
         O => BU1152_O
      );

   BU1153_DI <= n2742;
   BU1153_CI <= n3663;
   BU1153_S <= n3668;
   n3669 <= BU1153_O;
   BU1153 : MUXCY
      PORT MAP (
         DI => BU1153_DI,
         CI => BU1153_CI,
         S => BU1153_S,
         O => BU1153_O
      );

   BU1154_LI <= n3668;
   BU1154_CI <= n3663;
   n3670 <= BU1154_O;
   BU1154 : XORCY
      PORT MAP (
         LI => BU1154_LI,
         CI => BU1154_CI,
         O => BU1154_O
      );

   BU1156_D(0) <= n3670;
   n3543 <= BU1156_Q(0);
   BU1156_CLK <= n42;
   BU1156_CE <= n2778;
   BU1156 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1156_D,
         Q => BU1156_Q,
         CLK => BU1156_CLK,
         CE => BU1156_CE
      );

   BU1160_I0 <= n3544;
   BU1160_I1 <= n2777;
   BU1160_I2 <= n2743;
   BU1160_I3 <= '0';
   n3674 <= BU1160_O;
   BU1160 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1160_I0,
         I1 => BU1160_I1,
         I2 => BU1160_I2,
         I3 => BU1160_I3,
         O => BU1160_O
      );

   BU1161_DI <= n2743;
   BU1161_CI <= n3669;
   BU1161_S <= n3674;
   n3675 <= BU1161_O;
   BU1161 : MUXCY
      PORT MAP (
         DI => BU1161_DI,
         CI => BU1161_CI,
         S => BU1161_S,
         O => BU1161_O
      );

   BU1162_LI <= n3674;
   BU1162_CI <= n3669;
   n3676 <= BU1162_O;
   BU1162 : XORCY
      PORT MAP (
         LI => BU1162_LI,
         CI => BU1162_CI,
         O => BU1162_O
      );

   BU1164_D(0) <= n3676;
   n3544 <= BU1164_Q(0);
   BU1164_CLK <= n42;
   BU1164_CE <= n2778;
   BU1164 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1164_D,
         Q => BU1164_Q,
         CLK => BU1164_CLK,
         CE => BU1164_CE
      );

   BU1168_I0 <= n3545;
   BU1168_I1 <= n2777;
   BU1168_I2 <= n2744;
   BU1168_I3 <= '0';
   n3680 <= BU1168_O;
   BU1168 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1168_I0,
         I1 => BU1168_I1,
         I2 => BU1168_I2,
         I3 => BU1168_I3,
         O => BU1168_O
      );

   BU1169_DI <= n2744;
   BU1169_CI <= n3675;
   BU1169_S <= n3680;
   n3681 <= BU1169_O;
   BU1169 : MUXCY
      PORT MAP (
         DI => BU1169_DI,
         CI => BU1169_CI,
         S => BU1169_S,
         O => BU1169_O
      );

   BU1170_LI <= n3680;
   BU1170_CI <= n3675;
   n3682 <= BU1170_O;
   BU1170 : XORCY
      PORT MAP (
         LI => BU1170_LI,
         CI => BU1170_CI,
         O => BU1170_O
      );

   BU1172_D(0) <= n3682;
   n3545 <= BU1172_Q(0);
   BU1172_CLK <= n42;
   BU1172_CE <= n2778;
   BU1172 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1172_D,
         Q => BU1172_Q,
         CLK => BU1172_CLK,
         CE => BU1172_CE
      );

   BU1176_I0 <= n3546;
   BU1176_I1 <= n2777;
   BU1176_I2 <= n2745;
   BU1176_I3 <= '0';
   n3686 <= BU1176_O;
   BU1176 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1176_I0,
         I1 => BU1176_I1,
         I2 => BU1176_I2,
         I3 => BU1176_I3,
         O => BU1176_O
      );

   BU1177_DI <= n2745;
   BU1177_CI <= n3681;
   BU1177_S <= n3686;
   n3687 <= BU1177_O;
   BU1177 : MUXCY
      PORT MAP (
         DI => BU1177_DI,
         CI => BU1177_CI,
         S => BU1177_S,
         O => BU1177_O
      );

   BU1178_LI <= n3686;
   BU1178_CI <= n3681;
   n3688 <= BU1178_O;
   BU1178 : XORCY
      PORT MAP (
         LI => BU1178_LI,
         CI => BU1178_CI,
         O => BU1178_O
      );

   BU1180_D(0) <= n3688;
   n3546 <= BU1180_Q(0);
   BU1180_CLK <= n42;
   BU1180_CE <= n2778;
   BU1180 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1180_D,
         Q => BU1180_Q,
         CLK => BU1180_CLK,
         CE => BU1180_CE
      );

   BU1184_I0 <= n3547;
   BU1184_I1 <= n2777;
   BU1184_I2 <= n2746;
   BU1184_I3 <= '0';
   n3692 <= BU1184_O;
   BU1184 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1184_I0,
         I1 => BU1184_I1,
         I2 => BU1184_I2,
         I3 => BU1184_I3,
         O => BU1184_O
      );

   BU1185_DI <= n2746;
   BU1185_CI <= n3687;
   BU1185_S <= n3692;
   n3693 <= BU1185_O;
   BU1185 : MUXCY
      PORT MAP (
         DI => BU1185_DI,
         CI => BU1185_CI,
         S => BU1185_S,
         O => BU1185_O
      );

   BU1186_LI <= n3692;
   BU1186_CI <= n3687;
   n3694 <= BU1186_O;
   BU1186 : XORCY
      PORT MAP (
         LI => BU1186_LI,
         CI => BU1186_CI,
         O => BU1186_O
      );

   BU1188_D(0) <= n3694;
   n3547 <= BU1188_Q(0);
   BU1188_CLK <= n42;
   BU1188_CE <= n2778;
   BU1188 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1188_D,
         Q => BU1188_Q,
         CLK => BU1188_CLK,
         CE => BU1188_CE
      );

   BU1192_I0 <= n3548;
   BU1192_I1 <= n2777;
   BU1192_I2 <= n2747;
   BU1192_I3 <= '0';
   n3698 <= BU1192_O;
   BU1192 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1192_I0,
         I1 => BU1192_I1,
         I2 => BU1192_I2,
         I3 => BU1192_I3,
         O => BU1192_O
      );

   BU1193_DI <= n2747;
   BU1193_CI <= n3693;
   BU1193_S <= n3698;
   n3699 <= BU1193_O;
   BU1193 : MUXCY
      PORT MAP (
         DI => BU1193_DI,
         CI => BU1193_CI,
         S => BU1193_S,
         O => BU1193_O
      );

   BU1194_LI <= n3698;
   BU1194_CI <= n3693;
   n3700 <= BU1194_O;
   BU1194 : XORCY
      PORT MAP (
         LI => BU1194_LI,
         CI => BU1194_CI,
         O => BU1194_O
      );

   BU1196_D(0) <= n3700;
   n3548 <= BU1196_Q(0);
   BU1196_CLK <= n42;
   BU1196_CE <= n2778;
   BU1196 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1196_D,
         Q => BU1196_Q,
         CLK => BU1196_CLK,
         CE => BU1196_CE
      );

   BU1200_I0 <= n3549;
   BU1200_I1 <= n2777;
   BU1200_I2 <= n2748;
   BU1200_I3 <= '0';
   n3704 <= BU1200_O;
   BU1200 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1200_I0,
         I1 => BU1200_I1,
         I2 => BU1200_I2,
         I3 => BU1200_I3,
         O => BU1200_O
      );

   BU1201_DI <= n2748;
   BU1201_CI <= n3699;
   BU1201_S <= n3704;
   n3705 <= BU1201_O;
   BU1201 : MUXCY
      PORT MAP (
         DI => BU1201_DI,
         CI => BU1201_CI,
         S => BU1201_S,
         O => BU1201_O
      );

   BU1202_LI <= n3704;
   BU1202_CI <= n3699;
   n3706 <= BU1202_O;
   BU1202 : XORCY
      PORT MAP (
         LI => BU1202_LI,
         CI => BU1202_CI,
         O => BU1202_O
      );

   BU1204_D(0) <= n3706;
   n3549 <= BU1204_Q(0);
   BU1204_CLK <= n42;
   BU1204_CE <= n2778;
   BU1204 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1204_D,
         Q => BU1204_Q,
         CLK => BU1204_CLK,
         CE => BU1204_CE
      );

   BU1208_I0 <= n3550;
   BU1208_I1 <= n2777;
   BU1208_I2 <= n2749;
   BU1208_I3 <= '0';
   n3710 <= BU1208_O;
   BU1208 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1208_I0,
         I1 => BU1208_I1,
         I2 => BU1208_I2,
         I3 => BU1208_I3,
         O => BU1208_O
      );

   BU1209_DI <= n2749;
   BU1209_CI <= n3705;
   BU1209_S <= n3710;
   n3711 <= BU1209_O;
   BU1209 : MUXCY
      PORT MAP (
         DI => BU1209_DI,
         CI => BU1209_CI,
         S => BU1209_S,
         O => BU1209_O
      );

   BU1210_LI <= n3710;
   BU1210_CI <= n3705;
   n3712 <= BU1210_O;
   BU1210 : XORCY
      PORT MAP (
         LI => BU1210_LI,
         CI => BU1210_CI,
         O => BU1210_O
      );

   BU1212_D(0) <= n3712;
   n3550 <= BU1212_Q(0);
   BU1212_CLK <= n42;
   BU1212_CE <= n2778;
   BU1212 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1212_D,
         Q => BU1212_Q,
         CLK => BU1212_CLK,
         CE => BU1212_CE
      );

   BU1216_I0 <= n3551;
   BU1216_I1 <= n2777;
   BU1216_I2 <= n2750;
   BU1216_I3 <= '0';
   n3716 <= BU1216_O;
   BU1216 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1216_I0,
         I1 => BU1216_I1,
         I2 => BU1216_I2,
         I3 => BU1216_I3,
         O => BU1216_O
      );

   BU1217_DI <= n2750;
   BU1217_CI <= n3711;
   BU1217_S <= n3716;
   n3717 <= BU1217_O;
   BU1217 : MUXCY
      PORT MAP (
         DI => BU1217_DI,
         CI => BU1217_CI,
         S => BU1217_S,
         O => BU1217_O
      );

   BU1218_LI <= n3716;
   BU1218_CI <= n3711;
   n3718 <= BU1218_O;
   BU1218 : XORCY
      PORT MAP (
         LI => BU1218_LI,
         CI => BU1218_CI,
         O => BU1218_O
      );

   BU1220_D(0) <= n3718;
   n3551 <= BU1220_Q(0);
   BU1220_CLK <= n42;
   BU1220_CE <= n2778;
   BU1220 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1220_D,
         Q => BU1220_Q,
         CLK => BU1220_CLK,
         CE => BU1220_CE
      );

   BU1224_I0 <= n3552;
   BU1224_I1 <= n2777;
   BU1224_I2 <= n2751;
   BU1224_I3 <= '0';
   n3722 <= BU1224_O;
   BU1224 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1224_I0,
         I1 => BU1224_I1,
         I2 => BU1224_I2,
         I3 => BU1224_I3,
         O => BU1224_O
      );

   BU1225_DI <= n2751;
   BU1225_CI <= n3717;
   BU1225_S <= n3722;
   n3723 <= BU1225_O;
   BU1225 : MUXCY
      PORT MAP (
         DI => BU1225_DI,
         CI => BU1225_CI,
         S => BU1225_S,
         O => BU1225_O
      );

   BU1226_LI <= n3722;
   BU1226_CI <= n3717;
   n3724 <= BU1226_O;
   BU1226 : XORCY
      PORT MAP (
         LI => BU1226_LI,
         CI => BU1226_CI,
         O => BU1226_O
      );

   BU1228_D(0) <= n3724;
   n3552 <= BU1228_Q(0);
   BU1228_CLK <= n42;
   BU1228_CE <= n2778;
   BU1228 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1228_D,
         Q => BU1228_Q,
         CLK => BU1228_CLK,
         CE => BU1228_CE
      );

   BU1232_I0 <= n3553;
   BU1232_I1 <= n2777;
   BU1232_I2 <= n2752;
   BU1232_I3 <= '0';
   n3728 <= BU1232_O;
   BU1232 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1232_I0,
         I1 => BU1232_I1,
         I2 => BU1232_I2,
         I3 => BU1232_I3,
         O => BU1232_O
      );

   BU1233_DI <= n2752;
   BU1233_CI <= n3723;
   BU1233_S <= n3728;
   n3729 <= BU1233_O;
   BU1233 : MUXCY
      PORT MAP (
         DI => BU1233_DI,
         CI => BU1233_CI,
         S => BU1233_S,
         O => BU1233_O
      );

   BU1234_LI <= n3728;
   BU1234_CI <= n3723;
   n3730 <= BU1234_O;
   BU1234 : XORCY
      PORT MAP (
         LI => BU1234_LI,
         CI => BU1234_CI,
         O => BU1234_O
      );

   BU1236_D(0) <= n3730;
   n3553 <= BU1236_Q(0);
   BU1236_CLK <= n42;
   BU1236_CE <= n2778;
   BU1236 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1236_D,
         Q => BU1236_Q,
         CLK => BU1236_CLK,
         CE => BU1236_CE
      );

   BU1240_I0 <= n3554;
   BU1240_I1 <= n2777;
   BU1240_I2 <= n2753;
   BU1240_I3 <= '0';
   n3734 <= BU1240_O;
   BU1240 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1240_I0,
         I1 => BU1240_I1,
         I2 => BU1240_I2,
         I3 => BU1240_I3,
         O => BU1240_O
      );

   BU1241_DI <= n2753;
   BU1241_CI <= n3729;
   BU1241_S <= n3734;
   n3735 <= BU1241_O;
   BU1241 : MUXCY
      PORT MAP (
         DI => BU1241_DI,
         CI => BU1241_CI,
         S => BU1241_S,
         O => BU1241_O
      );

   BU1242_LI <= n3734;
   BU1242_CI <= n3729;
   n3736 <= BU1242_O;
   BU1242 : XORCY
      PORT MAP (
         LI => BU1242_LI,
         CI => BU1242_CI,
         O => BU1242_O
      );

   BU1244_D(0) <= n3736;
   n3554 <= BU1244_Q(0);
   BU1244_CLK <= n42;
   BU1244_CE <= n2778;
   BU1244 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1244_D,
         Q => BU1244_Q,
         CLK => BU1244_CLK,
         CE => BU1244_CE
      );

   BU1248_I0 <= n3555;
   BU1248_I1 <= n2777;
   BU1248_I2 <= n2754;
   BU1248_I3 <= '0';
   n3740 <= BU1248_O;
   BU1248 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1248_I0,
         I1 => BU1248_I1,
         I2 => BU1248_I2,
         I3 => BU1248_I3,
         O => BU1248_O
      );

   BU1249_DI <= n2754;
   BU1249_CI <= n3735;
   BU1249_S <= n3740;
   n3741 <= BU1249_O;
   BU1249 : MUXCY
      PORT MAP (
         DI => BU1249_DI,
         CI => BU1249_CI,
         S => BU1249_S,
         O => BU1249_O
      );

   BU1250_LI <= n3740;
   BU1250_CI <= n3735;
   n3742 <= BU1250_O;
   BU1250 : XORCY
      PORT MAP (
         LI => BU1250_LI,
         CI => BU1250_CI,
         O => BU1250_O
      );

   BU1252_D(0) <= n3742;
   n3555 <= BU1252_Q(0);
   BU1252_CLK <= n42;
   BU1252_CE <= n2778;
   BU1252 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1252_D,
         Q => BU1252_Q,
         CLK => BU1252_CLK,
         CE => BU1252_CE
      );

   BU1256_I0 <= n3556;
   BU1256_I1 <= n2777;
   BU1256_I2 <= n2755;
   BU1256_I3 <= '0';
   n3746 <= BU1256_O;
   BU1256 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1256_I0,
         I1 => BU1256_I1,
         I2 => BU1256_I2,
         I3 => BU1256_I3,
         O => BU1256_O
      );

   BU1257_DI <= n2755;
   BU1257_CI <= n3741;
   BU1257_S <= n3746;
   n3747 <= BU1257_O;
   BU1257 : MUXCY
      PORT MAP (
         DI => BU1257_DI,
         CI => BU1257_CI,
         S => BU1257_S,
         O => BU1257_O
      );

   BU1258_LI <= n3746;
   BU1258_CI <= n3741;
   n3748 <= BU1258_O;
   BU1258 : XORCY
      PORT MAP (
         LI => BU1258_LI,
         CI => BU1258_CI,
         O => BU1258_O
      );

   BU1260_D(0) <= n3748;
   n3556 <= BU1260_Q(0);
   BU1260_CLK <= n42;
   BU1260_CE <= n2778;
   BU1260 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1260_D,
         Q => BU1260_Q,
         CLK => BU1260_CLK,
         CE => BU1260_CE
      );

   BU1264_I0 <= n3557;
   BU1264_I1 <= n2777;
   BU1264_I2 <= n2756;
   BU1264_I3 <= '0';
   n3752 <= BU1264_O;
   BU1264 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1264_I0,
         I1 => BU1264_I1,
         I2 => BU1264_I2,
         I3 => BU1264_I3,
         O => BU1264_O
      );

   BU1265_DI <= n2756;
   BU1265_CI <= n3747;
   BU1265_S <= n3752;
   n3753 <= BU1265_O;
   BU1265 : MUXCY
      PORT MAP (
         DI => BU1265_DI,
         CI => BU1265_CI,
         S => BU1265_S,
         O => BU1265_O
      );

   BU1266_LI <= n3752;
   BU1266_CI <= n3747;
   n3754 <= BU1266_O;
   BU1266 : XORCY
      PORT MAP (
         LI => BU1266_LI,
         CI => BU1266_CI,
         O => BU1266_O
      );

   BU1268_D(0) <= n3754;
   n3557 <= BU1268_Q(0);
   BU1268_CLK <= n42;
   BU1268_CE <= n2778;
   BU1268 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1268_D,
         Q => BU1268_Q,
         CLK => BU1268_CLK,
         CE => BU1268_CE
      );

   BU1272_I0 <= n3558;
   BU1272_I1 <= n2777;
   BU1272_I2 <= n2757;
   BU1272_I3 <= '0';
   n3758 <= BU1272_O;
   BU1272 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1272_I0,
         I1 => BU1272_I1,
         I2 => BU1272_I2,
         I3 => BU1272_I3,
         O => BU1272_O
      );

   BU1273_DI <= n2757;
   BU1273_CI <= n3753;
   BU1273_S <= n3758;
   n3759 <= BU1273_O;
   BU1273 : MUXCY
      PORT MAP (
         DI => BU1273_DI,
         CI => BU1273_CI,
         S => BU1273_S,
         O => BU1273_O
      );

   BU1274_LI <= n3758;
   BU1274_CI <= n3753;
   n3760 <= BU1274_O;
   BU1274 : XORCY
      PORT MAP (
         LI => BU1274_LI,
         CI => BU1274_CI,
         O => BU1274_O
      );

   BU1276_D(0) <= n3760;
   n3558 <= BU1276_Q(0);
   BU1276_CLK <= n42;
   BU1276_CE <= n2778;
   BU1276 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1276_D,
         Q => BU1276_Q,
         CLK => BU1276_CLK,
         CE => BU1276_CE
      );

   BU1280_I0 <= n3559;
   BU1280_I1 <= n2777;
   BU1280_I2 <= n2758;
   BU1280_I3 <= '0';
   n3764 <= BU1280_O;
   BU1280 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1280_I0,
         I1 => BU1280_I1,
         I2 => BU1280_I2,
         I3 => BU1280_I3,
         O => BU1280_O
      );

   BU1281_DI <= n2758;
   BU1281_CI <= n3759;
   BU1281_S <= n3764;
   n3765 <= BU1281_O;
   BU1281 : MUXCY
      PORT MAP (
         DI => BU1281_DI,
         CI => BU1281_CI,
         S => BU1281_S,
         O => BU1281_O
      );

   BU1282_LI <= n3764;
   BU1282_CI <= n3759;
   n3766 <= BU1282_O;
   BU1282 : XORCY
      PORT MAP (
         LI => BU1282_LI,
         CI => BU1282_CI,
         O => BU1282_O
      );

   BU1284_D(0) <= n3766;
   n3559 <= BU1284_Q(0);
   BU1284_CLK <= n42;
   BU1284_CE <= n2778;
   BU1284 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1284_D,
         Q => BU1284_Q,
         CLK => BU1284_CLK,
         CE => BU1284_CE
      );

   BU1288_I0 <= n3560;
   BU1288_I1 <= n2777;
   BU1288_I2 <= n2759;
   BU1288_I3 <= '0';
   n3770 <= BU1288_O;
   BU1288 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1288_I0,
         I1 => BU1288_I1,
         I2 => BU1288_I2,
         I3 => BU1288_I3,
         O => BU1288_O
      );

   BU1289_DI <= n2759;
   BU1289_CI <= n3765;
   BU1289_S <= n3770;
   n3771 <= BU1289_O;
   BU1289 : MUXCY
      PORT MAP (
         DI => BU1289_DI,
         CI => BU1289_CI,
         S => BU1289_S,
         O => BU1289_O
      );

   BU1290_LI <= n3770;
   BU1290_CI <= n3765;
   n3772 <= BU1290_O;
   BU1290 : XORCY
      PORT MAP (
         LI => BU1290_LI,
         CI => BU1290_CI,
         O => BU1290_O
      );

   BU1292_D(0) <= n3772;
   n3560 <= BU1292_Q(0);
   BU1292_CLK <= n42;
   BU1292_CE <= n2778;
   BU1292 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1292_D,
         Q => BU1292_Q,
         CLK => BU1292_CLK,
         CE => BU1292_CE
      );

   BU1296_I0 <= n3561;
   BU1296_I1 <= n2777;
   BU1296_I2 <= n2760;
   BU1296_I3 <= '0';
   n3776 <= BU1296_O;
   BU1296 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1296_I0,
         I1 => BU1296_I1,
         I2 => BU1296_I2,
         I3 => BU1296_I3,
         O => BU1296_O
      );

   BU1297_DI <= n2760;
   BU1297_CI <= n3771;
   BU1297_S <= n3776;
   n3777 <= BU1297_O;
   BU1297 : MUXCY
      PORT MAP (
         DI => BU1297_DI,
         CI => BU1297_CI,
         S => BU1297_S,
         O => BU1297_O
      );

   BU1298_LI <= n3776;
   BU1298_CI <= n3771;
   n3778 <= BU1298_O;
   BU1298 : XORCY
      PORT MAP (
         LI => BU1298_LI,
         CI => BU1298_CI,
         O => BU1298_O
      );

   BU1300_D(0) <= n3778;
   n3561 <= BU1300_Q(0);
   BU1300_CLK <= n42;
   BU1300_CE <= n2778;
   BU1300 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1300_D,
         Q => BU1300_Q,
         CLK => BU1300_CLK,
         CE => BU1300_CE
      );

   BU1304_I0 <= n3562;
   BU1304_I1 <= n2777;
   BU1304_I2 <= n2761;
   BU1304_I3 <= '0';
   n3782 <= BU1304_O;
   BU1304 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1304_I0,
         I1 => BU1304_I1,
         I2 => BU1304_I2,
         I3 => BU1304_I3,
         O => BU1304_O
      );

   BU1305_DI <= n2761;
   BU1305_CI <= n3777;
   BU1305_S <= n3782;
   n3783 <= BU1305_O;
   BU1305 : MUXCY
      PORT MAP (
         DI => BU1305_DI,
         CI => BU1305_CI,
         S => BU1305_S,
         O => BU1305_O
      );

   BU1306_LI <= n3782;
   BU1306_CI <= n3777;
   n3784 <= BU1306_O;
   BU1306 : XORCY
      PORT MAP (
         LI => BU1306_LI,
         CI => BU1306_CI,
         O => BU1306_O
      );

   BU1308_D(0) <= n3784;
   n3562 <= BU1308_Q(0);
   BU1308_CLK <= n42;
   BU1308_CE <= n2778;
   BU1308 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1308_D,
         Q => BU1308_Q,
         CLK => BU1308_CLK,
         CE => BU1308_CE
      );

   BU1312_I0 <= n3563;
   BU1312_I1 <= n2777;
   BU1312_I2 <= n2762;
   BU1312_I3 <= '0';
   n3788 <= BU1312_O;
   BU1312 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1312_I0,
         I1 => BU1312_I1,
         I2 => BU1312_I2,
         I3 => BU1312_I3,
         O => BU1312_O
      );

   BU1313_DI <= n2762;
   BU1313_CI <= n3783;
   BU1313_S <= n3788;
   n3789 <= BU1313_O;
   BU1313 : MUXCY
      PORT MAP (
         DI => BU1313_DI,
         CI => BU1313_CI,
         S => BU1313_S,
         O => BU1313_O
      );

   BU1314_LI <= n3788;
   BU1314_CI <= n3783;
   n3790 <= BU1314_O;
   BU1314 : XORCY
      PORT MAP (
         LI => BU1314_LI,
         CI => BU1314_CI,
         O => BU1314_O
      );

   BU1316_D(0) <= n3790;
   n3563 <= BU1316_Q(0);
   BU1316_CLK <= n42;
   BU1316_CE <= n2778;
   BU1316 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1316_D,
         Q => BU1316_Q,
         CLK => BU1316_CLK,
         CE => BU1316_CE
      );

   BU1320_I0 <= n3564;
   BU1320_I1 <= n2777;
   BU1320_I2 <= n2763;
   BU1320_I3 <= '0';
   n3794 <= BU1320_O;
   BU1320 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1320_I0,
         I1 => BU1320_I1,
         I2 => BU1320_I2,
         I3 => BU1320_I3,
         O => BU1320_O
      );

   BU1321_DI <= n2763;
   BU1321_CI <= n3789;
   BU1321_S <= n3794;
   n3795 <= BU1321_O;
   BU1321 : MUXCY
      PORT MAP (
         DI => BU1321_DI,
         CI => BU1321_CI,
         S => BU1321_S,
         O => BU1321_O
      );

   BU1322_LI <= n3794;
   BU1322_CI <= n3789;
   n3796 <= BU1322_O;
   BU1322 : XORCY
      PORT MAP (
         LI => BU1322_LI,
         CI => BU1322_CI,
         O => BU1322_O
      );

   BU1324_D(0) <= n3796;
   n3564 <= BU1324_Q(0);
   BU1324_CLK <= n42;
   BU1324_CE <= n2778;
   BU1324 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1324_D,
         Q => BU1324_Q,
         CLK => BU1324_CLK,
         CE => BU1324_CE
      );

   BU1328_I0 <= n3565;
   BU1328_I1 <= n2777;
   BU1328_I2 <= n2764;
   BU1328_I3 <= '0';
   n3800 <= BU1328_O;
   BU1328 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1328_I0,
         I1 => BU1328_I1,
         I2 => BU1328_I2,
         I3 => BU1328_I3,
         O => BU1328_O
      );

   BU1329_DI <= n2764;
   BU1329_CI <= n3795;
   BU1329_S <= n3800;
   n3801 <= BU1329_O;
   BU1329 : MUXCY
      PORT MAP (
         DI => BU1329_DI,
         CI => BU1329_CI,
         S => BU1329_S,
         O => BU1329_O
      );

   BU1330_LI <= n3800;
   BU1330_CI <= n3795;
   n3802 <= BU1330_O;
   BU1330 : XORCY
      PORT MAP (
         LI => BU1330_LI,
         CI => BU1330_CI,
         O => BU1330_O
      );

   BU1332_D(0) <= n3802;
   n3565 <= BU1332_Q(0);
   BU1332_CLK <= n42;
   BU1332_CE <= n2778;
   BU1332 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1332_D,
         Q => BU1332_Q,
         CLK => BU1332_CLK,
         CE => BU1332_CE
      );

   BU1336_I0 <= n3566;
   BU1336_I1 <= n2777;
   BU1336_I2 <= n2765;
   BU1336_I3 <= '0';
   n3806 <= BU1336_O;
   BU1336 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1336_I0,
         I1 => BU1336_I1,
         I2 => BU1336_I2,
         I3 => BU1336_I3,
         O => BU1336_O
      );

   BU1337_DI <= n2765;
   BU1337_CI <= n3801;
   BU1337_S <= n3806;
   n3807 <= BU1337_O;
   BU1337 : MUXCY
      PORT MAP (
         DI => BU1337_DI,
         CI => BU1337_CI,
         S => BU1337_S,
         O => BU1337_O
      );

   BU1338_LI <= n3806;
   BU1338_CI <= n3801;
   n3808 <= BU1338_O;
   BU1338 : XORCY
      PORT MAP (
         LI => BU1338_LI,
         CI => BU1338_CI,
         O => BU1338_O
      );

   BU1340_D(0) <= n3808;
   n3566 <= BU1340_Q(0);
   BU1340_CLK <= n42;
   BU1340_CE <= n2778;
   BU1340 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1340_D,
         Q => BU1340_Q,
         CLK => BU1340_CLK,
         CE => BU1340_CE
      );

   BU1344_I0 <= n3567;
   BU1344_I1 <= n2777;
   BU1344_I2 <= n2766;
   BU1344_I3 <= '0';
   n3812 <= BU1344_O;
   BU1344 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1344_I0,
         I1 => BU1344_I1,
         I2 => BU1344_I2,
         I3 => BU1344_I3,
         O => BU1344_O
      );

   BU1345_DI <= n2766;
   BU1345_CI <= n3807;
   BU1345_S <= n3812;
   n3813 <= BU1345_O;
   BU1345 : MUXCY
      PORT MAP (
         DI => BU1345_DI,
         CI => BU1345_CI,
         S => BU1345_S,
         O => BU1345_O
      );

   BU1346_LI <= n3812;
   BU1346_CI <= n3807;
   n3814 <= BU1346_O;
   BU1346 : XORCY
      PORT MAP (
         LI => BU1346_LI,
         CI => BU1346_CI,
         O => BU1346_O
      );

   BU1348_D(0) <= n3814;
   n3567 <= BU1348_Q(0);
   BU1348_CLK <= n42;
   BU1348_CE <= n2778;
   BU1348 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1348_D,
         Q => BU1348_Q,
         CLK => BU1348_CLK,
         CE => BU1348_CE
      );

   BU1352_I0 <= n3568;
   BU1352_I1 <= n2777;
   BU1352_I2 <= n2767;
   BU1352_I3 <= '0';
   n3818 <= BU1352_O;
   BU1352 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1352_I0,
         I1 => BU1352_I1,
         I2 => BU1352_I2,
         I3 => BU1352_I3,
         O => BU1352_O
      );

   BU1353_DI <= n2767;
   BU1353_CI <= n3813;
   BU1353_S <= n3818;
   n3819 <= BU1353_O;
   BU1353 : MUXCY
      PORT MAP (
         DI => BU1353_DI,
         CI => BU1353_CI,
         S => BU1353_S,
         O => BU1353_O
      );

   BU1354_LI <= n3818;
   BU1354_CI <= n3813;
   n3820 <= BU1354_O;
   BU1354 : XORCY
      PORT MAP (
         LI => BU1354_LI,
         CI => BU1354_CI,
         O => BU1354_O
      );

   BU1356_D(0) <= n3820;
   n3568 <= BU1356_Q(0);
   BU1356_CLK <= n42;
   BU1356_CE <= n2778;
   BU1356 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1356_D,
         Q => BU1356_Q,
         CLK => BU1356_CLK,
         CE => BU1356_CE
      );

   BU1360_I0 <= n3569;
   BU1360_I1 <= n2777;
   BU1360_I2 <= n2768;
   BU1360_I3 <= '0';
   n3824 <= BU1360_O;
   BU1360 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1360_I0,
         I1 => BU1360_I1,
         I2 => BU1360_I2,
         I3 => BU1360_I3,
         O => BU1360_O
      );

   BU1361_DI <= n2768;
   BU1361_CI <= n3819;
   BU1361_S <= n3824;
   n3825 <= BU1361_O;
   BU1361 : MUXCY
      PORT MAP (
         DI => BU1361_DI,
         CI => BU1361_CI,
         S => BU1361_S,
         O => BU1361_O
      );

   BU1362_LI <= n3824;
   BU1362_CI <= n3819;
   n3826 <= BU1362_O;
   BU1362 : XORCY
      PORT MAP (
         LI => BU1362_LI,
         CI => BU1362_CI,
         O => BU1362_O
      );

   BU1364_D(0) <= n3826;
   n3569 <= BU1364_Q(0);
   BU1364_CLK <= n42;
   BU1364_CE <= n2778;
   BU1364 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1364_D,
         Q => BU1364_Q,
         CLK => BU1364_CLK,
         CE => BU1364_CE
      );

   BU1368_I0 <= n3570;
   BU1368_I1 <= n2777;
   BU1368_I2 <= n2769;
   BU1368_I3 <= '0';
   n3830 <= BU1368_O;
   BU1368 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1368_I0,
         I1 => BU1368_I1,
         I2 => BU1368_I2,
         I3 => BU1368_I3,
         O => BU1368_O
      );

   BU1369_DI <= n2769;
   BU1369_CI <= n3825;
   BU1369_S <= n3830;
   n3831 <= BU1369_O;
   BU1369 : MUXCY
      PORT MAP (
         DI => BU1369_DI,
         CI => BU1369_CI,
         S => BU1369_S,
         O => BU1369_O
      );

   BU1370_LI <= n3830;
   BU1370_CI <= n3825;
   n3832 <= BU1370_O;
   BU1370 : XORCY
      PORT MAP (
         LI => BU1370_LI,
         CI => BU1370_CI,
         O => BU1370_O
      );

   BU1372_D(0) <= n3832;
   n3570 <= BU1372_Q(0);
   BU1372_CLK <= n42;
   BU1372_CE <= n2778;
   BU1372 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1372_D,
         Q => BU1372_Q,
         CLK => BU1372_CLK,
         CE => BU1372_CE
      );

   BU1376_I0 <= n3571;
   BU1376_I1 <= n2777;
   BU1376_I2 <= n2770;
   BU1376_I3 <= '0';
   n3836 <= BU1376_O;
   BU1376 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1376_I0,
         I1 => BU1376_I1,
         I2 => BU1376_I2,
         I3 => BU1376_I3,
         O => BU1376_O
      );

   BU1377_DI <= n2770;
   BU1377_CI <= n3831;
   BU1377_S <= n3836;
   n3837 <= BU1377_O;
   BU1377 : MUXCY
      PORT MAP (
         DI => BU1377_DI,
         CI => BU1377_CI,
         S => BU1377_S,
         O => BU1377_O
      );

   BU1378_LI <= n3836;
   BU1378_CI <= n3831;
   n3838 <= BU1378_O;
   BU1378 : XORCY
      PORT MAP (
         LI => BU1378_LI,
         CI => BU1378_CI,
         O => BU1378_O
      );

   BU1380_D(0) <= n3838;
   n3571 <= BU1380_Q(0);
   BU1380_CLK <= n42;
   BU1380_CE <= n2778;
   BU1380 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1380_D,
         Q => BU1380_Q,
         CLK => BU1380_CLK,
         CE => BU1380_CE
      );

   BU1384_I0 <= n3572;
   BU1384_I1 <= n2777;
   BU1384_I2 <= n2771;
   BU1384_I3 <= '0';
   n3842 <= BU1384_O;
   BU1384 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1384_I0,
         I1 => BU1384_I1,
         I2 => BU1384_I2,
         I3 => BU1384_I3,
         O => BU1384_O
      );

   BU1385_DI <= n2771;
   BU1385_CI <= n3837;
   BU1385_S <= n3842;
   n3843 <= BU1385_O;
   BU1385 : MUXCY
      PORT MAP (
         DI => BU1385_DI,
         CI => BU1385_CI,
         S => BU1385_S,
         O => BU1385_O
      );

   BU1386_LI <= n3842;
   BU1386_CI <= n3837;
   n3844 <= BU1386_O;
   BU1386 : XORCY
      PORT MAP (
         LI => BU1386_LI,
         CI => BU1386_CI,
         O => BU1386_O
      );

   BU1388_D(0) <= n3844;
   n3572 <= BU1388_Q(0);
   BU1388_CLK <= n42;
   BU1388_CE <= n2778;
   BU1388 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1388_D,
         Q => BU1388_Q,
         CLK => BU1388_CLK,
         CE => BU1388_CE
      );

   BU1392_I0 <= n3573;
   BU1392_I1 <= n2777;
   BU1392_I2 <= n2772;
   BU1392_I3 <= '0';
   n3848 <= BU1392_O;
   BU1392 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1392_I0,
         I1 => BU1392_I1,
         I2 => BU1392_I2,
         I3 => BU1392_I3,
         O => BU1392_O
      );

   BU1393_DI <= n2772;
   BU1393_CI <= n3843;
   BU1393_S <= n3848;
   n3849 <= BU1393_O;
   BU1393 : MUXCY
      PORT MAP (
         DI => BU1393_DI,
         CI => BU1393_CI,
         S => BU1393_S,
         O => BU1393_O
      );

   BU1394_LI <= n3848;
   BU1394_CI <= n3843;
   n3850 <= BU1394_O;
   BU1394 : XORCY
      PORT MAP (
         LI => BU1394_LI,
         CI => BU1394_CI,
         O => BU1394_O
      );

   BU1396_D(0) <= n3850;
   n3573 <= BU1396_Q(0);
   BU1396_CLK <= n42;
   BU1396_CE <= n2778;
   BU1396 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1396_D,
         Q => BU1396_Q,
         CLK => BU1396_CLK,
         CE => BU1396_CE
      );

   BU1400_I0 <= n3574;
   BU1400_I1 <= n2777;
   BU1400_I2 <= n2773;
   BU1400_I3 <= '0';
   n3854 <= BU1400_O;
   BU1400 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1400_I0,
         I1 => BU1400_I1,
         I2 => BU1400_I2,
         I3 => BU1400_I3,
         O => BU1400_O
      );

   BU1401_DI <= n2773;
   BU1401_CI <= n3849;
   BU1401_S <= n3854;
   n3855 <= BU1401_O;
   BU1401 : MUXCY
      PORT MAP (
         DI => BU1401_DI,
         CI => BU1401_CI,
         S => BU1401_S,
         O => BU1401_O
      );

   BU1402_LI <= n3854;
   BU1402_CI <= n3849;
   n3856 <= BU1402_O;
   BU1402 : XORCY
      PORT MAP (
         LI => BU1402_LI,
         CI => BU1402_CI,
         O => BU1402_O
      );

   BU1404_D(0) <= n3856;
   n3574 <= BU1404_Q(0);
   BU1404_CLK <= n42;
   BU1404_CE <= n2778;
   BU1404 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1404_D,
         Q => BU1404_Q,
         CLK => BU1404_CLK,
         CE => BU1404_CE
      );

   BU1408_I0 <= n3575;
   BU1408_I1 <= n2777;
   BU1408_I2 <= n2773;
   BU1408_I3 <= '0';
   n3860 <= BU1408_O;
   BU1408 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1408_I0,
         I1 => BU1408_I1,
         I2 => BU1408_I2,
         I3 => BU1408_I3,
         O => BU1408_O
      );

   BU1409_DI <= n2773;
   BU1409_CI <= n3855;
   BU1409_S <= n3860;
   n3861 <= BU1409_O;
   BU1409 : MUXCY
      PORT MAP (
         DI => BU1409_DI,
         CI => BU1409_CI,
         S => BU1409_S,
         O => BU1409_O
      );

   BU1410_LI <= n3860;
   BU1410_CI <= n3855;
   n3862 <= BU1410_O;
   BU1410 : XORCY
      PORT MAP (
         LI => BU1410_LI,
         CI => BU1410_CI,
         O => BU1410_O
      );

   BU1412_D(0) <= n3862;
   n3575 <= BU1412_Q(0);
   BU1412_CLK <= n42;
   BU1412_CE <= n2778;
   BU1412 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1412_D,
         Q => BU1412_Q,
         CLK => BU1412_CLK,
         CE => BU1412_CE
      );

   BU1416_I0 <= n3576;
   BU1416_I1 <= n2777;
   BU1416_I2 <= n2773;
   BU1416_I3 <= '0';
   n3866 <= BU1416_O;
   BU1416 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1416_I0,
         I1 => BU1416_I1,
         I2 => BU1416_I2,
         I3 => BU1416_I3,
         O => BU1416_O
      );

   BU1417_DI <= n2773;
   BU1417_CI <= n3861;
   BU1417_S <= n3866;
   n3867 <= BU1417_O;
   BU1417 : MUXCY
      PORT MAP (
         DI => BU1417_DI,
         CI => BU1417_CI,
         S => BU1417_S,
         O => BU1417_O
      );

   BU1418_LI <= n3866;
   BU1418_CI <= n3861;
   n3868 <= BU1418_O;
   BU1418 : XORCY
      PORT MAP (
         LI => BU1418_LI,
         CI => BU1418_CI,
         O => BU1418_O
      );

   BU1420_D(0) <= n3868;
   n3576 <= BU1420_Q(0);
   BU1420_CLK <= n42;
   BU1420_CE <= n2778;
   BU1420 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1420_D,
         Q => BU1420_Q,
         CLK => BU1420_CLK,
         CE => BU1420_CE
      );

   BU1424_I0 <= n3577;
   BU1424_I1 <= n2777;
   BU1424_I2 <= n2773;
   BU1424_I3 <= '0';
   n3872 <= BU1424_O;
   BU1424 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1424_I0,
         I1 => BU1424_I1,
         I2 => BU1424_I2,
         I3 => BU1424_I3,
         O => BU1424_O
      );

   BU1425_DI <= n2773;
   BU1425_CI <= n3867;
   BU1425_S <= n3872;
   n3873 <= BU1425_O;
   BU1425 : MUXCY
      PORT MAP (
         DI => BU1425_DI,
         CI => BU1425_CI,
         S => BU1425_S,
         O => BU1425_O
      );

   BU1426_LI <= n3872;
   BU1426_CI <= n3867;
   n3874 <= BU1426_O;
   BU1426 : XORCY
      PORT MAP (
         LI => BU1426_LI,
         CI => BU1426_CI,
         O => BU1426_O
      );

   BU1428_D(0) <= n3874;
   n3577 <= BU1428_Q(0);
   BU1428_CLK <= n42;
   BU1428_CE <= n2778;
   BU1428 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1428_D,
         Q => BU1428_Q,
         CLK => BU1428_CLK,
         CE => BU1428_CE
      );

   BU1432_I0 <= n3578;
   BU1432_I1 <= n2777;
   BU1432_I2 <= n2773;
   BU1432_I3 <= '0';
   n3878 <= BU1432_O;
   BU1432 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1432_I0,
         I1 => BU1432_I1,
         I2 => BU1432_I2,
         I3 => BU1432_I3,
         O => BU1432_O
      );

   BU1433_DI <= n2773;
   BU1433_CI <= n3873;
   BU1433_S <= n3878;
   n3879 <= BU1433_O;
   BU1433 : MUXCY
      PORT MAP (
         DI => BU1433_DI,
         CI => BU1433_CI,
         S => BU1433_S,
         O => BU1433_O
      );

   BU1434_LI <= n3878;
   BU1434_CI <= n3873;
   n3880 <= BU1434_O;
   BU1434 : XORCY
      PORT MAP (
         LI => BU1434_LI,
         CI => BU1434_CI,
         O => BU1434_O
      );

   BU1436_D(0) <= n3880;
   n3578 <= BU1436_Q(0);
   BU1436_CLK <= n42;
   BU1436_CE <= n2778;
   BU1436 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1436_D,
         Q => BU1436_Q,
         CLK => BU1436_CLK,
         CE => BU1436_CE
      );

   BU1440_I0 <= n3579;
   BU1440_I1 <= n2777;
   BU1440_I2 <= n2773;
   BU1440_I3 <= '0';
   n3884 <= BU1440_O;
   BU1440 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1440_I0,
         I1 => BU1440_I1,
         I2 => BU1440_I2,
         I3 => BU1440_I3,
         O => BU1440_O
      );

   BU1441_DI <= n2773;
   BU1441_CI <= n3879;
   BU1441_S <= n3884;
   n3885 <= BU1441_O;
   BU1441 : MUXCY
      PORT MAP (
         DI => BU1441_DI,
         CI => BU1441_CI,
         S => BU1441_S,
         O => BU1441_O
      );

   BU1442_LI <= n3884;
   BU1442_CI <= n3879;
   n3886 <= BU1442_O;
   BU1442 : XORCY
      PORT MAP (
         LI => BU1442_LI,
         CI => BU1442_CI,
         O => BU1442_O
      );

   BU1444_D(0) <= n3886;
   n3579 <= BU1444_Q(0);
   BU1444_CLK <= n42;
   BU1444_CE <= n2778;
   BU1444 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1444_D,
         Q => BU1444_Q,
         CLK => BU1444_CLK,
         CE => BU1444_CE
      );

   BU1448_I0 <= n3580;
   BU1448_I1 <= n2777;
   BU1448_I2 <= n2773;
   BU1448_I3 <= '0';
   n3890 <= BU1448_O;
   BU1448 : LUT4
      GENERIC MAP (
         INIT  => X"7878"
      )
      PORT MAP (
         I0 => BU1448_I0,
         I1 => BU1448_I1,
         I2 => BU1448_I2,
         I3 => BU1448_I3,
         O => BU1448_O
      );

   BU1449_DI <= n2773;
   BU1449_CI <= n3885;
   BU1449_S <= n3890;
   BU1449 : MUXCY
      PORT MAP (
         DI => BU1449_DI,
         CI => BU1449_CI,
         S => BU1449_S,
         O => BU1449_O
      );

   BU1450_LI <= n3890;
   BU1450_CI <= n3885;
   n3892 <= BU1450_O;
   BU1450 : XORCY
      PORT MAP (
         LI => BU1450_LI,
         CI => BU1450_CI,
         O => BU1450_O
      );

   BU1452_D(0) <= n3892;
   n3580 <= BU1452_Q(0);
   BU1452_CLK <= n42;
   BU1452_CE <= n2778;
   BU1452 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 1,
         c_has_ce => 1,
         c_sinit_val => "0",
         c_has_sinit => 0,
         c_ainit_val => "0",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1452_D,
         Q => BU1452_Q,
         CLK => BU1452_CLK,
         CE => BU1452_CE
      );

   BU1457_D(0) <= n3542;
   BU1457_D(1) <= n3543;
   BU1457_D(2) <= n3544;
   BU1457_D(3) <= n3545;
   BU1457_D(4) <= n3546;
   BU1457_D(5) <= n3547;
   BU1457_D(6) <= n3548;
   BU1457_D(7) <= n3549;
   BU1457_D(8) <= n3550;
   BU1457_D(9) <= n3551;
   BU1457_D(10) <= n3552;
   BU1457_D(11) <= n3553;
   BU1457_D(12) <= n3554;
   BU1457_D(13) <= n3555;
   BU1457_D(14) <= n3556;
   BU1457_D(15) <= n3557;
   BU1457_D(16) <= n3558;
   BU1457_D(17) <= n3559;
   BU1457_D(18) <= n3560;
   BU1457_D(19) <= n3561;
   BU1457_D(20) <= n3562;
   BU1457_D(21) <= n3563;
   BU1457_D(22) <= n3564;
   BU1457_D(23) <= n3565;
   BU1457_D(24) <= n3566;
   BU1457_D(25) <= n3567;
   BU1457_D(26) <= n3568;
   BU1457_D(27) <= n3569;
   BU1457_D(28) <= n3570;
   BU1457_D(29) <= n3571;
   BU1457_D(30) <= n3572;
   BU1457_D(31) <= n3573;
   BU1457_D(32) <= n3574;
   BU1457_D(33) <= n3575;
   BU1457_D(34) <= n3576;
   BU1457_D(35) <= n3577;
   BU1457_D(36) <= n3578;
   BU1457_D(37) <= n3579;
   BU1457_D(38) <= n3580;
   n63 <= BU1457_Q(0);
   n64 <= BU1457_Q(1);
   n65 <= BU1457_Q(2);
   n66 <= BU1457_Q(3);
   n67 <= BU1457_Q(4);
   n68 <= BU1457_Q(5);
   n69 <= BU1457_Q(6);
   n70 <= BU1457_Q(7);
   n71 <= BU1457_Q(8);
   n72 <= BU1457_Q(9);
   n73 <= BU1457_Q(10);
   n74 <= BU1457_Q(11);
   n75 <= BU1457_Q(12);
   n76 <= BU1457_Q(13);
   n77 <= BU1457_Q(14);
   n78 <= BU1457_Q(15);
   n79 <= BU1457_Q(16);
   n80 <= BU1457_Q(17);
   n81 <= BU1457_Q(18);
   n82 <= BU1457_Q(19);
   n83 <= BU1457_Q(20);
   n84 <= BU1457_Q(21);
   n85 <= BU1457_Q(22);
   n86 <= BU1457_Q(23);
   n87 <= BU1457_Q(24);
   n88 <= BU1457_Q(25);
   n89 <= BU1457_Q(26);
   n90 <= BU1457_Q(27);
   n91 <= BU1457_Q(28);
   n92 <= BU1457_Q(29);
   n93 <= BU1457_Q(30);
   n94 <= BU1457_Q(31);
   n95 <= BU1457_Q(32);
   n96 <= BU1457_Q(33);
   n97 <= BU1457_Q(34);
   n98 <= BU1457_Q(35);
   n99 <= BU1457_Q(36);
   n100 <= BU1457_Q(37);
   n101 <= BU1457_Q(38);
   BU1457_CLK <= n42;
   BU1457_CE <= n2779;
   BU1457 : C_REG_FD_V6_0
      GENERIC MAP (
         c_width => 39,
         c_has_ce => 1,
         c_sinit_val => "000000000000000000000000000000000000000",
         c_has_sinit => 0,
         c_ainit_val => "000000000000000000000000000000000000000",
         c_has_aset => 0,
         c_sync_enable => 0,
         c_enable_rlocs => 0,
         c_has_aclr => 0,
         c_has_sset => 0,
         c_sync_priority => 0,
         c_has_ainit => 0,
         c_has_sclr => 0
      )
      PORT MAP (
         D => BU1457_D,
         Q => BU1457_Q,
         CLK => BU1457_CLK,
         CE => BU1457_CE
      );


END xilinx;

-- synopsys translate_on
