<root><simulation><result_generated_time />2023-11-08 21:24:07<layer><layer_spec />{'B': 1, 'K': 64, 'C': 384, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 24576, 'I': 75264, 'O': 12544}<total_data_reuse />{'W': 196, 'I': 64.0, 'O': 384}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['OX']}, {'Row': ['OY']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [196, 1, 1], 'O': [196, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 14)], [('OY', 14)]], [], [], []]<I />[[], [[('OX', 14)], [('OY', 14)]], [], []]<O />[[], [[('OX', 14)], [('OY', 14)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 32)], [('C', 384)], []]<I />[[('K', 2), ('K', 32)], [('C', 384)], []]<O />[[('K', 2), ('K', 32), ('C', 384)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [196.0, 1, 1, 1], 'I': [1.0, 64.0, 1.0, 1.0], 'O': [1.0, 384, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 196608, 196608], 'I': [8, 602112, 602112], 'O': [512, 100352, 100352], 'O_partial': [512, 0, 0], 'O_final': [0, 100352, 100352]}<actual_mem_utilization_individual />{'W': [1.0, 0.01, 0.0], 'I': [0.02, 0.02, 0.0], 'O': [1.0, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.03, 0.0], 'I': [0.02, 0.03, 0.0], 'O': [1.0, 0.03, 0.0]}<effective_mem_size_bit />{'W': [256, 512, 196608], 'I': [8, 1568, 602112], 'O': [512, 100352, 100352], 'O_partial': [512, 0, 0], 'O_final': [0, 100352, 100352]}<total_unit_count />{'W': [196, 1, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 196, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 196, 1, 1]}<duplicate_unit_count />{'W': [196.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[24576, 24576], [24576, 24576], [24576, 0]]<I />[[75264, 75264], [75264, 75264], [75264, 0]]<O />[[(4804352, 4816896), (12544, 0)], [(0, 12544), (12544, 0)], [(0, 12544), (0, 0)]]<O_partial />[[(4804352, 4816896), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (12544, 0)], [(0, 12544), (12544, 0)], [(0, 12544), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[3072, 3072], [384, 384], [96, 0]]<I />[[9408, 9408], [1176, 1176], [294, 0]]<O />[[(600544, 602112), (1568, 0)], [(0, 196), (196, 0)], [(0, 49), (0, 0)]]<O_partial />[([600544, 602112], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [1568, 0]), ([0, 196], [196, 0]), ([0, 49], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />20348928</mac_count></basic_info><energy><total_energy />11548544.3<mem_energy_breakdown><W />[2.2, 76.1, 127.9]<I />[6.6, 233.1, 391.6]<O />[421.8, 38.8, 65.3]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />1017446.4<total />11547181.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.179<utilization_without_data_loading />0.1904<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.9354<mac_utilize_temporal_without_data_loading />0.9947</mac_array_utilization><latency><latency_cycle_with_data_loading />26272<latency_cycle_without_data_loading />24708<ideal_computing_cycle />24576<data_loading><load_cycle_total />1564<load_cycle_individual />{'W': [8, 384, 0], 'I': [4, 1176, 0]}<load_cycle_combined />{'W': 384, 'I': 1176}</data_loading><mem_stalling><mem_stall_cycle_total />132<mem_stall_cycle_individual />{'W': [[-24575], [-21448, -24129], [-24576, -24576]], 'I': [[-24575], [-24512, -23363], [-24576, -24576]], 'O': [[-24576], [-56, 132], [-24380, -24527]]}<mem_stall_cycle_shared />{'W': [[-24575], [-21448, 0], [0, 0]], 'I': [[-24575], [-24512, 0], [0, 0]], 'O': [[-24576], [-56, 132], [-24380, -24527]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 196608, 196608], 'I': [8, 602112, 602112], 'O': [512, 100352, 100352], 'O_partial': [512, 0, 0], 'O_final': [0, 100352, 100352]}<data_size_each_level_total />{'W': [512, 196608, 196608], 'I': [1568, 602112, 602112], 'O': [100352, 100352, 100352]}<loop_cycles_each_level />{'W': [64, 24576, 24576], 'I': [64, 24576, 24576], 'O': [24576, 24576, 24576]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [64, 1, 1], 'O': [384, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.1], [24.5, 24.5], [24.5, 24.5]], 'O': [[8.0, 0.0], [4.1, 4.1], [4.1, 4.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 8.0], [1568.0, 24.5], [24.5, 24.5]], 'O': [[8.0, 8.0], [1568.0, 4.1], [4.1, 4.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.1], [24.5, 24.5], [24.5, 0]], 'O': [[8.0, 8.0], [1568.0, 4.1], [4.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [36.6, 1600.5], [32.5, 4.1]], 'I': [[8.0, 0.1], [36.6, 1600.5], [32.5, 4.1]], 'O': [[8.0, 8.0], [36.6, 1600.5], [32.5, 4.1]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 24576], [64, 64, 384], [24576, 24576, 1]], 'I': [[1, 1, 24576], [64, 64, 384], [24576, 24576, 1]], 'O': [[1, 1, 24576], [64, 24576, 1], [24576, 24576, 1]]}<trans_time_real />{'W': [[0, 1, 24576], [[8, 64, 384], [1, 64, 384]], [[384, 24576, 1], [96, 24576, 1]]], 'I': [[0, 1, 24576], [[0, 64, 384], [3, 64, 384]], [[1176, 24576, 1], [294, 24576, 1]]], 'O': [[0, 1, 24576], [[8, 24576, 1], [196, 24576, 1]], [[196, 24576, 1], [49, 24576, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -63], [-24192, -24480]], 'I': [[-1], [-64, -61], [-23400, -24282]], 'O': [[-1], [-56, 132], [-24380, -24527]]}<single_stall_count />{'W': [24575, 383, 0], 'I': [24575, 383, 0], 'O': [24576, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [3064, 0], 'I': [1149, 0], 'O': [64, 196]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [196, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-20363, -24576], [-24512, -24380]], 1: [[-24576, -24576], [-24380, -24576]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.6<mem_area_percentage />99.1 %</area></results><elapsed_time_second />0</simulation></root>