{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1395852143844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395852143845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:42:23 2014 " "Processing started: Wed Mar 26 17:42:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395852143845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1395852143845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exmachine -c exmachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off exmachine -c exmachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1395852143845 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1395852144804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_46.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_46.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER_46-Behavioral " "Found design unit 1: ADDER_46-Behavioral" {  } { { "ADDER_46.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/ADDER_46.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145476 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER_46 " "Found entity 1: ADDER_46" {  } { { "ADDER_46.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/ADDER_46.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_FIFO-Behavioral " "Found design unit 1: UART_TX_FIFO-Behavioral" {  } { { "UART_TX_FIFO.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_TX_FIFO.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145479 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_FIFO " "Found entity 1: UART_TX_FIFO" {  } { { "UART_TX_FIFO.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_TX_FIFO.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-Behavioral " "Found design unit 1: UART_TX-Behavioral" {  } { { "UART_TX.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_TX.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145482 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_TX.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX_FIFO-comportement " "Found design unit 1: UART_RX_FIFO-comportement" {  } { { "UART_RX_FIFO.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_RX_FIFO.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145485 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX_FIFO " "Found entity 1: UART_RX_FIFO" {  } { { "UART_RX_FIFO.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_RX_FIFO.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-Behavioral " "Found design unit 1: UART_RX-Behavioral" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_RX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145489 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_RX.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ebi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ebi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EBI_SLAVE-comportement " "Found design unit 1: EBI_SLAVE-comportement" {  } { { "EBI_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/EBI_SLAVE.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145493 ""} { "Info" "ISGN_ENTITY_NAME" "1 EBI_SLAVE " "Found entity 1: EBI_SLAVE" {  } { { "EBI_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/EBI_SLAVE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIME_GENERATOR-Behavioral " "Found design unit 1: TIME_GENERATOR-Behavioral" {  } { { "TIME_GENERATOR.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TIME_GENERATOR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145496 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIME_GENERATOR " "Found entity 1: TIME_GENERATOR" {  } { { "TIME_GENERATOR.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TIME_GENERATOR.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_SLAVE-Behavioral " "Found design unit 1: SPI_SLAVE-Behavioral" {  } { { "SPI_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SPI_SLAVE.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145499 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_SLAVE " "Found entity 1: SPI_SLAVE" {  } { { "SPI_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SPI_SLAVE.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERVO_GEN-Behavioral " "Found design unit 1: SERVO_GEN-Behavioral" {  } { { "SERVO_GEN.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERVO_GEN.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145503 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERVO_GEN " "Found entity 1: SERVO_GEN" {  } { { "SERVO_GEN.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERVO_GEN.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_GEN-Behavioral " "Found design unit 1: PWM_GEN-Behavioral" {  } { { "PWM_GEN.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/PWM_GEN.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145506 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_GEN " "Found entity 1: PWM_GEN" {  } { { "PWM_GEN.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/PWM_GEN.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counteur_xyr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counteur_xyr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTEUR_XYR-Behavioral " "Found design unit 1: COUNTEUR_XYR-Behavioral" {  } { { "COUNTEUR_XYR.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/COUNTEUR_XYR.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145511 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTEUR_XYR " "Found entity 1: COUNTEUR_XYR" {  } { { "COUNTEUR_XYR.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/COUNTEUR_XYR.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_rotatif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_rotatif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_ROTATIF-Behavioral " "Found design unit 1: COUNTER_ROTATIF-Behavioral" {  } { { "COUNTER_ROTATIF.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/COUNTER_ROTATIF.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145515 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_ROTATIF " "Found entity 1: COUNTER_ROTATIF" {  } { { "COUNTER_ROTATIF.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/COUNTER_ROTATIF.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exmachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exmachine-comportement " "Found design unit 1: exmachine-comportement" {  } { { "exmachine.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/exmachine.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145520 ""} { "Info" "ISGN_ENTITY_NAME" "1 exmachine " "Found entity 1: exmachine" {  } { { "exmachine.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/exmachine.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paralel_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paralel_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PARALEL_SLAVE-Behavioral " "Found design unit 1: PARALEL_SLAVE-Behavioral" {  } { { "PARALEL_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/PARALEL_SLAVE.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145522 ""} { "Info" "ISGN_ENTITY_NAME" "1 PARALEL_SLAVE " "Found entity 1: PARALEL_SLAVE" {  } { { "PARALEL_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/PARALEL_SLAVE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEBUGGER-Behavioral " "Found design unit 1: DEBUGGER-Behavioral" {  } { { "DEBUGGER.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/DEBUGGER.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145527 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEBUGGER " "Found entity 1: DEBUGGER" {  } { { "DEBUGGER.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/DEBUGGER.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stdlogic_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stdlogic_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STDLOGIC_TO_BCD-Behavioral " "Found design unit 1: STDLOGIC_TO_BCD-Behavioral" {  } { { "STDLOGIC_TO_BCD.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/STDLOGIC_TO_BCD.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145530 ""} { "Info" "ISGN_ENTITY_NAME" "1 STDLOGIC_TO_BCD " "Found entity 1: STDLOGIC_TO_BCD" {  } { { "STDLOGIC_TO_BCD.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/STDLOGIC_TO_BCD.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stdlogic32_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stdlogic32_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STDLOGIC32_TO_BCD-Behavioral " "Found design unit 1: STDLOGIC32_TO_BCD-Behavioral" {  } { { "STDLOGIC32_TO_BCD.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/STDLOGIC32_TO_BCD.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145533 ""} { "Info" "ISGN_ENTITY_NAME" "1 STDLOGIC32_TO_BCD " "Found entity 1: STDLOGIC32_TO_BCD" {  } { { "STDLOGIC32_TO_BCD.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/STDLOGIC32_TO_BCD.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugger2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugger2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEBUGGER2-Behavioral " "Found design unit 1: DEBUGGER2-Behavioral" {  } { { "DEBUGGER2.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/DEBUGGER2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145537 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEBUGGER2 " "Found entity 1: DEBUGGER2" {  } { { "DEBUGGER2.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/DEBUGGER2.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERIAL_RECEIVER-Behavioral " "Found design unit 1: SERIAL_RECEIVER-Behavioral" {  } { { "SERIAL_RECEIVER.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERIAL_RECEIVER.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145540 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_RECEIVER " "Found entity 1: SERIAL_RECEIVER" {  } { { "SERIAL_RECEIVER.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERIAL_RECEIVER.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_assembler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_assembler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERIAL_ASSEMBLER-Behavioral " "Found design unit 1: SERIAL_ASSEMBLER-Behavioral" {  } { { "SERIAL_ASSEMBLER.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERIAL_ASSEMBLER.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145543 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_ASSEMBLER " "Found entity 1: SERIAL_ASSEMBLER" {  } { { "SERIAL_ASSEMBLER.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERIAL_ASSEMBLER.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conteur_xyr_hires.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conteur_xyr_hires.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTEUR_XYR_HIRES-Behavioral " "Found design unit 1: COUNTEUR_XYR_HIRES-Behavioral" {  } { { "CONTEUR_XYR_HIRES.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/CONTEUR_XYR_HIRES.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145548 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTEUR_XYR_HIRES " "Found entity 1: COUNTEUR_XYR_HIRES" {  } { { "CONTEUR_XYR_HIRES.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/CONTEUR_XYR_HIRES.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_sinus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file table_sinus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TABLE_SINUS-Behavioral " "Found design unit 1: TABLE_SINUS-Behavioral" {  } { { "TABLE_SINUS.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TABLE_SINUS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145554 ""} { "Info" "ISGN_ENTITY_NAME" "1 TABLE_SINUS " "Found entity 1: TABLE_SINUS" {  } { { "TABLE_SINUS.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TABLE_SINUS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_cosinus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file table_cosinus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TABLE_COSINUS-Behavioral " "Found design unit 1: TABLE_COSINUS-Behavioral" {  } { { "TABLE_COSINUS.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TABLE_COSINUS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145572 ""} { "Info" "ISGN_ENTITY_NAME" "1 TABLE_COSINUS " "Found entity 1: TABLE_COSINUS" {  } { { "TABLE_COSINUS.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TABLE_COSINUS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERVO_SERIAL-Behavioral " "Found design unit 1: SERVO_SERIAL-Behavioral" {  } { { "SERVO_SERIAL.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERVO_SERIAL.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145575 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERVO_SERIAL " "Found entity 1: SERVO_SERIAL" {  } { { "SERVO_SERIAL.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERVO_SERIAL.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xram_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xram_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XRAM_SLAVE-comportement " "Found design unit 1: XRAM_SLAVE-comportement" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145578 ""} { "Info" "ISGN_ENTITY_NAME" "1 XRAM_SLAVE " "Found entity 1: XRAM_SLAVE" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPTEUR_32-comportement " "Found design unit 1: COMPTEUR_32-comportement" {  } { { "COMPTEUR_32.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/COMPTEUR_32.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145581 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPTEUR_32 " "Found entity 1: COMPTEUR_32" {  } { { "COMPTEUR_32.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/COMPTEUR_32.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_unioc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_unioc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_UNIOC-comportement " "Found design unit 1: TOP_UNIOC-comportement" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145586 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_UNIOC " "Found entity 1: TOP_UNIOC" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852145586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852145586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_UNIOC " "Elaborating entity \"TOP_UNIOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1395852145781 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx3c TOP_UNIOC.vhd(226) " "Verilog HDL or VHDL warning at TOP_UNIOC.vhd(226): object \"tx3c\" assigned a value but never read" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1395852145785 "|TOP_UNIOC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx4c TOP_UNIOC.vhd(226) " "Verilog HDL or VHDL warning at TOP_UNIOC.vhd(226): object \"tx4c\" assigned a value but never read" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1395852145785 "|TOP_UNIOC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx3c TOP_UNIOC.vhd(226) " "Verilog HDL or VHDL warning at TOP_UNIOC.vhd(226): object \"rx3c\" assigned a value but never read" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1395852145785 "|TOP_UNIOC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx4c TOP_UNIOC.vhd(226) " "Verilog HDL or VHDL warning at TOP_UNIOC.vhd(226): object \"rx4c\" assigned a value but never read" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1395852145785 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readstrobe TOP_UNIOC.vhd(616) " "VHDL Process Statement warning at TOP_UNIOC.vhd(616): signal \"readstrobe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 616 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395852145819 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDRESS TOP_UNIOC.vhd(616) " "VHDL Process Statement warning at TOP_UNIOC.vhd(616): signal \"ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 616 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395852145819 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readstrobe TOP_UNIOC.vhd(617) " "VHDL Process Statement warning at TOP_UNIOC.vhd(617): signal \"readstrobe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 617 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395852145819 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDRESS TOP_UNIOC.vhd(617) " "VHDL Process Statement warning at TOP_UNIOC.vhd(617): signal \"ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 617 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395852145820 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readstrobe TOP_UNIOC.vhd(618) " "VHDL Process Statement warning at TOP_UNIOC.vhd(618): signal \"readstrobe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395852145820 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDRESS TOP_UNIOC.vhd(618) " "VHDL Process Statement warning at TOP_UNIOC.vhd(618): signal \"ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395852145820 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readstrobe TOP_UNIOC.vhd(619) " "VHDL Process Statement warning at TOP_UNIOC.vhd(619): signal \"readstrobe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395852145820 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDRESS TOP_UNIOC.vhd(619) " "VHDL Process Statement warning at TOP_UNIOC.vhd(619): signal \"ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395852145820 "|TOP_UNIOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_GEN PWM_GEN:moteurs " "Elaborating entity \"PWM_GEN\" for hierarchy \"PWM_GEN:moteurs\"" {  } { { "TOP_UNIOC.vhd" "moteurs" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERVO_SERIAL SERVO_SERIAL:servos " "Elaborating entity \"SERVO_SERIAL\" for hierarchy \"SERVO_SERIAL:servos\"" {  } { { "TOP_UNIOC.vhd" "servos" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_GENERATOR TIME_GENERATOR:timer " "Elaborating entity \"TIME_GENERATOR\" for hierarchy \"TIME_GENERATOR:timer\"" {  } { { "TOP_UNIOC.vhd" "timer" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_ROTATIF COUNTER_ROTATIF:counterrot1 " "Elaborating entity \"COUNTER_ROTATIF\" for hierarchy \"COUNTER_ROTATIF:counterrot1\"" {  } { { "TOP_UNIOC.vhd" "counterrot1" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTEUR_XYR_HIRES COUNTEUR_XYR_HIRES:counterxyr1 " "Elaborating entity \"COUNTEUR_XYR_HIRES\" for hierarchy \"COUNTEUR_XYR_HIRES:counterxyr1\"" {  } { { "TOP_UNIOC.vhd" "counterxyr1" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TABLE_SINUS COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin " "Elaborating entity \"TABLE_SINUS\" for hierarchy \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\"" {  } { { "CONTEUR_XYR_HIRES.vhd" "sin" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/CONTEUR_XYR_HIRES.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_46 COUNTEUR_XYR_HIRES:counterxyr1\|ADDER_46:addx " "Elaborating entity \"ADDER_46\" for hierarchy \"COUNTEUR_XYR_HIRES:counterxyr1\|ADDER_46:addx\"" {  } { { "CONTEUR_XYR_HIRES.vhd" "addx" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/CONTEUR_XYR_HIRES.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPTEUR_32 COMPTEUR_32:com1 " "Elaborating entity \"COMPTEUR_32\" for hierarchy \"COMPTEUR_32:com1\"" {  } { { "TOP_UNIOC.vhd" "com1" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_FIFO UART_TX_FIFO:tx1 " "Elaborating entity \"UART_TX_FIFO\" for hierarchy \"UART_TX_FIFO:tx1\"" {  } { { "TOP_UNIOC.vhd" "tx1" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX_FIFO:tx1\|UART_TX:uart " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX_FIFO:tx1\|UART_TX:uart\"" {  } { { "UART_TX_FIFO.vhd" "uart" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_TX_FIFO.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX_FIFO UART_RX_FIFO:rx1 " "Elaborating entity \"UART_RX_FIFO\" for hierarchy \"UART_RX_FIFO:rx1\"" {  } { { "TOP_UNIOC.vhd" "rx1" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX_FIFO:rx1\|UART_RX:uart " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX_FIFO:rx1\|UART_RX:uart\"" {  } { { "UART_RX_FIFO.vhd" "uart" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_RX_FIFO.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBUGGER DEBUGGER:tx4 " "Elaborating entity \"DEBUGGER\" for hierarchy \"DEBUGGER:tx4\"" {  } { { "TOP_UNIOC.vhd" "tx4" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STDLOGIC32_TO_BCD DEBUGGER:tx4\|STDLOGIC32_TO_BCD:bcd0 " "Elaborating entity \"STDLOGIC32_TO_BCD\" for hierarchy \"DEBUGGER:tx4\|STDLOGIC32_TO_BCD:bcd0\"" {  } { { "DEBUGGER.vhd" "bcd0" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/DEBUGGER.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STDLOGIC_TO_BCD DEBUGGER:tx4\|STDLOGIC32_TO_BCD:bcd0\|STDLOGIC_TO_BCD:bcd0 " "Elaborating entity \"STDLOGIC_TO_BCD\" for hierarchy \"DEBUGGER:tx4\|STDLOGIC32_TO_BCD:bcd0\|STDLOGIC_TO_BCD:bcd0\"" {  } { { "STDLOGIC32_TO_BCD.vhd" "bcd0" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/STDLOGIC32_TO_BCD.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XRAM_SLAVE XRAM_SLAVE:xram " "Elaborating entity \"XRAM_SLAVE\" for hierarchy \"XRAM_SLAVE:xram\"" {  } { { "TOP_UNIOC.vhd" "xram" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852146436 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_ff XRAM_SLAVE.vhd(36) " "VHDL Process Statement warning at XRAM_SLAVE.vhd(36): inferring latch(es) for signal or variable \"addr_ff\", which holds its previous value in one or more paths through the process" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1395852146437 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[0\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[0\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146437 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[1\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[1\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146438 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[2\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[2\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146438 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[3\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[3\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146438 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[4\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[4\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146438 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[5\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[5\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146438 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[6\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[6\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146438 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[7\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[7\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146438 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[8\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[8\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146438 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[9\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[9\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146438 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[10\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[10\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146438 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[11\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[11\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146438 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[12\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[12\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146438 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[13\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[13\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146439 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[14\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[14\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146439 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[15\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[15\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395852146439 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "UART_TX_FIFO:tx1\|fifo_rtl_0 " "Inferred RAM node \"UART_TX_FIFO:tx1\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1395852149223 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "UART_TX_FIFO:tx2\|fifo_rtl_0 " "Inferred RAM node \"UART_TX_FIFO:tx2\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1395852149224 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "UART_RX_FIFO:rx1\|fifo_rtl_0 " "Inferred RAM node \"UART_RX_FIFO:rx1\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1395852149225 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "UART_RX_FIFO:rx2\|fifo_rtl_0 " "Inferred RAM node \"UART_RX_FIFO:rx2\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1395852149226 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UART_TX_FIFO:tx1\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UART_TX_FIFO:tx1\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UART_TX_FIFO:tx2\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UART_TX_FIFO:tx2\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UART_RX_FIFO:rx1\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UART_RX_FIFO:rx1\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UART_RX_FIFO:rx2\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UART_RX_FIFO:rx2\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|TABLE_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|TABLE_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3600 " "Parameter NUMWORDS_A set to 3600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3600 " "Parameter NUMWORDS_B set to 3600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/exmachine.ram0_TABLE_SINUS_137f8e1b.hdl.mif " "Parameter INIT_FILE set to db/exmachine.ram0_TABLE_SINUS_137f8e1b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1395852153510 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1395852153510 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1395852153510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_TX_FIFO:tx1\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"UART_TX_FIFO:tx1\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_TX_FIFO:tx1\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"UART_TX_FIFO:tx1\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153579 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1395852153579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5c1 " "Found entity 1: altsyncram_m5c1" {  } { { "db/altsyncram_m5c1.tdf" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/db/altsyncram_m5c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852153666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852153666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0 " "Elaborated megafunction instantiation \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0 " "Instantiated megafunction \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3600 " "Parameter \"NUMWORDS_A\" = \"3600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3600 " "Parameter \"NUMWORDS_B\" = \"3600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/exmachine.ram0_TABLE_SINUS_137f8e1b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/exmachine.ram0_TABLE_SINUS_137f8e1b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395852153719 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1395852153719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdp1 " "Found entity 1: altsyncram_pdp1" {  } { { "db/altsyncram_pdp1.tdf" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/db/altsyncram_pdp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395852153814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395852153814 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIRBUF2 GND " "Pin \"DIRBUF2\" is stuck at GND" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1395852157489 "|TOP_UNIOC|DIRBUF2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1395852157489 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "210 " "210 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1395852163439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1395852164078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164078 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[0\] " "No output dependent on input pin \"ADDR\[0\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164637 "|TOP_UNIOC|ADDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[1\] " "No output dependent on input pin \"ADDR\[1\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164637 "|TOP_UNIOC|ADDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[2\] " "No output dependent on input pin \"ADDR\[2\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164637 "|TOP_UNIOC|ADDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[3\] " "No output dependent on input pin \"ADDR\[3\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164637 "|TOP_UNIOC|ADDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[4\] " "No output dependent on input pin \"ADDR\[4\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164637 "|TOP_UNIOC|ADDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[5\] " "No output dependent on input pin \"ADDR\[5\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164637 "|TOP_UNIOC|ADDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[6\] " "No output dependent on input pin \"ADDR\[6\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164637 "|TOP_UNIOC|ADDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[7\] " "No output dependent on input pin \"ADDR\[7\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164637 "|TOP_UNIOC|ADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_MOSI_1 " "No output dependent on input pin \"SPI_MOSI_1\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164637 "|TOP_UNIOC|SPI_MOSI_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_MOSI_2 " "No output dependent on input pin \"SPI_MOSI_2\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164637 "|TOP_UNIOC|SPI_MOSI_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_H_1 " "No output dependent on input pin \"SPI_H_1\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164637 "|TOP_UNIOC|SPI_H_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_H_2 " "No output dependent on input pin \"SPI_H_2\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164637 "|TOP_UNIOC|SPI_H_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SS_1 " "No output dependent on input pin \"SPI_SS_1\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164637 "|TOP_UNIOC|SPI_SS_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SS_2 " "No output dependent on input pin \"SPI_SS_2\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395852164637 "|TOP_UNIOC|SPI_SS_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1395852164637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4552 " "Implemented 4552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1395852164639 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1395852164639 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1395852164639 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4456 " "Implemented 4456 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1395852164639 ""} { "Info" "ICUT_CUT_TM_RAMS" "44 " "Implemented 44 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1395852164639 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1395852164639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395852164684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:42:44 2014 " "Processing ended: Wed Mar 26 17:42:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395852164684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395852164684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395852164684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395852164684 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 35 s " "Quartus II Flow was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395852165352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1395852165913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395852165914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:42:45 2014 " "Processing started: Wed Mar 26 17:42:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395852165914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1395852165914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exmachine -c exmachine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off exmachine -c exmachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1395852165914 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1395852166000 ""}
{ "Info" "0" "" "Project  = exmachine" {  } {  } 0 0 "Project  = exmachine" 0 0 "Fitter" 0 0 1395852166000 ""}
{ "Info" "0" "" "Revision = exmachine" {  } {  } 0 0 "Revision = exmachine" 0 0 "Fitter" 0 0 1395852166001 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1395852166382 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exmachine EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"exmachine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1395852166462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1395852166505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1395852166505 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a10 " "Atom \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1395852166541 "|TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a7 " "Atom \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1395852166541 "|TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a5 " "Atom \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1395852166541 "|TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a6 " "Atom \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1395852166541 "|TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a4 " "Atom \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1395852166541 "|TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a3 " "Atom \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1395852166541 "|TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a0 " "Atom \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1395852166541 "|TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a1 " "Atom \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1395852166541 "|TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a2 " "Atom \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1395852166541 "|TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a8 " "Atom \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1395852166541 "|TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a9 " "Atom \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1395852166541 "|TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a11 " "Atom \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\|altsyncram_pdp1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1395852166541 "|TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated|ram_block1a11"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1395852166541 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1395852166647 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1395852166659 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1395852166940 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1395852166940 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1395852166940 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1395852166940 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/" { { 0 { 0 ""} 0 8496 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1395852166954 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/" { { 0 { 0 ""} 0 8497 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1395852166954 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1395852166954 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1395852166962 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1395852167720 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exmachine.sdc " "Synopsys Design Constraints File file not found: 'exmachine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1395852167727 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1395852167728 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1395852167814 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "H (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node H (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1395852168230 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { H } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H" } } } } { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1395852168230 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1395852168938 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1395852168950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1395852168951 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1395852168965 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1395852168985 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1395852168996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1395852168997 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1395852169008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1395852169294 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1395852169306 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1395852169306 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395852169438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1395852170442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395852174281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1395852174332 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1395852190656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395852190656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1395852191596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1395852195957 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1395852195957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395852198268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1395852198271 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1395852198271 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.76 " "Total time spent on timing analysis during the Fitter is 5.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1395852198451 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1395852198467 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "23 " "Found 23 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[0\] 0 " "Pin \"DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[1\] 0 " "Pin \"DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[2\] 0 " "Pin \"DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[3\] 0 " "Pin \"DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[4\] 0 " "Pin \"DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[5\] 0 " "Pin \"DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[6\] 0 " "Pin \"DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[7\] 0 " "Pin \"DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRBUF1 0 " "Pin \"DIRBUF1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRBUF2 0 " "Pin \"DIRBUF2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOT1\[0\] 0 " "Pin \"MOT1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOT1\[1\] 0 " "Pin \"MOT1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOT2\[0\] 0 " "Pin \"MOT2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOT2\[1\] 0 " "Pin \"MOT2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SERVO_D 0 " "Pin \"SERVO_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SERVO_C1 0 " "Pin \"SERVO_C1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SERVO_C2 0 " "Pin \"SERVO_C2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SERVO_C3 0 " "Pin \"SERVO_C3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SERVO_C4 0 " "Pin \"SERVO_C4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TX_1 0 " "Pin \"UART_TX_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TX_2 0 " "Pin \"UART_TX_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI_MISO_1 0 " "Pin \"SPI_MISO_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI_MISO_2 0 " "Pin \"SPI_MISO_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1395852198614 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1395852198614 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1395852200203 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1395852200623 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1395852202401 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395852202790 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1395852202892 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1395852203023 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/output_files/exmachine.fit.smsg " "Generated suppressed messages file C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/output_files/exmachine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1395852203533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395852204678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:43:24 2014 " "Processing ended: Wed Mar 26 17:43:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395852204678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395852204678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395852204678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1395852204678 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 41 s " "Quartus II Flow was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1395852205319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1395852205707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395852205707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:43:25 2014 " "Processing started: Wed Mar 26 17:43:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395852205707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1395852205707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exmachine -c exmachine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off exmachine -c exmachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1395852205707 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1395852206553 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1395852206573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395852206933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:43:26 2014 " "Processing ended: Wed Mar 26 17:43:26 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395852206933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395852206933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395852206933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1395852206933 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 41 s " "Quartus II Flow was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1395852207576 ""}
