Analysis & Synthesis report for lab1
Fri May 19 11:16:54 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab1|lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated
 16. Source assignments for ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated
 17. Parameter Settings for User Entity Instance: ram1:inst12|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: mul:inst15|lpm_mult:lpm_mult_component
 19. Parameter Settings for User Entity Instance: ram2AR:inst13|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: div:inst16|lpm_divide:LPM_DIVIDE_component
 21. altsyncram Parameter Settings by Entity Instance
 22. lpm_mult Parameter Settings by Entity Instance
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 19 11:16:53 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lab1                                            ;
; Top-level Entity Name              ; lab1                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,697                                           ;
;     Total combinational functions  ; 1,667                                           ;
;     Dedicated logic registers      ; 198                                             ;
; Total registers                    ; 198                                             ;
; Total pins                         ; 80                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 52                                              ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lab1               ; lab1               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------+---------+
; alu.vhd                          ; yes             ; User VHDL File                        ; C:/Users/User/Desktop/poca2/startlab2/poca1/alu.vhd                    ;         ;
; bcd.vhd                          ; yes             ; User VHDL File                        ; C:/Users/User/Desktop/poca2/startlab2/poca1/bcd.vhd                    ;         ;
; bcd_ascii.vhd                    ; yes             ; User VHDL File                        ; C:/Users/User/Desktop/poca2/startlab2/poca1/bcd_ascii.vhd              ;         ;
; lcd_ascii.vhd                    ; yes             ; User VHDL File                        ; C:/Users/User/Desktop/poca2/startlab2/poca1/lcd_ascii.vhd              ;         ;
; lab1.bdf                         ; yes             ; User Block Diagram/Schematic File     ; C:/Users/User/Desktop/poca2/startlab2/poca1/lab1.bdf                   ;         ;
; state_ascii.vhd                  ; yes             ; User VHDL File                        ; C:/Users/User/Desktop/poca2/startlab2/poca1/state_ascii.vhd            ;         ;
; SSD7.vhd                         ; yes             ; User VHDL File                        ; C:/Users/User/Desktop/poca2/startlab2/poca1/SSD7.vhd                   ;         ;
; bcd_4.vhd                        ; yes             ; User VHDL File                        ; C:/Users/User/Desktop/poca2/startlab2/poca1/bcd_4.vhd                  ;         ;
; dispSel.vhd                      ; yes             ; User VHDL File                        ; C:/Users/User/Desktop/poca2/startlab2/poca1/dispSel.vhd                ;         ;
; mul.vhd                          ; yes             ; User Wizard-Generated File            ; C:/Users/User/Desktop/poca2/startlab2/poca1/mul.vhd                    ;         ;
; div.vhd                          ; yes             ; User Wizard-Generated File            ; C:/Users/User/Desktop/poca2/startlab2/poca1/div.vhd                    ;         ;
; aluseq.vhd                       ; yes             ; User VHDL File                        ; C:/Users/User/Desktop/poca2/startlab2/poca1/aluseq.vhd                 ;         ;
; ram1.hex                         ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/User/Desktop/poca2/startlab2/poca1/ram1.hex                   ;         ;
; ram1.vhd                         ; yes             ; User Wizard-Generated File            ; C:/Users/User/Desktop/poca2/startlab2/poca1/ram1.vhd                   ;         ;
; ram2AR.vhd                       ; yes             ; User Wizard-Generated File            ; C:/Users/User/Desktop/poca2/startlab2/poca1/ram2AR.vhd                 ;         ;
; separator.vhd                    ; yes             ; User VHDL File                        ; C:/Users/User/Desktop/poca2/startlab2/poca1/separator.vhd              ;         ;
; Delay_1s.vhd                     ; yes             ; User VHDL File                        ; C:/Users/User/Desktop/poca2/startlab2/poca1/Delay_1s.vhd               ;         ;
; en_gen.vhd                       ; yes             ; Auto-Found VHDL File                  ; C:/Users/User/Desktop/poca2/startlab2/poca1/en_gen.vhd                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc              ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc               ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/altrom.inc                  ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/altram.inc                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; db/altsyncram_aub1.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/User/Desktop/poca2/startlab2/poca1/db/altsyncram_aub1.tdf     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc             ;         ;
; multcore.inc                     ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/multcore.inc                ;         ;
; bypassff.inc                     ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/altshift.inc                ;         ;
; db/mult_j6n.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/User/Desktop/poca2/startlab2/poca1/db/mult_j6n.tdf            ;         ;
; db/altsyncram_i4a1.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/User/Desktop/poca2/startlab2/poca1/db/altsyncram_i4a1.tdf     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf              ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc             ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                          ; d:/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc         ;         ;
; db/lpm_divide_crp.tdf            ; yes             ; Auto-Generated Megafunction           ; C:/Users/User/Desktop/poca2/startlab2/poca1/db/lpm_divide_crp.tdf      ;         ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction           ; C:/Users/User/Desktop/poca2/startlab2/poca1/db/sign_div_unsign_7kh.tdf ;         ;
; db/alt_u_div_gve.tdf             ; yes             ; Auto-Generated Megafunction           ; C:/Users/User/Desktop/poca2/startlab2/poca1/db/alt_u_div_gve.tdf       ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction           ; C:/Users/User/Desktop/poca2/startlab2/poca1/db/add_sub_lkc.tdf         ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction           ; C:/Users/User/Desktop/poca2/startlab2/poca1/db/add_sub_mkc.tdf         ;         ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,697    ;
;                                             ;          ;
; Total combinational functions               ; 1667     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 869      ;
;     -- 3 input functions                    ; 247      ;
;     -- <=2 input functions                  ; 551      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 1193     ;
;     -- arithmetic mode                      ; 474      ;
;                                             ;          ;
; Total registers                             ; 198      ;
;     -- Dedicated logic registers            ; 198      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 80       ;
; Total memory bits                           ; 52       ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; clock_27 ;
; Maximum fan-out                             ; 201      ;
; Total fan-out                               ; 5989     ;
; Average fan-out                             ; 3.04     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab1                                     ; 1667 (1)          ; 198 (0)      ; 52          ; 0            ; 0       ; 0         ; 80   ; 0            ; |lab1                                                                                                                            ; work         ;
;    |Delay_1s:inst19|                      ; 216 (216)         ; 138 (138)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|Delay_1s:inst19                                                                                                            ; work         ;
;    |SSD7:inst7|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|SSD7:inst7                                                                                                                 ; work         ;
;    |SSD7:inst9|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|SSD7:inst9                                                                                                                 ; work         ;
;    |alu:inst|                             ; 72 (72)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|alu:inst                                                                                                                   ; work         ;
;    |aluseq:inst10|                        ; 64 (64)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|aluseq:inst10                                                                                                              ; work         ;
;    |bcd:inst1|                            ; 466 (466)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|bcd:inst1                                                                                                                  ; work         ;
;    |bcd:inst4|                            ; 490 (490)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|bcd:inst4                                                                                                                  ; work         ;
;    |bcd_4:inst6|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|bcd_4:inst6                                                                                                                ; work         ;
;    |bcd_4:inst8|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|bcd_4:inst8                                                                                                                ; work         ;
;    |bcd_ascii:inst2|                      ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|bcd_ascii:inst2                                                                                                            ; work         ;
;    |bcd_ascii:inst5|                      ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|bcd_ascii:inst5                                                                                                            ; work         ;
;    |dispSel:inst14|                       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dispSel:inst14                                                                                                             ; work         ;
;    |div:inst16|                           ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|div:inst16                                                                                                                 ; work         ;
;       |lpm_divide:LPM_DIVIDE_component|   ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|div:inst16|lpm_divide:LPM_DIVIDE_component                                                                                 ; work         ;
;          |lpm_divide_crp:auto_generated|  ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|div:inst16|lpm_divide:LPM_DIVIDE_component|lpm_divide_crp:auto_generated                                                   ; work         ;
;             |sign_div_unsign_7kh:divider| ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|div:inst16|lpm_divide:LPM_DIVIDE_component|lpm_divide_crp:auto_generated|sign_div_unsign_7kh:divider                       ; work         ;
;                |alt_u_div_gve:divider|    ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|div:inst16|lpm_divide:LPM_DIVIDE_component|lpm_divide_crp:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider ; work         ;
;    |lcd_ascii:inst3|                      ; 238 (0)           ; 56 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lcd_ascii:inst3                                                                                                            ; work         ;
;       |en_gen:lcd_en_gen|                 ; 62 (62)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lcd_ascii:inst3|en_gen:lcd_en_gen                                                                                          ; work         ;
;       |state_ascii:lcd_cnt|               ; 176 (176)         ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lcd_ascii:inst3|state_ascii:lcd_cnt                                                                                        ; work         ;
;    |mul:inst15|                           ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|mul:inst15                                                                                                                 ; work         ;
;       |lpm_mult:lpm_mult_component|       ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|mul:inst15|lpm_mult:lpm_mult_component                                                                                     ; work         ;
;          |mult_j6n:auto_generated|        ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|mul:inst15|lpm_mult:lpm_mult_component|mult_j6n:auto_generated                                                             ; work         ;
;    |ram1:inst12|                          ; 0 (0)             ; 0 (0)        ; 26          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ram1:inst12                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 26          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ram1:inst12|altsyncram:altsyncram_component                                                                                ; work         ;
;          |altsyncram_aub1:auto_generated| ; 0 (0)             ; 0 (0)        ; 26          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated                                                 ; work         ;
;    |ram2AR:inst13|                        ; 0 (0)             ; 0 (0)        ; 26          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ram2AR:inst13                                                                                                              ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 26          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ram2AR:inst13|altsyncram:altsyncram_component                                                                              ; work         ;
;          |altsyncram_i4a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 26          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated                                               ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+-----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------+
; ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 64           ; 13           ; --           ; --           ; 832  ; ram1.hex ;
; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 64           ; 13           ; --           ; --           ; 832  ; None     ;
+-----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------+--------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File                                        ;
+--------+--------------+---------+--------------+--------------+---------------------+--------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |lab1|ram1:inst12   ; C:/Users/User/Desktop/poca2/startlab2/poca1/ram1.vhd   ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |lab1|ram2AR:inst13 ; C:/Users/User/Desktop/poca2/startlab2/poca1/ram2AR.vhd ;
; Altera ; LPM_MULT     ; 13.0    ; N/A          ; N/A          ; |lab1|mul:inst15    ; C:/Users/User/Desktop/poca2/startlab2/poca1/mul.vhd    ;
; Altera ; LPM_DIVIDE   ; 13.0    ; N/A          ; N/A          ; |lab1|div:inst16    ; C:/Users/User/Desktop/poca2/startlab2/poca1/div.vhd    ;
+--------+--------------+---------+--------------+--------------+---------------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab1|lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------+-----------------------+-----------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------+---------------------------+--------------------------+---------------------------+----------------------+-----------------------+-----------------------+---------------------+
; Name                      ; cur_state.return_home ; cur_state.op_state_s3 ; cur_state.op_state_s2 ; cur_state.op_state_s1 ; cur_state.op_state_s0 ; cur_state.res_buffer_s2 ; cur_state.res_buffer_s1 ; cur_state.res_buffer_s0 ; cur_state.sign_s0 ; cur_state.op_state_c3 ; cur_state.op_state_c2 ; cur_state.op_state_c1 ; cur_state.op_state_c0 ; cur_state.res_buffer_c2 ; cur_state.res_buffer_c1 ; cur_state.res_buffer_c0 ; cur_state.sign_c0 ; cur_state.ini_lcd_1stline ; cur_state.entry_mode_set ; cur_state.ini_lcd_2ndline ; cur_state.ini_lcd_on ; cur_state.ini_lcd_clr ; cur_state.ini_lcd_off ; cur_state.ini_ln_fn ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------+-----------------------+-----------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------+---------------------------+--------------------------+---------------------------+----------------------+-----------------------+-----------------------+---------------------+
; cur_state.ini_ln_fn       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 0                   ;
; cur_state.ini_lcd_off     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 1                     ; 1                   ;
; cur_state.ini_lcd_clr     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 1                     ; 0                     ; 1                   ;
; cur_state.ini_lcd_on      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 1                    ; 0                     ; 0                     ; 1                   ;
; cur_state.ini_lcd_2ndline ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 1                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.entry_mode_set  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 1                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.ini_lcd_1stline ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 1                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.sign_c0         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 1                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.res_buffer_c0   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 1                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.res_buffer_c1   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 1                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.res_buffer_c2   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 1                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.op_state_c0     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 1                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.op_state_c1     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 1                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.op_state_c2     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 1                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.op_state_c3     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 1                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.sign_s0         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 1                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.res_buffer_s0   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 1                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.res_buffer_s1   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 1                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.res_buffer_s2   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.op_state_s0     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.op_state_s1     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.op_state_s2     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.op_state_s3     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
; cur_state.return_home     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                 ; 0                         ; 0                        ; 0                         ; 0                    ; 0                     ; 0                     ; 1                   ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------+-----------------------+-----------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------+---------------------------+--------------------------+---------------------------+----------------------+-----------------------+-----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                ;
+----------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                                                                  ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+
; aluseq:inst10|y_real[1]                            ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; yes                    ;
; aluseq:inst10|y_real[2]                            ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; yes                    ;
; aluseq:inst10|y_real[3]                            ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; yes                    ;
; aluseq:inst10|y_real[4]                            ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; yes                    ;
; aluseq:inst10|y_real[0]                            ; ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|q_a[12] ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                                                                                      ;                        ;
+----------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+-----------------------------------------------------------+-------------------------------------------------+
; Register name                                             ; Reason for Removal                              ;
+-----------------------------------------------------------+-------------------------------------------------+
; Delay_1s:inst19|Address_out[0..5]                         ; Stuck at GND due to stuck port data_in          ;
; Delay_1s:inst19|data_out1[1]                              ; Merged with Delay_1s:inst19|data_out2[1]        ;
; Delay_1s:inst19|data_out1[0]                              ; Merged with Delay_1s:inst19|data_out2[0]        ;
; Delay_1s:inst19|data_out1[2]                              ; Merged with Delay_1s:inst19|data_out2[2]        ;
; Delay_1s:inst19|data_out1[3]                              ; Merged with Delay_1s:inst19|data_out2[3]        ;
; Delay_1s:inst19|data_out1[4]                              ; Merged with Delay_1s:inst19|data_out2[4]        ;
; Delay_1s:inst19|data_out1[5]                              ; Merged with Delay_1s:inst19|data_out2[5]        ;
; Delay_1s:inst19|data_out1[6]                              ; Merged with Delay_1s:inst19|data_out2[6]        ;
; Delay_1s:inst19|data_out1[7]                              ; Merged with Delay_1s:inst19|data_out2[7]        ;
; Delay_1s:inst19|temp_opcode_seq[0]                        ; Merged with Delay_1s:inst19|OPS[0]              ;
; Delay_1s:inst19|temp_opcode_seq[1]                        ; Merged with Delay_1s:inst19|OPS[1]              ;
; Delay_1s:inst19|temp_opcode_seq[2]                        ; Merged with Delay_1s:inst19|OPS[2]              ;
; Delay_1s:inst19|temp_opcode_seq[3]                        ; Merged with Delay_1s:inst19|OPS[3]              ;
; Delay_1s:inst19|temp_opcode_seq[4]                        ; Merged with Delay_1s:inst19|OPS[4]              ;
; Delay_1s:inst19|temp_opcode_con[0]                        ; Merged with Delay_1s:inst19|OPC[0]              ;
; Delay_1s:inst19|temp_opcode_con[1]                        ; Merged with Delay_1s:inst19|OPC[1]              ;
; Delay_1s:inst19|temp_opcode_con[2]                        ; Merged with Delay_1s:inst19|OPC[2]              ;
; Delay_1s:inst19|temp_opcode_con[3]                        ; Merged with Delay_1s:inst19|OPC[3]              ;
; Delay_1s:inst19|temp_opcode_con[4]                        ; Merged with Delay_1s:inst19|OPC[4]              ;
; Delay_1s:inst19|temp_b[0]                                 ; Merged with Delay_1s:inst19|B[0]                ;
; Delay_1s:inst19|temp_b[1]                                 ; Merged with Delay_1s:inst19|B[1]                ;
; Delay_1s:inst19|temp_b[2]                                 ; Merged with Delay_1s:inst19|B[2]                ;
; Delay_1s:inst19|temp_b[3]                                 ; Merged with Delay_1s:inst19|B[3]                ;
; Delay_1s:inst19|temp_a[0]                                 ; Merged with Delay_1s:inst19|A[0]                ;
; Delay_1s:inst19|temp_a[1]                                 ; Merged with Delay_1s:inst19|A[1]                ;
; Delay_1s:inst19|temp_a[2]                                 ; Merged with Delay_1s:inst19|A[2]                ;
; Delay_1s:inst19|temp_a[3]                                 ; Merged with Delay_1s:inst19|A[3]                ;
; Delay_1s:inst19|data_out2[5]                              ; Merged with Delay_1s:inst19|data_out2[1]        ;
; Delay_1s:inst19|data_out2[4]                              ; Merged with Delay_1s:inst19|data_out2[0]        ;
; Delay_1s:inst19|data_out2[6]                              ; Merged with Delay_1s:inst19|data_out2[2]        ;
; Delay_1s:inst19|data_out2[7]                              ; Merged with Delay_1s:inst19|data_out2[3]        ;
; Delay_1s:inst19|data_out2[8]                              ; Merged with Delay_1s:inst19|data_out1[8]        ;
; Delay_1s:inst19|data_out2[9]                              ; Merged with Delay_1s:inst19|data_out1[9]        ;
; Delay_1s:inst19|data_out2[10]                             ; Merged with Delay_1s:inst19|data_out1[10]       ;
; Delay_1s:inst19|data_out2[11]                             ; Merged with Delay_1s:inst19|data_out1[11]       ;
; Delay_1s:inst19|data_out2[12]                             ; Merged with Delay_1s:inst19|data_out1[12]       ;
; Delay_1s:inst19|OPS[0]                                    ; Merged with Delay_1s:inst19|OPC[0]              ;
; Delay_1s:inst19|OPS[1]                                    ; Merged with Delay_1s:inst19|OPC[1]              ;
; Delay_1s:inst19|OPS[2]                                    ; Merged with Delay_1s:inst19|OPC[2]              ;
; Delay_1s:inst19|OPS[3]                                    ; Merged with Delay_1s:inst19|OPC[3]              ;
; Delay_1s:inst19|OPS[4]                                    ; Merged with Delay_1s:inst19|OPC[4]              ;
; Delay_1s:inst19|B[0]                                      ; Merged with Delay_1s:inst19|A[0]                ;
; Delay_1s:inst19|B[1]                                      ; Merged with Delay_1s:inst19|A[1]                ;
; Delay_1s:inst19|B[2]                                      ; Merged with Delay_1s:inst19|A[2]                ;
; Delay_1s:inst19|B[3]                                      ; Merged with Delay_1s:inst19|A[3]                ;
; Delay_1s:inst19|temp_opcode_seq[5]                        ; Merged with Delay_1s:inst19|temp_opcode_con[5]  ;
; Delay_1s:inst19|temp_opcode_seq[6]                        ; Merged with Delay_1s:inst19|temp_opcode_con[6]  ;
; Delay_1s:inst19|temp_opcode_seq[7]                        ; Merged with Delay_1s:inst19|temp_opcode_con[7]  ;
; Delay_1s:inst19|temp_opcode_seq[8]                        ; Merged with Delay_1s:inst19|temp_opcode_con[8]  ;
; Delay_1s:inst19|temp_opcode_seq[9]                        ; Merged with Delay_1s:inst19|temp_opcode_con[9]  ;
; Delay_1s:inst19|temp_opcode_seq[10]                       ; Merged with Delay_1s:inst19|temp_opcode_con[10] ;
; Delay_1s:inst19|temp_opcode_seq[11]                       ; Merged with Delay_1s:inst19|temp_opcode_con[11] ;
; Delay_1s:inst19|temp_opcode_seq[12]                       ; Merged with Delay_1s:inst19|temp_opcode_con[12] ;
; Delay_1s:inst19|temp_opcode_seq[13]                       ; Merged with Delay_1s:inst19|temp_opcode_con[13] ;
; Delay_1s:inst19|temp_opcode_seq[14]                       ; Merged with Delay_1s:inst19|temp_opcode_con[14] ;
; Delay_1s:inst19|temp_opcode_seq[15]                       ; Merged with Delay_1s:inst19|temp_opcode_con[15] ;
; Delay_1s:inst19|temp_opcode_seq[16]                       ; Merged with Delay_1s:inst19|temp_opcode_con[16] ;
; Delay_1s:inst19|temp_opcode_seq[17]                       ; Merged with Delay_1s:inst19|temp_opcode_con[17] ;
; Delay_1s:inst19|temp_opcode_seq[18]                       ; Merged with Delay_1s:inst19|temp_opcode_con[18] ;
; Delay_1s:inst19|temp_opcode_seq[19]                       ; Merged with Delay_1s:inst19|temp_opcode_con[19] ;
; Delay_1s:inst19|temp_opcode_seq[20]                       ; Merged with Delay_1s:inst19|temp_opcode_con[20] ;
; Delay_1s:inst19|temp_opcode_seq[21]                       ; Merged with Delay_1s:inst19|temp_opcode_con[21] ;
; Delay_1s:inst19|temp_opcode_seq[22]                       ; Merged with Delay_1s:inst19|temp_opcode_con[22] ;
; Delay_1s:inst19|temp_opcode_seq[23]                       ; Merged with Delay_1s:inst19|temp_opcode_con[23] ;
; Delay_1s:inst19|temp_opcode_seq[24]                       ; Merged with Delay_1s:inst19|temp_opcode_con[24] ;
; Delay_1s:inst19|temp_opcode_seq[25]                       ; Merged with Delay_1s:inst19|temp_opcode_con[25] ;
; Delay_1s:inst19|temp_opcode_seq[26]                       ; Merged with Delay_1s:inst19|temp_opcode_con[26] ;
; Delay_1s:inst19|temp_opcode_seq[27]                       ; Merged with Delay_1s:inst19|temp_opcode_con[27] ;
; Delay_1s:inst19|temp_opcode_seq[28]                       ; Merged with Delay_1s:inst19|temp_opcode_con[28] ;
; Delay_1s:inst19|temp_opcode_seq[29]                       ; Merged with Delay_1s:inst19|temp_opcode_con[29] ;
; Delay_1s:inst19|temp_opcode_seq[30]                       ; Merged with Delay_1s:inst19|temp_opcode_con[30] ;
; Delay_1s:inst19|temp_opcode_seq[31]                       ; Merged with Delay_1s:inst19|temp_opcode_con[31] ;
; Delay_1s:inst19|temp_b[4]                                 ; Merged with Delay_1s:inst19|temp_a[4]           ;
; Delay_1s:inst19|temp_b[5]                                 ; Merged with Delay_1s:inst19|temp_a[5]           ;
; Delay_1s:inst19|temp_b[6]                                 ; Merged with Delay_1s:inst19|temp_a[6]           ;
; Delay_1s:inst19|temp_b[7]                                 ; Merged with Delay_1s:inst19|temp_a[7]           ;
; Delay_1s:inst19|temp_b[8]                                 ; Merged with Delay_1s:inst19|temp_a[8]           ;
; Delay_1s:inst19|temp_b[9]                                 ; Merged with Delay_1s:inst19|temp_a[9]           ;
; Delay_1s:inst19|temp_b[10]                                ; Merged with Delay_1s:inst19|temp_a[10]          ;
; Delay_1s:inst19|temp_b[11]                                ; Merged with Delay_1s:inst19|temp_a[11]          ;
; Delay_1s:inst19|temp_b[12]                                ; Merged with Delay_1s:inst19|temp_a[12]          ;
; Delay_1s:inst19|temp_b[13]                                ; Merged with Delay_1s:inst19|temp_a[13]          ;
; Delay_1s:inst19|temp_b[14]                                ; Merged with Delay_1s:inst19|temp_a[14]          ;
; Delay_1s:inst19|temp_b[15]                                ; Merged with Delay_1s:inst19|temp_a[15]          ;
; Delay_1s:inst19|temp_b[16]                                ; Merged with Delay_1s:inst19|temp_a[16]          ;
; Delay_1s:inst19|temp_b[17]                                ; Merged with Delay_1s:inst19|temp_a[17]          ;
; Delay_1s:inst19|temp_b[18]                                ; Merged with Delay_1s:inst19|temp_a[18]          ;
; Delay_1s:inst19|temp_b[19]                                ; Merged with Delay_1s:inst19|temp_a[19]          ;
; Delay_1s:inst19|temp_b[20]                                ; Merged with Delay_1s:inst19|temp_a[20]          ;
; Delay_1s:inst19|temp_b[21]                                ; Merged with Delay_1s:inst19|temp_a[21]          ;
; Delay_1s:inst19|temp_b[22]                                ; Merged with Delay_1s:inst19|temp_a[22]          ;
; Delay_1s:inst19|temp_b[23]                                ; Merged with Delay_1s:inst19|temp_a[23]          ;
; Delay_1s:inst19|temp_b[24]                                ; Merged with Delay_1s:inst19|temp_a[24]          ;
; Delay_1s:inst19|temp_b[25]                                ; Merged with Delay_1s:inst19|temp_a[25]          ;
; Delay_1s:inst19|temp_b[26]                                ; Merged with Delay_1s:inst19|temp_a[26]          ;
; Delay_1s:inst19|temp_b[27]                                ; Merged with Delay_1s:inst19|temp_a[27]          ;
; Delay_1s:inst19|temp_b[28]                                ; Merged with Delay_1s:inst19|temp_a[28]          ;
; Delay_1s:inst19|temp_b[29]                                ; Merged with Delay_1s:inst19|temp_a[29]          ;
; Delay_1s:inst19|temp_b[30]                                ; Merged with Delay_1s:inst19|temp_a[30]          ;
; Delay_1s:inst19|temp_b[31]                                ; Merged with Delay_1s:inst19|temp_a[31]          ;
; lcd_ascii:inst3|state_ascii:lcd_cnt|cur_state.return_home ; Stuck at GND due to stuck port data_in          ;
; Total Number of Removed Registers = 106                   ;                                                 ;
+-----------------------------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 198   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 23    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 106   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab1|Delay_1s:inst19|OPC[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab1|Delay_1s:inst19|OPC[3]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab1|Delay_1s:inst19|A[0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab1|bcd:inst1|temp_ans[3]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab1|bcd:inst4|temp_ans[4]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab1|bcd:inst4|temp_ans[0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |lab1|bcd_ascii:inst2|opcode3 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |lab1|bcd_ascii:inst5|opcode2 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab1|bcd:inst1|d2[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab1|bcd:inst4|d2[0]         ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |lab1|aluseq:inst10|Mux6      ;
; 17:1               ; 3 bits    ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |lab1|alu:inst|y_real[2]      ;
; 28:1               ; 2 bits    ; 36 LEs        ; 34 LEs               ; 2 LEs                  ; No         ; |lab1|bcd:inst1|d1[1]         ;
; 28:1               ; 2 bits    ; 36 LEs        ; 34 LEs               ; 2 LEs                  ; No         ; |lab1|bcd:inst4|d1[0]         ;
; 28:1               ; 2 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |lab1|bcd:inst4|d1[2]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram1:inst12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 13                   ; Signed Integer               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ram1.hex             ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_aub1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mul:inst15|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+-----------------------+
; Parameter Name                                 ; Value      ; Type                  ;
+------------------------------------------------+------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 4          ; Signed Integer        ;
; LPM_WIDTHB                                     ; 4          ; Signed Integer        ;
; LPM_WIDTHP                                     ; 8          ; Signed Integer        ;
; LPM_WIDTHR                                     ; 0          ; Untyped               ;
; LPM_WIDTHS                                     ; 1          ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped               ;
; LPM_PIPELINE                                   ; 0          ; Untyped               ;
; LATENCY                                        ; 0          ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped               ;
; USE_EAB                                        ; OFF        ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_j6n   ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped               ;
+------------------------------------------------+------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram2AR:inst13|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 13                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_i4a1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div:inst16|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 4              ; Signed Integer                                ;
; LPM_WIDTHD             ; 4              ; Signed Integer                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_crp ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 2                                             ;
; Entity Instance                           ; ram1:inst12|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                   ;
;     -- WIDTH_A                            ; 13                                            ;
;     -- NUMWORDS_A                         ; 64                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                        ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; ram2AR:inst13|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                   ;
;     -- WIDTH_A                            ; 13                                            ;
;     -- NUMWORDS_A                         ; 64                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                        ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                 ;
+---------------------------------------+----------------------------------------+
; Name                                  ; Value                                  ;
+---------------------------------------+----------------------------------------+
; Number of entity instances            ; 1                                      ;
; Entity Instance                       ; mul:inst15|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 4                                      ;
;     -- LPM_WIDTHB                     ; 4                                      ;
;     -- LPM_WIDTHP                     ; 8                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
+---------------------------------------+----------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:31     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 19 11:15:15 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-flow
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file bcd.vhd
    Info (12022): Found design unit 1: bcd-flow
    Info (12023): Found entity 1: bcd
Info (12021): Found 2 design units, including 1 entities, in source file bcd_ascii.vhd
    Info (12022): Found design unit 1: bcd_ascii-flow
    Info (12023): Found entity 1: bcd_ascii
Info (12021): Found 2 design units, including 1 entities, in source file lcd.vhd
    Info (12022): Found design unit 1: lcd-behavioural
    Info (12023): Found entity 1: lcd
Info (12021): Found 2 design units, including 1 entities, in source file lcd_ascii.vhd
    Info (12022): Found design unit 1: lcd_ascii-behavioural
    Info (12023): Found entity 1: lcd_ascii
Info (12021): Found 1 design units, including 1 entities, in source file lab1.bdf
    Info (12023): Found entity 1: lab1
Info (12021): Found 2 design units, including 1 entities, in source file state_ascii.vhd
    Info (12022): Found design unit 1: state_ascii-behavioural
    Info (12023): Found entity 1: state_ascii
Info (12021): Found 2 design units, including 1 entities, in source file ssd7.vhd
    Info (12022): Found design unit 1: SSD7-counter
    Info (12023): Found entity 1: SSD7
Info (12021): Found 2 design units, including 1 entities, in source file bcd_4.vhd
    Info (12022): Found design unit 1: bcd_4-flow
    Info (12023): Found entity 1: bcd_4
Info (12021): Found 2 design units, including 1 entities, in source file dispsel.vhd
    Info (12022): Found design unit 1: dispSel-counter
    Info (12023): Found entity 1: dispSel
Info (12021): Found 2 design units, including 1 entities, in source file mul.vhd
    Info (12022): Found design unit 1: mul-SYN
    Info (12023): Found entity 1: mul
Info (12021): Found 2 design units, including 1 entities, in source file div.vhd
    Info (12022): Found design unit 1: div-SYN
    Info (12023): Found entity 1: div
Info (12021): Found 2 design units, including 1 entities, in source file aluc.vhd
    Info (12022): Found design unit 1: aluc-dataflow
    Info (12023): Found entity 1: aluc
Info (12021): Found 2 design units, including 1 entities, in source file aluseq.vhd
    Info (12022): Found design unit 1: aluseq-flow
    Info (12023): Found entity 1: aluseq
Info (12021): Found 2 design units, including 1 entities, in source file ram1.vhd
    Info (12022): Found design unit 1: ram1-SYN
    Info (12023): Found entity 1: ram1
Info (12021): Found 2 design units, including 1 entities, in source file ram2ar.vhd
    Info (12022): Found design unit 1: ram2ar-SYN
    Info (12023): Found entity 1: ram2AR
Info (12021): Found 2 design units, including 1 entities, in source file separator.vhd
    Info (12022): Found design unit 1: separator-sini
    Info (12023): Found entity 1: separator
Info (12021): Found 2 design units, including 1 entities, in source file delay_1s.vhd
    Info (12022): Found design unit 1: Delay_1s-flow
    Info (12023): Found entity 1: Delay_1s
Info (12127): Elaborating entity "lab1" for the top level hierarchy
Warning (275083): Bus "opcode1[7..0]" found using same base name as "opcode", which might lead to a name conflict.
Warning (275083): Bus "opcode2[7..0]" found using same base name as "opcode", which might lead to a name conflict.
Warning (275083): Bus "opcode3[7..0]" found using same base name as "opcode", which might lead to a name conflict.
Warning (275083): Bus "opcode4[7..0]" found using same base name as "opcode", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "opcode" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "opcode[4..0]" to "opcode4..0"
Warning (275080): Converted elements in bus name "opcode1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "opcode1[7..0]" to "opcode17..0"
Warning (275080): Converted elements in bus name "opcode2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "opcode2[7..0]" to "opcode27..0"
Warning (275080): Converted elements in bus name "opcode3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "opcode3[7..0]" to "opcode37..0"
Warning (275080): Converted elements in bus name "opcode4" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "opcode4[7..0]" to "opcode47..0"
Warning (275083): Bus "opcode1[7..0]" found using same base name as "opcode", which might lead to a name conflict.
Warning (275083): Bus "opcode2[7..0]" found using same base name as "opcode", which might lead to a name conflict.
Warning (275083): Bus "opcode3[7..0]" found using same base name as "opcode", which might lead to a name conflict.
Warning (275083): Bus "opcode4[7..0]" found using same base name as "opcode", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "opcode" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "opcode[4..0]" to "opcode4..0"
Warning (275080): Converted elements in bus name "opcode1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "opcode1[7..0]" to "opcode17..0"
Warning (275080): Converted elements in bus name "opcode2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "opcode2[7..0]" to "opcode27..0"
Warning (275080): Converted elements in bus name "opcode3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "opcode3[7..0]" to "opcode37..0"
Warning (275080): Converted elements in bus name "opcode4" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "opcode4[7..0]" to "opcode47..0"
Info (12128): Elaborating entity "lcd_ascii" for hierarchy "lcd_ascii:inst3"
Warning (12125): Using design file en_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: en_gen-behavioural
    Info (12023): Found entity 1: en_gen
Info (12128): Elaborating entity "en_gen" for hierarchy "lcd_ascii:inst3|en_gen:lcd_en_gen"
Info (12128): Elaborating entity "state_ascii" for hierarchy "lcd_ascii:inst3|state_ascii:lcd_cnt"
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(135): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(145): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(155): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(165): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(175): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(185): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(195): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(202): signal "Buffer_c0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(205): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(212): signal "Buffer_c1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(215): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(222): signal "Buffer_C2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(225): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(232): signal "sign_buff_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(235): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(242): signal "op_buff_c1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(245): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(252): signal "op_buff_c2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(255): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(262): signal "op_buff_c3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(265): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(272): signal "op_buff_c4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(275): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(282): signal "Buffer_s0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(285): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(292): signal "Buffer_s1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(295): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(302): signal "Buffer_s2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(305): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(312): signal "sign_buff_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(315): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(322): signal "op_buff_s1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(325): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(332): signal "op_buff_s2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(335): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(342): signal "op_buff_s3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(345): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(352): signal "op_buff_s4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(355): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_ascii.vhd(366): signal "bl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "bcd_ascii" for hierarchy "bcd_ascii:inst2"
Info (12128): Elaborating entity "alu" for hierarchy "alu:inst"
Info (12128): Elaborating entity "separator" for hierarchy "separator:inst17"
Warning (10036): Verilog HDL or VHDL warning at separator.vhd(13): object "temp" assigned a value but never read
Info (12128): Elaborating entity "ram1" for hierarchy "ram1:inst12"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram1:inst12|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram1:inst12|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram1:inst12|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram1.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aub1.tdf
    Info (12023): Found entity 1: altsyncram_aub1
Info (12128): Elaborating entity "altsyncram_aub1" for hierarchy "ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated"
Info (12128): Elaborating entity "Delay_1s" for hierarchy "Delay_1s:inst19"
Info (12128): Elaborating entity "bcd" for hierarchy "bcd:inst1"
Warning (10492): VHDL Process Statement warning at bcd.vhd(26): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(27): signal "x_real" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(28): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(29): signal "z_real" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(36): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(36): signal "cin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(38): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(38): signal "cin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(44): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(46): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(48): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(50): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(52): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(54): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(56): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(58): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(60): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(62): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(64): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(66): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(68): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(70): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(72): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(74): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(76): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(78): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(80): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(82): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(84): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(86): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(88): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(90): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(92): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(97): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(98): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd.vhd(99): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "mul" for hierarchy "mul:inst15"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "mul:inst15|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "mul:inst15|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "mul:inst15|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "4"
    Info (12134): Parameter "lpm_widthb" = "4"
    Info (12134): Parameter "lpm_widthp" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j6n.tdf
    Info (12023): Found entity 1: mult_j6n
Info (12128): Elaborating entity "mult_j6n" for hierarchy "mul:inst15|lpm_mult:lpm_mult_component|mult_j6n:auto_generated"
Info (12128): Elaborating entity "ram2AR" for hierarchy "ram2AR:inst13"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram2AR:inst13|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram2AR:inst13|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram2AR:inst13|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i4a1.tdf
    Info (12023): Found entity 1: altsyncram_i4a1
Info (12128): Elaborating entity "altsyncram_i4a1" for hierarchy "ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated"
Info (12128): Elaborating entity "div" for hierarchy "div:inst16"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "div:inst16|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "div:inst16|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "div:inst16|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "4"
    Info (12134): Parameter "lpm_widthn" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_crp.tdf
    Info (12023): Found entity 1: lpm_divide_crp
Info (12128): Elaborating entity "lpm_divide_crp" for hierarchy "div:inst16|lpm_divide:LPM_DIVIDE_component|lpm_divide_crp:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh
Info (12128): Elaborating entity "sign_div_unsign_7kh" for hierarchy "div:inst16|lpm_divide:LPM_DIVIDE_component|lpm_divide_crp:auto_generated|sign_div_unsign_7kh:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve
Info (12128): Elaborating entity "alt_u_div_gve" for hierarchy "div:inst16|lpm_divide:LPM_DIVIDE_component|lpm_divide_crp:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12128): Elaborating entity "add_sub_lkc" for hierarchy "div:inst16|lpm_divide:LPM_DIVIDE_component|lpm_divide_crp:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_lkc:add_sub_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12128): Elaborating entity "add_sub_mkc" for hierarchy "div:inst16|lpm_divide:LPM_DIVIDE_component|lpm_divide_crp:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_mkc:add_sub_1"
Info (12128): Elaborating entity "aluseq" for hierarchy "aluseq:inst10"
Warning (10036): Verilog HDL or VHDL warning at aluseq.vhd(17): object "y_temp" assigned a value but never read
Warning (10492): VHDL Process Statement warning at aluseq.vhd(32): signal "cin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at aluseq.vhd(19): inferring latch(es) for signal or variable "y_real", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "y_real[0]" at aluseq.vhd(19)
Info (10041): Inferred latch for "y_real[1]" at aluseq.vhd(19)
Info (10041): Inferred latch for "y_real[2]" at aluseq.vhd(19)
Info (10041): Inferred latch for "y_real[3]" at aluseq.vhd(19)
Info (10041): Inferred latch for "y_real[4]" at aluseq.vhd(19)
Info (10041): Inferred latch for "y_real[5]" at aluseq.vhd(19)
Info (10041): Inferred latch for "y_real[6]" at aluseq.vhd(19)
Info (10041): Inferred latch for "y_real[7]" at aluseq.vhd(19)
Info (12128): Elaborating entity "dispSel" for hierarchy "dispSel:inst14"
Warning (10492): VHDL Process Statement warning at dispSel.vhd(18): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dispSel.vhd(19): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dispSel.vhd(24): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dispSel.vhd(29): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dispSel.vhd(34): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dispSel.vhd(42): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dispSel.vhd(47): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "SSD7" for hierarchy "SSD7:inst9"
Warning (10492): VHDL Process Statement warning at SSD7.vhd(17): signal "data2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SSD7.vhd(31): signal "data1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at SSD7.vhd(15): inferring latch(es) for signal or variable "digit2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SSD7.vhd(15): inferring latch(es) for signal or variable "digit1", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "digit1[0]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit1[1]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit1[2]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit1[3]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit1[4]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit1[5]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit1[6]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit1[7]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit2[0]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit2[1]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit2[2]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit2[3]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit2[4]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit2[5]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit2[6]" at SSD7.vhd(15)
Info (10041): Inferred latch for "digit2[7]" at SSD7.vhd(15)
Info (12128): Elaborating entity "bcd_4" for hierarchy "bcd_4:inst8"
Warning (10492): VHDL Process Statement warning at bcd_4.vhd(19): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd_4.vhd(32): signal "sign" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd_4.vhd(37): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bcd_4.vhd(38): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (13014): Ignored 54 buffer(s)
    Info (13016): Ignored 5 CARRY_SUM buffer(s)
    Info (13019): Ignored 49 SOFT buffer(s)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "mul:inst15|lpm_mult:lpm_mult_component|mult_j6n:auto_generated|le5a[4]"
Warning (14026): LATCH primitive "SSD7:inst9|digit2[6]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst9|digit2[5]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst9|digit2[4]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst9|digit2[3]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst9|digit2[2]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst9|digit2[1]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst9|digit2[0]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst7|digit2[6]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst7|digit2[5]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst7|digit2[4]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst7|digit2[3]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst7|digit2[2]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst7|digit2[1]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst7|digit2[0]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst9|digit1[6]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst9|digit1[5]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst9|digit1[4]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst9|digit1[3]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst9|digit1[2]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst9|digit1[1]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst9|digit1[0]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst7|digit1[6]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst7|digit1[5]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst7|digit1[4]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst7|digit1[3]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst7|digit1[2]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst7|digit1[1]" is permanently enabled
Warning (14026): LATCH primitive "SSD7:inst7|digit1[0]" is permanently enabled
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_rw" is stuck at GND
    Warning (13410): Pin "lcd_on" is stuck at VCC
    Warning (13410): Pin "lcd_blon" is stuck at VCC
    Warning (13410): Pin "hex0[7]" is stuck at VCC
    Warning (13410): Pin "hex0[6]" is stuck at VCC
    Warning (13410): Pin "hex1[7]" is stuck at VCC
    Warning (13410): Pin "hex1[6]" is stuck at VCC
    Warning (13410): Pin "hex2[7]" is stuck at VCC
    Warning (13410): Pin "hex2[6]" is stuck at VCC
    Warning (13410): Pin "hex2[2]" is stuck at GND
    Warning (13410): Pin "hex2[1]" is stuck at GND
    Warning (13410): Pin "hex3[7]" is stuck at VCC
    Warning (13410): Pin "hex3[6]" is stuck at VCC
    Warning (13410): Pin "hex3[2]" is stuck at GND
    Warning (13410): Pin "hex3[1]" is stuck at GND
    Warning (13410): Pin "hex4[7]" is stuck at VCC
    Warning (13410): Pin "hex5[7]" is stuck at VCC
    Warning (13410): Pin "hex5[6]" is stuck at VCC
    Warning (13410): Pin "hex5[2]" is stuck at GND
    Warning (13410): Pin "hex5[1]" is stuck at GND
    Warning (13410): Pin "hex6[7]" is stuck at VCC
    Warning (13410): Pin "hex7[7]" is stuck at VCC
    Warning (13410): Pin "hex7[6]" is stuck at VCC
    Warning (13410): Pin "hex7[2]" is stuck at GND
    Warning (13410): Pin "hex7[1]" is stuck at GND
Info (17036): Removed 5 MSB VCC or GND address nodes from RAM block "ram1:inst12|altsyncram:altsyncram_component|altsyncram_aub1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 5 MSB VCC or GND address nodes from RAM block "ram2AR:inst13|altsyncram:altsyncram_component|altsyncram_i4a1:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1890 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 77 output pins
    Info (21061): Implemented 1784 logic cells
    Info (21064): Implemented 26 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 181 warnings
    Info: Peak virtual memory: 558 megabytes
    Info: Processing ended: Fri May 19 11:16:54 2017
    Info: Elapsed time: 00:01:39
    Info: Total CPU time (on all processors): 00:01:36


