$date
	Tue Aug 20 16:15:52 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_reg36 $end
$var wire 36 ! Q [35:0] $end
$var reg 36 " D [35:0] $end
$var reg 1 # dec $end
$var reg 1 $ inc $end
$var reg 1 % set $end
$var integer 32 & seed [31:0] $end
$scope module dut $end
$var wire 36 ' D [35:0] $end
$var wire 36 ( Q [35:0] $end
$var wire 1 # dec $end
$var wire 1 $ inc $end
$var wire 1 % set $end
$var reg 36 ) data [35:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b10010111110010000000001000 '
b11111100011100011010101110010010 &
0%
0$
0#
b10010111110010000000001000 "
b0 !
$end
#100
b10010111110010000000001000 !
b10010111110010000000001000 (
b10010111110010000000001000 )
1%
#200
b100110000100111011001111001100001010 "
b100110000100111011001111001100001010 '
b11000101011110101101010000110000 &
#300
b1101000101001001011100011010001101 "
b1101000101001001011100011010001101 '
b1101110111110110010100101111110 &
#400
b110010011011100110100001100100111101 "
b110010011011100110100001100100111101 '
b10010110101010101100011011111100 &
#500
0%
#600
b110011101100000100100001100111111 "
b110011101100000100100001100111111 '
b11001111101100110001010000101010 &
#700
b110011101100000100100001100111111 !
b110011101100000100100001100111111 (
b110011101100000100100001100111111 )
1%
#800
0%
#900
b110011101100000100100001101000000 !
b110011101100000100100001101000000 (
b110011101100000100100001101000000 )
1$
#1000
b110011101100000100100001100111111 !
b110011101100000100100001100111111 (
b110011101100000100100001100111111 )
1#
0$
#1100
