

================================================================
== Vitis HLS Report for 'Conv2D_HW'
================================================================
* Date:           Tue Apr  1 19:50:28 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.584 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_58_5    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_76_9  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 9 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 27 
24 --> 25 
25 --> 26 
26 --> 23 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul189 = alloca i32 1"   --->   Operation 32 'alloca' 'phi_mul189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul187 = alloca i32 1"   --->   Operation 33 'alloca' 'phi_mul187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%iFilter = alloca i32 1"   --->   Operation 34 'alloca' 'iFilter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%apply_relu_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %apply_relu"   --->   Operation 35 'read' 'apply_relu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%convHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convHeight"   --->   Operation 36 'read' 'convHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convWidth"   --->   Operation 37 'read' 'convWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%inputHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputHeight"   --->   Operation 38 'read' 'inputHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%inputWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputWidth"   --->   Operation 39 'read' 'inputWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%numFilters_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numFilters"   --->   Operation 40 'read' 'numFilters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%numChannels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numChannels"   --->   Operation 41 'read' 'numChannels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %biases"   --->   Operation 42 'read' 'biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coeffs"   --->   Operation 43 'read' 'coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 44 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 45 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%acc_2_loc = alloca i64 1"   --->   Operation 46 'alloca' 'acc_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %inputWidth_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 47 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%coeff_cache = alloca i64 1" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 48 'alloca' 'coeff_cache' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%coeff_cache_1 = alloca i64 1" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 49 'alloca' 'coeff_cache_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%coeff_cache_2 = alloca i64 1" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 50 'alloca' 'coeff_cache_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%row_buffer = alloca i64 1" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 51 'alloca' 'row_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%row_buffer_1 = alloca i64 1" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 52 'alloca' 'row_buffer_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%row_buffer_2 = alloca i64 1" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 53 'alloca' 'row_buffer_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 0, i32 %iFilter" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 54 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 0, i32 %phi_mul187" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 55 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 0, i32 %phi_mul189" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 56 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i32 %convHeight_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 57 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 58 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (6.91ns)   --->   "%mul_ln17 = mul i64 %zext_ln17, i64 %zext_ln17_1" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 59 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i32 %numChannels_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 60 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i32 %inputWidth_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 61 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (6.91ns)   --->   "%mul_ln17_2 = mul i64 %zext_ln17_4, i64 %zext_ln17_5" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 62 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 63 [1/2] (6.91ns)   --->   "%mul_ln17 = mul i64 %zext_ln17, i64 %zext_ln17_1" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 63 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (6.91ns)   --->   "%mul_ln17_2 = mul i64 %zext_ln17_4, i64 %zext_ln17_5" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 64 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i32 %numChannels_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 65 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i64 %mul_ln17" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 66 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [5/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 67 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i32 %convHeight_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 68 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i64 %mul_ln17_2" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 69 'zext' 'zext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [5/5] (6.97ns)   --->   "%mul_ln17_3 = mul i96 %zext_ln17_6, i96 %zext_ln17_7" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 70 'mul' 'mul_ln17_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 71 [4/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 71 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [4/5] (6.97ns)   --->   "%mul_ln17_3 = mul i96 %zext_ln17_6, i96 %zext_ln17_7" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 72 'mul' 'mul_ln17_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 73 [3/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 73 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [3/5] (6.97ns)   --->   "%mul_ln17_3 = mul i96 %zext_ln17_6, i96 %zext_ln17_7" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 74 'mul' 'mul_ln17_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 75 [2/2] (6.91ns)   --->   "%mul_ln38 = mul i32 %convHeight_read, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 75 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [2/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 76 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [2/5] (6.97ns)   --->   "%mul_ln17_3 = mul i96 %zext_ln17_6, i96 %zext_ln17_7" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 77 'mul' 'mul_ln17_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%spectopmodule_ln17 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 78 'spectopmodule' 'spectopmodule_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_23, i32 0, i32 0, void @empty_17, i32 0, i32 200000, void @empty_21, void @empty_16, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_22, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_2, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_3, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_4, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numChannels"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_5, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numFilters"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_6, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputWidth"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_7, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputHeight"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_24, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convWidth"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_15, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convHeight"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_10, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %apply_relu"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %apply_relu, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_11, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %apply_relu, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (2.55ns)   --->   "%sub = add i32 %inputHeight_read, i32 4294967294"   --->   Operation 111 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (2.55ns)   --->   "%sub79 = add i32 %inputWidth_read, i32 4294967294"   --->   Operation 112 'add' 'sub79' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/2] (6.91ns)   --->   "%mul_ln38 = mul i32 %convHeight_read, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 113 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 114 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/5] (6.97ns)   --->   "%mul_ln17_3 = mul i96 %zext_ln17_6, i96 %zext_ln17_7" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 115 'mul' 'mul_ln17_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_eq  i32 %convWidth_read, i32 0" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 116 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln68 = icmp_eq  i32 %inputWidth_read, i32 0" [HLS_Optimized/conv2d.cpp:68]   --->   Operation 117 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_43_2" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 118 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%phi_mul189_load = load i32 %phi_mul189" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 119 'load' 'phi_mul189_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%phi_mul187_load = load i32 %phi_mul187" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 120 'load' 'phi_mul187_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%iFilter_1 = load i32 %iFilter" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 121 'load' 'iFilter_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (2.55ns)   --->   "%add_ln38_1 = add i32 %phi_mul189_load, i32 %numChannels_read" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 122 'add' 'add_ln38_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (2.55ns)   --->   "%add_ln38_2 = add i32 %phi_mul187_load, i32 %sub79" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 123 'add' 'add_ln38_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_eq  i32 %iFilter_1, i32 %numFilters_read" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 124 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln38 = add i32 %iFilter_1, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 125 'add' 'add_ln38' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %VITIS_LOOP_43_2.split, void %for.end146.loopexit" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 126 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (6.91ns)   --->   "%mul_ln39_1 = mul i32 %phi_mul189_load, i32 %mul_ln38" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 127 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %iFilter_1, i2 0" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 128 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%p_cast8 = zext i34 %tmp" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 129 'zext' 'p_cast8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (3.52ns)   --->   "%empty = add i64 %p_cast8, i64 %biases_read" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 130 'add' 'empty' <Predicate = (!icmp_ln38)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 131 'partselect' 'p_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 132 'sext' 'p_cast_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 133 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln107 = ret" [HLS_Optimized/conv2d.cpp:107]   --->   Operation 134 'ret' 'ret_ln107' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 135 [1/2] (6.91ns)   --->   "%mul_ln39_1 = mul i32 %phi_mul189_load, i32 %mul_ln38" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 135 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 136 [2/2] (6.91ns)   --->   "%mul_ln39 = mul i32 %phi_mul187_load, i32 %sub" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 136 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [2/2] (0.00ns)   --->   "%call_ln38 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_45_4, i32 %gmem, i32 %mul_ln38, i32 %convWidth_read, i32 %mul_ln39_1, i96 %mul_ln17_1, i64 %mul_ln17, i32 %mul_ln39_1, i1 %icmp_ln45, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i64 %coeffs_read" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 137 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 138 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/2] (6.91ns)   --->   "%mul_ln39 = mul i32 %phi_mul187_load, i32 %sub" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 139 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln38 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_45_4, i32 %gmem, i32 %mul_ln38, i32 %convWidth_read, i32 %mul_ln39_1, i96 %mul_ln17_1, i64 %mul_ln17, i32 %mul_ln39_1, i1 %icmp_ln45, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i64 %coeffs_read" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 140 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i32 %mul_ln39" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 141 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (1.58ns)   --->   "%br_ln58 = br void %VITIS_LOOP_63_6" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 142 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%y = phi i32 %add_ln58, void %for.inc141.loopexit, i32 0, void %VITIS_LOOP_43_2.split" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 143 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 %add_ln58_1, void %for.inc141.loopexit, i32 0, void %VITIS_LOOP_43_2.split" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 144 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (2.55ns)   --->   "%add_ln58_1 = add i32 %phi_mul, i32 %sub79" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 145 'add' 'add_ln58_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (2.47ns)   --->   "%icmp_ln58 = icmp_eq  i32 %y, i32 %sub" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 146 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (2.55ns)   --->   "%add_ln58 = add i32 %y, i32 1" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 147 'add' 'add_ln58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %VITIS_LOOP_63_6.split, void %for.inc144.loopexit" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 148 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i32 %phi_mul" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 149 'zext' 'zext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln59 = add i33 %zext_ln59, i33 %zext_ln58" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 150 'add' 'add_ln59' <Predicate = (!icmp_ln58)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i33.i2, i33 %add_ln59, i2 0" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 151 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i35 %shl_ln" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 152 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (3.52ns)   --->   "%add_ln59_1 = add i64 %zext_ln59_1, i64 %output_r_read" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 153 'add' 'add_ln59_1' <Predicate = (!icmp_ln58)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [2/2] (0.00ns)   --->   "%call_ln59 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_68_8, i32 %gmem, i32 %y, i32 %inputWidth_read, i32 %inputHeight_read, i12 %trunc_ln17, i96 %mul_ln17_3, i32 %row_buffer_2, i32 %row_buffer_1, i32 %row_buffer, i64 %mul_ln17_2, i1 %icmp_ln68, i64 %input_r_read" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 154 'call' 'call_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln59_1, i32 2, i32 63" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 155 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i62 %trunc_ln3" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 156 'sext' 'sext_ln76' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln76" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 157 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %add_ln38, i32 %iFilter" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 158 'store' 'store_ln38' <Predicate = (icmp_ln58)> <Delay = 1.58>
ST_13 : Operation 159 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %add_ln38_2, i32 %phi_mul187" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 159 'store' 'store_ln38' <Predicate = (icmp_ln58)> <Delay = 1.58>
ST_13 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %add_ln38_1, i32 %phi_mul189" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 160 'store' 'store_ln38' <Predicate = (icmp_ln58)> <Delay = 1.58>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_43_2" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 161 'br' 'br_ln38' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln59 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_68_8, i32 %gmem, i32 %y, i32 %inputWidth_read, i32 %inputHeight_read, i12 %trunc_ln17, i96 %mul_ln17_3, i32 %row_buffer_2, i32 %row_buffer_1, i32 %row_buffer, i64 %mul_ln17_2, i1 %icmp_ln68, i64 %input_r_read" [HLS_Optimized/conv2d.cpp:59]   --->   Operation 162 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 163 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 164 [1/1] (7.30ns)   --->   "%empty_65 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %sub79" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 164 'writereq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 165 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 165 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 166 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 166 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 167 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 167 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 168 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 168 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 169 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 169 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 170 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 170 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 171 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 172 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 173 [1/1] (1.58ns)   --->   "%br_ln76 = br void %VITIS_LOOP_80_10" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 173 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>

State 23 <SV = 22> <Delay = 2.55>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%x = phi i32 %add_ln76, void %VITIS_LOOP_80_10.split, i32 0, void %VITIS_LOOP_63_6.split" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 174 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp_eq  i32 %x, i32 %sub79" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 175 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 176 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %x, i32 1" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 176 'add' 'add_ln76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %VITIS_LOOP_80_10.split, void %for.inc141.loopexit" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 177 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%empty_66 = trunc i32 %x" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 178 'trunc' 'empty_66' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_23 : Operation 179 [2/2] (0.00ns)   --->   "%call_ln17 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12, i96 %mul_ln17_1, i64 %mul_ln17, i12 %trunc_ln17, i32 %convWidth_read, i1 %icmp_ln45, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i12 %empty_66, i32 %row_buffer, i32 %row_buffer_1, i32 %row_buffer_2, i32 %acc_2_loc" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 179 'call' 'call_ln17' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 180 [1/2] (0.00ns)   --->   "%call_ln17 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12, i96 %mul_ln17_1, i64 %mul_ln17, i12 %trunc_ln17, i32 %convWidth_read, i1 %icmp_ln45, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i12 %empty_66, i32 %row_buffer, i32 %row_buffer_1, i32 %row_buffer_2, i32 %acc_2_loc" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 180 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 3.53>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%acc_2_loc_load = load i32 %acc_2_loc"   --->   Operation 181 'load' 'acc_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (2.55ns)   --->   "%acc = add i32 %gmem_addr_read, i32 %acc_2_loc_load" [HLS_Optimized/conv2d.cpp:97]   --->   Operation 182 'add' 'acc' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %acc, i32 31" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 183 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%and_ln99 = and i1 %tmp_1, i1 %apply_relu_read" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 184 'and' 'and_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (0.97ns) (out node of the LUT)   --->   "%acc_2 = select i1 %and_ln99, i32 0, i32 %acc" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 185 'select' 'acc_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 186 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (7.30ns)   --->   "%write_ln103 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_2, i32 %acc_2, i4 15" [HLS_Optimized/conv2d.cpp:103]   --->   Operation 187 'write' 'write_ln103' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_80_10" [HLS_Optimized/conv2d.cpp:76]   --->   Operation 188 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 27 <SV = 23> <Delay = 7.30>
ST_27 : Operation 189 [5/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:105]   --->   Operation 189 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 24> <Delay = 7.30>
ST_28 : Operation 190 [4/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:105]   --->   Operation 190 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 25> <Delay = 7.30>
ST_29 : Operation 191 [3/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:105]   --->   Operation 191 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 26> <Delay = 7.30>
ST_30 : Operation 192 [2/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:105]   --->   Operation 192 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 27> <Delay = 7.30>
ST_31 : Operation 193 [1/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:105]   --->   Operation 193 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln58 = br void %VITIS_LOOP_63_6" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 194 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('iFilter') [15]  (0 ns)
	'store' operation ('store_ln38', HLS_Optimized/conv2d.cpp:38) of constant 0 on local variable 'iFilter' [85]  (1.59 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln17', HLS_Optimized/conv2d.cpp:17) [73]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln17', HLS_Optimized/conv2d.cpp:17) [73]  (6.91 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS_Optimized/conv2d.cpp:17) [76]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS_Optimized/conv2d.cpp:17) [76]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS_Optimized/conv2d.cpp:17) [76]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS_Optimized/conv2d.cpp:17) [76]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS_Optimized/conv2d.cpp:17) [76]  (6.98 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'load' operation ('phi_mul189_load', HLS_Optimized/conv2d.cpp:39) on local variable 'phi_mul189' [90]  (0 ns)
	'mul' operation ('mul_ln39_1', HLS_Optimized/conv2d.cpp:39) [101]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln39_1', HLS_Optimized/conv2d.cpp:39) [101]  (6.91 ns)

 <State 11>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln39', HLS_Optimized/conv2d.cpp:39) [100]  (6.91 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln39', HLS_Optimized/conv2d.cpp:39) [100]  (6.91 ns)

 <State 13>: 6.07ns
The critical path consists of the following:
	'phi' operation ('phi_mul', HLS_Optimized/conv2d.cpp:58) with incoming values : ('add_ln58_1', HLS_Optimized/conv2d.cpp:58) [113]  (0 ns)
	'add' operation ('add_ln59', HLS_Optimized/conv2d.cpp:59) [121]  (2.55 ns)
	'add' operation ('add_ln59_1', HLS_Optimized/conv2d.cpp:59) [124]  (3.52 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLS_Optimized/conv2d.cpp:38) on port 'gmem' (HLS_Optimized/conv2d.cpp:38) [126]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLS_Optimized/conv2d.cpp:38) on port 'gmem' (HLS_Optimized/conv2d.cpp:38) [126]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLS_Optimized/conv2d.cpp:38) on port 'gmem' (HLS_Optimized/conv2d.cpp:38) [126]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLS_Optimized/conv2d.cpp:38) on port 'gmem' (HLS_Optimized/conv2d.cpp:38) [126]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLS_Optimized/conv2d.cpp:38) on port 'gmem' (HLS_Optimized/conv2d.cpp:38) [126]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLS_Optimized/conv2d.cpp:38) on port 'gmem' (HLS_Optimized/conv2d.cpp:38) [126]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLS_Optimized/conv2d.cpp:38) on port 'gmem' (HLS_Optimized/conv2d.cpp:38) [126]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', HLS_Optimized/conv2d.cpp:38) on port 'gmem' (HLS_Optimized/conv2d.cpp:38) [127]  (7.3 ns)

 <State 23>: 2.55ns
The critical path consists of the following:
	'phi' operation ('x', HLS_Optimized/conv2d.cpp:76) with incoming values : ('add_ln76', HLS_Optimized/conv2d.cpp:76) [134]  (0 ns)
	'add' operation ('add_ln76', HLS_Optimized/conv2d.cpp:76) [136]  (2.55 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 3.53ns
The critical path consists of the following:
	'load' operation ('acc_2_loc_load') on local variable 'acc_2_loc' [142]  (0 ns)
	'add' operation ('acc', HLS_Optimized/conv2d.cpp:97) [143]  (2.55 ns)
	'select' operation ('acc', HLS_Optimized/conv2d.cpp:99) [146]  (0.978 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln103', HLS_Optimized/conv2d.cpp:103) on port 'gmem' (HLS_Optimized/conv2d.cpp:103) [147]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_67', HLS_Optimized/conv2d.cpp:105) on port 'gmem' (HLS_Optimized/conv2d.cpp:105) [150]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_67', HLS_Optimized/conv2d.cpp:105) on port 'gmem' (HLS_Optimized/conv2d.cpp:105) [150]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_67', HLS_Optimized/conv2d.cpp:105) on port 'gmem' (HLS_Optimized/conv2d.cpp:105) [150]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_67', HLS_Optimized/conv2d.cpp:105) on port 'gmem' (HLS_Optimized/conv2d.cpp:105) [150]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_67', HLS_Optimized/conv2d.cpp:105) on port 'gmem' (HLS_Optimized/conv2d.cpp:105) [150]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
