
IMU_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000137b8  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004137b8  004137b8  0001b7b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009ec  20000000  004137c0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00003640  200009f0  004141b0  000209ec  2**3
                  ALLOC
  4 .stack        00000800  20004030  004177f0  000209ec  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000209ec  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00020a15  2**0
                  CONTENTS, READONLY
  7 .debug_info   000164ba  00000000  00000000  00020a70  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004025  00000000  00000000  00036f2a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000070f8  00000000  00000000  0003af4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001428  00000000  00000000  00042047  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000011d8  00000000  00000000  0004346f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001777a  00000000  00000000  00044647  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001b4e2  00000000  00000000  0005bdc1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004af24  00000000  00000000  000772a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000053a8  00000000  00000000  000c21c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20004830 	.word	0x20004830
  400004:	004057b5 	.word	0x004057b5
  400008:	004057ad 	.word	0x004057ad
  40000c:	004057ad 	.word	0x004057ad
  400010:	004057ad 	.word	0x004057ad
  400014:	004057ad 	.word	0x004057ad
  400018:	004057ad 	.word	0x004057ad
	...
  40002c:	00405cdd 	.word	0x00405cdd
  400030:	004057ad 	.word	0x004057ad
  400034:	00000000 	.word	0x00000000
  400038:	00405dc9 	.word	0x00405dc9
  40003c:	00405e05 	.word	0x00405e05
  400040:	004057ad 	.word	0x004057ad
  400044:	004057ad 	.word	0x004057ad
  400048:	004057ad 	.word	0x004057ad
  40004c:	004057ad 	.word	0x004057ad
  400050:	004057ad 	.word	0x004057ad
  400054:	004057ad 	.word	0x004057ad
  400058:	004057ad 	.word	0x004057ad
  40005c:	004057ad 	.word	0x004057ad
  400060:	004034f9 	.word	0x004034f9
  400064:	00403509 	.word	0x00403509
  400068:	004057ad 	.word	0x004057ad
  40006c:	00404e01 	.word	0x00404e01
  400070:	00404e19 	.word	0x00404e19
  400074:	00404e31 	.word	0x00404e31
  400078:	004057ad 	.word	0x004057ad
  40007c:	004057ad 	.word	0x004057ad
  400080:	004057ad 	.word	0x004057ad
  400084:	004057ad 	.word	0x004057ad
  400088:	004057ad 	.word	0x004057ad
  40008c:	00402c61 	.word	0x00402c61
  400090:	00402c71 	.word	0x00402c71
  400094:	00400fb1 	.word	0x00400fb1
  400098:	004057ad 	.word	0x004057ad
  40009c:	004057ad 	.word	0x004057ad
  4000a0:	004057ad 	.word	0x004057ad
  4000a4:	004057ad 	.word	0x004057ad
  4000a8:	004057ad 	.word	0x004057ad
  4000ac:	004057ad 	.word	0x004057ad
  4000b0:	004057ad 	.word	0x004057ad
  4000b4:	004057ad 	.word	0x004057ad
  4000b8:	004057ad 	.word	0x004057ad
  4000bc:	004057ad 	.word	0x004057ad
  4000c0:	004057ad 	.word	0x004057ad

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	200009f0 	.word	0x200009f0
  4000e0:	00000000 	.word	0x00000000
  4000e4:	004137c0 	.word	0x004137c0

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	004137c0 	.word	0x004137c0
  40010c:	200009f4 	.word	0x200009f4
  400110:	004137c0 	.word	0x004137c0
  400114:	00000000 	.word	0x00000000

00400118 <parseCMD>:
	{	"go",			cStartSample},
	{	"tTotalSample",	cTotalTimeTest},
	{	"end",			cUnknowCommand},
};

static commVar parseCMD(char *buf){
  400118:	b580      	push	{r7, lr}
  40011a:	b088      	sub	sp, #32
  40011c:	af00      	add	r7, sp, #0
  40011e:	6078      	str	r0, [r7, #4]
  400120:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
  400122:	2300      	movs	r3, #0
  400124:	61fb      	str	r3, [r7, #28]
	commVar cmdParse;
	cmdParse.func = NULL;
  400126:	2300      	movs	r3, #0
  400128:	60fb      	str	r3, [r7, #12]
	cmdParse.type = 0;
  40012a:	2300      	movs	r3, #0
  40012c:	743b      	strb	r3, [r7, #16]
	cmdParse.value = 0;
  40012e:	f04f 0300 	mov.w	r3, #0
  400132:	617b      	str	r3, [r7, #20]
	char *pch;
	
	if (strstr(buf, ";")){
  400134:	6838      	ldr	r0, [r7, #0]
  400136:	213b      	movs	r1, #59	; 0x3b
  400138:	4b26      	ldr	r3, [pc, #152]	; (4001d4 <parseCMD+0xbc>)
  40013a:	4798      	blx	r3
  40013c:	4603      	mov	r3, r0
  40013e:	2b00      	cmp	r3, #0
  400140:	d03d      	beq.n	4001be <parseCMD+0xa6>
		pch = strtok(buf, ";");
  400142:	6838      	ldr	r0, [r7, #0]
  400144:	4924      	ldr	r1, [pc, #144]	; (4001d8 <parseCMD+0xc0>)
  400146:	4b25      	ldr	r3, [pc, #148]	; (4001dc <parseCMD+0xc4>)
  400148:	4798      	blx	r3
  40014a:	61b8      	str	r0, [r7, #24]
		while( pch != NULL ){
  40014c:	e034      	b.n	4001b8 <parseCMD+0xa0>
			switch (i++){
  40014e:	69fb      	ldr	r3, [r7, #28]
  400150:	1c5a      	adds	r2, r3, #1
  400152:	61fa      	str	r2, [r7, #28]
  400154:	2b01      	cmp	r3, #1
  400156:	d00a      	beq.n	40016e <parseCMD+0x56>
  400158:	2b01      	cmp	r3, #1
  40015a:	d302      	bcc.n	400162 <parseCMD+0x4a>
  40015c:	2b02      	cmp	r3, #2
  40015e:	d016      	beq.n	40018e <parseCMD+0x76>
  400160:	e025      	b.n	4001ae <parseCMD+0x96>
				case 0:
					cmdParse.func = cmdToFunc(pch);
  400162:	69b8      	ldr	r0, [r7, #24]
  400164:	4b1e      	ldr	r3, [pc, #120]	; (4001e0 <parseCMD+0xc8>)
  400166:	4798      	blx	r3
  400168:	4603      	mov	r3, r0
  40016a:	60fb      	str	r3, [r7, #12]
					break;
  40016c:	e01f      	b.n	4001ae <parseCMD+0x96>
				case 1:
					if (isFloat(pch)){
  40016e:	69b8      	ldr	r0, [r7, #24]
  400170:	4b1c      	ldr	r3, [pc, #112]	; (4001e4 <parseCMD+0xcc>)
  400172:	4798      	blx	r3
  400174:	4603      	mov	r3, r0
  400176:	2b00      	cmp	r3, #0
  400178:	d006      	beq.n	400188 <parseCMD+0x70>
						cmdParse.type = atoi(pch);
  40017a:	69b8      	ldr	r0, [r7, #24]
  40017c:	4b1a      	ldr	r3, [pc, #104]	; (4001e8 <parseCMD+0xd0>)
  40017e:	4798      	blx	r3
  400180:	4603      	mov	r3, r0
  400182:	b2db      	uxtb	r3, r3
  400184:	743b      	strb	r3, [r7, #16]
					} else {
						cmdParse.type = 0;
					}					
					break;
  400186:	e012      	b.n	4001ae <parseCMD+0x96>
					break;
				case 1:
					if (isFloat(pch)){
						cmdParse.type = atoi(pch);
					} else {
						cmdParse.type = 0;
  400188:	2300      	movs	r3, #0
  40018a:	743b      	strb	r3, [r7, #16]
					}					
					break;
  40018c:	e00f      	b.n	4001ae <parseCMD+0x96>
				case 2:
					if (isFloat(pch)){
  40018e:	69b8      	ldr	r0, [r7, #24]
  400190:	4b14      	ldr	r3, [pc, #80]	; (4001e4 <parseCMD+0xcc>)
  400192:	4798      	blx	r3
  400194:	4603      	mov	r3, r0
  400196:	2b00      	cmp	r3, #0
  400198:	d005      	beq.n	4001a6 <parseCMD+0x8e>
						cmdParse.value = atoff(pch);
  40019a:	69b8      	ldr	r0, [r7, #24]
  40019c:	4b13      	ldr	r3, [pc, #76]	; (4001ec <parseCMD+0xd4>)
  40019e:	4798      	blx	r3
  4001a0:	4603      	mov	r3, r0
  4001a2:	617b      	str	r3, [r7, #20]
					} else {
						cmdParse.value = 0;
					}
					break;
  4001a4:	e002      	b.n	4001ac <parseCMD+0x94>
					break;
				case 2:
					if (isFloat(pch)){
						cmdParse.value = atoff(pch);
					} else {
						cmdParse.value = 0;
  4001a6:	f04f 0300 	mov.w	r3, #0
  4001aa:	617b      	str	r3, [r7, #20]
					}
					break;
  4001ac:	bf00      	nop
			}
			pch = strtok(NULL, ";");
  4001ae:	2000      	movs	r0, #0
  4001b0:	4909      	ldr	r1, [pc, #36]	; (4001d8 <parseCMD+0xc0>)
  4001b2:	4b0a      	ldr	r3, [pc, #40]	; (4001dc <parseCMD+0xc4>)
  4001b4:	4798      	blx	r3
  4001b6:	61b8      	str	r0, [r7, #24]
	cmdParse.value = 0;
	char *pch;
	
	if (strstr(buf, ";")){
		pch = strtok(buf, ";");
		while( pch != NULL ){
  4001b8:	69bb      	ldr	r3, [r7, #24]
  4001ba:	2b00      	cmp	r3, #0
  4001bc:	d1c7      	bne.n	40014e <parseCMD+0x36>
			}
			pch = strtok(NULL, ";");
		}
	}
	
	return cmdParse;
  4001be:	687b      	ldr	r3, [r7, #4]
  4001c0:	f107 020c 	add.w	r2, r7, #12
  4001c4:	ca07      	ldmia	r2, {r0, r1, r2}
  4001c6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
  4001ca:	6878      	ldr	r0, [r7, #4]
  4001cc:	3720      	adds	r7, #32
  4001ce:	46bd      	mov	sp, r7
  4001d0:	bd80      	pop	{r7, pc}
  4001d2:	bf00      	nop
  4001d4:	0040adad 	.word	0x0040adad
  4001d8:	004126d8 	.word	0x004126d8
  4001dc:	0040c209 	.word	0x0040c209
  4001e0:	004001f1 	.word	0x004001f1
  4001e4:	00400291 	.word	0x00400291
  4001e8:	0040a9e9 	.word	0x0040a9e9
  4001ec:	0040a9e1 	.word	0x0040a9e1

004001f0 <cmdToFunc>:

static funcCommand cmdToFunc(char *buf){
  4001f0:	b580      	push	{r7, lr}
  4001f2:	b084      	sub	sp, #16
  4001f4:	af00      	add	r7, sp, #0
  4001f6:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; functionsMap[i].func != cUnknowCommand; i++){
  4001f8:	2300      	movs	r3, #0
  4001fa:	60fb      	str	r3, [r7, #12]
  4001fc:	e01a      	b.n	400234 <cmdToFunc+0x44>
		if (strcmp(buf, functionsMap[i].str) == 0){
  4001fe:	68fa      	ldr	r2, [r7, #12]
  400200:	4613      	mov	r3, r2
  400202:	00db      	lsls	r3, r3, #3
  400204:	4413      	add	r3, r2
  400206:	009b      	lsls	r3, r3, #2
  400208:	4a13      	ldr	r2, [pc, #76]	; (400258 <cmdToFunc+0x68>)
  40020a:	4413      	add	r3, r2
  40020c:	6878      	ldr	r0, [r7, #4]
  40020e:	4619      	mov	r1, r3
  400210:	4b12      	ldr	r3, [pc, #72]	; (40025c <cmdToFunc+0x6c>)
  400212:	4798      	blx	r3
  400214:	4603      	mov	r3, r0
  400216:	2b00      	cmp	r3, #0
  400218:	d109      	bne.n	40022e <cmdToFunc+0x3e>
			//Comando encontrado, retornar função:
			return functionsMap[i].func;
  40021a:	490f      	ldr	r1, [pc, #60]	; (400258 <cmdToFunc+0x68>)
  40021c:	68fa      	ldr	r2, [r7, #12]
  40021e:	4613      	mov	r3, r2
  400220:	00db      	lsls	r3, r3, #3
  400222:	4413      	add	r3, r2
  400224:	009b      	lsls	r3, r3, #2
  400226:	440b      	add	r3, r1
  400228:	3320      	adds	r3, #32
  40022a:	681b      	ldr	r3, [r3, #0]
  40022c:	e00f      	b.n	40024e <cmdToFunc+0x5e>
	return cmdParse;
}

static funcCommand cmdToFunc(char *buf){
	uint32_t i;
	for (i = 0; functionsMap[i].func != cUnknowCommand; i++){
  40022e:	68fb      	ldr	r3, [r7, #12]
  400230:	3301      	adds	r3, #1
  400232:	60fb      	str	r3, [r7, #12]
  400234:	4908      	ldr	r1, [pc, #32]	; (400258 <cmdToFunc+0x68>)
  400236:	68fa      	ldr	r2, [r7, #12]
  400238:	4613      	mov	r3, r2
  40023a:	00db      	lsls	r3, r3, #3
  40023c:	4413      	add	r3, r2
  40023e:	009b      	lsls	r3, r3, #2
  400240:	440b      	add	r3, r1
  400242:	3320      	adds	r3, #32
  400244:	681a      	ldr	r2, [r3, #0]
  400246:	4b06      	ldr	r3, [pc, #24]	; (400260 <cmdToFunc+0x70>)
  400248:	429a      	cmp	r2, r3
  40024a:	d1d8      	bne.n	4001fe <cmdToFunc+0xe>
			return functionsMap[i].func;
		}
	}
	
	//Se não encontrado, retornar função de Command Unknow
	return cUnknowCommand;
  40024c:	4b04      	ldr	r3, [pc, #16]	; (400260 <cmdToFunc+0x70>)
}
  40024e:	4618      	mov	r0, r3
  400250:	3710      	adds	r7, #16
  400252:	46bd      	mov	sp, r7
  400254:	bd80      	pop	{r7, pc}
  400256:	bf00      	nop
  400258:	0041266c 	.word	0x0041266c
  40025c:	0040aea1 	.word	0x0040aea1
  400260:	004002dd 	.word	0x004002dd

00400264 <receiveCMD>:

void receiveCMD(char *buf){
  400264:	b590      	push	{r4, r7, lr}
  400266:	b087      	sub	sp, #28
  400268:	af00      	add	r7, sp, #0
  40026a:	6078      	str	r0, [r7, #4]
	commVar cmdVal;
	
	cmdVal = parseCMD(buf);
  40026c:	f107 030c 	add.w	r3, r7, #12
  400270:	4618      	mov	r0, r3
  400272:	6879      	ldr	r1, [r7, #4]
  400274:	4b05      	ldr	r3, [pc, #20]	; (40028c <receiveCMD+0x28>)
  400276:	4798      	blx	r3
	
	cmdVal.func(cmdVal);
  400278:	68fc      	ldr	r4, [r7, #12]
  40027a:	f107 030c 	add.w	r3, r7, #12
  40027e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  400282:	47a0      	blx	r4
}
  400284:	371c      	adds	r7, #28
  400286:	46bd      	mov	sp, r7
  400288:	bd90      	pop	{r4, r7, pc}
  40028a:	bf00      	nop
  40028c:	00400119 	.word	0x00400119

00400290 <isFloat>:

static uint8_t isFloat(char *str){
  400290:	b480      	push	{r7}
  400292:	b083      	sub	sp, #12
  400294:	af00      	add	r7, sp, #0
  400296:	6078      	str	r0, [r7, #4]
	while(*str){
  400298:	e013      	b.n	4002c2 <isFloat+0x32>
		if ( (!isdigit(*str)) && ( (*str) != '.' ) ){
  40029a:	4b0f      	ldr	r3, [pc, #60]	; (4002d8 <isFloat+0x48>)
  40029c:	681a      	ldr	r2, [r3, #0]
  40029e:	687b      	ldr	r3, [r7, #4]
  4002a0:	781b      	ldrb	r3, [r3, #0]
  4002a2:	3301      	adds	r3, #1
  4002a4:	4413      	add	r3, r2
  4002a6:	781b      	ldrb	r3, [r3, #0]
  4002a8:	f003 0304 	and.w	r3, r3, #4
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	d105      	bne.n	4002bc <isFloat+0x2c>
  4002b0:	687b      	ldr	r3, [r7, #4]
  4002b2:	781b      	ldrb	r3, [r3, #0]
  4002b4:	2b2e      	cmp	r3, #46	; 0x2e
  4002b6:	d001      	beq.n	4002bc <isFloat+0x2c>
			return false;
  4002b8:	2300      	movs	r3, #0
  4002ba:	e007      	b.n	4002cc <isFloat+0x3c>
		}
		str++;
  4002bc:	687b      	ldr	r3, [r7, #4]
  4002be:	3301      	adds	r3, #1
  4002c0:	607b      	str	r3, [r7, #4]
	
	cmdVal.func(cmdVal);
}

static uint8_t isFloat(char *str){
	while(*str){
  4002c2:	687b      	ldr	r3, [r7, #4]
  4002c4:	781b      	ldrb	r3, [r3, #0]
  4002c6:	2b00      	cmp	r3, #0
  4002c8:	d1e7      	bne.n	40029a <isFloat+0xa>
		if ( (!isdigit(*str)) && ( (*str) != '.' ) ){
			return false;
		}
		str++;
	}
	return true;
  4002ca:	2301      	movs	r3, #1
}
  4002cc:	4618      	mov	r0, r3
  4002ce:	370c      	adds	r7, #12
  4002d0:	46bd      	mov	sp, r7
  4002d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002d6:	4770      	bx	lr
  4002d8:	20000148 	.word	0x20000148

004002dc <cUnknowCommand>:

void cUnknowCommand(commVar values){
  4002dc:	b580      	push	{r7, lr}
  4002de:	b084      	sub	sp, #16
  4002e0:	af00      	add	r7, sp, #0
  4002e2:	1d3b      	adds	r3, r7, #4
  4002e4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	printf_mux("\tCOMMAND UNKNOW\r\n");
  4002e8:	4802      	ldr	r0, [pc, #8]	; (4002f4 <cUnknowCommand+0x18>)
  4002ea:	4b03      	ldr	r3, [pc, #12]	; (4002f8 <cUnknowCommand+0x1c>)
  4002ec:	4798      	blx	r3
}
  4002ee:	3710      	adds	r7, #16
  4002f0:	46bd      	mov	sp, r7
  4002f2:	bd80      	pop	{r7, pc}
  4002f4:	004126dc 	.word	0x004126dc
  4002f8:	00401489 	.word	0x00401489

004002fc <initComplFilter>:

#include "ComplementaryFilter.h"

#define ALPHA			0.7143//0.8333//0.9091

double initComplFilter(ADXL_Addr_Dev dev){
  4002fc:	b580      	push	{r7, lr}
  4002fe:	b088      	sub	sp, #32
  400300:	af00      	add	r7, sp, #0
  400302:	4603      	mov	r3, r0
  400304:	71fb      	strb	r3, [r7, #7]
	double acelInit[3];
	getAllAcelValue(dev, acelInit);
  400306:	79fa      	ldrb	r2, [r7, #7]
  400308:	f107 0308 	add.w	r3, r7, #8
  40030c:	4610      	mov	r0, r2
  40030e:	4619      	mov	r1, r3
  400310:	4b06      	ldr	r3, [pc, #24]	; (40032c <initComplFilter+0x30>)
  400312:	4798      	blx	r3
	return getPureAngle(acelInit);
  400314:	f107 0308 	add.w	r3, r7, #8
  400318:	4618      	mov	r0, r3
  40031a:	4b05      	ldr	r3, [pc, #20]	; (400330 <initComplFilter+0x34>)
  40031c:	4798      	blx	r3
  40031e:	4602      	mov	r2, r0
  400320:	460b      	mov	r3, r1
}
  400322:	4610      	mov	r0, r2
  400324:	4619      	mov	r1, r3
  400326:	3720      	adds	r7, #32
  400328:	46bd      	mov	sp, r7
  40032a:	bd80      	pop	{r7, pc}
  40032c:	004008b9 	.word	0x004008b9
  400330:	00400839 	.word	0x00400839
  400334:	00000000 	.word	0x00000000

00400338 <getComplFilterAngle>:

void getComplFilterAngle(double *angle, double *acel, double *gyro, double dt){
  400338:	b5f0      	push	{r4, r5, r6, r7, lr}
  40033a:	b087      	sub	sp, #28
  40033c:	af00      	add	r7, sp, #0
  40033e:	60f8      	str	r0, [r7, #12]
  400340:	60b9      	str	r1, [r7, #8]
  400342:	607a      	str	r2, [r7, #4]
	double angle_measure;
	
	angle_measure = getPureAngle(acel);
  400344:	68b8      	ldr	r0, [r7, #8]
  400346:	4b20      	ldr	r3, [pc, #128]	; (4003c8 <getComplFilterAngle+0x90>)
  400348:	4798      	blx	r3
  40034a:	e9c7 0104 	strd	r0, r1, [r7, #16]
	
	*angle = (*angle + (gyro[Axis_Z]*dt) )*ALPHA + (1-ALPHA)*angle_measure;
  40034e:	68fb      	ldr	r3, [r7, #12]
  400350:	e9d3 4500 	ldrd	r4, r5, [r3]
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	3310      	adds	r3, #16
  400358:	e9d3 2300 	ldrd	r2, r3, [r3]
  40035c:	4e1b      	ldr	r6, [pc, #108]	; (4003cc <getComplFilterAngle+0x94>)
  40035e:	4610      	mov	r0, r2
  400360:	4619      	mov	r1, r3
  400362:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  400366:	47b0      	blx	r6
  400368:	4602      	mov	r2, r0
  40036a:	460b      	mov	r3, r1
  40036c:	4e18      	ldr	r6, [pc, #96]	; (4003d0 <getComplFilterAngle+0x98>)
  40036e:	4620      	mov	r0, r4
  400370:	4629      	mov	r1, r5
  400372:	47b0      	blx	r6
  400374:	4602      	mov	r2, r0
  400376:	460b      	mov	r3, r1
  400378:	4c14      	ldr	r4, [pc, #80]	; (4003cc <getComplFilterAngle+0x94>)
  40037a:	4610      	mov	r0, r2
  40037c:	4619      	mov	r1, r3
  40037e:	a30e      	add	r3, pc, #56	; (adr r3, 4003b8 <getComplFilterAngle+0x80>)
  400380:	e9d3 2300 	ldrd	r2, r3, [r3]
  400384:	47a0      	blx	r4
  400386:	4602      	mov	r2, r0
  400388:	460b      	mov	r3, r1
  40038a:	4614      	mov	r4, r2
  40038c:	461d      	mov	r5, r3
  40038e:	4e0f      	ldr	r6, [pc, #60]	; (4003cc <getComplFilterAngle+0x94>)
  400390:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  400394:	a30a      	add	r3, pc, #40	; (adr r3, 4003c0 <getComplFilterAngle+0x88>)
  400396:	e9d3 2300 	ldrd	r2, r3, [r3]
  40039a:	47b0      	blx	r6
  40039c:	4602      	mov	r2, r0
  40039e:	460b      	mov	r3, r1
  4003a0:	4e0b      	ldr	r6, [pc, #44]	; (4003d0 <getComplFilterAngle+0x98>)
  4003a2:	4620      	mov	r0, r4
  4003a4:	4629      	mov	r1, r5
  4003a6:	47b0      	blx	r6
  4003a8:	4602      	mov	r2, r0
  4003aa:	460b      	mov	r3, r1
  4003ac:	68f9      	ldr	r1, [r7, #12]
  4003ae:	e9c1 2300 	strd	r2, r3, [r1]
  4003b2:	371c      	adds	r7, #28
  4003b4:	46bd      	mov	sp, r7
  4003b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4003b8:	ac710cb3 	.word	0xac710cb3
  4003bc:	3fe6db8b 	.word	0x3fe6db8b
  4003c0:	a71de69a 	.word	0xa71de69a
  4003c4:	3fd248e8 	.word	0x3fd248e8
  4003c8:	00400839 	.word	0x00400839
  4003cc:	00409dd5 	.word	0x00409dd5
  4003d0:	00409a71 	.word	0x00409a71
  4003d4:	f3af 8000 	nop.w

004003d8 <initKalman>:
double angle = 0;
double bias = 0;

double P[2][2] = {0};

void initKalman(KalmanConst *kalmanInit){
  4003d8:	b480      	push	{r7}
  4003da:	b083      	sub	sp, #12
  4003dc:	af00      	add	r7, sp, #0
  4003de:	6078      	str	r0, [r7, #4]
	Qangle		=	kalmanInit->Qangle;
  4003e0:	687b      	ldr	r3, [r7, #4]
  4003e2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4003e6:	491c      	ldr	r1, [pc, #112]	; (400458 <initKalman+0x80>)
  4003e8:	e9c1 2300 	strd	r2, r3, [r1]
	Qbias		=	kalmanInit->Qbias;
  4003ec:	687b      	ldr	r3, [r7, #4]
  4003ee:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  4003f2:	491a      	ldr	r1, [pc, #104]	; (40045c <initKalman+0x84>)
  4003f4:	e9c1 2300 	strd	r2, r3, [r1]
	Rmeasure	=	kalmanInit->Rmeasure;
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  4003fe:	4918      	ldr	r1, [pc, #96]	; (400460 <initKalman+0x88>)
  400400:	e9c1 2300 	strd	r2, r3, [r1]
	
	angle		=	kalmanInit->angleInit;	//Reset Angle
  400404:	687b      	ldr	r3, [r7, #4]
  400406:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  40040a:	4916      	ldr	r1, [pc, #88]	; (400464 <initKalman+0x8c>)
  40040c:	e9c1 2300 	strd	r2, r3, [r1]
	bias		=	kalmanInit->bias;		//Reset Bias
  400410:	687b      	ldr	r3, [r7, #4]
  400412:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  400416:	4914      	ldr	r1, [pc, #80]	; (400468 <initKalman+0x90>)
  400418:	e9c1 2300 	strd	r2, r3, [r1]
	
	P[0][0]		=	kalmanInit->P[0][0];	//Initialize Error Covariance Matrix
  40041c:	687b      	ldr	r3, [r7, #4]
  40041e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
  400422:	4912      	ldr	r1, [pc, #72]	; (40046c <initKalman+0x94>)
  400424:	e9c1 2300 	strd	r2, r3, [r1]
	P[1][0]		=	kalmanInit->P[1][0];
  400428:	687b      	ldr	r3, [r7, #4]
  40042a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
  40042e:	490f      	ldr	r1, [pc, #60]	; (40046c <initKalman+0x94>)
  400430:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[0][1]		=	kalmanInit->P[0][1];
  400434:	687b      	ldr	r3, [r7, #4]
  400436:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
  40043a:	490c      	ldr	r1, [pc, #48]	; (40046c <initKalman+0x94>)
  40043c:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][1]		=	kalmanInit->P[1][1];
  400440:	687b      	ldr	r3, [r7, #4]
  400442:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
  400446:	4909      	ldr	r1, [pc, #36]	; (40046c <initKalman+0x94>)
  400448:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
  40044c:	370c      	adds	r7, #12
  40044e:	46bd      	mov	sp, r7
  400450:	f85d 7b04 	ldr.w	r7, [sp], #4
  400454:	4770      	bx	lr
  400456:	bf00      	nop
  400458:	20000a10 	.word	0x20000a10
  40045c:	20000a18 	.word	0x20000a18
  400460:	20000a20 	.word	0x20000a20
  400464:	20000a28 	.word	0x20000a28
  400468:	20000a30 	.word	0x20000a30
  40046c:	20000a38 	.word	0x20000a38

00400470 <getKalmanAngle>:

double getKalmanAngle (float newAngle, float newRate, float dt){
  400470:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400474:	b093      	sub	sp, #76	; 0x4c
  400476:	af00      	add	r7, sp, #0
  400478:	60f8      	str	r0, [r7, #12]
  40047a:	60b9      	str	r1, [r7, #8]
  40047c:	607a      	str	r2, [r7, #4]
	
	double rate = newRate - bias;
  40047e:	4b7f      	ldr	r3, [pc, #508]	; (40067c <getKalmanAngle+0x20c>)
  400480:	68b8      	ldr	r0, [r7, #8]
  400482:	4798      	blx	r3
  400484:	4b7e      	ldr	r3, [pc, #504]	; (400680 <getKalmanAngle+0x210>)
  400486:	e9d3 2300 	ldrd	r2, r3, [r3]
  40048a:	4c7e      	ldr	r4, [pc, #504]	; (400684 <getKalmanAngle+0x214>)
  40048c:	47a0      	blx	r4
  40048e:	4602      	mov	r2, r0
  400490:	460b      	mov	r3, r1
  400492:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	angle += dt*rate;
  400496:	4b79      	ldr	r3, [pc, #484]	; (40067c <getKalmanAngle+0x20c>)
  400498:	6878      	ldr	r0, [r7, #4]
  40049a:	4798      	blx	r3
  40049c:	4602      	mov	r2, r0
  40049e:	460b      	mov	r3, r1
  4004a0:	4c79      	ldr	r4, [pc, #484]	; (400688 <getKalmanAngle+0x218>)
  4004a2:	4610      	mov	r0, r2
  4004a4:	4619      	mov	r1, r3
  4004a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
  4004aa:	47a0      	blx	r4
  4004ac:	4602      	mov	r2, r0
  4004ae:	460b      	mov	r3, r1
  4004b0:	4610      	mov	r0, r2
  4004b2:	4619      	mov	r1, r3
  4004b4:	4b75      	ldr	r3, [pc, #468]	; (40068c <getKalmanAngle+0x21c>)
  4004b6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4004ba:	4c75      	ldr	r4, [pc, #468]	; (400690 <getKalmanAngle+0x220>)
  4004bc:	47a0      	blx	r4
  4004be:	4602      	mov	r2, r0
  4004c0:	460b      	mov	r3, r1
  4004c2:	4972      	ldr	r1, [pc, #456]	; (40068c <getKalmanAngle+0x21c>)
  4004c4:	e9c1 2300 	strd	r2, r3, [r1]
	
	P[0][0] += dt * (dt*P[1][1] - P[0][1] - P[1][0] + Qangle);
  4004c8:	4b72      	ldr	r3, [pc, #456]	; (400694 <getKalmanAngle+0x224>)
  4004ca:	e9d3 4500 	ldrd	r4, r5, [r3]
  4004ce:	4b6b      	ldr	r3, [pc, #428]	; (40067c <getKalmanAngle+0x20c>)
  4004d0:	6878      	ldr	r0, [r7, #4]
  4004d2:	4798      	blx	r3
  4004d4:	4680      	mov	r8, r0
  4004d6:	4689      	mov	r9, r1
  4004d8:	4b68      	ldr	r3, [pc, #416]	; (40067c <getKalmanAngle+0x20c>)
  4004da:	6878      	ldr	r0, [r7, #4]
  4004dc:	4798      	blx	r3
  4004de:	4b6d      	ldr	r3, [pc, #436]	; (400694 <getKalmanAngle+0x224>)
  4004e0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  4004e4:	4e68      	ldr	r6, [pc, #416]	; (400688 <getKalmanAngle+0x218>)
  4004e6:	47b0      	blx	r6
  4004e8:	4602      	mov	r2, r0
  4004ea:	460b      	mov	r3, r1
  4004ec:	4610      	mov	r0, r2
  4004ee:	4619      	mov	r1, r3
  4004f0:	4b68      	ldr	r3, [pc, #416]	; (400694 <getKalmanAngle+0x224>)
  4004f2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  4004f6:	4e63      	ldr	r6, [pc, #396]	; (400684 <getKalmanAngle+0x214>)
  4004f8:	47b0      	blx	r6
  4004fa:	4602      	mov	r2, r0
  4004fc:	460b      	mov	r3, r1
  4004fe:	4610      	mov	r0, r2
  400500:	4619      	mov	r1, r3
  400502:	4b64      	ldr	r3, [pc, #400]	; (400694 <getKalmanAngle+0x224>)
  400504:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  400508:	4e5e      	ldr	r6, [pc, #376]	; (400684 <getKalmanAngle+0x214>)
  40050a:	47b0      	blx	r6
  40050c:	4602      	mov	r2, r0
  40050e:	460b      	mov	r3, r1
  400510:	4610      	mov	r0, r2
  400512:	4619      	mov	r1, r3
  400514:	4b60      	ldr	r3, [pc, #384]	; (400698 <getKalmanAngle+0x228>)
  400516:	e9d3 2300 	ldrd	r2, r3, [r3]
  40051a:	4e5d      	ldr	r6, [pc, #372]	; (400690 <getKalmanAngle+0x220>)
  40051c:	47b0      	blx	r6
  40051e:	4602      	mov	r2, r0
  400520:	460b      	mov	r3, r1
  400522:	4e59      	ldr	r6, [pc, #356]	; (400688 <getKalmanAngle+0x218>)
  400524:	4640      	mov	r0, r8
  400526:	4649      	mov	r1, r9
  400528:	47b0      	blx	r6
  40052a:	4602      	mov	r2, r0
  40052c:	460b      	mov	r3, r1
  40052e:	4e58      	ldr	r6, [pc, #352]	; (400690 <getKalmanAngle+0x220>)
  400530:	4620      	mov	r0, r4
  400532:	4629      	mov	r1, r5
  400534:	47b0      	blx	r6
  400536:	4602      	mov	r2, r0
  400538:	460b      	mov	r3, r1
  40053a:	4956      	ldr	r1, [pc, #344]	; (400694 <getKalmanAngle+0x224>)
  40053c:	e9c1 2300 	strd	r2, r3, [r1]
	P[0][1] -= dt * P[1][1];
  400540:	4b54      	ldr	r3, [pc, #336]	; (400694 <getKalmanAngle+0x224>)
  400542:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
  400546:	4b4d      	ldr	r3, [pc, #308]	; (40067c <getKalmanAngle+0x20c>)
  400548:	6878      	ldr	r0, [r7, #4]
  40054a:	4798      	blx	r3
  40054c:	4b51      	ldr	r3, [pc, #324]	; (400694 <getKalmanAngle+0x224>)
  40054e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  400552:	4e4d      	ldr	r6, [pc, #308]	; (400688 <getKalmanAngle+0x218>)
  400554:	47b0      	blx	r6
  400556:	4602      	mov	r2, r0
  400558:	460b      	mov	r3, r1
  40055a:	4e4a      	ldr	r6, [pc, #296]	; (400684 <getKalmanAngle+0x214>)
  40055c:	4620      	mov	r0, r4
  40055e:	4629      	mov	r1, r5
  400560:	47b0      	blx	r6
  400562:	4602      	mov	r2, r0
  400564:	460b      	mov	r3, r1
  400566:	494b      	ldr	r1, [pc, #300]	; (400694 <getKalmanAngle+0x224>)
  400568:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][0] -= dt * P[1][1];
  40056c:	4b49      	ldr	r3, [pc, #292]	; (400694 <getKalmanAngle+0x224>)
  40056e:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
  400572:	4b42      	ldr	r3, [pc, #264]	; (40067c <getKalmanAngle+0x20c>)
  400574:	6878      	ldr	r0, [r7, #4]
  400576:	4798      	blx	r3
  400578:	4b46      	ldr	r3, [pc, #280]	; (400694 <getKalmanAngle+0x224>)
  40057a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  40057e:	4e42      	ldr	r6, [pc, #264]	; (400688 <getKalmanAngle+0x218>)
  400580:	47b0      	blx	r6
  400582:	4602      	mov	r2, r0
  400584:	460b      	mov	r3, r1
  400586:	4e3f      	ldr	r6, [pc, #252]	; (400684 <getKalmanAngle+0x214>)
  400588:	4620      	mov	r0, r4
  40058a:	4629      	mov	r1, r5
  40058c:	47b0      	blx	r6
  40058e:	4602      	mov	r2, r0
  400590:	460b      	mov	r3, r1
  400592:	4940      	ldr	r1, [pc, #256]	; (400694 <getKalmanAngle+0x224>)
  400594:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[1][1] += Qbias * dt;
  400598:	4b3e      	ldr	r3, [pc, #248]	; (400694 <getKalmanAngle+0x224>)
  40059a:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
  40059e:	4b37      	ldr	r3, [pc, #220]	; (40067c <getKalmanAngle+0x20c>)
  4005a0:	6878      	ldr	r0, [r7, #4]
  4005a2:	4798      	blx	r3
  4005a4:	4b3d      	ldr	r3, [pc, #244]	; (40069c <getKalmanAngle+0x22c>)
  4005a6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4005aa:	4e37      	ldr	r6, [pc, #220]	; (400688 <getKalmanAngle+0x218>)
  4005ac:	47b0      	blx	r6
  4005ae:	4602      	mov	r2, r0
  4005b0:	460b      	mov	r3, r1
  4005b2:	4e37      	ldr	r6, [pc, #220]	; (400690 <getKalmanAngle+0x220>)
  4005b4:	4620      	mov	r0, r4
  4005b6:	4629      	mov	r1, r5
  4005b8:	47b0      	blx	r6
  4005ba:	4602      	mov	r2, r0
  4005bc:	460b      	mov	r3, r1
  4005be:	4935      	ldr	r1, [pc, #212]	; (400694 <getKalmanAngle+0x224>)
  4005c0:	e9c1 2306 	strd	r2, r3, [r1, #24]
	
	double S = P[0][0] + Rmeasure;
  4005c4:	4b33      	ldr	r3, [pc, #204]	; (400694 <getKalmanAngle+0x224>)
  4005c6:	e9d3 0100 	ldrd	r0, r1, [r3]
  4005ca:	4b35      	ldr	r3, [pc, #212]	; (4006a0 <getKalmanAngle+0x230>)
  4005cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4005d0:	4c2f      	ldr	r4, [pc, #188]	; (400690 <getKalmanAngle+0x220>)
  4005d2:	47a0      	blx	r4
  4005d4:	4602      	mov	r2, r0
  4005d6:	460b      	mov	r3, r1
  4005d8:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	
	double K[2];
	K[0] = P[0][0]/S;
  4005dc:	4b2d      	ldr	r3, [pc, #180]	; (400694 <getKalmanAngle+0x224>)
  4005de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4005e2:	4c30      	ldr	r4, [pc, #192]	; (4006a4 <getKalmanAngle+0x234>)
  4005e4:	4610      	mov	r0, r2
  4005e6:	4619      	mov	r1, r3
  4005e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  4005ec:	47a0      	blx	r4
  4005ee:	4602      	mov	r2, r0
  4005f0:	460b      	mov	r3, r1
  4005f2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	K[1] = P[1][0]/S;
  4005f6:	4b27      	ldr	r3, [pc, #156]	; (400694 <getKalmanAngle+0x224>)
  4005f8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  4005fc:	4c29      	ldr	r4, [pc, #164]	; (4006a4 <getKalmanAngle+0x234>)
  4005fe:	4610      	mov	r0, r2
  400600:	4619      	mov	r1, r3
  400602:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  400606:	47a0      	blx	r4
  400608:	4602      	mov	r2, r0
  40060a:	460b      	mov	r3, r1
  40060c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	
	double y = newAngle - angle;
  400610:	4b1a      	ldr	r3, [pc, #104]	; (40067c <getKalmanAngle+0x20c>)
  400612:	68f8      	ldr	r0, [r7, #12]
  400614:	4798      	blx	r3
  400616:	4b1d      	ldr	r3, [pc, #116]	; (40068c <getKalmanAngle+0x21c>)
  400618:	e9d3 2300 	ldrd	r2, r3, [r3]
  40061c:	4c19      	ldr	r4, [pc, #100]	; (400684 <getKalmanAngle+0x214>)
  40061e:	47a0      	blx	r4
  400620:	4602      	mov	r2, r0
  400622:	460b      	mov	r3, r1
  400624:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	
	angle += K[0] * y;
  400628:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  40062c:	4c16      	ldr	r4, [pc, #88]	; (400688 <getKalmanAngle+0x218>)
  40062e:	4610      	mov	r0, r2
  400630:	4619      	mov	r1, r3
  400632:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  400636:	47a0      	blx	r4
  400638:	4602      	mov	r2, r0
  40063a:	460b      	mov	r3, r1
  40063c:	4610      	mov	r0, r2
  40063e:	4619      	mov	r1, r3
  400640:	4b12      	ldr	r3, [pc, #72]	; (40068c <getKalmanAngle+0x21c>)
  400642:	e9d3 2300 	ldrd	r2, r3, [r3]
  400646:	4c12      	ldr	r4, [pc, #72]	; (400690 <getKalmanAngle+0x220>)
  400648:	47a0      	blx	r4
  40064a:	4602      	mov	r2, r0
  40064c:	460b      	mov	r3, r1
  40064e:	490f      	ldr	r1, [pc, #60]	; (40068c <getKalmanAngle+0x21c>)
  400650:	e9c1 2300 	strd	r2, r3, [r1]
	bias += K[1] * y;
  400654:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  400658:	4c0b      	ldr	r4, [pc, #44]	; (400688 <getKalmanAngle+0x218>)
  40065a:	4610      	mov	r0, r2
  40065c:	4619      	mov	r1, r3
  40065e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  400662:	47a0      	blx	r4
  400664:	4602      	mov	r2, r0
  400666:	460b      	mov	r3, r1
  400668:	4610      	mov	r0, r2
  40066a:	4619      	mov	r1, r3
  40066c:	4b04      	ldr	r3, [pc, #16]	; (400680 <getKalmanAngle+0x210>)
  40066e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400672:	4c07      	ldr	r4, [pc, #28]	; (400690 <getKalmanAngle+0x220>)
  400674:	47a0      	blx	r4
  400676:	4602      	mov	r2, r0
  400678:	460b      	mov	r3, r1
  40067a:	e015      	b.n	4006a8 <getKalmanAngle+0x238>
  40067c:	00409d2d 	.word	0x00409d2d
  400680:	20000a30 	.word	0x20000a30
  400684:	00409a6d 	.word	0x00409a6d
  400688:	00409dd5 	.word	0x00409dd5
  40068c:	20000a28 	.word	0x20000a28
  400690:	00409a71 	.word	0x00409a71
  400694:	20000a38 	.word	0x20000a38
  400698:	20000a10 	.word	0x20000a10
  40069c:	20000a18 	.word	0x20000a18
  4006a0:	20000a20 	.word	0x20000a20
  4006a4:	0040a029 	.word	0x0040a029
  4006a8:	4936      	ldr	r1, [pc, #216]	; (400784 <getKalmanAngle+0x314>)
  4006aa:	e9c1 2300 	strd	r2, r3, [r1]
	
	double P00_temp = P[0][0];
  4006ae:	4b36      	ldr	r3, [pc, #216]	; (400788 <getKalmanAngle+0x318>)
  4006b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006b4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double P01_temp = P[0][1];
  4006b8:	4b33      	ldr	r3, [pc, #204]	; (400788 <getKalmanAngle+0x318>)
  4006ba:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  4006be:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	P[0][0] -= K[0] * P00_temp;
  4006c2:	4b31      	ldr	r3, [pc, #196]	; (400788 <getKalmanAngle+0x318>)
  4006c4:	e9d3 4500 	ldrd	r4, r5, [r3]
  4006c8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  4006cc:	4e2f      	ldr	r6, [pc, #188]	; (40078c <getKalmanAngle+0x31c>)
  4006ce:	4610      	mov	r0, r2
  4006d0:	4619      	mov	r1, r3
  4006d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  4006d6:	47b0      	blx	r6
  4006d8:	4602      	mov	r2, r0
  4006da:	460b      	mov	r3, r1
  4006dc:	4e2c      	ldr	r6, [pc, #176]	; (400790 <getKalmanAngle+0x320>)
  4006de:	4620      	mov	r0, r4
  4006e0:	4629      	mov	r1, r5
  4006e2:	47b0      	blx	r6
  4006e4:	4602      	mov	r2, r0
  4006e6:	460b      	mov	r3, r1
  4006e8:	4927      	ldr	r1, [pc, #156]	; (400788 <getKalmanAngle+0x318>)
  4006ea:	e9c1 2300 	strd	r2, r3, [r1]
	P[0][1] -= K[0] * P01_temp;
  4006ee:	4b26      	ldr	r3, [pc, #152]	; (400788 <getKalmanAngle+0x318>)
  4006f0:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
  4006f4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  4006f8:	4e24      	ldr	r6, [pc, #144]	; (40078c <getKalmanAngle+0x31c>)
  4006fa:	4610      	mov	r0, r2
  4006fc:	4619      	mov	r1, r3
  4006fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  400702:	47b0      	blx	r6
  400704:	4602      	mov	r2, r0
  400706:	460b      	mov	r3, r1
  400708:	4e21      	ldr	r6, [pc, #132]	; (400790 <getKalmanAngle+0x320>)
  40070a:	4620      	mov	r0, r4
  40070c:	4629      	mov	r1, r5
  40070e:	47b0      	blx	r6
  400710:	4602      	mov	r2, r0
  400712:	460b      	mov	r3, r1
  400714:	491c      	ldr	r1, [pc, #112]	; (400788 <getKalmanAngle+0x318>)
  400716:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][0] -= K[1] * P00_temp;
  40071a:	4b1b      	ldr	r3, [pc, #108]	; (400788 <getKalmanAngle+0x318>)
  40071c:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
  400720:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  400724:	4e19      	ldr	r6, [pc, #100]	; (40078c <getKalmanAngle+0x31c>)
  400726:	4610      	mov	r0, r2
  400728:	4619      	mov	r1, r3
  40072a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  40072e:	47b0      	blx	r6
  400730:	4602      	mov	r2, r0
  400732:	460b      	mov	r3, r1
  400734:	4e16      	ldr	r6, [pc, #88]	; (400790 <getKalmanAngle+0x320>)
  400736:	4620      	mov	r0, r4
  400738:	4629      	mov	r1, r5
  40073a:	47b0      	blx	r6
  40073c:	4602      	mov	r2, r0
  40073e:	460b      	mov	r3, r1
  400740:	4911      	ldr	r1, [pc, #68]	; (400788 <getKalmanAngle+0x318>)
  400742:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[1][1] -= K[1] * P01_temp;
  400746:	4b10      	ldr	r3, [pc, #64]	; (400788 <getKalmanAngle+0x318>)
  400748:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
  40074c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  400750:	4e0e      	ldr	r6, [pc, #56]	; (40078c <getKalmanAngle+0x31c>)
  400752:	4610      	mov	r0, r2
  400754:	4619      	mov	r1, r3
  400756:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  40075a:	47b0      	blx	r6
  40075c:	4602      	mov	r2, r0
  40075e:	460b      	mov	r3, r1
  400760:	4e0b      	ldr	r6, [pc, #44]	; (400790 <getKalmanAngle+0x320>)
  400762:	4620      	mov	r0, r4
  400764:	4629      	mov	r1, r5
  400766:	47b0      	blx	r6
  400768:	4602      	mov	r2, r0
  40076a:	460b      	mov	r3, r1
  40076c:	4906      	ldr	r1, [pc, #24]	; (400788 <getKalmanAngle+0x318>)
  40076e:	e9c1 2306 	strd	r2, r3, [r1, #24]
	
	return angle;
  400772:	4b08      	ldr	r3, [pc, #32]	; (400794 <getKalmanAngle+0x324>)
  400774:	e9d3 2300 	ldrd	r2, r3, [r3]
  400778:	4610      	mov	r0, r2
  40077a:	4619      	mov	r1, r3
  40077c:	374c      	adds	r7, #76	; 0x4c
  40077e:	46bd      	mov	sp, r7
  400780:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400784:	20000a30 	.word	0x20000a30
  400788:	20000a38 	.word	0x20000a38
  40078c:	00409dd5 	.word	0x00409dd5
  400790:	00409a6d 	.word	0x00409a6d
  400794:	20000a28 	.word	0x20000a28

00400798 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400798:	b480      	push	{r7}
  40079a:	b083      	sub	sp, #12
  40079c:	af00      	add	r7, sp, #0
  40079e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4007a0:	687b      	ldr	r3, [r7, #4]
  4007a2:	2b07      	cmp	r3, #7
  4007a4:	d825      	bhi.n	4007f2 <osc_get_rate+0x5a>
  4007a6:	a201      	add	r2, pc, #4	; (adr r2, 4007ac <osc_get_rate+0x14>)
  4007a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4007ac:	004007cd 	.word	0x004007cd
  4007b0:	004007d3 	.word	0x004007d3
  4007b4:	004007d9 	.word	0x004007d9
  4007b8:	004007df 	.word	0x004007df
  4007bc:	004007e3 	.word	0x004007e3
  4007c0:	004007e7 	.word	0x004007e7
  4007c4:	004007eb 	.word	0x004007eb
  4007c8:	004007ef 	.word	0x004007ef
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4007cc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4007d0:	e010      	b.n	4007f4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4007d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4007d6:	e00d      	b.n	4007f4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4007d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4007dc:	e00a      	b.n	4007f4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4007de:	4b08      	ldr	r3, [pc, #32]	; (400800 <osc_get_rate+0x68>)
  4007e0:	e008      	b.n	4007f4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4007e2:	4b08      	ldr	r3, [pc, #32]	; (400804 <osc_get_rate+0x6c>)
  4007e4:	e006      	b.n	4007f4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4007e6:	4b08      	ldr	r3, [pc, #32]	; (400808 <osc_get_rate+0x70>)
  4007e8:	e004      	b.n	4007f4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4007ea:	4b07      	ldr	r3, [pc, #28]	; (400808 <osc_get_rate+0x70>)
  4007ec:	e002      	b.n	4007f4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4007ee:	4b06      	ldr	r3, [pc, #24]	; (400808 <osc_get_rate+0x70>)
  4007f0:	e000      	b.n	4007f4 <osc_get_rate+0x5c>
	}

	return 0;
  4007f2:	2300      	movs	r3, #0
}
  4007f4:	4618      	mov	r0, r3
  4007f6:	370c      	adds	r7, #12
  4007f8:	46bd      	mov	sp, r7
  4007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007fe:	4770      	bx	lr
  400800:	003d0900 	.word	0x003d0900
  400804:	007a1200 	.word	0x007a1200
  400808:	00b71b00 	.word	0x00b71b00

0040080c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40080c:	b580      	push	{r7, lr}
  40080e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400810:	2006      	movs	r0, #6
  400812:	4b03      	ldr	r3, [pc, #12]	; (400820 <sysclk_get_main_hz+0x14>)
  400814:	4798      	blx	r3
  400816:	4603      	mov	r3, r0
  400818:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40081a:	4618      	mov	r0, r3
  40081c:	bd80      	pop	{r7, pc}
  40081e:	bf00      	nop
  400820:	00400799 	.word	0x00400799

00400824 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400824:	b580      	push	{r7, lr}
  400826:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400828:	4b02      	ldr	r3, [pc, #8]	; (400834 <sysclk_get_cpu_hz+0x10>)
  40082a:	4798      	blx	r3
  40082c:	4603      	mov	r3, r0
  40082e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400830:	4618      	mov	r0, r3
  400832:	bd80      	pop	{r7, pc}
  400834:	0040080d 	.word	0x0040080d

00400838 <getPureAngle>:
	{ BWrate3200Hz, (1/3200.0) },
};

freertos_twi_if freertos_twi;

double getPureAngle(double *acel){
  400838:	b5f0      	push	{r4, r5, r6, r7, lr}
  40083a:	b085      	sub	sp, #20
  40083c:	af00      	add	r7, sp, #0
  40083e:	6078      	str	r0, [r7, #4]
	double angle = 0.0;
  400840:	f04f 0000 	mov.w	r0, #0
  400844:	f04f 0100 	mov.w	r1, #0
  400848:	e9c7 0102 	strd	r0, r1, [r7, #8]
	
	angle = sin(-acel[Axis_X]/acel[Axis_Y]) * (180.0/M_PI);
  40084c:	6879      	ldr	r1, [r7, #4]
  40084e:	e9d1 0100 	ldrd	r0, r1, [r1]
  400852:	4602      	mov	r2, r0
  400854:	f081 4300 	eor.w	r3, r1, #2147483648	; 0x80000000
  400858:	6879      	ldr	r1, [r7, #4]
  40085a:	3108      	adds	r1, #8
  40085c:	e9d1 4500 	ldrd	r4, r5, [r1]
  400860:	4e11      	ldr	r6, [pc, #68]	; (4008a8 <getPureAngle+0x70>)
  400862:	4610      	mov	r0, r2
  400864:	4619      	mov	r1, r3
  400866:	4622      	mov	r2, r4
  400868:	462b      	mov	r3, r5
  40086a:	47b0      	blx	r6
  40086c:	4602      	mov	r2, r0
  40086e:	460b      	mov	r3, r1
  400870:	4610      	mov	r0, r2
  400872:	4619      	mov	r1, r3
  400874:	4b0d      	ldr	r3, [pc, #52]	; (4008ac <getPureAngle+0x74>)
  400876:	4798      	blx	r3
  400878:	4602      	mov	r2, r0
  40087a:	460b      	mov	r3, r1
  40087c:	4c0c      	ldr	r4, [pc, #48]	; (4008b0 <getPureAngle+0x78>)
  40087e:	4610      	mov	r0, r2
  400880:	4619      	mov	r1, r3
  400882:	a307      	add	r3, pc, #28	; (adr r3, 4008a0 <getPureAngle+0x68>)
  400884:	e9d3 2300 	ldrd	r2, r3, [r3]
  400888:	47a0      	blx	r4
  40088a:	4602      	mov	r2, r0
  40088c:	460b      	mov	r3, r1
  40088e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	
	return angle;
  400892:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
  400896:	4610      	mov	r0, r2
  400898:	4619      	mov	r1, r3
  40089a:	3714      	adds	r7, #20
  40089c:	46bd      	mov	sp, r7
  40089e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4008a0:	1a63c1f8 	.word	0x1a63c1f8
  4008a4:	404ca5dc 	.word	0x404ca5dc
  4008a8:	0040a029 	.word	0x0040a029
  4008ac:	004087dd 	.word	0x004087dd
  4008b0:	00409dd5 	.word	0x00409dd5
  4008b4:	f3af 8000 	nop.w

004008b8 <getAllAcelValue>:

void getAllAcelValue(ADXL_Addr_Dev dev, double *acel){
  4008b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4008bc:	b087      	sub	sp, #28
  4008be:	af00      	add	r7, sp, #0
  4008c0:	4603      	mov	r3, r0
  4008c2:	6039      	str	r1, [r7, #0]
  4008c4:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	memset(acel, (-16000), NUM_AXIS);
  4008c6:	6838      	ldr	r0, [r7, #0]
  4008c8:	494f      	ldr	r1, [pc, #316]	; (400a08 <getAllAcelValue+0x150>)
  4008ca:	2203      	movs	r2, #3
  4008cc:	4b4f      	ldr	r3, [pc, #316]	; (400a0c <getAllAcelValue+0x154>)
  4008ce:	4798      	blx	r3
	uint8_t b[6] = {0};
  4008d0:	2300      	movs	r3, #0
  4008d2:	60fb      	str	r3, [r7, #12]
  4008d4:	2300      	movs	r3, #0
  4008d6:	823b      	strh	r3, [r7, #16]
	uint16_t adxl = 0;
  4008d8:	2300      	movs	r3, #0
  4008da:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  4008dc:	2300      	movs	r3, #0
  4008de:	75fb      	strb	r3, [r7, #23]
	
	//Read all axis address:
	result = adxl_read(dev, b, ADXL_DataX0, sizeof(b));
  4008e0:	79fa      	ldrb	r2, [r7, #7]
  4008e2:	f107 030c 	add.w	r3, r7, #12
  4008e6:	4610      	mov	r0, r2
  4008e8:	4619      	mov	r1, r3
  4008ea:	2232      	movs	r2, #50	; 0x32
  4008ec:	2306      	movs	r3, #6
  4008ee:	4e48      	ldr	r6, [pc, #288]	; (400a10 <getAllAcelValue+0x158>)
  4008f0:	47b0      	blx	r6
  4008f2:	4603      	mov	r3, r0
  4008f4:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  4008f6:	f997 3013 	ldrsb.w	r3, [r7, #19]
  4008fa:	2b00      	cmp	r3, #0
  4008fc:	d17b      	bne.n	4009f6 <getAllAcelValue+0x13e>
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  4008fe:	2300      	movs	r3, #0
  400900:	75fb      	strb	r3, [r7, #23]
  400902:	e075      	b.n	4009f0 <getAllAcelValue+0x138>
		adxl = (uint16_t)( (b[(2*i)+1] << 8) | b[(2*i)] );
  400904:	7dfb      	ldrb	r3, [r7, #23]
  400906:	005b      	lsls	r3, r3, #1
  400908:	3301      	adds	r3, #1
  40090a:	f107 0118 	add.w	r1, r7, #24
  40090e:	440b      	add	r3, r1
  400910:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  400914:	021b      	lsls	r3, r3, #8
  400916:	b29a      	uxth	r2, r3
  400918:	7dfb      	ldrb	r3, [r7, #23]
  40091a:	005b      	lsls	r3, r3, #1
  40091c:	f107 0118 	add.w	r1, r7, #24
  400920:	440b      	add	r3, r1
  400922:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  400926:	4313      	orrs	r3, r2
  400928:	b29b      	uxth	r3, r3
  40092a:	82bb      	strh	r3, [r7, #20]
		if ( !(adxl & 0xFC00) ){
  40092c:	8abb      	ldrh	r3, [r7, #20]
  40092e:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  400932:	2b00      	cmp	r3, #0
  400934:	d11a      	bne.n	40096c <getAllAcelValue+0xb4>
			acel[i] = CONST_ADXL * ((float) adxl);
  400936:	7dfb      	ldrb	r3, [r7, #23]
  400938:	00db      	lsls	r3, r3, #3
  40093a:	683a      	ldr	r2, [r7, #0]
  40093c:	18d6      	adds	r6, r2, r3
  40093e:	8aba      	ldrh	r2, [r7, #20]
  400940:	4b34      	ldr	r3, [pc, #208]	; (400a14 <getAllAcelValue+0x15c>)
  400942:	4610      	mov	r0, r2
  400944:	4798      	blx	r3
  400946:	4602      	mov	r2, r0
  400948:	4b33      	ldr	r3, [pc, #204]	; (400a18 <getAllAcelValue+0x160>)
  40094a:	4610      	mov	r0, r2
  40094c:	4798      	blx	r3
  40094e:	4602      	mov	r2, r0
  400950:	460b      	mov	r3, r1
  400952:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 400a20 <getAllAcelValue+0x168>
  400956:	4610      	mov	r0, r2
  400958:	4619      	mov	r1, r3
  40095a:	a329      	add	r3, pc, #164	; (adr r3, 400a00 <getAllAcelValue+0x148>)
  40095c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400960:	47e0      	blx	ip
  400962:	4602      	mov	r2, r0
  400964:	460b      	mov	r3, r1
  400966:	e9c6 2300 	strd	r2, r3, [r6]
  40096a:	e022      	b.n	4009b2 <getAllAcelValue+0xfa>
			} else {
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
  40096c:	8abb      	ldrh	r3, [r7, #20]
  40096e:	425b      	negs	r3, r3
  400970:	b29b      	uxth	r3, r3
  400972:	f3c3 0309 	ubfx	r3, r3, #0, #10
  400976:	82bb      	strh	r3, [r7, #20]
			acel[i] = -(CONST_ADXL * ((float) adxl) );
  400978:	7dfb      	ldrb	r3, [r7, #23]
  40097a:	00db      	lsls	r3, r3, #3
  40097c:	683a      	ldr	r2, [r7, #0]
  40097e:	18d6      	adds	r6, r2, r3
  400980:	8aba      	ldrh	r2, [r7, #20]
  400982:	4b24      	ldr	r3, [pc, #144]	; (400a14 <getAllAcelValue+0x15c>)
  400984:	4610      	mov	r0, r2
  400986:	4798      	blx	r3
  400988:	4602      	mov	r2, r0
  40098a:	4b23      	ldr	r3, [pc, #140]	; (400a18 <getAllAcelValue+0x160>)
  40098c:	4610      	mov	r0, r2
  40098e:	4798      	blx	r3
  400990:	4602      	mov	r2, r0
  400992:	460b      	mov	r3, r1
  400994:	f8df c088 	ldr.w	ip, [pc, #136]	; 400a20 <getAllAcelValue+0x168>
  400998:	4610      	mov	r0, r2
  40099a:	4619      	mov	r1, r3
  40099c:	a318      	add	r3, pc, #96	; (adr r3, 400a00 <getAllAcelValue+0x148>)
  40099e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4009a2:	47e0      	blx	ip
  4009a4:	4602      	mov	r2, r0
  4009a6:	460b      	mov	r3, r1
  4009a8:	4614      	mov	r4, r2
  4009aa:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
  4009ae:	e9c6 4500 	strd	r4, r5, [r6]
		}
		acel[i] += offsetAcel[i];	//Apply Offset
  4009b2:	7dfb      	ldrb	r3, [r7, #23]
  4009b4:	00db      	lsls	r3, r3, #3
  4009b6:	683a      	ldr	r2, [r7, #0]
  4009b8:	18d6      	adds	r6, r2, r3
  4009ba:	7dfb      	ldrb	r3, [r7, #23]
  4009bc:	00db      	lsls	r3, r3, #3
  4009be:	683a      	ldr	r2, [r7, #0]
  4009c0:	4413      	add	r3, r2
  4009c2:	e9d3 8900 	ldrd	r8, r9, [r3]
  4009c6:	7dfa      	ldrb	r2, [r7, #23]
  4009c8:	4b14      	ldr	r3, [pc, #80]	; (400a1c <getAllAcelValue+0x164>)
  4009ca:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4009ce:	4b12      	ldr	r3, [pc, #72]	; (400a18 <getAllAcelValue+0x160>)
  4009d0:	4610      	mov	r0, r2
  4009d2:	4798      	blx	r3
  4009d4:	4602      	mov	r2, r0
  4009d6:	460b      	mov	r3, r1
  4009d8:	f8df c048 	ldr.w	ip, [pc, #72]	; 400a24 <getAllAcelValue+0x16c>
  4009dc:	4640      	mov	r0, r8
  4009de:	4649      	mov	r1, r9
  4009e0:	47e0      	blx	ip
  4009e2:	4602      	mov	r2, r0
  4009e4:	460b      	mov	r3, r1
  4009e6:	e9c6 2300 	strd	r2, r3, [r6]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  4009ea:	7dfb      	ldrb	r3, [r7, #23]
  4009ec:	3301      	adds	r3, #1
  4009ee:	75fb      	strb	r3, [r7, #23]
  4009f0:	7dfb      	ldrb	r3, [r7, #23]
  4009f2:	2b02      	cmp	r3, #2
  4009f4:	d986      	bls.n	400904 <getAllAcelValue+0x4c>
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
			acel[i] = -(CONST_ADXL * ((float) adxl) );
		}
		acel[i] += offsetAcel[i];	//Apply Offset
	}
}
  4009f6:	371c      	adds	r7, #28
  4009f8:	46bd      	mov	sp, r7
  4009fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4009fe:	bf00      	nop
  400a00:	33333333 	.word	0x33333333
  400a04:	400f3333 	.word	0x400f3333
  400a08:	ffffc180 	.word	0xffffc180
  400a0c:	0040abbd 	.word	0x0040abbd
  400a10:	00400f11 	.word	0x00400f11
  400a14:	0040a565 	.word	0x0040a565
  400a18:	00409d2d 	.word	0x00409d2d
  400a1c:	00412708 	.word	0x00412708
  400a20:	00409dd5 	.word	0x00409dd5
  400a24:	00409a71 	.word	0x00409a71

00400a28 <getAllGyroValue>:

void getAllGyroValue(ITG_Addr_Dev dev, double *gyro){
  400a28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400a2c:	b087      	sub	sp, #28
  400a2e:	af00      	add	r7, sp, #0
  400a30:	4603      	mov	r3, r0
  400a32:	6039      	str	r1, [r7, #0]
  400a34:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	memset(gyro, (-16000), NUM_AXIS);
  400a36:	6838      	ldr	r0, [r7, #0]
  400a38:	494c      	ldr	r1, [pc, #304]	; (400b6c <getAllGyroValue+0x144>)
  400a3a:	2203      	movs	r2, #3
  400a3c:	4b4c      	ldr	r3, [pc, #304]	; (400b70 <getAllGyroValue+0x148>)
  400a3e:	4798      	blx	r3
	uint8_t b[6] = {0};
  400a40:	2300      	movs	r3, #0
  400a42:	60fb      	str	r3, [r7, #12]
  400a44:	2300      	movs	r3, #0
  400a46:	823b      	strh	r3, [r7, #16]
	uint16_t itg = 0;
  400a48:	2300      	movs	r3, #0
  400a4a:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  400a4c:	2300      	movs	r3, #0
  400a4e:	75fb      	strb	r3, [r7, #23]
	
	//Read all axis address:
	result = itg_read(dev, b, ITG_DataX1, sizeof(b));
  400a50:	79fa      	ldrb	r2, [r7, #7]
  400a52:	f107 030c 	add.w	r3, r7, #12
  400a56:	4610      	mov	r0, r2
  400a58:	4619      	mov	r1, r3
  400a5a:	221d      	movs	r2, #29
  400a5c:	2306      	movs	r3, #6
  400a5e:	4e45      	ldr	r6, [pc, #276]	; (400b74 <getAllGyroValue+0x14c>)
  400a60:	47b0      	blx	r6
  400a62:	4603      	mov	r3, r0
  400a64:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  400a66:	f997 3013 	ldrsb.w	r3, [r7, #19]
  400a6a:	2b00      	cmp	r3, #0
  400a6c:	d17a      	bne.n	400b64 <getAllGyroValue+0x13c>
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  400a6e:	2300      	movs	r3, #0
  400a70:	75fb      	strb	r3, [r7, #23]
  400a72:	e074      	b.n	400b5e <getAllGyroValue+0x136>
		itg = (uint16_t)( (b[(2*i)] << 8) | b[(2*i)+1] );
  400a74:	7dfb      	ldrb	r3, [r7, #23]
  400a76:	005b      	lsls	r3, r3, #1
  400a78:	f107 0118 	add.w	r1, r7, #24
  400a7c:	440b      	add	r3, r1
  400a7e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  400a82:	021b      	lsls	r3, r3, #8
  400a84:	b29a      	uxth	r2, r3
  400a86:	7dfb      	ldrb	r3, [r7, #23]
  400a88:	005b      	lsls	r3, r3, #1
  400a8a:	3301      	adds	r3, #1
  400a8c:	f107 0118 	add.w	r1, r7, #24
  400a90:	440b      	add	r3, r1
  400a92:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  400a96:	4313      	orrs	r3, r2
  400a98:	b29b      	uxth	r3, r3
  400a9a:	82bb      	strh	r3, [r7, #20]
		if ( !(itg & 0x8000) ){
  400a9c:	8abb      	ldrh	r3, [r7, #20]
  400a9e:	b21b      	sxth	r3, r3
  400aa0:	2b00      	cmp	r3, #0
  400aa2:	db1a      	blt.n	400ada <getAllGyroValue+0xb2>
			gyro[i] = ((float) itg) / CONST_ITG;
  400aa4:	7dfb      	ldrb	r3, [r7, #23]
  400aa6:	00db      	lsls	r3, r3, #3
  400aa8:	683a      	ldr	r2, [r7, #0]
  400aaa:	18d6      	adds	r6, r2, r3
  400aac:	8aba      	ldrh	r2, [r7, #20]
  400aae:	4b32      	ldr	r3, [pc, #200]	; (400b78 <getAllGyroValue+0x150>)
  400ab0:	4610      	mov	r0, r2
  400ab2:	4798      	blx	r3
  400ab4:	4602      	mov	r2, r0
  400ab6:	4b31      	ldr	r3, [pc, #196]	; (400b7c <getAllGyroValue+0x154>)
  400ab8:	4610      	mov	r0, r2
  400aba:	4798      	blx	r3
  400abc:	4602      	mov	r2, r0
  400abe:	460b      	mov	r3, r1
  400ac0:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 400b88 <getAllGyroValue+0x160>
  400ac4:	4610      	mov	r0, r2
  400ac6:	4619      	mov	r1, r3
  400ac8:	f04f 0200 	mov.w	r2, #0
  400acc:	4b2c      	ldr	r3, [pc, #176]	; (400b80 <getAllGyroValue+0x158>)
  400ace:	47e0      	blx	ip
  400ad0:	4602      	mov	r2, r0
  400ad2:	460b      	mov	r3, r1
  400ad4:	e9c6 2300 	strd	r2, r3, [r6]
  400ad8:	e022      	b.n	400b20 <getAllGyroValue+0xf8>
			} else {
			itg = ( ( (~itg) +1 ) & 0x7FFF);
  400ada:	8abb      	ldrh	r3, [r7, #20]
  400adc:	425b      	negs	r3, r3
  400ade:	b29b      	uxth	r3, r3
  400ae0:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400ae4:	82bb      	strh	r3, [r7, #20]
			gyro[i] = -( ((float) itg) / CONST_ITG );
  400ae6:	7dfb      	ldrb	r3, [r7, #23]
  400ae8:	00db      	lsls	r3, r3, #3
  400aea:	683a      	ldr	r2, [r7, #0]
  400aec:	18d6      	adds	r6, r2, r3
  400aee:	8aba      	ldrh	r2, [r7, #20]
  400af0:	4b21      	ldr	r3, [pc, #132]	; (400b78 <getAllGyroValue+0x150>)
  400af2:	4610      	mov	r0, r2
  400af4:	4798      	blx	r3
  400af6:	4602      	mov	r2, r0
  400af8:	4b20      	ldr	r3, [pc, #128]	; (400b7c <getAllGyroValue+0x154>)
  400afa:	4610      	mov	r0, r2
  400afc:	4798      	blx	r3
  400afe:	4602      	mov	r2, r0
  400b00:	460b      	mov	r3, r1
  400b02:	f8df c084 	ldr.w	ip, [pc, #132]	; 400b88 <getAllGyroValue+0x160>
  400b06:	4610      	mov	r0, r2
  400b08:	4619      	mov	r1, r3
  400b0a:	f04f 0200 	mov.w	r2, #0
  400b0e:	4b1c      	ldr	r3, [pc, #112]	; (400b80 <getAllGyroValue+0x158>)
  400b10:	47e0      	blx	ip
  400b12:	4602      	mov	r2, r0
  400b14:	460b      	mov	r3, r1
  400b16:	4614      	mov	r4, r2
  400b18:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
  400b1c:	e9c6 4500 	strd	r4, r5, [r6]
		}
		gyro[i] += offsetGyro[i];	//Apply Offset
  400b20:	7dfb      	ldrb	r3, [r7, #23]
  400b22:	00db      	lsls	r3, r3, #3
  400b24:	683a      	ldr	r2, [r7, #0]
  400b26:	18d6      	adds	r6, r2, r3
  400b28:	7dfb      	ldrb	r3, [r7, #23]
  400b2a:	00db      	lsls	r3, r3, #3
  400b2c:	683a      	ldr	r2, [r7, #0]
  400b2e:	4413      	add	r3, r2
  400b30:	e9d3 8900 	ldrd	r8, r9, [r3]
  400b34:	7dfa      	ldrb	r2, [r7, #23]
  400b36:	4b13      	ldr	r3, [pc, #76]	; (400b84 <getAllGyroValue+0x15c>)
  400b38:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400b3c:	4b0f      	ldr	r3, [pc, #60]	; (400b7c <getAllGyroValue+0x154>)
  400b3e:	4610      	mov	r0, r2
  400b40:	4798      	blx	r3
  400b42:	4602      	mov	r2, r0
  400b44:	460b      	mov	r3, r1
  400b46:	f8df c044 	ldr.w	ip, [pc, #68]	; 400b8c <getAllGyroValue+0x164>
  400b4a:	4640      	mov	r0, r8
  400b4c:	4649      	mov	r1, r9
  400b4e:	47e0      	blx	ip
  400b50:	4602      	mov	r2, r0
  400b52:	460b      	mov	r3, r1
  400b54:	e9c6 2300 	strd	r2, r3, [r6]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  400b58:	7dfb      	ldrb	r3, [r7, #23]
  400b5a:	3301      	adds	r3, #1
  400b5c:	75fb      	strb	r3, [r7, #23]
  400b5e:	7dfb      	ldrb	r3, [r7, #23]
  400b60:	2b02      	cmp	r3, #2
  400b62:	d987      	bls.n	400a74 <getAllGyroValue+0x4c>
			itg = ( ( (~itg) +1 ) & 0x7FFF);
			gyro[i] = -( ((float) itg) / CONST_ITG );
		}
		gyro[i] += offsetGyro[i];	//Apply Offset
	}
}
  400b64:	371c      	adds	r7, #28
  400b66:	46bd      	mov	sp, r7
  400b68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400b6c:	ffffc180 	.word	0xffffc180
  400b70:	0040abbd 	.word	0x0040abbd
  400b74:	00400d69 	.word	0x00400d69
  400b78:	0040a565 	.word	0x0040a565
  400b7c:	00409d2d 	.word	0x00409d2d
  400b80:	402cc000 	.word	0x402cc000
  400b84:	00412714 	.word	0x00412714
  400b88:	0040a029 	.word	0x0040a029
  400b8c:	00409a71 	.word	0x00409a71

00400b90 <configIMU>:
	}
	
	return acel_value;
}

status_code_t configIMU(){
  400b90:	b580      	push	{r7, lr}
  400b92:	b082      	sub	sp, #8
  400b94:	af00      	add	r7, sp, #0
	status_code_t status;
	
	if (twi_init() != TWI_SUCCESS){
  400b96:	4b16      	ldr	r3, [pc, #88]	; (400bf0 <configIMU+0x60>)
  400b98:	4798      	blx	r3
  400b9a:	4603      	mov	r3, r0
  400b9c:	2b00      	cmp	r3, #0
  400b9e:	d004      	beq.n	400baa <configIMU+0x1a>
		printf_mux("TWI init Error!");
  400ba0:	4814      	ldr	r0, [pc, #80]	; (400bf4 <configIMU+0x64>)
  400ba2:	4b15      	ldr	r3, [pc, #84]	; (400bf8 <configIMU+0x68>)
  400ba4:	4798      	blx	r3
		return -1;
  400ba6:	23ff      	movs	r3, #255	; 0xff
  400ba8:	e01c      	b.n	400be4 <configIMU+0x54>
	}
	
	status = adxl_init(ADXL_Low);
  400baa:	2053      	movs	r0, #83	; 0x53
  400bac:	4b13      	ldr	r3, [pc, #76]	; (400bfc <configIMU+0x6c>)
  400bae:	4798      	blx	r3
  400bb0:	4603      	mov	r3, r0
  400bb2:	71fb      	strb	r3, [r7, #7]
	if (status != STATUS_OK){
  400bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400bb8:	2b00      	cmp	r3, #0
  400bba:	d004      	beq.n	400bc6 <configIMU+0x36>
		printf_mux("ADXL init Error!");
  400bbc:	4810      	ldr	r0, [pc, #64]	; (400c00 <configIMU+0x70>)
  400bbe:	4b0e      	ldr	r3, [pc, #56]	; (400bf8 <configIMU+0x68>)
  400bc0:	4798      	blx	r3
		return status;
  400bc2:	79fb      	ldrb	r3, [r7, #7]
  400bc4:	e00e      	b.n	400be4 <configIMU+0x54>
	}
	
	status = itg_init(ITG_Low);
  400bc6:	2068      	movs	r0, #104	; 0x68
  400bc8:	4b0e      	ldr	r3, [pc, #56]	; (400c04 <configIMU+0x74>)
  400bca:	4798      	blx	r3
  400bcc:	4603      	mov	r3, r0
  400bce:	71fb      	strb	r3, [r7, #7]
	if (status != STATUS_OK){
  400bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400bd4:	2b00      	cmp	r3, #0
  400bd6:	d004      	beq.n	400be2 <configIMU+0x52>
		printf_mux("ITG init Error!");
  400bd8:	480b      	ldr	r0, [pc, #44]	; (400c08 <configIMU+0x78>)
  400bda:	4b07      	ldr	r3, [pc, #28]	; (400bf8 <configIMU+0x68>)
  400bdc:	4798      	blx	r3
		return status;
  400bde:	79fb      	ldrb	r3, [r7, #7]
  400be0:	e000      	b.n	400be4 <configIMU+0x54>
	}
	
	return status;
  400be2:	79fb      	ldrb	r3, [r7, #7]
  400be4:	b25b      	sxtb	r3, r3
}
  400be6:	4618      	mov	r0, r3
  400be8:	3708      	adds	r7, #8
  400bea:	46bd      	mov	sp, r7
  400bec:	bd80      	pop	{r7, pc}
  400bee:	bf00      	nop
  400bf0:	00400c0d 	.word	0x00400c0d
  400bf4:	00412720 	.word	0x00412720
  400bf8:	00401489 	.word	0x00401489
  400bfc:	00400de1 	.word	0x00400de1
  400c00:	00412730 	.word	0x00412730
  400c04:	00400c7d 	.word	0x00400c7d
  400c08:	00412744 	.word	0x00412744

00400c0c <twi_init>:

static uint8_t twi_init(){
  400c0c:	b590      	push	{r4, r7, lr}
  400c0e:	b087      	sub	sp, #28
  400c10:	af00      	add	r7, sp, #0
	freertos_peripheral_options_t driver_options = {
  400c12:	4b12      	ldr	r3, [pc, #72]	; (400c5c <twi_init+0x50>)
  400c14:	1d3c      	adds	r4, r7, #4
  400c16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  400c18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		(configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY),
		TWI_I2C_MASTER,
		( USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX | WAIT_TX_COMPLETE | WAIT_RX_COMPLETE)
	};
	
	freertos_twi = freertos_twi_master_init(TWI0, &driver_options);
  400c1c:	1d3b      	adds	r3, r7, #4
  400c1e:	4810      	ldr	r0, [pc, #64]	; (400c60 <twi_init+0x54>)
  400c20:	4619      	mov	r1, r3
  400c22:	4b10      	ldr	r3, [pc, #64]	; (400c64 <twi_init+0x58>)
  400c24:	4798      	blx	r3
  400c26:	4602      	mov	r2, r0
  400c28:	4b0f      	ldr	r3, [pc, #60]	; (400c68 <twi_init+0x5c>)
  400c2a:	601a      	str	r2, [r3, #0]
	
	configASSERT(freertos_twi);
  400c2c:	4b0e      	ldr	r3, [pc, #56]	; (400c68 <twi_init+0x5c>)
  400c2e:	681b      	ldr	r3, [r3, #0]
  400c30:	2b00      	cmp	r3, #0
  400c32:	d103      	bne.n	400c3c <twi_init+0x30>
  400c34:	4b0d      	ldr	r3, [pc, #52]	; (400c6c <twi_init+0x60>)
  400c36:	4798      	blx	r3
  400c38:	bf00      	nop
  400c3a:	e7fd      	b.n	400c38 <twi_init+0x2c>
	uint8_t twi_flag = twi_set_speed(TWI0, TWI_SPEED, sysclk_get_cpu_hz());
  400c3c:	4b0c      	ldr	r3, [pc, #48]	; (400c70 <twi_init+0x64>)
  400c3e:	4798      	blx	r3
  400c40:	4603      	mov	r3, r0
  400c42:	4807      	ldr	r0, [pc, #28]	; (400c60 <twi_init+0x54>)
  400c44:	490b      	ldr	r1, [pc, #44]	; (400c74 <twi_init+0x68>)
  400c46:	461a      	mov	r2, r3
  400c48:	4b0b      	ldr	r3, [pc, #44]	; (400c78 <twi_init+0x6c>)
  400c4a:	4798      	blx	r3
  400c4c:	4603      	mov	r3, r0
  400c4e:	75fb      	strb	r3, [r7, #23]
	return twi_flag;
  400c50:	7dfb      	ldrb	r3, [r7, #23]
}
  400c52:	4618      	mov	r0, r3
  400c54:	371c      	adds	r7, #28
  400c56:	46bd      	mov	sp, r7
  400c58:	bd90      	pop	{r4, r7, pc}
  400c5a:	bf00      	nop
  400c5c:	00412754 	.word	0x00412754
  400c60:	40018000 	.word	0x40018000
  400c64:	004022b9 	.word	0x004022b9
  400c68:	20003f5c 	.word	0x20003f5c
  400c6c:	00405dad 	.word	0x00405dad
  400c70:	00400825 	.word	0x00400825
  400c74:	00061a80 	.word	0x00061a80
  400c78:	00405485 	.word	0x00405485

00400c7c <itg_init>:

status_code_t itg_init(ITG_Addr_Dev ITG_Dev){
  400c7c:	b580      	push	{r7, lr}
  400c7e:	b084      	sub	sp, #16
  400c80:	af00      	add	r7, sp, #0
  400c82:	4603      	mov	r3, r0
  400c84:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	result = itg_write(ITG_Dev, 0x1B, ITG_DLPF_FS);		//2000º/s - Sample Rate: 1KHz - LPF: 42Hz
  400c86:	79fb      	ldrb	r3, [r7, #7]
  400c88:	4618      	mov	r0, r3
  400c8a:	211b      	movs	r1, #27
  400c8c:	2216      	movs	r2, #22
  400c8e:	4b16      	ldr	r3, [pc, #88]	; (400ce8 <itg_init+0x6c>)
  400c90:	4798      	blx	r3
  400c92:	4603      	mov	r3, r0
  400c94:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400c9a:	2b00      	cmp	r3, #0
  400c9c:	d001      	beq.n	400ca2 <itg_init+0x26>
  400c9e:	7bfb      	ldrb	r3, [r7, #15]
  400ca0:	e01c      	b.n	400cdc <itg_init+0x60>
	
	result = itg_write(ITG_Dev, 0, ITG_SMPLRT_Div);		//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  400ca2:	79fb      	ldrb	r3, [r7, #7]
  400ca4:	4618      	mov	r0, r3
  400ca6:	2100      	movs	r1, #0
  400ca8:	2215      	movs	r2, #21
  400caa:	4b0f      	ldr	r3, [pc, #60]	; (400ce8 <itg_init+0x6c>)
  400cac:	4798      	blx	r3
  400cae:	4603      	mov	r3, r0
  400cb0:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400cb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400cb6:	2b00      	cmp	r3, #0
  400cb8:	d001      	beq.n	400cbe <itg_init+0x42>
  400cba:	7bfb      	ldrb	r3, [r7, #15]
  400cbc:	e00e      	b.n	400cdc <itg_init+0x60>
	
	result = itg_write(ITG_Dev, 0x00, ITG_PWR_Mgm);		//Clock Source: Internal Oscillator
  400cbe:	79fb      	ldrb	r3, [r7, #7]
  400cc0:	4618      	mov	r0, r3
  400cc2:	2100      	movs	r1, #0
  400cc4:	223e      	movs	r2, #62	; 0x3e
  400cc6:	4b08      	ldr	r3, [pc, #32]	; (400ce8 <itg_init+0x6c>)
  400cc8:	4798      	blx	r3
  400cca:	4603      	mov	r3, r0
  400ccc:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400cce:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400cd2:	2b00      	cmp	r3, #0
  400cd4:	d001      	beq.n	400cda <itg_init+0x5e>
  400cd6:	7bfb      	ldrb	r3, [r7, #15]
  400cd8:	e000      	b.n	400cdc <itg_init+0x60>
	
	return result;
  400cda:	7bfb      	ldrb	r3, [r7, #15]
  400cdc:	b25b      	sxtb	r3, r3
}
  400cde:	4618      	mov	r0, r3
  400ce0:	3710      	adds	r7, #16
  400ce2:	46bd      	mov	sp, r7
  400ce4:	bd80      	pop	{r7, pc}
  400ce6:	bf00      	nop
  400ce8:	00400ced 	.word	0x00400ced

00400cec <itg_write>:

status_code_t itg_write(ITG_Addr_Dev itg_addr, uint8_t value, ITG_Addr_Reg itg_reg){
  400cec:	b590      	push	{r4, r7, lr}
  400cee:	b089      	sub	sp, #36	; 0x24
  400cf0:	af00      	add	r7, sp, #0
  400cf2:	4613      	mov	r3, r2
  400cf4:	4602      	mov	r2, r0
  400cf6:	71fa      	strb	r2, [r7, #7]
  400cf8:	460a      	mov	r2, r1
  400cfa:	71ba      	strb	r2, [r7, #6]
  400cfc:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  400cfe:	f107 0308 	add.w	r3, r7, #8
  400d02:	2200      	movs	r2, #0
  400d04:	601a      	str	r2, [r3, #0]
  400d06:	3304      	adds	r3, #4
  400d08:	2200      	movs	r2, #0
  400d0a:	601a      	str	r2, [r3, #0]
  400d0c:	3304      	adds	r3, #4
  400d0e:	2200      	movs	r2, #0
  400d10:	601a      	str	r2, [r3, #0]
  400d12:	3304      	adds	r3, #4
  400d14:	2200      	movs	r2, #0
  400d16:	601a      	str	r2, [r3, #0]
  400d18:	3304      	adds	r3, #4
  400d1a:	2200      	movs	r2, #0
  400d1c:	601a      	str	r2, [r3, #0]
  400d1e:	3304      	adds	r3, #4
  400d20:	797b      	ldrb	r3, [r7, #5]
  400d22:	723b      	strb	r3, [r7, #8]
  400d24:	2301      	movs	r3, #1
  400d26:	60fb      	str	r3, [r7, #12]
  400d28:	1dbb      	adds	r3, r7, #6
  400d2a:	613b      	str	r3, [r7, #16]
  400d2c:	2301      	movs	r3, #1
  400d2e:	617b      	str	r3, [r7, #20]
  400d30:	79fb      	ldrb	r3, [r7, #7]
  400d32:	763b      	strb	r3, [r7, #24]
		.buffer			= &value,
		.length			= 1,
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  400d34:	2312      	movs	r3, #18
  400d36:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  400d38:	4b09      	ldr	r3, [pc, #36]	; (400d60 <itg_write+0x74>)
  400d3a:	681a      	ldr	r2, [r3, #0]
  400d3c:	f107 0308 	add.w	r3, r7, #8
  400d40:	4610      	mov	r0, r2
  400d42:	4619      	mov	r1, r3
  400d44:	f04f 32ff 	mov.w	r2, #4294967295
  400d48:	2300      	movs	r3, #0
  400d4a:	4c06      	ldr	r4, [pc, #24]	; (400d64 <itg_write+0x78>)
  400d4c:	47a0      	blx	r4
  400d4e:	4603      	mov	r3, r0
  400d50:	77fb      	strb	r3, [r7, #31]
	
	return result;
  400d52:	7ffb      	ldrb	r3, [r7, #31]
  400d54:	b25b      	sxtb	r3, r3
}
  400d56:	4618      	mov	r0, r3
  400d58:	3724      	adds	r7, #36	; 0x24
  400d5a:	46bd      	mov	sp, r7
  400d5c:	bd90      	pop	{r4, r7, pc}
  400d5e:	bf00      	nop
  400d60:	20003f5c 	.word	0x20003f5c
  400d64:	0040243d 	.word	0x0040243d

00400d68 <itg_read>:

status_code_t itg_read (ITG_Addr_Dev itg_addr, uint8_t *value, ITG_Addr_Reg itg_reg, uint8_t len){
  400d68:	b590      	push	{r4, r7, lr}
  400d6a:	b089      	sub	sp, #36	; 0x24
  400d6c:	af00      	add	r7, sp, #0
  400d6e:	6039      	str	r1, [r7, #0]
  400d70:	4601      	mov	r1, r0
  400d72:	71f9      	strb	r1, [r7, #7]
  400d74:	71ba      	strb	r2, [r7, #6]
  400d76:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  400d78:	f107 0308 	add.w	r3, r7, #8
  400d7c:	2200      	movs	r2, #0
  400d7e:	601a      	str	r2, [r3, #0]
  400d80:	3304      	adds	r3, #4
  400d82:	2200      	movs	r2, #0
  400d84:	601a      	str	r2, [r3, #0]
  400d86:	3304      	adds	r3, #4
  400d88:	2200      	movs	r2, #0
  400d8a:	601a      	str	r2, [r3, #0]
  400d8c:	3304      	adds	r3, #4
  400d8e:	2200      	movs	r2, #0
  400d90:	601a      	str	r2, [r3, #0]
  400d92:	3304      	adds	r3, #4
  400d94:	2200      	movs	r2, #0
  400d96:	601a      	str	r2, [r3, #0]
  400d98:	3304      	adds	r3, #4
  400d9a:	79bb      	ldrb	r3, [r7, #6]
  400d9c:	723b      	strb	r3, [r7, #8]
  400d9e:	2301      	movs	r3, #1
  400da0:	60fb      	str	r3, [r7, #12]
  400da2:	683b      	ldr	r3, [r7, #0]
  400da4:	613b      	str	r3, [r7, #16]
  400da6:	797b      	ldrb	r3, [r7, #5]
  400da8:	617b      	str	r3, [r7, #20]
  400daa:	79fb      	ldrb	r3, [r7, #7]
  400dac:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  400dae:	2312      	movs	r3, #18
  400db0:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  400db2:	4b09      	ldr	r3, [pc, #36]	; (400dd8 <itg_read+0x70>)
  400db4:	681a      	ldr	r2, [r3, #0]
  400db6:	f107 0308 	add.w	r3, r7, #8
  400dba:	4610      	mov	r0, r2
  400dbc:	4619      	mov	r1, r3
  400dbe:	f04f 32ff 	mov.w	r2, #4294967295
  400dc2:	2300      	movs	r3, #0
  400dc4:	4c05      	ldr	r4, [pc, #20]	; (400ddc <itg_read+0x74>)
  400dc6:	47a0      	blx	r4
  400dc8:	4603      	mov	r3, r0
  400dca:	77fb      	strb	r3, [r7, #31]
	
	return result;
  400dcc:	7ffb      	ldrb	r3, [r7, #31]
  400dce:	b25b      	sxtb	r3, r3
}
  400dd0:	4618      	mov	r0, r3
  400dd2:	3724      	adds	r7, #36	; 0x24
  400dd4:	46bd      	mov	sp, r7
  400dd6:	bd90      	pop	{r4, r7, pc}
  400dd8:	20003f5c 	.word	0x20003f5c
  400ddc:	00402681 	.word	0x00402681

00400de0 <adxl_init>:

static status_code_t adxl_init(ADXL_Addr_Dev ADXL_Dev){
  400de0:	b580      	push	{r7, lr}
  400de2:	b084      	sub	sp, #16
  400de4:	af00      	add	r7, sp, #0
  400de6:	4603      	mov	r3, r0
  400de8:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	result = adxl_write(ADXL_Dev, 0x08, ADXL_DataFormat);	//2g, 10-bit mode
  400dea:	79fb      	ldrb	r3, [r7, #7]
  400dec:	4618      	mov	r0, r3
  400dee:	2108      	movs	r1, #8
  400df0:	2231      	movs	r2, #49	; 0x31
  400df2:	4b26      	ldr	r3, [pc, #152]	; (400e8c <adxl_init+0xac>)
  400df4:	4798      	blx	r3
  400df6:	4603      	mov	r3, r0
  400df8:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400dfe:	2b00      	cmp	r3, #0
  400e00:	d001      	beq.n	400e06 <adxl_init+0x26>
  400e02:	7bfb      	ldrb	r3, [r7, #15]
  400e04:	e03c      	b.n	400e80 <adxl_init+0xa0>
	
	result = adxl_write(ADXL_Dev, BWrate100Hz, ADXL_BWRate);
  400e06:	79fb      	ldrb	r3, [r7, #7]
  400e08:	4618      	mov	r0, r3
  400e0a:	210a      	movs	r1, #10
  400e0c:	222c      	movs	r2, #44	; 0x2c
  400e0e:	4b1f      	ldr	r3, [pc, #124]	; (400e8c <adxl_init+0xac>)
  400e10:	4798      	blx	r3
  400e12:	4603      	mov	r3, r0
  400e14:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400e16:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400e1a:	2b00      	cmp	r3, #0
  400e1c:	d001      	beq.n	400e22 <adxl_init+0x42>
  400e1e:	7bfb      	ldrb	r3, [r7, #15]
  400e20:	e02e      	b.n	400e80 <adxl_init+0xa0>
	
	result = adxl_write(ADXL_Dev, 0x80, ADXL_IntEnable);	//Interrupt EN = Data Ready
  400e22:	79fb      	ldrb	r3, [r7, #7]
  400e24:	4618      	mov	r0, r3
  400e26:	2180      	movs	r1, #128	; 0x80
  400e28:	222e      	movs	r2, #46	; 0x2e
  400e2a:	4b18      	ldr	r3, [pc, #96]	; (400e8c <adxl_init+0xac>)
  400e2c:	4798      	blx	r3
  400e2e:	4603      	mov	r3, r0
  400e30:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400e36:	2b00      	cmp	r3, #0
  400e38:	d001      	beq.n	400e3e <adxl_init+0x5e>
  400e3a:	7bfb      	ldrb	r3, [r7, #15]
  400e3c:	e020      	b.n	400e80 <adxl_init+0xa0>
	
	result = adxl_write(ADXL_Dev, 0x7F, ADXL_InitMap);		//Interrupt Map = DataReady: INT1 / Others: INT2
  400e3e:	79fb      	ldrb	r3, [r7, #7]
  400e40:	4618      	mov	r0, r3
  400e42:	217f      	movs	r1, #127	; 0x7f
  400e44:	222f      	movs	r2, #47	; 0x2f
  400e46:	4b11      	ldr	r3, [pc, #68]	; (400e8c <adxl_init+0xac>)
  400e48:	4798      	blx	r3
  400e4a:	4603      	mov	r3, r0
  400e4c:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400e4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400e52:	2b00      	cmp	r3, #0
  400e54:	d001      	beq.n	400e5a <adxl_init+0x7a>
  400e56:	7bfb      	ldrb	r3, [r7, #15]
  400e58:	e012      	b.n	400e80 <adxl_init+0xa0>
	
	clearInterruptADXL(ADXL_Dev);
  400e5a:	79fb      	ldrb	r3, [r7, #7]
  400e5c:	4618      	mov	r0, r3
  400e5e:	4b0c      	ldr	r3, [pc, #48]	; (400e90 <adxl_init+0xb0>)
  400e60:	4798      	blx	r3
	
	result = adxl_write(ADXL_Dev, 0x08, ADXL_PowerCtl);		//Start Measurement
  400e62:	79fb      	ldrb	r3, [r7, #7]
  400e64:	4618      	mov	r0, r3
  400e66:	2108      	movs	r1, #8
  400e68:	222d      	movs	r2, #45	; 0x2d
  400e6a:	4b08      	ldr	r3, [pc, #32]	; (400e8c <adxl_init+0xac>)
  400e6c:	4798      	blx	r3
  400e6e:	4603      	mov	r3, r0
  400e70:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400e76:	2b00      	cmp	r3, #0
  400e78:	d001      	beq.n	400e7e <adxl_init+0x9e>
  400e7a:	7bfb      	ldrb	r3, [r7, #15]
  400e7c:	e000      	b.n	400e80 <adxl_init+0xa0>
	
	return result;
  400e7e:	7bfb      	ldrb	r3, [r7, #15]
  400e80:	b25b      	sxtb	r3, r3
}
  400e82:	4618      	mov	r0, r3
  400e84:	3710      	adds	r7, #16
  400e86:	46bd      	mov	sp, r7
  400e88:	bd80      	pop	{r7, pc}
  400e8a:	bf00      	nop
  400e8c:	00400e95 	.word	0x00400e95
  400e90:	00400f89 	.word	0x00400f89

00400e94 <adxl_write>:

status_code_t adxl_write(ADXL_Addr_Dev adxl_addr, uint8_t value, ADXL_Addr_Reg adxl_reg){
  400e94:	b590      	push	{r4, r7, lr}
  400e96:	b089      	sub	sp, #36	; 0x24
  400e98:	af00      	add	r7, sp, #0
  400e9a:	4613      	mov	r3, r2
  400e9c:	4602      	mov	r2, r0
  400e9e:	71fa      	strb	r2, [r7, #7]
  400ea0:	460a      	mov	r2, r1
  400ea2:	71ba      	strb	r2, [r7, #6]
  400ea4:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  400ea6:	f107 0308 	add.w	r3, r7, #8
  400eaa:	2200      	movs	r2, #0
  400eac:	601a      	str	r2, [r3, #0]
  400eae:	3304      	adds	r3, #4
  400eb0:	2200      	movs	r2, #0
  400eb2:	601a      	str	r2, [r3, #0]
  400eb4:	3304      	adds	r3, #4
  400eb6:	2200      	movs	r2, #0
  400eb8:	601a      	str	r2, [r3, #0]
  400eba:	3304      	adds	r3, #4
  400ebc:	2200      	movs	r2, #0
  400ebe:	601a      	str	r2, [r3, #0]
  400ec0:	3304      	adds	r3, #4
  400ec2:	2200      	movs	r2, #0
  400ec4:	601a      	str	r2, [r3, #0]
  400ec6:	3304      	adds	r3, #4
  400ec8:	797b      	ldrb	r3, [r7, #5]
  400eca:	723b      	strb	r3, [r7, #8]
  400ecc:	2301      	movs	r3, #1
  400ece:	60fb      	str	r3, [r7, #12]
  400ed0:	1dbb      	adds	r3, r7, #6
  400ed2:	613b      	str	r3, [r7, #16]
  400ed4:	2301      	movs	r3, #1
  400ed6:	617b      	str	r3, [r7, #20]
  400ed8:	79fb      	ldrb	r3, [r7, #7]
  400eda:	763b      	strb	r3, [r7, #24]
		.buffer			= &value,
		.length			= 1,
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  400edc:	2312      	movs	r3, #18
  400ede:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  400ee0:	4b09      	ldr	r3, [pc, #36]	; (400f08 <adxl_write+0x74>)
  400ee2:	681a      	ldr	r2, [r3, #0]
  400ee4:	f107 0308 	add.w	r3, r7, #8
  400ee8:	4610      	mov	r0, r2
  400eea:	4619      	mov	r1, r3
  400eec:	f04f 32ff 	mov.w	r2, #4294967295
  400ef0:	2300      	movs	r3, #0
  400ef2:	4c06      	ldr	r4, [pc, #24]	; (400f0c <adxl_write+0x78>)
  400ef4:	47a0      	blx	r4
  400ef6:	4603      	mov	r3, r0
  400ef8:	77fb      	strb	r3, [r7, #31]
	
	return result;
  400efa:	7ffb      	ldrb	r3, [r7, #31]
  400efc:	b25b      	sxtb	r3, r3
}
  400efe:	4618      	mov	r0, r3
  400f00:	3724      	adds	r7, #36	; 0x24
  400f02:	46bd      	mov	sp, r7
  400f04:	bd90      	pop	{r4, r7, pc}
  400f06:	bf00      	nop
  400f08:	20003f5c 	.word	0x20003f5c
  400f0c:	0040243d 	.word	0x0040243d

00400f10 <adxl_read>:

status_code_t adxl_read (ADXL_Addr_Dev adxl_addr, uint8_t *value, ADXL_Addr_Reg adxl_reg, uint8_t len){
  400f10:	b590      	push	{r4, r7, lr}
  400f12:	b089      	sub	sp, #36	; 0x24
  400f14:	af00      	add	r7, sp, #0
  400f16:	6039      	str	r1, [r7, #0]
  400f18:	4601      	mov	r1, r0
  400f1a:	71f9      	strb	r1, [r7, #7]
  400f1c:	71ba      	strb	r2, [r7, #6]
  400f1e:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  400f20:	f107 0308 	add.w	r3, r7, #8
  400f24:	2200      	movs	r2, #0
  400f26:	601a      	str	r2, [r3, #0]
  400f28:	3304      	adds	r3, #4
  400f2a:	2200      	movs	r2, #0
  400f2c:	601a      	str	r2, [r3, #0]
  400f2e:	3304      	adds	r3, #4
  400f30:	2200      	movs	r2, #0
  400f32:	601a      	str	r2, [r3, #0]
  400f34:	3304      	adds	r3, #4
  400f36:	2200      	movs	r2, #0
  400f38:	601a      	str	r2, [r3, #0]
  400f3a:	3304      	adds	r3, #4
  400f3c:	2200      	movs	r2, #0
  400f3e:	601a      	str	r2, [r3, #0]
  400f40:	3304      	adds	r3, #4
  400f42:	79bb      	ldrb	r3, [r7, #6]
  400f44:	723b      	strb	r3, [r7, #8]
  400f46:	2301      	movs	r3, #1
  400f48:	60fb      	str	r3, [r7, #12]
  400f4a:	683b      	ldr	r3, [r7, #0]
  400f4c:	613b      	str	r3, [r7, #16]
  400f4e:	797b      	ldrb	r3, [r7, #5]
  400f50:	617b      	str	r3, [r7, #20]
  400f52:	79fb      	ldrb	r3, [r7, #7]
  400f54:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  400f56:	2312      	movs	r3, #18
  400f58:	77fb      	strb	r3, [r7, #31]

	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  400f5a:	4b09      	ldr	r3, [pc, #36]	; (400f80 <adxl_read+0x70>)
  400f5c:	681a      	ldr	r2, [r3, #0]
  400f5e:	f107 0308 	add.w	r3, r7, #8
  400f62:	4610      	mov	r0, r2
  400f64:	4619      	mov	r1, r3
  400f66:	f04f 32ff 	mov.w	r2, #4294967295
  400f6a:	2300      	movs	r3, #0
  400f6c:	4c05      	ldr	r4, [pc, #20]	; (400f84 <adxl_read+0x74>)
  400f6e:	47a0      	blx	r4
  400f70:	4603      	mov	r3, r0
  400f72:	77fb      	strb	r3, [r7, #31]
	
	return result;
  400f74:	7ffb      	ldrb	r3, [r7, #31]
  400f76:	b25b      	sxtb	r3, r3
}
  400f78:	4618      	mov	r0, r3
  400f7a:	3724      	adds	r7, #36	; 0x24
  400f7c:	46bd      	mov	sp, r7
  400f7e:	bd90      	pop	{r4, r7, pc}
  400f80:	20003f5c 	.word	0x20003f5c
  400f84:	00402681 	.word	0x00402681

00400f88 <clearInterruptADXL>:

void clearInterruptADXL(ADXL_Addr_Dev dev){
  400f88:	b590      	push	{r4, r7, lr}
  400f8a:	b085      	sub	sp, #20
  400f8c:	af00      	add	r7, sp, #0
  400f8e:	4603      	mov	r3, r0
  400f90:	71fb      	strb	r3, [r7, #7]
	uint8_t b;
	adxl_read(dev, &b, ADXL_DataX0, 1);
  400f92:	79fa      	ldrb	r2, [r7, #7]
  400f94:	f107 030f 	add.w	r3, r7, #15
  400f98:	4610      	mov	r0, r2
  400f9a:	4619      	mov	r1, r3
  400f9c:	2232      	movs	r2, #50	; 0x32
  400f9e:	2301      	movs	r3, #1
  400fa0:	4c02      	ldr	r4, [pc, #8]	; (400fac <clearInterruptADXL+0x24>)
  400fa2:	47a0      	blx	r4
  400fa4:	3714      	adds	r7, #20
  400fa6:	46bd      	mov	sp, r7
  400fa8:	bd90      	pop	{r4, r7, pc}
  400faa:	bf00      	nop
  400fac:	00400f11 	.word	0x00400f11

00400fb0 <SPI_Handler>:
struct ili9225_opt_t g_ili9225_display_opt;
/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void)
{
  400fb0:	b580      	push	{r7, lr}
  400fb2:	af00      	add	r7, sp, #0
	ili9225_spi_handler();
  400fb4:	4b01      	ldr	r3, [pc, #4]	; (400fbc <SPI_Handler+0xc>)
  400fb6:	4798      	blx	r3
}
  400fb8:	bd80      	pop	{r7, pc}
  400fba:	bf00      	nop
  400fbc:	00404191 	.word	0x00404191

00400fc0 <config_lcd>:

void config_lcd(void){
  400fc0:	b590      	push	{r4, r7, lr}
  400fc2:	b083      	sub	sp, #12
  400fc4:	af00      	add	r7, sp, #0
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  400fc6:	4b31      	ldr	r3, [pc, #196]	; (40108c <config_lcd+0xcc>)
  400fc8:	22b0      	movs	r2, #176	; 0xb0
  400fca:	601a      	str	r2, [r3, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  400fcc:	4b2f      	ldr	r3, [pc, #188]	; (40108c <config_lcd+0xcc>)
  400fce:	22dc      	movs	r2, #220	; 0xdc
  400fd0:	605a      	str	r2, [r3, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  400fd2:	4b2e      	ldr	r3, [pc, #184]	; (40108c <config_lcd+0xcc>)
  400fd4:	2200      	movs	r2, #0
  400fd6:	609a      	str	r2, [r3, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  400fd8:	4b2c      	ldr	r3, [pc, #176]	; (40108c <config_lcd+0xcc>)
  400fda:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  400fde:	60da      	str	r2, [r3, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  400fe0:	4b2b      	ldr	r3, [pc, #172]	; (401090 <config_lcd+0xd0>)
  400fe2:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  400fe4:	4829      	ldr	r0, [pc, #164]	; (40108c <config_lcd+0xcc>)
  400fe6:	4b2b      	ldr	r3, [pc, #172]	; (401094 <config_lcd+0xd4>)
  400fe8:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  400fea:	2008      	movs	r0, #8
  400fec:	4b2a      	ldr	r3, [pc, #168]	; (401098 <config_lcd+0xd8>)
  400fee:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  400ff0:	4b2a      	ldr	r3, [pc, #168]	; (40109c <config_lcd+0xdc>)
  400ff2:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
  400ff4:	f64f 70ff 	movw	r0, #65535	; 0xffff
  400ff8:	4b29      	ldr	r3, [pc, #164]	; (4010a0 <config_lcd+0xe0>)
  400ffa:	4798      	blx	r3
	
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  400ffc:	2300      	movs	r3, #0
  400ffe:	71fb      	strb	r3, [r7, #7]
  401000:	e03e      	b.n	401080 <config_lcd+0xc0>
		xQueueAcel[i] = xQueueCreate(1, sizeof(double));
  401002:	79fc      	ldrb	r4, [r7, #7]
  401004:	2001      	movs	r0, #1
  401006:	2108      	movs	r1, #8
  401008:	2200      	movs	r2, #0
  40100a:	4b26      	ldr	r3, [pc, #152]	; (4010a4 <config_lcd+0xe4>)
  40100c:	4798      	blx	r3
  40100e:	4602      	mov	r2, r0
  401010:	4b25      	ldr	r3, [pc, #148]	; (4010a8 <config_lcd+0xe8>)
  401012:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAcel[i] == NULL){
  401016:	79fa      	ldrb	r2, [r7, #7]
  401018:	4b23      	ldr	r3, [pc, #140]	; (4010a8 <config_lcd+0xe8>)
  40101a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40101e:	2b00      	cmp	r3, #0
  401020:	d103      	bne.n	40102a <config_lcd+0x6a>
			LED_On(LED2_GPIO);
  401022:	2019      	movs	r0, #25
  401024:	4b21      	ldr	r3, [pc, #132]	; (4010ac <config_lcd+0xec>)
  401026:	4798      	blx	r3
			while(1);
  401028:	e7fe      	b.n	401028 <config_lcd+0x68>
		}
		xQueueAngle[i] = xQueueCreate(1, sizeof(double));
  40102a:	79fc      	ldrb	r4, [r7, #7]
  40102c:	2001      	movs	r0, #1
  40102e:	2108      	movs	r1, #8
  401030:	2200      	movs	r2, #0
  401032:	4b1c      	ldr	r3, [pc, #112]	; (4010a4 <config_lcd+0xe4>)
  401034:	4798      	blx	r3
  401036:	4602      	mov	r2, r0
  401038:	4b1d      	ldr	r3, [pc, #116]	; (4010b0 <config_lcd+0xf0>)
  40103a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAngle[i] == NULL){
  40103e:	79fa      	ldrb	r2, [r7, #7]
  401040:	4b1b      	ldr	r3, [pc, #108]	; (4010b0 <config_lcd+0xf0>)
  401042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401046:	2b00      	cmp	r3, #0
  401048:	d103      	bne.n	401052 <config_lcd+0x92>
			LED_On(LED2_GPIO);
  40104a:	2019      	movs	r0, #25
  40104c:	4b17      	ldr	r3, [pc, #92]	; (4010ac <config_lcd+0xec>)
  40104e:	4798      	blx	r3
			while(1);
  401050:	e7fe      	b.n	401050 <config_lcd+0x90>
		}
		xQueueGyro[i] = xQueueCreate(1, sizeof(double));
  401052:	79fc      	ldrb	r4, [r7, #7]
  401054:	2001      	movs	r0, #1
  401056:	2108      	movs	r1, #8
  401058:	2200      	movs	r2, #0
  40105a:	4b12      	ldr	r3, [pc, #72]	; (4010a4 <config_lcd+0xe4>)
  40105c:	4798      	blx	r3
  40105e:	4602      	mov	r2, r0
  401060:	4b14      	ldr	r3, [pc, #80]	; (4010b4 <config_lcd+0xf4>)
  401062:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueGyro[i] == NULL){
  401066:	79fa      	ldrb	r2, [r7, #7]
  401068:	4b12      	ldr	r3, [pc, #72]	; (4010b4 <config_lcd+0xf4>)
  40106a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40106e:	2b00      	cmp	r3, #0
  401070:	d103      	bne.n	40107a <config_lcd+0xba>
			LED_On(LED2_GPIO);
  401072:	2019      	movs	r0, #25
  401074:	4b0d      	ldr	r3, [pc, #52]	; (4010ac <config_lcd+0xec>)
  401076:	4798      	blx	r3
			while(1);
  401078:	e7fe      	b.n	401078 <config_lcd+0xb8>
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
	
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  40107a:	79fb      	ldrb	r3, [r7, #7]
  40107c:	3301      	adds	r3, #1
  40107e:	71fb      	strb	r3, [r7, #7]
  401080:	79fb      	ldrb	r3, [r7, #7]
  401082:	2b02      	cmp	r3, #2
  401084:	d9bd      	bls.n	401002 <config_lcd+0x42>
		if (xQueueGyro[i] == NULL){
			LED_On(LED2_GPIO);
			while(1);
		}
	}
}
  401086:	370c      	adds	r7, #12
  401088:	46bd      	mov	sp, r7
  40108a:	bd90      	pop	{r4, r7, pc}
  40108c:	20003f68 	.word	0x20003f68
  401090:	00403b69 	.word	0x00403b69
  401094:	00403f4d 	.word	0x00403f4d
  401098:	00403ae1 	.word	0x00403ae1
  40109c:	004041c5 	.word	0x004041c5
  4010a0:	00404245 	.word	0x00404245
  4010a4:	004061c5 	.word	0x004061c5
  4010a8:	20004018 	.word	0x20004018
  4010ac:	00403a1d 	.word	0x00403a1d
  4010b0:	20003fcc 	.word	0x20003fcc
  4010b4:	20003fd8 	.word	0x20003fd8

004010b8 <LCDTask>:

void LCDTask(void *pvParameters){
  4010b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4010ba:	b0a5      	sub	sp, #148	; 0x94
  4010bc:	af04      	add	r7, sp, #16
  4010be:	6078      	str	r0, [r7, #4]
	
	double lcd_acel[3];
	double lcd_angle[3];
	double lcd_gyro[3];
	char lcd_buf[40];
	uint8_t i = 0;
  4010c0:	2300      	movs	r3, #0
  4010c2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	signed portBASE_TYPE statusQueue;
	
	ili9225_set_foreground_color(COLOR_BLACK);
  4010c6:	2000      	movs	r0, #0
  4010c8:	4b66      	ldr	r3, [pc, #408]	; (401264 <LCDTask+0x1ac>)
  4010ca:	4798      	blx	r3
	ili9225_draw_string(5,10, (uint8_t *)"IMU FreeRTOS");
  4010cc:	2005      	movs	r0, #5
  4010ce:	210a      	movs	r1, #10
  4010d0:	4a65      	ldr	r2, [pc, #404]	; (401268 <LCDTask+0x1b0>)
  4010d2:	4b66      	ldr	r3, [pc, #408]	; (40126c <LCDTask+0x1b4>)
  4010d4:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
  4010d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  4010da:	4b65      	ldr	r3, [pc, #404]	; (401270 <LCDTask+0x1b8>)
  4010dc:	4798      	blx	r3
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
  4010de:	f107 0360 	add.w	r3, r7, #96	; 0x60
  4010e2:	4618      	mov	r0, r3
  4010e4:	2100      	movs	r1, #0
  4010e6:	2218      	movs	r2, #24
  4010e8:	4b62      	ldr	r3, [pc, #392]	; (401274 <LCDTask+0x1bc>)
  4010ea:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4010ec:	2300      	movs	r3, #0
  4010ee:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  4010f2:	e01d      	b.n	401130 <LCDTask+0x78>
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
  4010f4:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  4010f8:	4b5f      	ldr	r3, [pc, #380]	; (401278 <LCDTask+0x1c0>)
  4010fa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4010fe:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401102:	f107 0160 	add.w	r1, r7, #96	; 0x60
  401106:	00db      	lsls	r3, r3, #3
  401108:	440b      	add	r3, r1
  40110a:	4610      	mov	r0, r2
  40110c:	4619      	mov	r1, r3
  40110e:	f04f 32ff 	mov.w	r2, #4294967295
  401112:	2301      	movs	r3, #1
  401114:	4c59      	ldr	r4, [pc, #356]	; (40127c <LCDTask+0x1c4>)
  401116:	47a0      	blx	r4
  401118:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  40111a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  40111c:	2b01      	cmp	r3, #1
  40111e:	d002      	beq.n	401126 <LCDTask+0x6e>
  401120:	2000      	movs	r0, #0
  401122:	4b57      	ldr	r3, [pc, #348]	; (401280 <LCDTask+0x1c8>)
  401124:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
		for (i = 0; i < NUM_AXIS; i++){
  401126:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  40112a:	3301      	adds	r3, #1
  40112c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401130:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401134:	2b02      	cmp	r3, #2
  401136:	d9dd      	bls.n	4010f4 <LCDTask+0x3c>
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_angle, 0, sizeof(lcd_angle));
  401138:	f107 0348 	add.w	r3, r7, #72	; 0x48
  40113c:	4618      	mov	r0, r3
  40113e:	2100      	movs	r1, #0
  401140:	2218      	movs	r2, #24
  401142:	4b4c      	ldr	r3, [pc, #304]	; (401274 <LCDTask+0x1bc>)
  401144:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401146:	2300      	movs	r3, #0
  401148:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  40114c:	e01d      	b.n	40118a <LCDTask+0xd2>
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
  40114e:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  401152:	4b4c      	ldr	r3, [pc, #304]	; (401284 <LCDTask+0x1cc>)
  401154:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  401158:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  40115c:	f107 0148 	add.w	r1, r7, #72	; 0x48
  401160:	00db      	lsls	r3, r3, #3
  401162:	440b      	add	r3, r1
  401164:	4610      	mov	r0, r2
  401166:	4619      	mov	r1, r3
  401168:	f04f 32ff 	mov.w	r2, #4294967295
  40116c:	2301      	movs	r3, #1
  40116e:	4c43      	ldr	r4, [pc, #268]	; (40127c <LCDTask+0x1c4>)
  401170:	47a0      	blx	r4
  401172:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401174:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  401176:	2b01      	cmp	r3, #1
  401178:	d002      	beq.n	401180 <LCDTask+0xc8>
  40117a:	2000      	movs	r0, #0
  40117c:	4b40      	ldr	r3, [pc, #256]	; (401280 <LCDTask+0x1c8>)
  40117e:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_angle, 0, sizeof(lcd_angle));
		for (i = 0; i < NUM_AXIS; i++){
  401180:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401184:	3301      	adds	r3, #1
  401186:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  40118a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  40118e:	2b02      	cmp	r3, #2
  401190:	d9dd      	bls.n	40114e <LCDTask+0x96>
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
  401192:	f107 0330 	add.w	r3, r7, #48	; 0x30
  401196:	4618      	mov	r0, r3
  401198:	2100      	movs	r1, #0
  40119a:	2218      	movs	r2, #24
  40119c:	4b35      	ldr	r3, [pc, #212]	; (401274 <LCDTask+0x1bc>)
  40119e:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4011a0:	2300      	movs	r3, #0
  4011a2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  4011a6:	e01d      	b.n	4011e4 <LCDTask+0x12c>
			statusQueue = xQueuePeek(xQueueGyro[i], &(lcd_gyro[i]),LCD_WAIT);
  4011a8:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  4011ac:	4b36      	ldr	r3, [pc, #216]	; (401288 <LCDTask+0x1d0>)
  4011ae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4011b2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4011b6:	f107 0130 	add.w	r1, r7, #48	; 0x30
  4011ba:	00db      	lsls	r3, r3, #3
  4011bc:	440b      	add	r3, r1
  4011be:	4610      	mov	r0, r2
  4011c0:	4619      	mov	r1, r3
  4011c2:	f04f 32ff 	mov.w	r2, #4294967295
  4011c6:	2301      	movs	r3, #1
  4011c8:	4c2c      	ldr	r4, [pc, #176]	; (40127c <LCDTask+0x1c4>)
  4011ca:	47a0      	blx	r4
  4011cc:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  4011ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  4011d0:	2b01      	cmp	r3, #1
  4011d2:	d002      	beq.n	4011da <LCDTask+0x122>
  4011d4:	2000      	movs	r0, #0
  4011d6:	4b2a      	ldr	r3, [pc, #168]	; (401280 <LCDTask+0x1c8>)
  4011d8:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  4011da:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4011de:	3301      	adds	r3, #1
  4011e0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  4011e4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4011e8:	2b02      	cmp	r3, #2
  4011ea:	d9dd      	bls.n	4011a8 <LCDTask+0xf0>
			statusQueue = xQueuePeek(xQueueGyro[i], &(lcd_gyro[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		ili9225_set_foreground_color(COLOR_WHITE);
  4011ec:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4011f0:	4b1c      	ldr	r3, [pc, #112]	; (401264 <LCDTask+0x1ac>)
  4011f2:	4798      	blx	r3
		ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  4011f4:	2000      	movs	r0, #0
  4011f6:	211e      	movs	r1, #30
  4011f8:	22b0      	movs	r2, #176	; 0xb0
  4011fa:	23dc      	movs	r3, #220	; 0xdc
  4011fc:	4c23      	ldr	r4, [pc, #140]	; (40128c <LCDTask+0x1d4>)
  4011fe:	47a0      	blx	r4
		
		ili9225_set_foreground_color(COLOR_BLACK);
  401200:	2000      	movs	r0, #0
  401202:	4b18      	ldr	r3, [pc, #96]	; (401264 <LCDTask+0x1ac>)
  401204:	4798      	blx	r3
		sprintf(lcd_buf, "Acel:\nX=%0.3f mG\nY=%0.3f mG\nGyro:\n%0.3f Graus/s", lcd_acel[0], lcd_acel[1],lcd_gyro[2]);
  401206:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
  40120a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
  40120e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
  401212:	f107 0608 	add.w	r6, r7, #8
  401216:	e9cd 4500 	strd	r4, r5, [sp]
  40121a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40121e:	4630      	mov	r0, r6
  401220:	491b      	ldr	r1, [pc, #108]	; (401290 <LCDTask+0x1d8>)
  401222:	4c1c      	ldr	r4, [pc, #112]	; (401294 <LCDTask+0x1dc>)
  401224:	47a0      	blx	r4
		ili9225_draw_string(5,30, lcd_buf);
  401226:	f107 0308 	add.w	r3, r7, #8
  40122a:	2005      	movs	r0, #5
  40122c:	211e      	movs	r1, #30
  40122e:	461a      	mov	r2, r3
  401230:	4b0e      	ldr	r3, [pc, #56]	; (40126c <LCDTask+0x1b4>)
  401232:	4798      	blx	r3
		sprintf(lcd_buf, "Angle Pure:\n%0.3f Graus\nAngle Comp.:\n%0.3f Graus\nAngle Kalman:\n%0.3f Graus", lcd_angle[0], lcd_angle[1],lcd_angle[2]);
  401234:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
  401238:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
  40123c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
  401240:	f107 0608 	add.w	r6, r7, #8
  401244:	e9cd 4500 	strd	r4, r5, [sp]
  401248:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40124c:	4630      	mov	r0, r6
  40124e:	4912      	ldr	r1, [pc, #72]	; (401298 <LCDTask+0x1e0>)
  401250:	4c10      	ldr	r4, [pc, #64]	; (401294 <LCDTask+0x1dc>)
  401252:	47a0      	blx	r4
		ili9225_draw_string(5,110, lcd_buf);
  401254:	f107 0308 	add.w	r3, r7, #8
  401258:	2005      	movs	r0, #5
  40125a:	216e      	movs	r1, #110	; 0x6e
  40125c:	461a      	mov	r2, r3
  40125e:	4b03      	ldr	r3, [pc, #12]	; (40126c <LCDTask+0x1b4>)
  401260:	4798      	blx	r3
		/*sprintf(lcd_buf,"%u bytes Free", (uint32_t)xPortGetFreeHeapSize());
		ili9225_draw_string(5,200, lcd_buf);*/
	}
  401262:	e738      	b.n	4010d6 <LCDTask+0x1e>
  401264:	004041ed 	.word	0x004041ed
  401268:	00412764 	.word	0x00412764
  40126c:	0040451d 	.word	0x0040451d
  401270:	00406c3d 	.word	0x00406c3d
  401274:	0040abbd 	.word	0x0040abbd
  401278:	20004018 	.word	0x20004018
  40127c:	00406571 	.word	0x00406571
  401280:	00406b91 	.word	0x00406b91
  401284:	20003fcc 	.word	0x20003fcc
  401288:	20003fd8 	.word	0x20003fd8
  40128c:	00404381 	.word	0x00404381
  401290:	00412774 	.word	0x00412774
  401294:	0040ad61 	.word	0x0040ad61
  401298:	004127a4 	.word	0x004127a4

0040129c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40129c:	b480      	push	{r7}
  40129e:	b083      	sub	sp, #12
  4012a0:	af00      	add	r7, sp, #0
  4012a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4012a4:	687b      	ldr	r3, [r7, #4]
  4012a6:	2b07      	cmp	r3, #7
  4012a8:	d825      	bhi.n	4012f6 <osc_get_rate+0x5a>
  4012aa:	a201      	add	r2, pc, #4	; (adr r2, 4012b0 <osc_get_rate+0x14>)
  4012ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4012b0:	004012d1 	.word	0x004012d1
  4012b4:	004012d7 	.word	0x004012d7
  4012b8:	004012dd 	.word	0x004012dd
  4012bc:	004012e3 	.word	0x004012e3
  4012c0:	004012e7 	.word	0x004012e7
  4012c4:	004012eb 	.word	0x004012eb
  4012c8:	004012ef 	.word	0x004012ef
  4012cc:	004012f3 	.word	0x004012f3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4012d0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4012d4:	e010      	b.n	4012f8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4012d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4012da:	e00d      	b.n	4012f8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4012dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4012e0:	e00a      	b.n	4012f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4012e2:	4b08      	ldr	r3, [pc, #32]	; (401304 <osc_get_rate+0x68>)
  4012e4:	e008      	b.n	4012f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4012e6:	4b08      	ldr	r3, [pc, #32]	; (401308 <osc_get_rate+0x6c>)
  4012e8:	e006      	b.n	4012f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4012ea:	4b08      	ldr	r3, [pc, #32]	; (40130c <osc_get_rate+0x70>)
  4012ec:	e004      	b.n	4012f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4012ee:	4b07      	ldr	r3, [pc, #28]	; (40130c <osc_get_rate+0x70>)
  4012f0:	e002      	b.n	4012f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4012f2:	4b06      	ldr	r3, [pc, #24]	; (40130c <osc_get_rate+0x70>)
  4012f4:	e000      	b.n	4012f8 <osc_get_rate+0x5c>
	}

	return 0;
  4012f6:	2300      	movs	r3, #0
}
  4012f8:	4618      	mov	r0, r3
  4012fa:	370c      	adds	r7, #12
  4012fc:	46bd      	mov	sp, r7
  4012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401302:	4770      	bx	lr
  401304:	003d0900 	.word	0x003d0900
  401308:	007a1200 	.word	0x007a1200
  40130c:	00b71b00 	.word	0x00b71b00

00401310 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401310:	b580      	push	{r7, lr}
  401312:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401314:	2006      	movs	r0, #6
  401316:	4b03      	ldr	r3, [pc, #12]	; (401324 <sysclk_get_main_hz+0x14>)
  401318:	4798      	blx	r3
  40131a:	4603      	mov	r3, r0
  40131c:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40131e:	4618      	mov	r0, r3
  401320:	bd80      	pop	{r7, pc}
  401322:	bf00      	nop
  401324:	0040129d 	.word	0x0040129d

00401328 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401328:	b580      	push	{r7, lr}
  40132a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40132c:	4b02      	ldr	r3, [pc, #8]	; (401338 <sysclk_get_peripheral_hz+0x10>)
  40132e:	4798      	blx	r3
  401330:	4603      	mov	r3, r0
  401332:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401334:	4618      	mov	r0, r3
  401336:	bd80      	pop	{r7, pc}
  401338:	00401311 	.word	0x00401311

0040133c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  40133c:	b580      	push	{r7, lr}
  40133e:	b082      	sub	sp, #8
  401340:	af00      	add	r7, sp, #0
  401342:	6078      	str	r0, [r7, #4]
  401344:	460b      	mov	r3, r1
  401346:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401348:	687a      	ldr	r2, [r7, #4]
  40134a:	4b20      	ldr	r3, [pc, #128]	; (4013cc <usart_serial_putchar+0x90>)
  40134c:	429a      	cmp	r2, r3
  40134e:	d10a      	bne.n	401366 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401350:	bf00      	nop
  401352:	78fb      	ldrb	r3, [r7, #3]
  401354:	6878      	ldr	r0, [r7, #4]
  401356:	4619      	mov	r1, r3
  401358:	4b1d      	ldr	r3, [pc, #116]	; (4013d0 <usart_serial_putchar+0x94>)
  40135a:	4798      	blx	r3
  40135c:	4603      	mov	r3, r0
  40135e:	2b00      	cmp	r3, #0
  401360:	d1f7      	bne.n	401352 <usart_serial_putchar+0x16>
		return 1;
  401362:	2301      	movs	r3, #1
  401364:	e02d      	b.n	4013c2 <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401366:	687a      	ldr	r2, [r7, #4]
  401368:	4b1a      	ldr	r3, [pc, #104]	; (4013d4 <usart_serial_putchar+0x98>)
  40136a:	429a      	cmp	r2, r3
  40136c:	d10a      	bne.n	401384 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  40136e:	bf00      	nop
  401370:	78fb      	ldrb	r3, [r7, #3]
  401372:	6878      	ldr	r0, [r7, #4]
  401374:	4619      	mov	r1, r3
  401376:	4b16      	ldr	r3, [pc, #88]	; (4013d0 <usart_serial_putchar+0x94>)
  401378:	4798      	blx	r3
  40137a:	4603      	mov	r3, r0
  40137c:	2b00      	cmp	r3, #0
  40137e:	d1f7      	bne.n	401370 <usart_serial_putchar+0x34>
		return 1;
  401380:	2301      	movs	r3, #1
  401382:	e01e      	b.n	4013c2 <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401384:	687a      	ldr	r2, [r7, #4]
  401386:	4b14      	ldr	r3, [pc, #80]	; (4013d8 <usart_serial_putchar+0x9c>)
  401388:	429a      	cmp	r2, r3
  40138a:	d10a      	bne.n	4013a2 <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  40138c:	bf00      	nop
  40138e:	78fb      	ldrb	r3, [r7, #3]
  401390:	6878      	ldr	r0, [r7, #4]
  401392:	4619      	mov	r1, r3
  401394:	4b11      	ldr	r3, [pc, #68]	; (4013dc <usart_serial_putchar+0xa0>)
  401396:	4798      	blx	r3
  401398:	4603      	mov	r3, r0
  40139a:	2b00      	cmp	r3, #0
  40139c:	d1f7      	bne.n	40138e <usart_serial_putchar+0x52>
		return 1;
  40139e:	2301      	movs	r3, #1
  4013a0:	e00f      	b.n	4013c2 <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4013a2:	687a      	ldr	r2, [r7, #4]
  4013a4:	4b0e      	ldr	r3, [pc, #56]	; (4013e0 <usart_serial_putchar+0xa4>)
  4013a6:	429a      	cmp	r2, r3
  4013a8:	d10a      	bne.n	4013c0 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  4013aa:	bf00      	nop
  4013ac:	78fb      	ldrb	r3, [r7, #3]
  4013ae:	6878      	ldr	r0, [r7, #4]
  4013b0:	4619      	mov	r1, r3
  4013b2:	4b0a      	ldr	r3, [pc, #40]	; (4013dc <usart_serial_putchar+0xa0>)
  4013b4:	4798      	blx	r3
  4013b6:	4603      	mov	r3, r0
  4013b8:	2b00      	cmp	r3, #0
  4013ba:	d1f7      	bne.n	4013ac <usart_serial_putchar+0x70>
		return 1;
  4013bc:	2301      	movs	r3, #1
  4013be:	e000      	b.n	4013c2 <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4013c0:	2300      	movs	r3, #0
}
  4013c2:	4618      	mov	r0, r3
  4013c4:	3708      	adds	r7, #8
  4013c6:	46bd      	mov	sp, r7
  4013c8:	bd80      	pop	{r7, pc}
  4013ca:	bf00      	nop
  4013cc:	400e0600 	.word	0x400e0600
  4013d0:	004056e1 	.word	0x004056e1
  4013d4:	400e0800 	.word	0x400e0800
  4013d8:	40024000 	.word	0x40024000
  4013dc:	00405745 	.word	0x00405745
  4013e0:	40028000 	.word	0x40028000

004013e4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4013e4:	b580      	push	{r7, lr}
  4013e6:	b084      	sub	sp, #16
  4013e8:	af00      	add	r7, sp, #0
  4013ea:	6078      	str	r0, [r7, #4]
  4013ec:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4013ee:	2300      	movs	r3, #0
  4013f0:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4013f2:	687a      	ldr	r2, [r7, #4]
  4013f4:	4b1e      	ldr	r3, [pc, #120]	; (401470 <usart_serial_getchar+0x8c>)
  4013f6:	429a      	cmp	r2, r3
  4013f8:	d107      	bne.n	40140a <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4013fa:	bf00      	nop
  4013fc:	6878      	ldr	r0, [r7, #4]
  4013fe:	6839      	ldr	r1, [r7, #0]
  401400:	4b1c      	ldr	r3, [pc, #112]	; (401474 <usart_serial_getchar+0x90>)
  401402:	4798      	blx	r3
  401404:	4603      	mov	r3, r0
  401406:	2b00      	cmp	r3, #0
  401408:	d1f8      	bne.n	4013fc <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40140a:	687a      	ldr	r2, [r7, #4]
  40140c:	4b1a      	ldr	r3, [pc, #104]	; (401478 <usart_serial_getchar+0x94>)
  40140e:	429a      	cmp	r2, r3
  401410:	d107      	bne.n	401422 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401412:	bf00      	nop
  401414:	6878      	ldr	r0, [r7, #4]
  401416:	6839      	ldr	r1, [r7, #0]
  401418:	4b16      	ldr	r3, [pc, #88]	; (401474 <usart_serial_getchar+0x90>)
  40141a:	4798      	blx	r3
  40141c:	4603      	mov	r3, r0
  40141e:	2b00      	cmp	r3, #0
  401420:	d1f8      	bne.n	401414 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401422:	687a      	ldr	r2, [r7, #4]
  401424:	4b15      	ldr	r3, [pc, #84]	; (40147c <usart_serial_getchar+0x98>)
  401426:	429a      	cmp	r2, r3
  401428:	d10d      	bne.n	401446 <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  40142a:	bf00      	nop
  40142c:	f107 030c 	add.w	r3, r7, #12
  401430:	6878      	ldr	r0, [r7, #4]
  401432:	4619      	mov	r1, r3
  401434:	4b12      	ldr	r3, [pc, #72]	; (401480 <usart_serial_getchar+0x9c>)
  401436:	4798      	blx	r3
  401438:	4603      	mov	r3, r0
  40143a:	2b00      	cmp	r3, #0
  40143c:	d1f6      	bne.n	40142c <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  40143e:	68fb      	ldr	r3, [r7, #12]
  401440:	b2da      	uxtb	r2, r3
  401442:	683b      	ldr	r3, [r7, #0]
  401444:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401446:	687a      	ldr	r2, [r7, #4]
  401448:	4b0e      	ldr	r3, [pc, #56]	; (401484 <usart_serial_getchar+0xa0>)
  40144a:	429a      	cmp	r2, r3
  40144c:	d10d      	bne.n	40146a <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  40144e:	bf00      	nop
  401450:	f107 030c 	add.w	r3, r7, #12
  401454:	6878      	ldr	r0, [r7, #4]
  401456:	4619      	mov	r1, r3
  401458:	4b09      	ldr	r3, [pc, #36]	; (401480 <usart_serial_getchar+0x9c>)
  40145a:	4798      	blx	r3
  40145c:	4603      	mov	r3, r0
  40145e:	2b00      	cmp	r3, #0
  401460:	d1f6      	bne.n	401450 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  401462:	68fb      	ldr	r3, [r7, #12]
  401464:	b2da      	uxtb	r2, r3
  401466:	683b      	ldr	r3, [r7, #0]
  401468:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40146a:	3710      	adds	r7, #16
  40146c:	46bd      	mov	sp, r7
  40146e:	bd80      	pop	{r7, pc}
  401470:	400e0600 	.word	0x400e0600
  401474:	00405711 	.word	0x00405711
  401478:	400e0800 	.word	0x400e0800
  40147c:	40024000 	.word	0x40024000
  401480:	00405779 	.word	0x00405779
  401484:	40028000 	.word	0x40028000

00401488 <printf_mux>:
uint8_t recBuf[50];
uint32_t sizeRecBuf = sizeof(recBuf);

uint32_t timer = (1000/portTICK_RATE_MS);

void printf_mux( const char * format, ... ){
  401488:	b40f      	push	{r0, r1, r2, r3}
  40148a:	b590      	push	{r4, r7, lr}
  40148c:	b0a5      	sub	sp, #148	; 0x94
  40148e:	af02      	add	r7, sp, #8
	char buffer[128];
	uint32_t n = 0;
  401490:	2300      	movs	r3, #0
  401492:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	va_list(args);
	va_start(args, format);
  401496:	f107 039c 	add.w	r3, r7, #156	; 0x9c
  40149a:	603b      	str	r3, [r7, #0]
	n = vsprintf(buffer, format, args);
  40149c:	1d3b      	adds	r3, r7, #4
  40149e:	4618      	mov	r0, r3
  4014a0:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
  4014a4:	683a      	ldr	r2, [r7, #0]
  4014a6:	4b0c      	ldr	r3, [pc, #48]	; (4014d8 <printf_mux+0x50>)
  4014a8:	4798      	blx	r3
  4014aa:	4603      	mov	r3, r0
  4014ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	freertos_uart_write_packet(freertos_uart, buffer, n, UART_WAIT);
  4014b0:	4b0a      	ldr	r3, [pc, #40]	; (4014dc <printf_mux+0x54>)
  4014b2:	681a      	ldr	r2, [r3, #0]
  4014b4:	1d3b      	adds	r3, r7, #4
  4014b6:	2100      	movs	r1, #0
  4014b8:	9100      	str	r1, [sp, #0]
  4014ba:	4610      	mov	r0, r2
  4014bc:	4619      	mov	r1, r3
  4014be:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
  4014c2:	f04f 33ff 	mov.w	r3, #4294967295
  4014c6:	4c06      	ldr	r4, [pc, #24]	; (4014e0 <printf_mux+0x58>)
  4014c8:	47a0      	blx	r4
	va_end(args);
}
  4014ca:	378c      	adds	r7, #140	; 0x8c
  4014cc:	46bd      	mov	sp, r7
  4014ce:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
  4014d2:	b004      	add	sp, #16
  4014d4:	4770      	bx	lr
  4014d6:	bf00      	nop
  4014d8:	0040e605 	.word	0x0040e605
  4014dc:	20003fb0 	.word	0x20003fb0
  4014e0:	00402f55 	.word	0x00402f55

004014e4 <configure_console>:

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  4014e4:	b590      	push	{r4, r7, lr}
  4014e6:	b089      	sub	sp, #36	; 0x24
  4014e8:	af00      	add	r7, sp, #0
		.charlength = CONF_UART_CHAR_LENGTH,
		.stopbits = CONF_UART_STOP_BITS,
		.paritytype = CONF_UART_PARITY,
	};
	
	freertos_peripheral_options_t driver_options = {
  4014ea:	4b33      	ldr	r3, [pc, #204]	; (4015b8 <configure_console+0xd4>)
  4014ec:	613b      	str	r3, [r7, #16]
  4014ee:	4b33      	ldr	r3, [pc, #204]	; (4015bc <configure_console+0xd8>)
  4014f0:	681b      	ldr	r3, [r3, #0]
  4014f2:	617b      	str	r3, [r7, #20]
  4014f4:	230a      	movs	r3, #10
  4014f6:	61bb      	str	r3, [r7, #24]
  4014f8:	2301      	movs	r3, #1
  4014fa:	773b      	strb	r3, [r7, #28]
  4014fc:	2303      	movs	r3, #3
  4014fe:	777b      	strb	r3, [r7, #29]
		UART_RS232,
		(USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX)
	};
	
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401500:	4b2f      	ldr	r3, [pc, #188]	; (4015c0 <configure_console+0xdc>)
  401502:	4798      	blx	r3
  401504:	4603      	mov	r3, r0
  401506:	607b      	str	r3, [r7, #4]
	uart_settings.ul_baudrate = CONF_UART_BAUDRATE;
  401508:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40150c:	60bb      	str	r3, [r7, #8]
	uart_settings.ul_mode = UART_MR_PAR_NO;
  40150e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401512:	60fb      	str	r3, [r7, #12]

	/* Configure console UART. */
	stdio_base = (void *)CONF_UART;
  401514:	4b2b      	ldr	r3, [pc, #172]	; (4015c4 <configure_console+0xe0>)
  401516:	4a2c      	ldr	r2, [pc, #176]	; (4015c8 <configure_console+0xe4>)
  401518:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40151a:	4b2c      	ldr	r3, [pc, #176]	; (4015cc <configure_console+0xe8>)
  40151c:	4a2c      	ldr	r2, [pc, #176]	; (4015d0 <configure_console+0xec>)
  40151e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401520:	4b2c      	ldr	r3, [pc, #176]	; (4015d4 <configure_console+0xf0>)
  401522:	4a2d      	ldr	r2, [pc, #180]	; (4015d8 <configure_console+0xf4>)
  401524:	601a      	str	r2, [r3, #0]
	setbuf(stdout, NULL);
  401526:	4b2d      	ldr	r3, [pc, #180]	; (4015dc <configure_console+0xf8>)
  401528:	681b      	ldr	r3, [r3, #0]
  40152a:	689b      	ldr	r3, [r3, #8]
  40152c:	4618      	mov	r0, r3
  40152e:	2100      	movs	r1, #0
  401530:	4b2b      	ldr	r3, [pc, #172]	; (4015e0 <configure_console+0xfc>)
  401532:	4798      	blx	r3
	setbuf(stdin, NULL);
  401534:	4b29      	ldr	r3, [pc, #164]	; (4015dc <configure_console+0xf8>)
  401536:	681b      	ldr	r3, [r3, #0]
  401538:	685b      	ldr	r3, [r3, #4]
  40153a:	4618      	mov	r0, r3
  40153c:	2100      	movs	r1, #0
  40153e:	4b28      	ldr	r3, [pc, #160]	; (4015e0 <configure_console+0xfc>)
  401540:	4798      	blx	r3
	
	freertos_uart = freertos_uart_serial_init(UART0, 
  401542:	1d3a      	adds	r2, r7, #4
  401544:	f107 0310 	add.w	r3, r7, #16
  401548:	481f      	ldr	r0, [pc, #124]	; (4015c8 <configure_console+0xe4>)
  40154a:	4611      	mov	r1, r2
  40154c:	461a      	mov	r2, r3
  40154e:	4b25      	ldr	r3, [pc, #148]	; (4015e4 <configure_console+0x100>)
  401550:	4798      	blx	r3
  401552:	4602      	mov	r2, r0
  401554:	4b24      	ldr	r3, [pc, #144]	; (4015e8 <configure_console+0x104>)
  401556:	601a      	str	r2, [r3, #0]
											&uart_settings, 
											&driver_options);
	configASSERT(freertos_uart);
  401558:	4b23      	ldr	r3, [pc, #140]	; (4015e8 <configure_console+0x104>)
  40155a:	681b      	ldr	r3, [r3, #0]
  40155c:	2b00      	cmp	r3, #0
  40155e:	d103      	bne.n	401568 <configure_console+0x84>
  401560:	4b22      	ldr	r3, [pc, #136]	; (4015ec <configure_console+0x108>)
  401562:	4798      	blx	r3
  401564:	bf00      	nop
  401566:	e7fd      	b.n	401564 <configure_console+0x80>
	
	//Initialize Semaphore
	vSemaphoreCreateBinary(xUARTSend);
  401568:	2001      	movs	r0, #1
  40156a:	2100      	movs	r1, #0
  40156c:	2203      	movs	r2, #3
  40156e:	4b20      	ldr	r3, [pc, #128]	; (4015f0 <configure_console+0x10c>)
  401570:	4798      	blx	r3
  401572:	4602      	mov	r2, r0
  401574:	4b1f      	ldr	r3, [pc, #124]	; (4015f4 <configure_console+0x110>)
  401576:	601a      	str	r2, [r3, #0]
  401578:	4b1e      	ldr	r3, [pc, #120]	; (4015f4 <configure_console+0x110>)
  40157a:	681b      	ldr	r3, [r3, #0]
  40157c:	2b00      	cmp	r3, #0
  40157e:	d007      	beq.n	401590 <configure_console+0xac>
  401580:	4b1c      	ldr	r3, [pc, #112]	; (4015f4 <configure_console+0x110>)
  401582:	681b      	ldr	r3, [r3, #0]
  401584:	4618      	mov	r0, r3
  401586:	2100      	movs	r1, #0
  401588:	2200      	movs	r2, #0
  40158a:	2300      	movs	r3, #0
  40158c:	4c1a      	ldr	r4, [pc, #104]	; (4015f8 <configure_console+0x114>)
  40158e:	47a0      	blx	r4
	configASSERT(xUARTSend);
  401590:	4b18      	ldr	r3, [pc, #96]	; (4015f4 <configure_console+0x110>)
  401592:	681b      	ldr	r3, [r3, #0]
  401594:	2b00      	cmp	r3, #0
  401596:	d103      	bne.n	4015a0 <configure_console+0xbc>
  401598:	4b14      	ldr	r3, [pc, #80]	; (4015ec <configure_console+0x108>)
  40159a:	4798      	blx	r3
  40159c:	bf00      	nop
  40159e:	e7fd      	b.n	40159c <configure_console+0xb8>
	xSemaphoreTake(xUARTSend, 0);
  4015a0:	4b14      	ldr	r3, [pc, #80]	; (4015f4 <configure_console+0x110>)
  4015a2:	681b      	ldr	r3, [r3, #0]
  4015a4:	4618      	mov	r0, r3
  4015a6:	2100      	movs	r1, #0
  4015a8:	2200      	movs	r2, #0
  4015aa:	2300      	movs	r3, #0
  4015ac:	4c13      	ldr	r4, [pc, #76]	; (4015fc <configure_console+0x118>)
  4015ae:	47a0      	blx	r4
}
  4015b0:	3724      	adds	r7, #36	; 0x24
  4015b2:	46bd      	mov	sp, r7
  4015b4:	bd90      	pop	{r4, r7, pc}
  4015b6:	bf00      	nop
  4015b8:	20003f7c 	.word	0x20003f7c
  4015bc:	20000124 	.word	0x20000124
  4015c0:	00401329 	.word	0x00401329
  4015c4:	20003fc0 	.word	0x20003fc0
  4015c8:	400e0600 	.word	0x400e0600
  4015cc:	20003fbc 	.word	0x20003fbc
  4015d0:	0040133d 	.word	0x0040133d
  4015d4:	20003fb8 	.word	0x20003fb8
  4015d8:	004013e5 	.word	0x004013e5
  4015dc:	20000578 	.word	0x20000578
  4015e0:	0040ac51 	.word	0x0040ac51
  4015e4:	00402c81 	.word	0x00402c81
  4015e8:	20003fb0 	.word	0x20003fb0
  4015ec:	00405dad 	.word	0x00405dad
  4015f0:	004061c5 	.word	0x004061c5
  4015f4:	20003fb4 	.word	0x20003fb4
  4015f8:	00406345 	.word	0x00406345
  4015fc:	00406571 	.word	0x00406571

00401600 <vTimerTX>:

static void vTimerTX(void *pvParameters){
  401600:	b580      	push	{r7, lr}
  401602:	b082      	sub	sp, #8
  401604:	af00      	add	r7, sp, #0
  401606:	6078      	str	r0, [r7, #4]
	vTaskSuspend(xTXHandler);
  401608:	4b03      	ldr	r3, [pc, #12]	; (401618 <vTimerTX+0x18>)
  40160a:	681b      	ldr	r3, [r3, #0]
  40160c:	4618      	mov	r0, r3
  40160e:	4b03      	ldr	r3, [pc, #12]	; (40161c <vTimerTX+0x1c>)
  401610:	4798      	blx	r3
}
  401612:	3708      	adds	r7, #8
  401614:	46bd      	mov	sp, r7
  401616:	bd80      	pop	{r7, pc}
  401618:	20003f3c 	.word	0x20003f3c
  40161c:	00406ca1 	.word	0x00406ca1

00401620 <cTotalTimeTest>:

void cTotalTimeTest(commVar val){
  401620:	b580      	push	{r7, lr}
  401622:	b086      	sub	sp, #24
  401624:	af00      	add	r7, sp, #0
  401626:	1d3b      	adds	r3, r7, #4
  401628:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float value = val.value;
  40162c:	68fb      	ldr	r3, [r7, #12]
  40162e:	617b      	str	r3, [r7, #20]
	
	switch (val.type)
  401630:	7a3b      	ldrb	r3, [r7, #8]
  401632:	2b00      	cmp	r3, #0
  401634:	d033      	beq.n	40169e <cTotalTimeTest+0x7e>
  401636:	2b01      	cmp	r3, #1
  401638:	d146      	bne.n	4016c8 <cTotalTimeTest+0xa8>
	{
		case cSet:
		if (value > 0){
  40163a:	4b25      	ldr	r3, [pc, #148]	; (4016d0 <cTotalTimeTest+0xb0>)
  40163c:	6978      	ldr	r0, [r7, #20]
  40163e:	f04f 0100 	mov.w	r1, #0
  401642:	4798      	blx	r3
  401644:	4603      	mov	r3, r0
  401646:	2b00      	cmp	r3, #0
  401648:	d020      	beq.n	40168c <cTotalTimeTest+0x6c>
			timer = value*(1000/portTICK_RATE_MS);
  40164a:	4b22      	ldr	r3, [pc, #136]	; (4016d4 <cTotalTimeTest+0xb4>)
  40164c:	6978      	ldr	r0, [r7, #20]
  40164e:	4922      	ldr	r1, [pc, #136]	; (4016d8 <cTotalTimeTest+0xb8>)
  401650:	4798      	blx	r3
  401652:	4603      	mov	r3, r0
  401654:	461a      	mov	r2, r3
  401656:	4b21      	ldr	r3, [pc, #132]	; (4016dc <cTotalTimeTest+0xbc>)
  401658:	4610      	mov	r0, r2
  40165a:	4798      	blx	r3
  40165c:	4602      	mov	r2, r0
  40165e:	4b20      	ldr	r3, [pc, #128]	; (4016e0 <cTotalTimeTest+0xc0>)
  401660:	601a      	str	r2, [r3, #0]
			printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
  401662:	4b1f      	ldr	r3, [pc, #124]	; (4016e0 <cTotalTimeTest+0xc0>)
  401664:	681a      	ldr	r2, [r3, #0]
  401666:	4b1f      	ldr	r3, [pc, #124]	; (4016e4 <cTotalTimeTest+0xc4>)
  401668:	4610      	mov	r0, r2
  40166a:	4798      	blx	r3
  40166c:	4602      	mov	r2, r0
  40166e:	4b1e      	ldr	r3, [pc, #120]	; (4016e8 <cTotalTimeTest+0xc8>)
  401670:	4610      	mov	r0, r2
  401672:	4919      	ldr	r1, [pc, #100]	; (4016d8 <cTotalTimeTest+0xb8>)
  401674:	4798      	blx	r3
  401676:	4603      	mov	r3, r0
  401678:	461a      	mov	r2, r3
  40167a:	4b1c      	ldr	r3, [pc, #112]	; (4016ec <cTotalTimeTest+0xcc>)
  40167c:	4610      	mov	r0, r2
  40167e:	4798      	blx	r3
  401680:	4602      	mov	r2, r0
  401682:	460b      	mov	r3, r1
  401684:	481a      	ldr	r0, [pc, #104]	; (4016f0 <cTotalTimeTest+0xd0>)
  401686:	491b      	ldr	r1, [pc, #108]	; (4016f4 <cTotalTimeTest+0xd4>)
  401688:	4788      	blx	r1
			} else {
			printf_mux("Timer Value Error [%f]\r\n", value);
		}
		break;
  40168a:	e01d      	b.n	4016c8 <cTotalTimeTest+0xa8>
		case cSet:
		if (value > 0){
			timer = value*(1000/portTICK_RATE_MS);
			printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
			} else {
			printf_mux("Timer Value Error [%f]\r\n", value);
  40168c:	4b17      	ldr	r3, [pc, #92]	; (4016ec <cTotalTimeTest+0xcc>)
  40168e:	6978      	ldr	r0, [r7, #20]
  401690:	4798      	blx	r3
  401692:	4602      	mov	r2, r0
  401694:	460b      	mov	r3, r1
  401696:	4818      	ldr	r0, [pc, #96]	; (4016f8 <cTotalTimeTest+0xd8>)
  401698:	4916      	ldr	r1, [pc, #88]	; (4016f4 <cTotalTimeTest+0xd4>)
  40169a:	4788      	blx	r1
		}
		break;
  40169c:	e014      	b.n	4016c8 <cTotalTimeTest+0xa8>
		case cGet:
		printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
  40169e:	4b10      	ldr	r3, [pc, #64]	; (4016e0 <cTotalTimeTest+0xc0>)
  4016a0:	681a      	ldr	r2, [r3, #0]
  4016a2:	4b10      	ldr	r3, [pc, #64]	; (4016e4 <cTotalTimeTest+0xc4>)
  4016a4:	4610      	mov	r0, r2
  4016a6:	4798      	blx	r3
  4016a8:	4602      	mov	r2, r0
  4016aa:	4b0f      	ldr	r3, [pc, #60]	; (4016e8 <cTotalTimeTest+0xc8>)
  4016ac:	4610      	mov	r0, r2
  4016ae:	490a      	ldr	r1, [pc, #40]	; (4016d8 <cTotalTimeTest+0xb8>)
  4016b0:	4798      	blx	r3
  4016b2:	4603      	mov	r3, r0
  4016b4:	461a      	mov	r2, r3
  4016b6:	4b0d      	ldr	r3, [pc, #52]	; (4016ec <cTotalTimeTest+0xcc>)
  4016b8:	4610      	mov	r0, r2
  4016ba:	4798      	blx	r3
  4016bc:	4602      	mov	r2, r0
  4016be:	460b      	mov	r3, r1
  4016c0:	480b      	ldr	r0, [pc, #44]	; (4016f0 <cTotalTimeTest+0xd0>)
  4016c2:	490c      	ldr	r1, [pc, #48]	; (4016f4 <cTotalTimeTest+0xd4>)
  4016c4:	4788      	blx	r1
		break;
  4016c6:	bf00      	nop
	}
}
  4016c8:	3718      	adds	r7, #24
  4016ca:	46bd      	mov	sp, r7
  4016cc:	bd80      	pop	{r7, pc}
  4016ce:	bf00      	nop
  4016d0:	0040a98d 	.word	0x0040a98d
  4016d4:	0040a615 	.word	0x0040a615
  4016d8:	447a0000 	.word	0x447a0000
  4016dc:	0040a9a1 	.word	0x0040a9a1
  4016e0:	20000128 	.word	0x20000128
  4016e4:	0040a565 	.word	0x0040a565
  4016e8:	0040a77d 	.word	0x0040a77d
  4016ec:	00409d2d 	.word	0x00409d2d
  4016f0:	004127f0 	.word	0x004127f0
  4016f4:	00401489 	.word	0x00401489
  4016f8:	00412808 	.word	0x00412808

004016fc <cStartSample>:

void cStartSample(commVar val){
  4016fc:	b590      	push	{r4, r7, lr}
  4016fe:	b087      	sub	sp, #28
  401700:	af02      	add	r7, sp, #8
  401702:	1d3b      	adds	r3, r7, #4
  401704:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (timer){
  401708:	4b0b      	ldr	r3, [pc, #44]	; (401738 <cStartSample+0x3c>)
  40170a:	681b      	ldr	r3, [r3, #0]
  40170c:	2b00      	cmp	r3, #0
  40170e:	d010      	beq.n	401732 <cStartSample+0x36>
		xTimerChangePeriod(xTimerTX, timer, 0);
  401710:	4b0a      	ldr	r3, [pc, #40]	; (40173c <cStartSample+0x40>)
  401712:	681a      	ldr	r2, [r3, #0]
  401714:	4b08      	ldr	r3, [pc, #32]	; (401738 <cStartSample+0x3c>)
  401716:	681b      	ldr	r3, [r3, #0]
  401718:	2100      	movs	r1, #0
  40171a:	9100      	str	r1, [sp, #0]
  40171c:	4610      	mov	r0, r2
  40171e:	2102      	movs	r1, #2
  401720:	461a      	mov	r2, r3
  401722:	2300      	movs	r3, #0
  401724:	4c06      	ldr	r4, [pc, #24]	; (401740 <cStartSample+0x44>)
  401726:	47a0      	blx	r4
		vTaskResume(xTXHandler);
  401728:	4b06      	ldr	r3, [pc, #24]	; (401744 <cStartSample+0x48>)
  40172a:	681b      	ldr	r3, [r3, #0]
  40172c:	4618      	mov	r0, r3
  40172e:	4b06      	ldr	r3, [pc, #24]	; (401748 <cStartSample+0x4c>)
  401730:	4798      	blx	r3
	}
}
  401732:	3714      	adds	r7, #20
  401734:	46bd      	mov	sp, r7
  401736:	bd90      	pop	{r4, r7, pc}
  401738:	20000128 	.word	0x20000128
  40173c:	20003f4c 	.word	0x20003f4c
  401740:	00407a31 	.word	0x00407a31
  401744:	20003f3c 	.word	0x20003f3c
  401748:	00406da5 	.word	0x00406da5

0040174c <UARTTXTask>:

/**
 * \UART TX Task
 */
void UARTTXTask (void *pvParameters){
  40174c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401750:	b0ef      	sub	sp, #444	; 0x1bc
  401752:	af10      	add	r7, sp, #64	; 0x40
  401754:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401758:	6018      	str	r0, [r3, #0]
	UNUSED(pvParameters);
	
	double uart_acel[3];
	double uart_angle[3];
	double uart_gyro[3];
	char uartBuf[250] = {0};
  40175a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
  40175e:	461a      	mov	r2, r3
  401760:	23fa      	movs	r3, #250	; 0xfa
  401762:	4610      	mov	r0, r2
  401764:	2100      	movs	r1, #0
  401766:	461a      	mov	r2, r3
  401768:	4b84      	ldr	r3, [pc, #528]	; (40197c <UARTTXTask+0x230>)
  40176a:	4798      	blx	r3
	uint8_t i = 0;
  40176c:	2300      	movs	r3, #0
  40176e:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
	signed portBASE_TYPE statusQueue;
	
	status_code_t result = STATUS_OK;
  401772:	2300      	movs	r3, #0
  401774:	f887 3176 	strb.w	r3, [r7, #374]	; 0x176
	
	for (;;){
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
  401778:	4b81      	ldr	r3, [pc, #516]	; (401980 <UARTTXTask+0x234>)
  40177a:	681b      	ldr	r3, [r3, #0]
  40177c:	4618      	mov	r0, r3
  40177e:	2100      	movs	r1, #0
  401780:	f04f 32ff 	mov.w	r2, #4294967295
  401784:	2300      	movs	r3, #0
  401786:	4c7f      	ldr	r4, [pc, #508]	; (401984 <UARTTXTask+0x238>)
  401788:	47a0      	blx	r4
		
		memset(uart_acel, 0, sizeof(uart_acel));
  40178a:	f507 73ac 	add.w	r3, r7, #344	; 0x158
  40178e:	4618      	mov	r0, r3
  401790:	2100      	movs	r1, #0
  401792:	2218      	movs	r2, #24
  401794:	4b79      	ldr	r3, [pc, #484]	; (40197c <UARTTXTask+0x230>)
  401796:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401798:	2300      	movs	r3, #0
  40179a:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
  40179e:	e01f      	b.n	4017e0 <UARTTXTask+0x94>
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),UART_WAIT);
  4017a0:	f897 2177 	ldrb.w	r2, [r7, #375]	; 0x177
  4017a4:	4b78      	ldr	r3, [pc, #480]	; (401988 <UARTTXTask+0x23c>)
  4017a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4017aa:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  4017ae:	f507 71ac 	add.w	r1, r7, #344	; 0x158
  4017b2:	00db      	lsls	r3, r3, #3
  4017b4:	440b      	add	r3, r1
  4017b6:	4610      	mov	r0, r2
  4017b8:	4619      	mov	r1, r3
  4017ba:	f04f 32ff 	mov.w	r2, #4294967295
  4017be:	2301      	movs	r3, #1
  4017c0:	4c70      	ldr	r4, [pc, #448]	; (401984 <UARTTXTask+0x238>)
  4017c2:	47a0      	blx	r4
  4017c4:	f8c7 0170 	str.w	r0, [r7, #368]	; 0x170
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  4017c8:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
  4017cc:	2b01      	cmp	r3, #1
  4017ce:	d002      	beq.n	4017d6 <UARTTXTask+0x8a>
  4017d0:	2000      	movs	r0, #0
  4017d2:	4b6e      	ldr	r3, [pc, #440]	; (40198c <UARTTXTask+0x240>)
  4017d4:	4798      	blx	r3
	
	for (;;){
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
		
		memset(uart_acel, 0, sizeof(uart_acel));
		for (i = 0; i < NUM_AXIS; i++){
  4017d6:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  4017da:	3301      	adds	r3, #1
  4017dc:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
  4017e0:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  4017e4:	2b02      	cmp	r3, #2
  4017e6:	d9db      	bls.n	4017a0 <UARTTXTask+0x54>
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_angle, 0, sizeof(uart_angle));
  4017e8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
  4017ec:	4618      	mov	r0, r3
  4017ee:	2100      	movs	r1, #0
  4017f0:	2218      	movs	r2, #24
  4017f2:	4b62      	ldr	r3, [pc, #392]	; (40197c <UARTTXTask+0x230>)
  4017f4:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4017f6:	2300      	movs	r3, #0
  4017f8:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
  4017fc:	e01f      	b.n	40183e <UARTTXTask+0xf2>
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),UART_WAIT);
  4017fe:	f897 2177 	ldrb.w	r2, [r7, #375]	; 0x177
  401802:	4b63      	ldr	r3, [pc, #396]	; (401990 <UARTTXTask+0x244>)
  401804:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  401808:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  40180c:	f507 71a0 	add.w	r1, r7, #320	; 0x140
  401810:	00db      	lsls	r3, r3, #3
  401812:	440b      	add	r3, r1
  401814:	4610      	mov	r0, r2
  401816:	4619      	mov	r1, r3
  401818:	f04f 32ff 	mov.w	r2, #4294967295
  40181c:	2301      	movs	r3, #1
  40181e:	4c59      	ldr	r4, [pc, #356]	; (401984 <UARTTXTask+0x238>)
  401820:	47a0      	blx	r4
  401822:	f8c7 0170 	str.w	r0, [r7, #368]	; 0x170
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401826:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
  40182a:	2b01      	cmp	r3, #1
  40182c:	d002      	beq.n	401834 <UARTTXTask+0xe8>
  40182e:	2000      	movs	r0, #0
  401830:	4b56      	ldr	r3, [pc, #344]	; (40198c <UARTTXTask+0x240>)
  401832:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_angle, 0, sizeof(uart_angle));
		for (i = 0; i < NUM_AXIS; i++){
  401834:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  401838:	3301      	adds	r3, #1
  40183a:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
  40183e:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  401842:	2b02      	cmp	r3, #2
  401844:	d9db      	bls.n	4017fe <UARTTXTask+0xb2>
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
  401846:	f507 7394 	add.w	r3, r7, #296	; 0x128
  40184a:	4618      	mov	r0, r3
  40184c:	2100      	movs	r1, #0
  40184e:	2218      	movs	r2, #24
  401850:	4b4a      	ldr	r3, [pc, #296]	; (40197c <UARTTXTask+0x230>)
  401852:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401854:	2300      	movs	r3, #0
  401856:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
  40185a:	e01f      	b.n	40189c <UARTTXTask+0x150>
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),UART_WAIT);
  40185c:	f897 2177 	ldrb.w	r2, [r7, #375]	; 0x177
  401860:	4b4c      	ldr	r3, [pc, #304]	; (401994 <UARTTXTask+0x248>)
  401862:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  401866:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  40186a:	f507 7194 	add.w	r1, r7, #296	; 0x128
  40186e:	00db      	lsls	r3, r3, #3
  401870:	440b      	add	r3, r1
  401872:	4610      	mov	r0, r2
  401874:	4619      	mov	r1, r3
  401876:	f04f 32ff 	mov.w	r2, #4294967295
  40187a:	2301      	movs	r3, #1
  40187c:	4c41      	ldr	r4, [pc, #260]	; (401984 <UARTTXTask+0x238>)
  40187e:	47a0      	blx	r4
  401880:	f8c7 0170 	str.w	r0, [r7, #368]	; 0x170
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401884:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
  401888:	2b01      	cmp	r3, #1
  40188a:	d002      	beq.n	401892 <UARTTXTask+0x146>
  40188c:	2000      	movs	r0, #0
  40188e:	4b3f      	ldr	r3, [pc, #252]	; (40198c <UARTTXTask+0x240>)
  401890:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  401892:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  401896:	3301      	adds	r3, #1
  401898:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
  40189c:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  4018a0:	2b02      	cmp	r3, #2
  4018a2:	d9db      	bls.n	40185c <UARTTXTask+0x110>
				uart_gyro[0], uart_gyro[1], uart_gyro[2],
				uart_angle[0], uart_angle[1], uart_angle[2]);*/
		/*sprintf(uartBuf, "Acel:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\r\nAngle:\tP = %0.3f\tC = %0.3f\tK = %0.3f\r\n",
				uart_acel[0], uart_acel[1], uart_acel[2],
				uart_angle[0], uart_angle[1], uart_angle[2]);*/
		sprintf(uartBuf, "%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f\r\n", 
  4018a4:	f507 70ac 	add.w	r0, r7, #344	; 0x158
  4018a8:	e9d0 ab00 	ldrd	sl, fp, [r0]
  4018ac:	f507 72b0 	add.w	r2, r7, #352	; 0x160
  4018b0:	e9d2 0100 	ldrd	r0, r1, [r2]
  4018b4:	f507 73b4 	add.w	r3, r7, #360	; 0x168
  4018b8:	e9d3 8900 	ldrd	r8, r9, [r3]
  4018bc:	f507 7394 	add.w	r3, r7, #296	; 0x128
  4018c0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018c4:	e9c7 2306 	strd	r2, r3, [r7, #24]
  4018c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
  4018cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
  4018d4:	f507 739c 	add.w	r3, r7, #312	; 0x138
  4018d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018dc:	e9c7 2302 	strd	r2, r3, [r7, #8]
  4018e0:	f507 73a0 	add.w	r3, r7, #320	; 0x140
  4018e4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018e8:	e9c7 2300 	strd	r2, r3, [r7]
  4018ec:	f507 7ca4 	add.w	ip, r7, #328	; 0x148
  4018f0:	e9dc 4500 	ldrd	r4, r5, [ip]
  4018f4:	f507 7ca8 	add.w	ip, r7, #336	; 0x150
  4018f8:	e9dc 2300 	ldrd	r2, r3, [ip]
  4018fc:	f107 062c 	add.w	r6, r7, #44	; 0x2c
  401900:	e9cd 0100 	strd	r0, r1, [sp]
  401904:	e9cd 8902 	strd	r8, r9, [sp, #8]
  401908:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  40190c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401910:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  401914:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401918:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
  40191c:	e9cd 0108 	strd	r0, r1, [sp, #32]
  401920:	e9d7 0100 	ldrd	r0, r1, [r7]
  401924:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  401928:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  40192c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  401930:	4630      	mov	r0, r6
  401932:	4919      	ldr	r1, [pc, #100]	; (401998 <UARTTXTask+0x24c>)
  401934:	4652      	mov	r2, sl
  401936:	465b      	mov	r3, fp
  401938:	4c18      	ldr	r4, [pc, #96]	; (40199c <UARTTXTask+0x250>)
  40193a:	47a0      	blx	r4
				uart_acel[0], uart_acel[1], uart_acel[2],
				uart_gyro[0], uart_gyro[1], uart_gyro[2],
				uart_angle[0], uart_angle[1], uart_angle[2]);
		result = freertos_uart_write_packet(freertos_uart, uartBuf, strlen((char *)uartBuf), UART_WAIT);
  40193c:	4b18      	ldr	r3, [pc, #96]	; (4019a0 <UARTTXTask+0x254>)
  40193e:	681c      	ldr	r4, [r3, #0]
  401940:	f107 032c 	add.w	r3, r7, #44	; 0x2c
  401944:	4618      	mov	r0, r3
  401946:	4b17      	ldr	r3, [pc, #92]	; (4019a4 <UARTTXTask+0x258>)
  401948:	4798      	blx	r3
  40194a:	4603      	mov	r3, r0
  40194c:	f107 022c 	add.w	r2, r7, #44	; 0x2c
  401950:	2100      	movs	r1, #0
  401952:	9100      	str	r1, [sp, #0]
  401954:	4620      	mov	r0, r4
  401956:	4611      	mov	r1, r2
  401958:	461a      	mov	r2, r3
  40195a:	f04f 33ff 	mov.w	r3, #4294967295
  40195e:	4c12      	ldr	r4, [pc, #72]	; (4019a8 <UARTTXTask+0x25c>)
  401960:	47a0      	blx	r4
  401962:	4603      	mov	r3, r0
  401964:	f887 3176 	strb.w	r3, [r7, #374]	; 0x176
		if (result != STATUS_OK) LED_Toggle(LED2_GPIO);
  401968:	f997 3176 	ldrsb.w	r3, [r7, #374]	; 0x176
  40196c:	2b00      	cmp	r3, #0
  40196e:	d003      	beq.n	401978 <UARTTXTask+0x22c>
  401970:	2019      	movs	r0, #25
  401972:	4b0e      	ldr	r3, [pc, #56]	; (4019ac <UARTTXTask+0x260>)
  401974:	4798      	blx	r3
	}
  401976:	e6ff      	b.n	401778 <UARTTXTask+0x2c>
  401978:	e6fe      	b.n	401778 <UARTTXTask+0x2c>
  40197a:	bf00      	nop
  40197c:	0040abbd 	.word	0x0040abbd
  401980:	20003f60 	.word	0x20003f60
  401984:	00406571 	.word	0x00406571
  401988:	20004018 	.word	0x20004018
  40198c:	00406b91 	.word	0x00406b91
  401990:	20003fcc 	.word	0x20003fcc
  401994:	20003fd8 	.word	0x20003fd8
  401998:	00412824 	.word	0x00412824
  40199c:	0040ad61 	.word	0x0040ad61
  4019a0:	20003fb0 	.word	0x20003fb0
  4019a4:	0040b0dd 	.word	0x0040b0dd
  4019a8:	00402f55 	.word	0x00402f55
  4019ac:	00404991 	.word	0x00404991

004019b0 <UARTRXTask>:
}

// Task to receive commands via Serial:
void UARTRXTask(void *pvParameters){
  4019b0:	b590      	push	{r4, r7, lr}
  4019b2:	b095      	sub	sp, #84	; 0x54
  4019b4:	af02      	add	r7, sp, #8
  4019b6:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	
	uint8_t receive;
	char buf_msg[50] = {0};
  4019b8:	f107 030c 	add.w	r3, r7, #12
  4019bc:	2200      	movs	r2, #0
  4019be:	601a      	str	r2, [r3, #0]
  4019c0:	3304      	adds	r3, #4
  4019c2:	2200      	movs	r2, #0
  4019c4:	601a      	str	r2, [r3, #0]
  4019c6:	3304      	adds	r3, #4
  4019c8:	2200      	movs	r2, #0
  4019ca:	601a      	str	r2, [r3, #0]
  4019cc:	3304      	adds	r3, #4
  4019ce:	2200      	movs	r2, #0
  4019d0:	601a      	str	r2, [r3, #0]
  4019d2:	3304      	adds	r3, #4
  4019d4:	2200      	movs	r2, #0
  4019d6:	601a      	str	r2, [r3, #0]
  4019d8:	3304      	adds	r3, #4
  4019da:	2200      	movs	r2, #0
  4019dc:	601a      	str	r2, [r3, #0]
  4019de:	3304      	adds	r3, #4
  4019e0:	2200      	movs	r2, #0
  4019e2:	601a      	str	r2, [r3, #0]
  4019e4:	3304      	adds	r3, #4
  4019e6:	2200      	movs	r2, #0
  4019e8:	601a      	str	r2, [r3, #0]
  4019ea:	3304      	adds	r3, #4
  4019ec:	2200      	movs	r2, #0
  4019ee:	601a      	str	r2, [r3, #0]
  4019f0:	3304      	adds	r3, #4
  4019f2:	2200      	movs	r2, #0
  4019f4:	601a      	str	r2, [r3, #0]
  4019f6:	3304      	adds	r3, #4
  4019f8:	2200      	movs	r2, #0
  4019fa:	601a      	str	r2, [r3, #0]
  4019fc:	3304      	adds	r3, #4
  4019fe:	2200      	movs	r2, #0
  401a00:	601a      	str	r2, [r3, #0]
  401a02:	3304      	adds	r3, #4
  401a04:	2200      	movs	r2, #0
  401a06:	801a      	strh	r2, [r3, #0]
  401a08:	3302      	adds	r3, #2
	uint32_t countChar = 0;
  401a0a:	2300      	movs	r3, #0
  401a0c:	647b      	str	r3, [r7, #68]	; 0x44
	
	uint32_t size = 0;
  401a0e:	2300      	movs	r3, #0
  401a10:	643b      	str	r3, [r7, #64]	; 0x40
	
	xTimerTX = xTimerCreate("TimerIMU", (1000/portTICK_RATE_MS) , pdFALSE, NULL, vTimerTX);
  401a12:	4b20      	ldr	r3, [pc, #128]	; (401a94 <UARTRXTask+0xe4>)
  401a14:	9300      	str	r3, [sp, #0]
  401a16:	4820      	ldr	r0, [pc, #128]	; (401a98 <UARTRXTask+0xe8>)
  401a18:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  401a1c:	2200      	movs	r2, #0
  401a1e:	2300      	movs	r3, #0
  401a20:	4c1e      	ldr	r4, [pc, #120]	; (401a9c <UARTRXTask+0xec>)
  401a22:	47a0      	blx	r4
  401a24:	4602      	mov	r2, r0
  401a26:	4b1e      	ldr	r3, [pc, #120]	; (401aa0 <UARTRXTask+0xf0>)
  401a28:	601a      	str	r2, [r3, #0]
	
	for (;;){
		//Receive only one character at a time
		size = freertos_uart_serial_read_packet(freertos_uart, &receive, sizeof(receive), portMAX_DELAY);
  401a2a:	4b1e      	ldr	r3, [pc, #120]	; (401aa4 <UARTRXTask+0xf4>)
  401a2c:	681a      	ldr	r2, [r3, #0]
  401a2e:	f107 033f 	add.w	r3, r7, #63	; 0x3f
  401a32:	4610      	mov	r0, r2
  401a34:	4619      	mov	r1, r3
  401a36:	2201      	movs	r2, #1
  401a38:	f04f 33ff 	mov.w	r3, #4294967295
  401a3c:	4c1a      	ldr	r4, [pc, #104]	; (401aa8 <UARTRXTask+0xf8>)
  401a3e:	47a0      	blx	r4
  401a40:	6438      	str	r0, [r7, #64]	; 0x40
		if (size == sizeof(receive)){
  401a42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  401a44:	2b01      	cmp	r3, #1
  401a46:	d123      	bne.n	401a90 <UARTRXTask+0xe0>
			//Enter is the end of message:
			if (receive == 13){
  401a48:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  401a4c:	2b0d      	cmp	r3, #13
  401a4e:	d10e      	bne.n	401a6e <UARTRXTask+0xbe>
				//checkMessage(buf_msg);
				receiveCMD(buf_msg);
  401a50:	f107 030c 	add.w	r3, r7, #12
  401a54:	4618      	mov	r0, r3
  401a56:	4b15      	ldr	r3, [pc, #84]	; (401aac <UARTRXTask+0xfc>)
  401a58:	4798      	blx	r3
				memset(buf_msg, 0, sizeof(buf_msg));
  401a5a:	f107 030c 	add.w	r3, r7, #12
  401a5e:	4618      	mov	r0, r3
  401a60:	2100      	movs	r1, #0
  401a62:	2232      	movs	r2, #50	; 0x32
  401a64:	4b12      	ldr	r3, [pc, #72]	; (401ab0 <UARTRXTask+0x100>)
  401a66:	4798      	blx	r3
				countChar = 0;
  401a68:	2300      	movs	r3, #0
  401a6a:	647b      	str	r3, [r7, #68]	; 0x44
  401a6c:	e010      	b.n	401a90 <UARTRXTask+0xe0>
			}
			//Keep receiving characters:
			else {
				buf_msg[countChar++] = receive;
  401a6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  401a70:	1c5a      	adds	r2, r3, #1
  401a72:	647a      	str	r2, [r7, #68]	; 0x44
  401a74:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
  401a78:	f107 0148 	add.w	r1, r7, #72	; 0x48
  401a7c:	440b      	add	r3, r1
  401a7e:	f803 2c3c 	strb.w	r2, [r3, #-60]
				buf_msg[countChar] = '\0';
  401a82:	f107 020c 	add.w	r2, r7, #12
  401a86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  401a88:	4413      	add	r3, r2
  401a8a:	2200      	movs	r2, #0
  401a8c:	701a      	strb	r2, [r3, #0]
			}
		}
	}
  401a8e:	e7cc      	b.n	401a2a <UARTRXTask+0x7a>
  401a90:	e7cb      	b.n	401a2a <UARTRXTask+0x7a>
  401a92:	bf00      	nop
  401a94:	00401601 	.word	0x00401601
  401a98:	0041285c 	.word	0x0041285c
  401a9c:	004079b5 	.word	0x004079b5
  401aa0:	20003f4c 	.word	0x20003f4c
  401aa4:	20003fb0 	.word	0x20003fb0
  401aa8:	00403009 	.word	0x00403009
  401aac:	00400265 	.word	0x00400265
  401ab0:	0040abbd 	.word	0x0040abbd

00401ab4 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  401ab4:	b580      	push	{r7, lr}
  401ab6:	b082      	sub	sp, #8
  401ab8:	af00      	add	r7, sp, #0
  401aba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401abc:	687b      	ldr	r3, [r7, #4]
  401abe:	2b07      	cmp	r3, #7
  401ac0:	d830      	bhi.n	401b24 <osc_enable+0x70>
  401ac2:	a201      	add	r2, pc, #4	; (adr r2, 401ac8 <osc_enable+0x14>)
  401ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401ac8:	00401b25 	.word	0x00401b25
  401acc:	00401ae9 	.word	0x00401ae9
  401ad0:	00401af1 	.word	0x00401af1
  401ad4:	00401af9 	.word	0x00401af9
  401ad8:	00401b01 	.word	0x00401b01
  401adc:	00401b09 	.word	0x00401b09
  401ae0:	00401b11 	.word	0x00401b11
  401ae4:	00401b1b 	.word	0x00401b1b
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401ae8:	2000      	movs	r0, #0
  401aea:	4b10      	ldr	r3, [pc, #64]	; (401b2c <osc_enable+0x78>)
  401aec:	4798      	blx	r3
		break;
  401aee:	e019      	b.n	401b24 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401af0:	2001      	movs	r0, #1
  401af2:	4b0e      	ldr	r3, [pc, #56]	; (401b2c <osc_enable+0x78>)
  401af4:	4798      	blx	r3
		break;
  401af6:	e015      	b.n	401b24 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401af8:	2000      	movs	r0, #0
  401afa:	4b0d      	ldr	r3, [pc, #52]	; (401b30 <osc_enable+0x7c>)
  401afc:	4798      	blx	r3
		break;
  401afe:	e011      	b.n	401b24 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401b00:	2010      	movs	r0, #16
  401b02:	4b0b      	ldr	r3, [pc, #44]	; (401b30 <osc_enable+0x7c>)
  401b04:	4798      	blx	r3
		break;
  401b06:	e00d      	b.n	401b24 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401b08:	2020      	movs	r0, #32
  401b0a:	4b09      	ldr	r3, [pc, #36]	; (401b30 <osc_enable+0x7c>)
  401b0c:	4798      	blx	r3
		break;
  401b0e:	e009      	b.n	401b24 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401b10:	2000      	movs	r0, #0
  401b12:	213e      	movs	r1, #62	; 0x3e
  401b14:	4b07      	ldr	r3, [pc, #28]	; (401b34 <osc_enable+0x80>)
  401b16:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  401b18:	e004      	b.n	401b24 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  401b1a:	2001      	movs	r0, #1
  401b1c:	213e      	movs	r1, #62	; 0x3e
  401b1e:	4b05      	ldr	r3, [pc, #20]	; (401b34 <osc_enable+0x80>)
  401b20:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  401b22:	bf00      	nop
	}
}
  401b24:	3708      	adds	r7, #8
  401b26:	46bd      	mov	sp, r7
  401b28:	bd80      	pop	{r7, pc}
  401b2a:	bf00      	nop
  401b2c:	00404ecd 	.word	0x00404ecd
  401b30:	00404f39 	.word	0x00404f39
  401b34:	00404fa9 	.word	0x00404fa9

00401b38 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  401b38:	b580      	push	{r7, lr}
  401b3a:	b082      	sub	sp, #8
  401b3c:	af00      	add	r7, sp, #0
  401b3e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401b40:	687b      	ldr	r3, [r7, #4]
  401b42:	2b07      	cmp	r3, #7
  401b44:	d826      	bhi.n	401b94 <osc_is_ready+0x5c>
  401b46:	a201      	add	r2, pc, #4	; (adr r2, 401b4c <osc_is_ready+0x14>)
  401b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401b4c:	00401b6d 	.word	0x00401b6d
  401b50:	00401b71 	.word	0x00401b71
  401b54:	00401b71 	.word	0x00401b71
  401b58:	00401b83 	.word	0x00401b83
  401b5c:	00401b83 	.word	0x00401b83
  401b60:	00401b83 	.word	0x00401b83
  401b64:	00401b83 	.word	0x00401b83
  401b68:	00401b83 	.word	0x00401b83
	case OSC_SLCK_32K_RC:
		return 1;
  401b6c:	2301      	movs	r3, #1
  401b6e:	e012      	b.n	401b96 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  401b70:	4b0b      	ldr	r3, [pc, #44]	; (401ba0 <osc_is_ready+0x68>)
  401b72:	4798      	blx	r3
  401b74:	4603      	mov	r3, r0
  401b76:	2b00      	cmp	r3, #0
  401b78:	bf0c      	ite	eq
  401b7a:	2300      	moveq	r3, #0
  401b7c:	2301      	movne	r3, #1
  401b7e:	b2db      	uxtb	r3, r3
  401b80:	e009      	b.n	401b96 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401b82:	4b08      	ldr	r3, [pc, #32]	; (401ba4 <osc_is_ready+0x6c>)
  401b84:	4798      	blx	r3
  401b86:	4603      	mov	r3, r0
  401b88:	2b00      	cmp	r3, #0
  401b8a:	bf0c      	ite	eq
  401b8c:	2300      	moveq	r3, #0
  401b8e:	2301      	movne	r3, #1
  401b90:	b2db      	uxtb	r3, r3
  401b92:	e000      	b.n	401b96 <osc_is_ready+0x5e>
	}

	return 0;
  401b94:	2300      	movs	r3, #0
}
  401b96:	4618      	mov	r0, r3
  401b98:	3708      	adds	r7, #8
  401b9a:	46bd      	mov	sp, r7
  401b9c:	bd80      	pop	{r7, pc}
  401b9e:	bf00      	nop
  401ba0:	00404f05 	.word	0x00404f05
  401ba4:	00405021 	.word	0x00405021

00401ba8 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401ba8:	b480      	push	{r7}
  401baa:	b083      	sub	sp, #12
  401bac:	af00      	add	r7, sp, #0
  401bae:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401bb0:	687b      	ldr	r3, [r7, #4]
  401bb2:	2b07      	cmp	r3, #7
  401bb4:	d825      	bhi.n	401c02 <osc_get_rate+0x5a>
  401bb6:	a201      	add	r2, pc, #4	; (adr r2, 401bbc <osc_get_rate+0x14>)
  401bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401bbc:	00401bdd 	.word	0x00401bdd
  401bc0:	00401be3 	.word	0x00401be3
  401bc4:	00401be9 	.word	0x00401be9
  401bc8:	00401bef 	.word	0x00401bef
  401bcc:	00401bf3 	.word	0x00401bf3
  401bd0:	00401bf7 	.word	0x00401bf7
  401bd4:	00401bfb 	.word	0x00401bfb
  401bd8:	00401bff 	.word	0x00401bff
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401bdc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401be0:	e010      	b.n	401c04 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401be2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401be6:	e00d      	b.n	401c04 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401be8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401bec:	e00a      	b.n	401c04 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401bee:	4b08      	ldr	r3, [pc, #32]	; (401c10 <osc_get_rate+0x68>)
  401bf0:	e008      	b.n	401c04 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401bf2:	4b08      	ldr	r3, [pc, #32]	; (401c14 <osc_get_rate+0x6c>)
  401bf4:	e006      	b.n	401c04 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401bf6:	4b08      	ldr	r3, [pc, #32]	; (401c18 <osc_get_rate+0x70>)
  401bf8:	e004      	b.n	401c04 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401bfa:	4b07      	ldr	r3, [pc, #28]	; (401c18 <osc_get_rate+0x70>)
  401bfc:	e002      	b.n	401c04 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401bfe:	4b06      	ldr	r3, [pc, #24]	; (401c18 <osc_get_rate+0x70>)
  401c00:	e000      	b.n	401c04 <osc_get_rate+0x5c>
	}

	return 0;
  401c02:	2300      	movs	r3, #0
}
  401c04:	4618      	mov	r0, r3
  401c06:	370c      	adds	r7, #12
  401c08:	46bd      	mov	sp, r7
  401c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c0e:	4770      	bx	lr
  401c10:	003d0900 	.word	0x003d0900
  401c14:	007a1200 	.word	0x007a1200
  401c18:	00b71b00 	.word	0x00b71b00

00401c1c <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401c1c:	b580      	push	{r7, lr}
  401c1e:	b082      	sub	sp, #8
  401c20:	af00      	add	r7, sp, #0
  401c22:	4603      	mov	r3, r0
  401c24:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  401c26:	bf00      	nop
  401c28:	79fb      	ldrb	r3, [r7, #7]
  401c2a:	4618      	mov	r0, r3
  401c2c:	4b05      	ldr	r3, [pc, #20]	; (401c44 <osc_wait_ready+0x28>)
  401c2e:	4798      	blx	r3
  401c30:	4603      	mov	r3, r0
  401c32:	f083 0301 	eor.w	r3, r3, #1
  401c36:	b2db      	uxtb	r3, r3
  401c38:	2b00      	cmp	r3, #0
  401c3a:	d1f5      	bne.n	401c28 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  401c3c:	3708      	adds	r7, #8
  401c3e:	46bd      	mov	sp, r7
  401c40:	bd80      	pop	{r7, pc}
  401c42:	bf00      	nop
  401c44:	00401b39 	.word	0x00401b39

00401c48 <pll_config_init>:
 * \note The SAM3N PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  401c48:	b580      	push	{r7, lr}
  401c4a:	b086      	sub	sp, #24
  401c4c:	af00      	add	r7, sp, #0
  401c4e:	60f8      	str	r0, [r7, #12]
  401c50:	607a      	str	r2, [r7, #4]
  401c52:	603b      	str	r3, [r7, #0]
  401c54:	460b      	mov	r3, r1
  401c56:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  401c58:	7afb      	ldrb	r3, [r7, #11]
  401c5a:	4618      	mov	r0, r3
  401c5c:	4b0d      	ldr	r3, [pc, #52]	; (401c94 <pll_config_init+0x4c>)
  401c5e:	4798      	blx	r3
  401c60:	4602      	mov	r2, r0
  401c62:	687b      	ldr	r3, [r7, #4]
  401c64:	fbb2 f3f3 	udiv	r3, r2, r3
  401c68:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401c6a:	697b      	ldr	r3, [r7, #20]
  401c6c:	683a      	ldr	r2, [r7, #0]
  401c6e:	fb02 f303 	mul.w	r3, r2, r3
  401c72:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  401c74:	683b      	ldr	r3, [r7, #0]
  401c76:	3b01      	subs	r3, #1
  401c78:	041a      	lsls	r2, r3, #16
  401c7a:	4b07      	ldr	r3, [pc, #28]	; (401c98 <pll_config_init+0x50>)
  401c7c:	4013      	ands	r3, r2
  401c7e:	687a      	ldr	r2, [r7, #4]
  401c80:	b2d2      	uxtb	r2, r2
  401c82:	4313      	orrs	r3, r2
  401c84:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  401c88:	68fb      	ldr	r3, [r7, #12]
  401c8a:	601a      	str	r2, [r3, #0]
}
  401c8c:	3718      	adds	r7, #24
  401c8e:	46bd      	mov	sp, r7
  401c90:	bd80      	pop	{r7, pc}
  401c92:	bf00      	nop
  401c94:	00401ba9 	.word	0x00401ba9
  401c98:	07ff0000 	.word	0x07ff0000

00401c9c <pll_enable>:
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401c9c:	b580      	push	{r7, lr}
  401c9e:	b082      	sub	sp, #8
  401ca0:	af00      	add	r7, sp, #0
  401ca2:	6078      	str	r0, [r7, #4]
  401ca4:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401ca6:	683b      	ldr	r3, [r7, #0]
  401ca8:	2b00      	cmp	r3, #0
  401caa:	d107      	bne.n	401cbc <pll_enable+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
  401cac:	4b05      	ldr	r3, [pc, #20]	; (401cc4 <pll_enable+0x28>)
  401cae:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401cb0:	4b05      	ldr	r3, [pc, #20]	; (401cc8 <pll_enable+0x2c>)
  401cb2:	687a      	ldr	r2, [r7, #4]
  401cb4:	6812      	ldr	r2, [r2, #0]
  401cb6:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  401cba:	629a      	str	r2, [r3, #40]	; 0x28
	}
}
  401cbc:	3708      	adds	r7, #8
  401cbe:	46bd      	mov	sp, r7
  401cc0:	bd80      	pop	{r7, pc}
  401cc2:	bf00      	nop
  401cc4:	0040503d 	.word	0x0040503d
  401cc8:	400e0400 	.word	0x400e0400

00401ccc <pll_is_locked>:
		pmc_disable_pllack();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401ccc:	b580      	push	{r7, lr}
  401cce:	b082      	sub	sp, #8
  401cd0:	af00      	add	r7, sp, #0
  401cd2:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401cd4:	687b      	ldr	r3, [r7, #4]
  401cd6:	2b00      	cmp	r3, #0
  401cd8:	d103      	bne.n	401ce2 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  401cda:	4b04      	ldr	r3, [pc, #16]	; (401cec <pll_is_locked+0x20>)
  401cdc:	4798      	blx	r3
  401cde:	4603      	mov	r3, r0
  401ce0:	e000      	b.n	401ce4 <pll_is_locked+0x18>
	}
	else {
		return 0;
  401ce2:	2300      	movs	r3, #0
	}
}
  401ce4:	4618      	mov	r0, r3
  401ce6:	3708      	adds	r7, #8
  401ce8:	46bd      	mov	sp, r7
  401cea:	bd80      	pop	{r7, pc}
  401cec:	00405055 	.word	0x00405055

00401cf0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401cf0:	b580      	push	{r7, lr}
  401cf2:	b082      	sub	sp, #8
  401cf4:	af00      	add	r7, sp, #0
  401cf6:	4603      	mov	r3, r0
  401cf8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  401cfa:	79fb      	ldrb	r3, [r7, #7]
  401cfc:	3b03      	subs	r3, #3
  401cfe:	2b04      	cmp	r3, #4
  401d00:	d808      	bhi.n	401d14 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  401d02:	79fb      	ldrb	r3, [r7, #7]
  401d04:	4618      	mov	r0, r3
  401d06:	4b05      	ldr	r3, [pc, #20]	; (401d1c <pll_enable_source+0x2c>)
  401d08:	4798      	blx	r3
		osc_wait_ready(e_src);
  401d0a:	79fb      	ldrb	r3, [r7, #7]
  401d0c:	4618      	mov	r0, r3
  401d0e:	4b04      	ldr	r3, [pc, #16]	; (401d20 <pll_enable_source+0x30>)
  401d10:	4798      	blx	r3
		break;
  401d12:	e000      	b.n	401d16 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  401d14:	bf00      	nop
	}
}
  401d16:	3708      	adds	r7, #8
  401d18:	46bd      	mov	sp, r7
  401d1a:	bd80      	pop	{r7, pc}
  401d1c:	00401ab5 	.word	0x00401ab5
  401d20:	00401c1d 	.word	0x00401c1d

00401d24 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  401d24:	b580      	push	{r7, lr}
  401d26:	b082      	sub	sp, #8
  401d28:	af00      	add	r7, sp, #0
  401d2a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401d2c:	bf00      	nop
  401d2e:	6878      	ldr	r0, [r7, #4]
  401d30:	4b04      	ldr	r3, [pc, #16]	; (401d44 <pll_wait_for_lock+0x20>)
  401d32:	4798      	blx	r3
  401d34:	4603      	mov	r3, r0
  401d36:	2b00      	cmp	r3, #0
  401d38:	d0f9      	beq.n	401d2e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  401d3a:	2300      	movs	r3, #0
}
  401d3c:	4618      	mov	r0, r3
  401d3e:	3708      	adds	r7, #8
  401d40:	46bd      	mov	sp, r7
  401d42:	bd80      	pop	{r7, pc}
  401d44:	00401ccd 	.word	0x00401ccd

00401d48 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401d48:	b580      	push	{r7, lr}
  401d4a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401d4c:	2006      	movs	r0, #6
  401d4e:	4b03      	ldr	r3, [pc, #12]	; (401d5c <sysclk_get_main_hz+0x14>)
  401d50:	4798      	blx	r3
  401d52:	4603      	mov	r3, r0
  401d54:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401d56:	4618      	mov	r0, r3
  401d58:	bd80      	pop	{r7, pc}
  401d5a:	bf00      	nop
  401d5c:	00401ba9 	.word	0x00401ba9

00401d60 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401d60:	b580      	push	{r7, lr}
  401d62:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401d64:	4b02      	ldr	r3, [pc, #8]	; (401d70 <sysclk_get_cpu_hz+0x10>)
  401d66:	4798      	blx	r3
  401d68:	4603      	mov	r3, r0
  401d6a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401d6c:	4618      	mov	r0, r3
  401d6e:	bd80      	pop	{r7, pc}
  401d70:	00401d49 	.word	0x00401d49

00401d74 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401d74:	b590      	push	{r4, r7, lr}
  401d76:	b083      	sub	sp, #12
  401d78:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401d7a:	4811      	ldr	r0, [pc, #68]	; (401dc0 <sysclk_init+0x4c>)
  401d7c:	4b11      	ldr	r3, [pc, #68]	; (401dc4 <sysclk_init+0x50>)
  401d7e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  401d80:	2006      	movs	r0, #6
  401d82:	4b11      	ldr	r3, [pc, #68]	; (401dc8 <sysclk_init+0x54>)
  401d84:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401d86:	1d3b      	adds	r3, r7, #4
  401d88:	4618      	mov	r0, r3
  401d8a:	2106      	movs	r1, #6
  401d8c:	2201      	movs	r2, #1
  401d8e:	2308      	movs	r3, #8
  401d90:	4c0e      	ldr	r4, [pc, #56]	; (401dcc <sysclk_init+0x58>)
  401d92:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401d94:	1d3b      	adds	r3, r7, #4
  401d96:	4618      	mov	r0, r3
  401d98:	2100      	movs	r1, #0
  401d9a:	4b0d      	ldr	r3, [pc, #52]	; (401dd0 <sysclk_init+0x5c>)
  401d9c:	4798      	blx	r3
		pll_wait_for_lock(0);
  401d9e:	2000      	movs	r0, #0
  401da0:	4b0c      	ldr	r3, [pc, #48]	; (401dd4 <sysclk_init+0x60>)
  401da2:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401da4:	2010      	movs	r0, #16
  401da6:	4b0c      	ldr	r3, [pc, #48]	; (401dd8 <sysclk_init+0x64>)
  401da8:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401daa:	4b0c      	ldr	r3, [pc, #48]	; (401ddc <sysclk_init+0x68>)
  401dac:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401dae:	4b0c      	ldr	r3, [pc, #48]	; (401de0 <sysclk_init+0x6c>)
  401db0:	4798      	blx	r3
  401db2:	4603      	mov	r3, r0
  401db4:	4618      	mov	r0, r3
  401db6:	4b03      	ldr	r3, [pc, #12]	; (401dc4 <sysclk_init+0x50>)
  401db8:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401dba:	370c      	adds	r7, #12
  401dbc:	46bd      	mov	sp, r7
  401dbe:	bd90      	pop	{r4, r7, pc}
  401dc0:	02dc6c00 	.word	0x02dc6c00
  401dc4:	200000c5 	.word	0x200000c5
  401dc8:	00401cf1 	.word	0x00401cf1
  401dcc:	00401c49 	.word	0x00401c49
  401dd0:	00401c9d 	.word	0x00401c9d
  401dd4:	00401d25 	.word	0x00401d25
  401dd8:	00404e49 	.word	0x00404e49
  401ddc:	0040585d 	.word	0x0040585d
  401de0:	00401d61 	.word	0x00401d61

00401de4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401de4:	b480      	push	{r7}
  401de6:	b083      	sub	sp, #12
  401de8:	af00      	add	r7, sp, #0
  401dea:	4603      	mov	r3, r0
  401dec:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  401dee:	4b08      	ldr	r3, [pc, #32]	; (401e10 <NVIC_EnableIRQ+0x2c>)
  401df0:	f997 2007 	ldrsb.w	r2, [r7, #7]
  401df4:	0952      	lsrs	r2, r2, #5
  401df6:	79f9      	ldrb	r1, [r7, #7]
  401df8:	f001 011f 	and.w	r1, r1, #31
  401dfc:	2001      	movs	r0, #1
  401dfe:	fa00 f101 	lsl.w	r1, r0, r1
  401e02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  401e06:	370c      	adds	r7, #12
  401e08:	46bd      	mov	sp, r7
  401e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e0e:	4770      	bx	lr
  401e10:	e000e100 	.word	0xe000e100

00401e14 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  401e14:	b480      	push	{r7}
  401e16:	b083      	sub	sp, #12
  401e18:	af00      	add	r7, sp, #0
  401e1a:	4603      	mov	r3, r0
  401e1c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401e1e:	4b09      	ldr	r3, [pc, #36]	; (401e44 <NVIC_ClearPendingIRQ+0x30>)
  401e20:	f997 2007 	ldrsb.w	r2, [r7, #7]
  401e24:	0952      	lsrs	r2, r2, #5
  401e26:	79f9      	ldrb	r1, [r7, #7]
  401e28:	f001 011f 	and.w	r1, r1, #31
  401e2c:	2001      	movs	r0, #1
  401e2e:	fa00 f101 	lsl.w	r1, r0, r1
  401e32:	3260      	adds	r2, #96	; 0x60
  401e34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  401e38:	370c      	adds	r7, #12
  401e3a:	46bd      	mov	sp, r7
  401e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e40:	4770      	bx	lr
  401e42:	bf00      	nop
  401e44:	e000e100 	.word	0xe000e100

00401e48 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401e48:	b480      	push	{r7}
  401e4a:	b083      	sub	sp, #12
  401e4c:	af00      	add	r7, sp, #0
  401e4e:	4603      	mov	r3, r0
  401e50:	6039      	str	r1, [r7, #0]
  401e52:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401e58:	2b00      	cmp	r3, #0
  401e5a:	da0b      	bge.n	401e74 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401e5c:	490d      	ldr	r1, [pc, #52]	; (401e94 <NVIC_SetPriority+0x4c>)
  401e5e:	79fb      	ldrb	r3, [r7, #7]
  401e60:	f003 030f 	and.w	r3, r3, #15
  401e64:	3b04      	subs	r3, #4
  401e66:	683a      	ldr	r2, [r7, #0]
  401e68:	b2d2      	uxtb	r2, r2
  401e6a:	0112      	lsls	r2, r2, #4
  401e6c:	b2d2      	uxtb	r2, r2
  401e6e:	440b      	add	r3, r1
  401e70:	761a      	strb	r2, [r3, #24]
  401e72:	e009      	b.n	401e88 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401e74:	4908      	ldr	r1, [pc, #32]	; (401e98 <NVIC_SetPriority+0x50>)
  401e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401e7a:	683a      	ldr	r2, [r7, #0]
  401e7c:	b2d2      	uxtb	r2, r2
  401e7e:	0112      	lsls	r2, r2, #4
  401e80:	b2d2      	uxtb	r2, r2
  401e82:	440b      	add	r3, r1
  401e84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401e88:	370c      	adds	r7, #12
  401e8a:	46bd      	mov	sp, r7
  401e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e90:	4770      	bx	lr
  401e92:	bf00      	nop
  401e94:	e000ed00 	.word	0xe000ed00
  401e98:	e000e100 	.word	0xe000e100

00401e9c <get_pdc_peripheral_details>:
 * peripheral that has the start address specified by peripheral_to_find.
 */
portBASE_TYPE get_pdc_peripheral_details(
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
  401e9c:	b480      	push	{r7}
  401e9e:	b087      	sub	sp, #28
  401ea0:	af00      	add	r7, sp, #0
  401ea2:	60f8      	str	r0, [r7, #12]
  401ea4:	60b9      	str	r1, [r7, #8]
  401ea6:	607a      	str	r2, [r7, #4]
	size_t x;

	for (x = 0; x < array_size; x++) {
  401ea8:	2300      	movs	r3, #0
  401eaa:	617b      	str	r3, [r7, #20]
  401eac:	e00b      	b.n	401ec6 <get_pdc_peripheral_details+0x2a>
		if (peripheral_array[x].peripheral_base_address ==
  401eae:	697b      	ldr	r3, [r7, #20]
  401eb0:	011b      	lsls	r3, r3, #4
  401eb2:	68fa      	ldr	r2, [r7, #12]
  401eb4:	4413      	add	r3, r2
  401eb6:	681a      	ldr	r2, [r3, #0]
  401eb8:	687b      	ldr	r3, [r7, #4]
  401eba:	429a      	cmp	r2, r3
  401ebc:	d100      	bne.n	401ec0 <get_pdc_peripheral_details+0x24>
				peripheral_to_find) {
			break;
  401ebe:	e006      	b.n	401ece <get_pdc_peripheral_details+0x32>
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
	size_t x;

	for (x = 0; x < array_size; x++) {
  401ec0:	697b      	ldr	r3, [r7, #20]
  401ec2:	3301      	adds	r3, #1
  401ec4:	617b      	str	r3, [r7, #20]
  401ec6:	697a      	ldr	r2, [r7, #20]
  401ec8:	68bb      	ldr	r3, [r7, #8]
  401eca:	429a      	cmp	r2, r3
  401ecc:	d3ef      	bcc.n	401eae <get_pdc_peripheral_details+0x12>
				peripheral_to_find) {
			break;
		}
	}

	return x;
  401ece:	697b      	ldr	r3, [r7, #20]
}
  401ed0:	4618      	mov	r0, r3
  401ed2:	371c      	adds	r7, #28
  401ed4:	46bd      	mov	sp, r7
  401ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401eda:	4770      	bx	lr

00401edc <check_requested_operating_mode>:
 */
bool check_requested_operating_mode(
		const enum peripheral_operation_mode requested_operation_mode,
		const enum peripheral_operation_mode valid_operating_modes[],
		portBASE_TYPE num_valid_operating_modes)
{
  401edc:	b480      	push	{r7}
  401ede:	b087      	sub	sp, #28
  401ee0:	af00      	add	r7, sp, #0
  401ee2:	4603      	mov	r3, r0
  401ee4:	60b9      	str	r1, [r7, #8]
  401ee6:	607a      	str	r2, [r7, #4]
  401ee8:	73fb      	strb	r3, [r7, #15]
	bool return_value = false;
  401eea:	2300      	movs	r3, #0
  401eec:	75fb      	strb	r3, [r7, #23]
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  401eee:	2300      	movs	r3, #0
  401ef0:	613b      	str	r3, [r7, #16]
  401ef2:	e00c      	b.n	401f0e <check_requested_operating_mode+0x32>
			index_position++) {
		if (requested_operation_mode ==
				valid_operating_modes[index_position]) {
  401ef4:	693b      	ldr	r3, [r7, #16]
  401ef6:	68ba      	ldr	r2, [r7, #8]
  401ef8:	4413      	add	r3, r2
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
		if (requested_operation_mode ==
  401efa:	781b      	ldrb	r3, [r3, #0]
  401efc:	7bfa      	ldrb	r2, [r7, #15]
  401efe:	429a      	cmp	r2, r3
  401f00:	d102      	bne.n	401f08 <check_requested_operating_mode+0x2c>
				valid_operating_modes[index_position]) {
			return_value = true;
  401f02:	2301      	movs	r3, #1
  401f04:	75fb      	strb	r3, [r7, #23]
			break;
  401f06:	e006      	b.n	401f16 <check_requested_operating_mode+0x3a>
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
  401f08:	693b      	ldr	r3, [r7, #16]
  401f0a:	3301      	adds	r3, #1
  401f0c:	613b      	str	r3, [r7, #16]
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  401f0e:	693a      	ldr	r2, [r7, #16]
  401f10:	687b      	ldr	r3, [r7, #4]
  401f12:	429a      	cmp	r2, r3
  401f14:	dbee      	blt.n	401ef4 <check_requested_operating_mode+0x18>
			return_value = true;
			break;
		}
	}

	return return_value;
  401f16:	7dfb      	ldrb	r3, [r7, #23]
}
  401f18:	4618      	mov	r0, r3
  401f1a:	371c      	adds	r7, #28
  401f1c:	46bd      	mov	sp, r7
  401f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f22:	4770      	bx	lr

00401f24 <create_peripheral_control_semaphores>:
 * with the bits set in the options_flags value.
 */
void create_peripheral_control_semaphores(const uint8_t options_flags,
		freertos_dma_event_control_t *tx_dma_control,
		freertos_dma_event_control_t *rx_dma_control)
{
  401f24:	b590      	push	{r4, r7, lr}
  401f26:	b085      	sub	sp, #20
  401f28:	af00      	add	r7, sp, #0
  401f2a:	4603      	mov	r3, r0
  401f2c:	60b9      	str	r1, [r7, #8]
  401f2e:	607a      	str	r2, [r7, #4]
  401f30:	73fb      	strb	r3, [r7, #15]
	/* If the tx driver is to be thread aware then create an access control
	mutex.  An Rx access mutex is not created in this function as half duplex
	peripherals need only use a single access mutex, and the Tx mutex is used
	for the purpose.  Full duplex peripherals have extra configuration steps
	that are performed separately. */
	if ((options_flags & USE_TX_ACCESS_MUTEX) != 0) {
  401f32:	7bfb      	ldrb	r3, [r7, #15]
  401f34:	f003 0301 	and.w	r3, r3, #1
  401f38:	2b00      	cmp	r3, #0
  401f3a:	d00d      	beq.n	401f58 <create_peripheral_control_semaphores+0x34>
		tx_dma_control->peripheral_access_mutex = xSemaphoreCreateMutex();
  401f3c:	2001      	movs	r0, #1
  401f3e:	4b36      	ldr	r3, [pc, #216]	; (402018 <create_peripheral_control_semaphores+0xf4>)
  401f40:	4798      	blx	r3
  401f42:	4602      	mov	r2, r0
  401f44:	68bb      	ldr	r3, [r7, #8]
  401f46:	605a      	str	r2, [r3, #4]
		configASSERT(tx_dma_control->peripheral_access_mutex);
  401f48:	68bb      	ldr	r3, [r7, #8]
  401f4a:	685b      	ldr	r3, [r3, #4]
  401f4c:	2b00      	cmp	r3, #0
  401f4e:	d103      	bne.n	401f58 <create_peripheral_control_semaphores+0x34>
  401f50:	4b32      	ldr	r3, [pc, #200]	; (40201c <create_peripheral_control_semaphores+0xf8>)
  401f52:	4798      	blx	r3
  401f54:	bf00      	nop
  401f56:	e7fd      	b.n	401f54 <create_peripheral_control_semaphores+0x30>
	}

	/* If the transmit function is only going to return once the transmit is
	complete then create an internal notification semaphore. */
	if ((options_flags & WAIT_TX_COMPLETE) != 0) {
  401f58:	7bfb      	ldrb	r3, [r7, #15]
  401f5a:	f003 0304 	and.w	r3, r3, #4
  401f5e:	2b00      	cmp	r3, #0
  401f60:	d024      	beq.n	401fac <create_peripheral_control_semaphores+0x88>
		vSemaphoreCreateBinary(
  401f62:	2001      	movs	r0, #1
  401f64:	2100      	movs	r1, #0
  401f66:	2203      	movs	r2, #3
  401f68:	4b2d      	ldr	r3, [pc, #180]	; (402020 <create_peripheral_control_semaphores+0xfc>)
  401f6a:	4798      	blx	r3
  401f6c:	4602      	mov	r2, r0
  401f6e:	68bb      	ldr	r3, [r7, #8]
  401f70:	601a      	str	r2, [r3, #0]
  401f72:	68bb      	ldr	r3, [r7, #8]
  401f74:	681b      	ldr	r3, [r3, #0]
  401f76:	2b00      	cmp	r3, #0
  401f78:	d007      	beq.n	401f8a <create_peripheral_control_semaphores+0x66>
  401f7a:	68bb      	ldr	r3, [r7, #8]
  401f7c:	681b      	ldr	r3, [r3, #0]
  401f7e:	4618      	mov	r0, r3
  401f80:	2100      	movs	r1, #0
  401f82:	2200      	movs	r2, #0
  401f84:	2300      	movs	r3, #0
  401f86:	4c27      	ldr	r4, [pc, #156]	; (402024 <create_peripheral_control_semaphores+0x100>)
  401f88:	47a0      	blx	r4
				tx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  401f8a:	68bb      	ldr	r3, [r7, #8]
  401f8c:	681b      	ldr	r3, [r3, #0]
  401f8e:	2b00      	cmp	r3, #0
  401f90:	d103      	bne.n	401f9a <create_peripheral_control_semaphores+0x76>
  401f92:	4b22      	ldr	r3, [pc, #136]	; (40201c <create_peripheral_control_semaphores+0xf8>)
  401f94:	4798      	blx	r3
  401f96:	bf00      	nop
  401f98:	e7fd      	b.n	401f96 <create_peripheral_control_semaphores+0x72>
				tx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created). */
		xSemaphoreTake(
  401f9a:	68bb      	ldr	r3, [r7, #8]
  401f9c:	681b      	ldr	r3, [r3, #0]
  401f9e:	4618      	mov	r0, r3
  401fa0:	2100      	movs	r1, #0
  401fa2:	2200      	movs	r2, #0
  401fa4:	2300      	movs	r3, #0
  401fa6:	4c20      	ldr	r4, [pc, #128]	; (402028 <create_peripheral_control_semaphores+0x104>)
  401fa8:	47a0      	blx	r4
  401faa:	e002      	b.n	401fb2 <create_peripheral_control_semaphores+0x8e>
				tx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		tx_dma_control->transaction_complete_notification_semaphore = NULL;
  401fac:	68bb      	ldr	r3, [r7, #8]
  401fae:	2200      	movs	r2, #0
  401fb0:	601a      	str	r2, [r3, #0]
	}

	/* If the receive function is only going to return once the receive
	is complete then create an internal notification semaphore. */
	if (((options_flags & WAIT_RX_COMPLETE) != 0) &&
  401fb2:	7bfb      	ldrb	r3, [r7, #15]
  401fb4:	f003 0308 	and.w	r3, r3, #8
  401fb8:	2b00      	cmp	r3, #0
  401fba:	d027      	beq.n	40200c <create_peripheral_control_semaphores+0xe8>
  401fbc:	687b      	ldr	r3, [r7, #4]
  401fbe:	2b00      	cmp	r3, #0
  401fc0:	d024      	beq.n	40200c <create_peripheral_control_semaphores+0xe8>
			(rx_dma_control != NULL)) {
		vSemaphoreCreateBinary(
  401fc2:	2001      	movs	r0, #1
  401fc4:	2100      	movs	r1, #0
  401fc6:	2203      	movs	r2, #3
  401fc8:	4b15      	ldr	r3, [pc, #84]	; (402020 <create_peripheral_control_semaphores+0xfc>)
  401fca:	4798      	blx	r3
  401fcc:	4602      	mov	r2, r0
  401fce:	687b      	ldr	r3, [r7, #4]
  401fd0:	601a      	str	r2, [r3, #0]
  401fd2:	687b      	ldr	r3, [r7, #4]
  401fd4:	681b      	ldr	r3, [r3, #0]
  401fd6:	2b00      	cmp	r3, #0
  401fd8:	d007      	beq.n	401fea <create_peripheral_control_semaphores+0xc6>
  401fda:	687b      	ldr	r3, [r7, #4]
  401fdc:	681b      	ldr	r3, [r3, #0]
  401fde:	4618      	mov	r0, r3
  401fe0:	2100      	movs	r1, #0
  401fe2:	2200      	movs	r2, #0
  401fe4:	2300      	movs	r3, #0
  401fe6:	4c0f      	ldr	r4, [pc, #60]	; (402024 <create_peripheral_control_semaphores+0x100>)
  401fe8:	47a0      	blx	r4
				rx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  401fea:	687b      	ldr	r3, [r7, #4]
  401fec:	681b      	ldr	r3, [r3, #0]
  401fee:	2b00      	cmp	r3, #0
  401ff0:	d103      	bne.n	401ffa <create_peripheral_control_semaphores+0xd6>
  401ff2:	4b0a      	ldr	r3, [pc, #40]	; (40201c <create_peripheral_control_semaphores+0xf8>)
  401ff4:	4798      	blx	r3
  401ff6:	bf00      	nop
  401ff8:	e7fd      	b.n	401ff6 <create_peripheral_control_semaphores+0xd2>
				rx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created. */
		xSemaphoreTake(
  401ffa:	687b      	ldr	r3, [r7, #4]
  401ffc:	681b      	ldr	r3, [r3, #0]
  401ffe:	4618      	mov	r0, r3
  402000:	2100      	movs	r1, #0
  402002:	2200      	movs	r2, #0
  402004:	2300      	movs	r3, #0
  402006:	4c08      	ldr	r4, [pc, #32]	; (402028 <create_peripheral_control_semaphores+0x104>)
  402008:	47a0      	blx	r4
  40200a:	e002      	b.n	402012 <create_peripheral_control_semaphores+0xee>
				rx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		rx_dma_control->transaction_complete_notification_semaphore = NULL;
  40200c:	687b      	ldr	r3, [r7, #4]
  40200e:	2200      	movs	r2, #0
  402010:	601a      	str	r2, [r3, #0]
	}
}
  402012:	3714      	adds	r7, #20
  402014:	46bd      	mov	sp, r7
  402016:	bd90      	pop	{r4, r7, pc}
  402018:	0040625d 	.word	0x0040625d
  40201c:	00405dad 	.word	0x00405dad
  402020:	004061c5 	.word	0x004061c5
  402024:	00406345 	.word	0x00406345
  402028:	00406571 	.word	0x00406571

0040202c <configure_interrupt_controller>:
 * Configure the NVIC to enable, and set the priority of, the interrupt
 * specified by peripheral_irq.
 */
void configure_interrupt_controller(const enum IRQn peripheral_irq,
		uint32_t interrupt_priority)
{
  40202c:	b580      	push	{r7, lr}
  40202e:	b082      	sub	sp, #8
  402030:	af00      	add	r7, sp, #0
  402032:	4603      	mov	r3, r0
  402034:	6039      	str	r1, [r7, #0]
  402036:	71fb      	strb	r3, [r7, #7]
	configASSERT(interrupt_priority <=
  402038:	683b      	ldr	r3, [r7, #0]
  40203a:	2b0f      	cmp	r3, #15
  40203c:	d903      	bls.n	402046 <configure_interrupt_controller+0x1a>
  40203e:	4b0f      	ldr	r3, [pc, #60]	; (40207c <configure_interrupt_controller+0x50>)
  402040:	4798      	blx	r3
  402042:	bf00      	nop
  402044:	e7fd      	b.n	402042 <configure_interrupt_controller+0x16>
            configLIBRARY_LOWEST_INTERRUPT_PRIORITY);
	configASSERT(interrupt_priority >=
  402046:	683b      	ldr	r3, [r7, #0]
  402048:	2b09      	cmp	r3, #9
  40204a:	d803      	bhi.n	402054 <configure_interrupt_controller+0x28>
  40204c:	4b0b      	ldr	r3, [pc, #44]	; (40207c <configure_interrupt_controller+0x50>)
  40204e:	4798      	blx	r3
  402050:	bf00      	nop
  402052:	e7fd      	b.n	402050 <configure_interrupt_controller+0x24>
			configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);

	NVIC_ClearPendingIRQ(peripheral_irq);
  402054:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402058:	4618      	mov	r0, r3
  40205a:	4b09      	ldr	r3, [pc, #36]	; (402080 <configure_interrupt_controller+0x54>)
  40205c:	4798      	blx	r3
	NVIC_SetPriority(peripheral_irq, interrupt_priority);
  40205e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402062:	4618      	mov	r0, r3
  402064:	6839      	ldr	r1, [r7, #0]
  402066:	4b07      	ldr	r3, [pc, #28]	; (402084 <configure_interrupt_controller+0x58>)
  402068:	4798      	blx	r3
	NVIC_EnableIRQ(peripheral_irq);
  40206a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40206e:	4618      	mov	r0, r3
  402070:	4b05      	ldr	r3, [pc, #20]	; (402088 <configure_interrupt_controller+0x5c>)
  402072:	4798      	blx	r3
}
  402074:	3708      	adds	r7, #8
  402076:	46bd      	mov	sp, r7
  402078:	bd80      	pop	{r7, pc}
  40207a:	bf00      	nop
  40207c:	00405dad 	.word	0x00405dad
  402080:	00401e15 	.word	0x00401e15
  402084:	00401e49 	.word	0x00401e49
  402088:	00401de5 	.word	0x00401de5

0040208c <freertos_copy_bytes_from_pdc_circular_buffer>:
 */
uint32_t freertos_copy_bytes_from_pdc_circular_buffer(
		freertos_pdc_rx_control_t *p_rx_buffer_details,
		uint32_t next_byte_to_be_written, uint8_t *buf,
		uint32_t bytes_to_read)
{
  40208c:	b590      	push	{r4, r7, lr}
  40208e:	b087      	sub	sp, #28
  402090:	af00      	add	r7, sp, #0
  402092:	60f8      	str	r0, [r7, #12]
  402094:	60b9      	str	r1, [r7, #8]
  402096:	607a      	str	r2, [r7, #4]
  402098:	603b      	str	r3, [r7, #0]
	uint32_t number_of_bytes_available, next_byte_to_read;

	/* Locate the position that data will be read from next. */
	next_byte_to_read = (uint32_t) p_rx_buffer_details->next_byte_to_read;
  40209a:	68fb      	ldr	r3, [r7, #12]
  40209c:	699b      	ldr	r3, [r3, #24]
  40209e:	613b      	str	r3, [r7, #16]

	if (next_byte_to_be_written == next_byte_to_read) {
  4020a0:	68ba      	ldr	r2, [r7, #8]
  4020a2:	693b      	ldr	r3, [r7, #16]
  4020a4:	429a      	cmp	r2, r3
  4020a6:	d10c      	bne.n	4020c2 <freertos_copy_bytes_from_pdc_circular_buffer+0x36>
		if (p_rx_buffer_details->rx_pdc_parameters.ul_size == 0) {
  4020a8:	68fb      	ldr	r3, [r7, #12]
  4020aa:	68db      	ldr	r3, [r3, #12]
  4020ac:	2b00      	cmp	r3, #0
  4020ae:	d105      	bne.n	4020bc <freertos_copy_bytes_from_pdc_circular_buffer+0x30>
			/* The read and write pointers are equal, but as the Rx DMA has been
			stopped, the buffer must be full, not empty.  Data from the read
			pointer up to the end of the buffer is available. */
			number_of_bytes_available =
					p_rx_buffer_details->past_rx_buffer_end_address
  4020b0:	68fb      	ldr	r3, [r7, #12]
  4020b2:	685a      	ldr	r2, [r3, #4]
	if (next_byte_to_be_written == next_byte_to_read) {
		if (p_rx_buffer_details->rx_pdc_parameters.ul_size == 0) {
			/* The read and write pointers are equal, but as the Rx DMA has been
			stopped, the buffer must be full, not empty.  Data from the read
			pointer up to the end of the buffer is available. */
			number_of_bytes_available =
  4020b4:	693b      	ldr	r3, [r7, #16]
  4020b6:	1ad3      	subs	r3, r2, r3
  4020b8:	617b      	str	r3, [r7, #20]
  4020ba:	e010      	b.n	4020de <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
					p_rx_buffer_details->past_rx_buffer_end_address
					- next_byte_to_read;
		} else {
			/* The read and write pointers are equal, but the Rx DMA is still
			in operation, so the buffer must be empty. */
			number_of_bytes_available = 0;
  4020bc:	2300      	movs	r3, #0
  4020be:	617b      	str	r3, [r7, #20]
  4020c0:	e00d      	b.n	4020de <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
		}
	} else if (next_byte_to_be_written > next_byte_to_read) {
  4020c2:	68ba      	ldr	r2, [r7, #8]
  4020c4:	693b      	ldr	r3, [r7, #16]
  4020c6:	429a      	cmp	r2, r3
  4020c8:	d904      	bls.n	4020d4 <freertos_copy_bytes_from_pdc_circular_buffer+0x48>
		/* The write pointer has not wrapped around from the read pointer, or
		the write and read pointer are the same indicating a buffer overflow.
		Calculate the bytes available between the write and read pointers. */
		number_of_bytes_available = next_byte_to_be_written -
  4020ca:	68ba      	ldr	r2, [r7, #8]
  4020cc:	693b      	ldr	r3, [r7, #16]
  4020ce:	1ad3      	subs	r3, r2, r3
  4020d0:	617b      	str	r3, [r7, #20]
  4020d2:	e004      	b.n	4020de <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
	} else {
		/* The write pointer has wrapped around from the read pointer.
		Calculate the bytes available between the end of the buffer and the
		read pointer. */
		number_of_bytes_available =
				p_rx_buffer_details->past_rx_buffer_end_address
  4020d4:	68fb      	ldr	r3, [r7, #12]
  4020d6:	685a      	ldr	r2, [r3, #4]
				next_byte_to_read;
	} else {
		/* The write pointer has wrapped around from the read pointer.
		Calculate the bytes available between the end of the buffer and the
		read pointer. */
		number_of_bytes_available =
  4020d8:	693b      	ldr	r3, [r7, #16]
  4020da:	1ad3      	subs	r3, r2, r3
  4020dc:	617b      	str	r3, [r7, #20]
				p_rx_buffer_details->past_rx_buffer_end_address
				- next_byte_to_read;
	}

	/* Cap the number of requested bytes to those available. */
	if (bytes_to_read > number_of_bytes_available) {
  4020de:	683a      	ldr	r2, [r7, #0]
  4020e0:	697b      	ldr	r3, [r7, #20]
  4020e2:	429a      	cmp	r2, r3
  4020e4:	d902      	bls.n	4020ec <freertos_copy_bytes_from_pdc_circular_buffer+0x60>
		bytes_to_read = number_of_bytes_available;
  4020e6:	697b      	ldr	r3, [r7, #20]
  4020e8:	603b      	str	r3, [r7, #0]
  4020ea:	e00b      	b.n	402104 <freertos_copy_bytes_from_pdc_circular_buffer+0x78>
	} else if (bytes_to_read != number_of_bytes_available) {
  4020ec:	683a      	ldr	r2, [r7, #0]
  4020ee:	697b      	ldr	r3, [r7, #20]
  4020f0:	429a      	cmp	r2, r3
  4020f2:	d007      	beq.n	402104 <freertos_copy_bytes_from_pdc_circular_buffer+0x78>
		/* There are more bytes available than being read now, so there is no
		need to wait for the interrupt to give the semaphore to indicate that
		new data is available. */
		xSemaphoreGive(p_rx_buffer_details->rx_event_semaphore);
  4020f4:	68fb      	ldr	r3, [r7, #12]
  4020f6:	691b      	ldr	r3, [r3, #16]
  4020f8:	4618      	mov	r0, r3
  4020fa:	2100      	movs	r1, #0
  4020fc:	2200      	movs	r2, #0
  4020fe:	2300      	movs	r3, #0
  402100:	4c13      	ldr	r4, [pc, #76]	; (402150 <freertos_copy_bytes_from_pdc_circular_buffer+0xc4>)
  402102:	47a0      	blx	r4
	}

	/* Copy the bytes into the user buffer. */
	memcpy(buf, (void *) p_rx_buffer_details->next_byte_to_read,
  402104:	68fb      	ldr	r3, [r7, #12]
  402106:	699b      	ldr	r3, [r3, #24]
  402108:	6878      	ldr	r0, [r7, #4]
  40210a:	4619      	mov	r1, r3
  40210c:	683a      	ldr	r2, [r7, #0]
  40210e:	4b11      	ldr	r3, [pc, #68]	; (402154 <freertos_copy_bytes_from_pdc_circular_buffer+0xc8>)
  402110:	4798      	blx	r3
			bytes_to_read);

	/* Move up the read buffer accordingly, wrapping around if it reaches the
	end of the buffer. */
	next_byte_to_read += bytes_to_read;
  402112:	693a      	ldr	r2, [r7, #16]
  402114:	683b      	ldr	r3, [r7, #0]
  402116:	4413      	add	r3, r2
  402118:	613b      	str	r3, [r7, #16]

	if (next_byte_to_read >=
			p_rx_buffer_details->past_rx_buffer_end_address) {
  40211a:	68fb      	ldr	r3, [r7, #12]
  40211c:	685a      	ldr	r2, [r3, #4]

	/* Move up the read buffer accordingly, wrapping around if it reaches the
	end of the buffer. */
	next_byte_to_read += bytes_to_read;

	if (next_byte_to_read >=
  40211e:	693b      	ldr	r3, [r7, #16]
  402120:	429a      	cmp	r2, r3
  402122:	d809      	bhi.n	402138 <freertos_copy_bytes_from_pdc_circular_buffer+0xac>
			p_rx_buffer_details->past_rx_buffer_end_address) {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
  402124:	4b0c      	ldr	r3, [pc, #48]	; (402158 <freertos_copy_bytes_from_pdc_circular_buffer+0xcc>)
  402126:	4798      	blx	r3
		{
			p_rx_buffer_details->next_byte_to_read =
					(uint8_t *) p_rx_buffer_details->rx_buffer_start_address;
  402128:	68fb      	ldr	r3, [r7, #12]
  40212a:	681b      	ldr	r3, [r3, #0]
  40212c:	461a      	mov	r2, r3
			p_rx_buffer_details->past_rx_buffer_end_address) {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
		{
			p_rx_buffer_details->next_byte_to_read =
  40212e:	68fb      	ldr	r3, [r7, #12]
  402130:	619a      	str	r2, [r3, #24]
					(uint8_t *) p_rx_buffer_details->rx_buffer_start_address;
		}
		taskEXIT_CRITICAL();
  402132:	4b0a      	ldr	r3, [pc, #40]	; (40215c <freertos_copy_bytes_from_pdc_circular_buffer+0xd0>)
  402134:	4798      	blx	r3
  402136:	e006      	b.n	402146 <freertos_copy_bytes_from_pdc_circular_buffer+0xba>
	} else {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
  402138:	4b07      	ldr	r3, [pc, #28]	; (402158 <freertos_copy_bytes_from_pdc_circular_buffer+0xcc>)
  40213a:	4798      	blx	r3
		{
			p_rx_buffer_details->next_byte_to_read =
					(uint8_t *) next_byte_to_read;
  40213c:	693a      	ldr	r2, [r7, #16]
	} else {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
		{
			p_rx_buffer_details->next_byte_to_read =
  40213e:	68fb      	ldr	r3, [r7, #12]
  402140:	619a      	str	r2, [r3, #24]
					(uint8_t *) next_byte_to_read;
		}
		taskEXIT_CRITICAL();
  402142:	4b06      	ldr	r3, [pc, #24]	; (40215c <freertos_copy_bytes_from_pdc_circular_buffer+0xd0>)
  402144:	4798      	blx	r3
	}

	/* Return the number of bytes actually read. */
	return bytes_to_read;
  402146:	683b      	ldr	r3, [r7, #0]
}
  402148:	4618      	mov	r0, r3
  40214a:	371c      	adds	r7, #28
  40214c:	46bd      	mov	sp, r7
  40214e:	bd90      	pop	{r4, r7, pc}
  402150:	00406345 	.word	0x00406345
  402154:	0040aad1 	.word	0x0040aad1
  402158:	00405d69 	.word	0x00405d69
  40215c:	00405d85 	.word	0x00405d85

00402160 <freertos_obtain_peripheral_access_mutex>:
 * did not become available within max_block_time_ticks tick periods.
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
  402160:	b590      	push	{r4, r7, lr}
  402162:	b087      	sub	sp, #28
  402164:	af00      	add	r7, sp, #0
  402166:	6078      	str	r0, [r7, #4]
  402168:	6039      	str	r1, [r7, #0]
	status_code_t return_value = STATUS_OK;
  40216a:	2300      	movs	r3, #0
  40216c:	75fb      	strb	r3, [r7, #23]
	xTimeOutType time_out_definition;

	if (dma_event_control->peripheral_access_mutex != NULL) {
  40216e:	687b      	ldr	r3, [r7, #4]
  402170:	685b      	ldr	r3, [r3, #4]
  402172:	2b00      	cmp	r3, #0
  402174:	d020      	beq.n	4021b8 <freertos_obtain_peripheral_access_mutex+0x58>
		/* Remember the time on entry. */
		vTaskSetTimeOutState(&time_out_definition);
  402176:	f107 030c 	add.w	r3, r7, #12
  40217a:	4618      	mov	r0, r3
  40217c:	4b11      	ldr	r3, [pc, #68]	; (4021c4 <freertos_obtain_peripheral_access_mutex+0x64>)
  40217e:	4798      	blx	r3

		/* Wait to get exclusive access to the peripheral. */
		if (xSemaphoreTake(dma_event_control->peripheral_access_mutex,
  402180:	687b      	ldr	r3, [r7, #4]
  402182:	685a      	ldr	r2, [r3, #4]
  402184:	683b      	ldr	r3, [r7, #0]
  402186:	681b      	ldr	r3, [r3, #0]
  402188:	4610      	mov	r0, r2
  40218a:	2100      	movs	r1, #0
  40218c:	461a      	mov	r2, r3
  40218e:	2300      	movs	r3, #0
  402190:	4c0d      	ldr	r4, [pc, #52]	; (4021c8 <freertos_obtain_peripheral_access_mutex+0x68>)
  402192:	47a0      	blx	r4
  402194:	4603      	mov	r3, r0
  402196:	2b00      	cmp	r3, #0
  402198:	d102      	bne.n	4021a0 <freertos_obtain_peripheral_access_mutex+0x40>
				*max_block_time_ticks) == pdFAIL) {
			return_value = ERR_TIMEOUT;
  40219a:	23fd      	movs	r3, #253	; 0xfd
  40219c:	75fb      	strb	r3, [r7, #23]
  40219e:	e00b      	b.n	4021b8 <freertos_obtain_peripheral_access_mutex+0x58>
		} else {
			/* Adjust the time out value in case the task had to block to
			wait for the semaphore. */
			if (xTaskCheckForTimeOut(&time_out_definition,
  4021a0:	f107 030c 	add.w	r3, r7, #12
  4021a4:	4618      	mov	r0, r3
  4021a6:	6839      	ldr	r1, [r7, #0]
  4021a8:	4b08      	ldr	r3, [pc, #32]	; (4021cc <freertos_obtain_peripheral_access_mutex+0x6c>)
  4021aa:	4798      	blx	r3
  4021ac:	4603      	mov	r3, r0
  4021ae:	2b01      	cmp	r3, #1
  4021b0:	d102      	bne.n	4021b8 <freertos_obtain_peripheral_access_mutex+0x58>
					max_block_time_ticks) == pdTRUE) {
				*max_block_time_ticks = 0;
  4021b2:	683b      	ldr	r3, [r7, #0]
  4021b4:	2200      	movs	r2, #0
  4021b6:	601a      	str	r2, [r3, #0]
			}
		}
	}

	return return_value;
  4021b8:	7dfb      	ldrb	r3, [r7, #23]
  4021ba:	b25b      	sxtb	r3, r3
}
  4021bc:	4618      	mov	r0, r3
  4021be:	371c      	adds	r7, #28
  4021c0:	46bd      	mov	sp, r7
  4021c2:	bd90      	pop	{r4, r7, pc}
  4021c4:	00407409 	.word	0x00407409
  4021c8:	00406571 	.word	0x00406571
  4021cc:	00407441 	.word	0x00407441

004021d0 <freertos_start_pdc_transfer>:
 */
void freertos_start_pdc_transfer(
		freertos_dma_event_control_t *dma_event_control,
		const uint8_t *data, size_t len, void *pdc_base_address,
		xSemaphoreHandle notification_semaphore, bool is_transmitting)
{
  4021d0:	b590      	push	{r4, r7, lr}
  4021d2:	b087      	sub	sp, #28
  4021d4:	af00      	add	r7, sp, #0
  4021d6:	60f8      	str	r0, [r7, #12]
  4021d8:	60b9      	str	r1, [r7, #8]
  4021da:	607a      	str	r2, [r7, #4]
  4021dc:	603b      	str	r3, [r7, #0]
	/* Remember which semaphore is to be used to indicate the end of
	transmission.  If notification_semaphore is NULL then either no
	semaphore is being used, or the driver is using an internal notification
	semaphore because it is configured to wait until the transmit has
	completed before returning. */
	if (notification_semaphore != NULL) {
  4021de:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4021e0:	2b00      	cmp	r3, #0
  4021e2:	d002      	beq.n	4021ea <freertos_start_pdc_transfer+0x1a>
		dma_event_control->transaction_complete_notification_semaphore =
  4021e4:	68fb      	ldr	r3, [r7, #12]
  4021e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4021e8:	601a      	str	r2, [r3, #0]
				notification_semaphore;
	}

	/* Ensure the notification semaphore starts in the expected state in case
	the previous PDC transfer didn't complete for any reason. */
	if (dma_event_control->transaction_complete_notification_semaphore !=
  4021ea:	68fb      	ldr	r3, [r7, #12]
  4021ec:	681b      	ldr	r3, [r3, #0]
  4021ee:	2b00      	cmp	r3, #0
  4021f0:	d007      	beq.n	402202 <freertos_start_pdc_transfer+0x32>
			NULL) {
		xSemaphoreTake(
  4021f2:	68fb      	ldr	r3, [r7, #12]
  4021f4:	681b      	ldr	r3, [r3, #0]
  4021f6:	4618      	mov	r0, r3
  4021f8:	2100      	movs	r1, #0
  4021fa:	2200      	movs	r2, #0
  4021fc:	2300      	movs	r3, #0
  4021fe:	4c17      	ldr	r4, [pc, #92]	; (40225c <freertos_start_pdc_transfer+0x8c>)
  402200:	47a0      	blx	r4
				dma_event_control->transaction_complete_notification_semaphore,
				0);
	}

	/* Configure the PDC to transmit or receive parameters. */
	pdc_packet.ul_addr = (uint32_t) data;
  402202:	68bb      	ldr	r3, [r7, #8]
  402204:	613b      	str	r3, [r7, #16]
	pdc_packet.ul_size = (uint32_t) len;
  402206:	687b      	ldr	r3, [r7, #4]
  402208:	617b      	str	r3, [r7, #20]

	if (is_transmitting == true) {
  40220a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
  40220e:	2b00      	cmp	r3, #0
  402210:	d011      	beq.n	402236 <freertos_start_pdc_transfer+0x66>
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_TXTDIS);
  402212:	6838      	ldr	r0, [r7, #0]
  402214:	f44f 7100 	mov.w	r1, #512	; 0x200
  402218:	4b11      	ldr	r3, [pc, #68]	; (402260 <freertos_start_pdc_transfer+0x90>)
  40221a:	4798      	blx	r3
		pdc_tx_init(pdc_base_address, &pdc_packet, NULL);
  40221c:	f107 0310 	add.w	r3, r7, #16
  402220:	6838      	ldr	r0, [r7, #0]
  402222:	4619      	mov	r1, r3
  402224:	2200      	movs	r2, #0
  402226:	4b0f      	ldr	r3, [pc, #60]	; (402264 <freertos_start_pdc_transfer+0x94>)
  402228:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_TXTEN);
  40222a:	6838      	ldr	r0, [r7, #0]
  40222c:	f44f 7180 	mov.w	r1, #256	; 0x100
  402230:	4b0d      	ldr	r3, [pc, #52]	; (402268 <freertos_start_pdc_transfer+0x98>)
  402232:	4798      	blx	r3
  402234:	e00e      	b.n	402254 <freertos_start_pdc_transfer+0x84>
	} else {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_RXTDIS);
  402236:	6838      	ldr	r0, [r7, #0]
  402238:	2102      	movs	r1, #2
  40223a:	4b09      	ldr	r3, [pc, #36]	; (402260 <freertos_start_pdc_transfer+0x90>)
  40223c:	4798      	blx	r3
		pdc_rx_init(pdc_base_address, &pdc_packet, NULL);
  40223e:	f107 0310 	add.w	r3, r7, #16
  402242:	6838      	ldr	r0, [r7, #0]
  402244:	4619      	mov	r1, r3
  402246:	2200      	movs	r2, #0
  402248:	4b08      	ldr	r3, [pc, #32]	; (40226c <freertos_start_pdc_transfer+0x9c>)
  40224a:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_RXTEN);
  40224c:	6838      	ldr	r0, [r7, #0]
  40224e:	2101      	movs	r1, #1
  402250:	4b05      	ldr	r3, [pc, #20]	; (402268 <freertos_start_pdc_transfer+0x98>)
  402252:	4798      	blx	r3
	}
}
  402254:	371c      	adds	r7, #28
  402256:	46bd      	mov	sp, r7
  402258:	bd90      	pop	{r4, r7, pc}
  40225a:	bf00      	nop
  40225c:	00406571 	.word	0x00406571
  402260:	00404625 	.word	0x00404625
  402264:	0040457d 	.word	0x0040457d
  402268:	00404605 	.word	0x00404605
  40226c:	004045c1 	.word	0x004045c1

00402270 <freertos_optionally_wait_transfer_completion>:
 */
status_code_t freertos_optionally_wait_transfer_completion(
		freertos_dma_event_control_t *dma_event_control,
		xSemaphoreHandle notification_semaphore,
		portTickType max_block_time_ticks)
{
  402270:	b590      	push	{r4, r7, lr}
  402272:	b087      	sub	sp, #28
  402274:	af00      	add	r7, sp, #0
  402276:	60f8      	str	r0, [r7, #12]
  402278:	60b9      	str	r1, [r7, #8]
  40227a:	607a      	str	r2, [r7, #4]
	status_code_t return_value = STATUS_OK;
  40227c:	2300      	movs	r3, #0
  40227e:	75fb      	strb	r3, [r7, #23]

	if (notification_semaphore == NULL) {
  402280:	68bb      	ldr	r3, [r7, #8]
  402282:	2b00      	cmp	r3, #0
  402284:	d110      	bne.n	4022a8 <freertos_optionally_wait_transfer_completion+0x38>
		if (dma_event_control->transaction_complete_notification_semaphore !=
  402286:	68fb      	ldr	r3, [r7, #12]
  402288:	681b      	ldr	r3, [r3, #0]
  40228a:	2b00      	cmp	r3, #0
  40228c:	d00c      	beq.n	4022a8 <freertos_optionally_wait_transfer_completion+0x38>
				NULL) {
			/* Wait until notified by the ISR that transmission is
			complete. */
			if (xSemaphoreTake(dma_event_control->
  40228e:	68fb      	ldr	r3, [r7, #12]
  402290:	681b      	ldr	r3, [r3, #0]
  402292:	4618      	mov	r0, r3
  402294:	2100      	movs	r1, #0
  402296:	687a      	ldr	r2, [r7, #4]
  402298:	2300      	movs	r3, #0
  40229a:	4c06      	ldr	r4, [pc, #24]	; (4022b4 <freertos_optionally_wait_transfer_completion+0x44>)
  40229c:	47a0      	blx	r4
  40229e:	4603      	mov	r3, r0
  4022a0:	2b01      	cmp	r3, #1
  4022a2:	d001      	beq.n	4022a8 <freertos_optionally_wait_transfer_completion+0x38>
					transaction_complete_notification_semaphore,
					max_block_time_ticks) != pdPASS) {
				return_value = ERR_TIMEOUT;
  4022a4:	23fd      	movs	r3, #253	; 0xfd
  4022a6:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	return return_value;
  4022a8:	7dfb      	ldrb	r3, [r7, #23]
  4022aa:	b25b      	sxtb	r3, r3
}
  4022ac:	4618      	mov	r0, r3
  4022ae:	371c      	adds	r7, #28
  4022b0:	46bd      	mov	sp, r7
  4022b2:	bd90      	pop	{r4, r7, pc}
  4022b4:	00406571 	.word	0x00406571

004022b8 <freertos_twi_master_init>:
 *     be used with FreeRTOS TWI read and write functions is returned.  If
 *     the initialisation fails then NULL is returned.
 */
freertos_twi_if freertos_twi_master_init(Twi *p_twi,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  4022b8:	b580      	push	{r7, lr}
  4022ba:	b086      	sub	sp, #24
  4022bc:	af00      	add	r7, sp, #0
  4022be:	6078      	str	r0, [r7, #4]
  4022c0:	6039      	str	r1, [r7, #0]
	portBASE_TYPE twi_index;
	bool is_valid_operating_mode;
	freertos_twi_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {TWI_I2C_MASTER};
  4022c2:	2303      	movs	r3, #3
  4022c4:	733b      	strb	r3, [r7, #12]

	/* Find the index into the all_twi_definitions array that holds details of
	the p_twi peripheral. */
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  4022c6:	484d      	ldr	r0, [pc, #308]	; (4023fc <freertos_twi_master_init+0x144>)
  4022c8:	2101      	movs	r1, #1
  4022ca:	687a      	ldr	r2, [r7, #4]
  4022cc:	4b4c      	ldr	r3, [pc, #304]	; (402400 <freertos_twi_master_init+0x148>)
  4022ce:	4798      	blx	r3
  4022d0:	6138      	str	r0, [r7, #16]
			(void *) p_twi);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  4022d2:	683b      	ldr	r3, [r7, #0]
  4022d4:	7b1a      	ldrb	r2, [r3, #12]
  4022d6:	f107 030c 	add.w	r3, r7, #12
  4022da:	4610      	mov	r0, r2
  4022dc:	4619      	mov	r1, r3
  4022de:	2201      	movs	r2, #1
  4022e0:	4b48      	ldr	r3, [pc, #288]	; (402404 <freertos_twi_master_init+0x14c>)
  4022e2:	4798      	blx	r3
  4022e4:	4603      	mov	r3, r0
  4022e6:	73fb      	strb	r3, [r7, #15]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_twi pointer was used, and a valid
	operating mode was requested. */
	if ((twi_index < MAX_TWIS) && (is_valid_operating_mode == true)) {
  4022e8:	693b      	ldr	r3, [r7, #16]
  4022ea:	2b00      	cmp	r3, #0
  4022ec:	dc7e      	bgt.n	4023ec <freertos_twi_master_init+0x134>
  4022ee:	7bfb      	ldrb	r3, [r7, #15]
  4022f0:	2b00      	cmp	r3, #0
  4022f2:	d07b      	beq.n	4023ec <freertos_twi_master_init+0x134>
		/* This function must be called exactly once per supported twi.  Check
		it has not been called	before. */
		configASSERT(memcmp((void *)&(tx_dma_control[twi_index]),
  4022f4:	693b      	ldr	r3, [r7, #16]
  4022f6:	00da      	lsls	r2, r3, #3
  4022f8:	4b43      	ldr	r3, [pc, #268]	; (402408 <freertos_twi_master_init+0x150>)
  4022fa:	4413      	add	r3, r2
  4022fc:	4618      	mov	r0, r3
  4022fe:	4943      	ldr	r1, [pc, #268]	; (40240c <freertos_twi_master_init+0x154>)
  402300:	2208      	movs	r2, #8
  402302:	4b43      	ldr	r3, [pc, #268]	; (402410 <freertos_twi_master_init+0x158>)
  402304:	4798      	blx	r3
  402306:	4603      	mov	r3, r0
  402308:	2b00      	cmp	r3, #0
  40230a:	d003      	beq.n	402314 <freertos_twi_master_init+0x5c>
  40230c:	4b41      	ldr	r3, [pc, #260]	; (402414 <freertos_twi_master_init+0x15c>)
  40230e:	4798      	blx	r3
  402310:	bf00      	nop
  402312:	e7fd      	b.n	402310 <freertos_twi_master_init+0x58>
				&null_dma_control,
				sizeof(null_dma_control)) == 0);
		configASSERT(memcmp((void *)&(rx_dma_control[twi_index]),
  402314:	693b      	ldr	r3, [r7, #16]
  402316:	00da      	lsls	r2, r3, #3
  402318:	4b3f      	ldr	r3, [pc, #252]	; (402418 <freertos_twi_master_init+0x160>)
  40231a:	4413      	add	r3, r2
  40231c:	4618      	mov	r0, r3
  40231e:	493b      	ldr	r1, [pc, #236]	; (40240c <freertos_twi_master_init+0x154>)
  402320:	2208      	movs	r2, #8
  402322:	4b3b      	ldr	r3, [pc, #236]	; (402410 <freertos_twi_master_init+0x158>)
  402324:	4798      	blx	r3
  402326:	4603      	mov	r3, r0
  402328:	2b00      	cmp	r3, #0
  40232a:	d003      	beq.n	402334 <freertos_twi_master_init+0x7c>
  40232c:	4b39      	ldr	r3, [pc, #228]	; (402414 <freertos_twi_master_init+0x15c>)
  40232e:	4798      	blx	r3
  402330:	bf00      	nop
  402332:	e7fd      	b.n	402330 <freertos_twi_master_init+0x78>
		uint32_t temp = (uint32_t)(all_twi_definitions[twi_index].peripheral_base_address - 0x600);
		Flexcom *p_flexcom = (Flexcom *)temp;
		flexcom_enable(p_flexcom);
		flexcom_set_opmode(p_flexcom, FLEXCOM_TWI);
#else
		pmc_enable_periph_clk(
  402334:	4a31      	ldr	r2, [pc, #196]	; (4023fc <freertos_twi_master_init+0x144>)
  402336:	693b      	ldr	r3, [r7, #16]
  402338:	011b      	lsls	r3, r3, #4
  40233a:	4413      	add	r3, r2
  40233c:	3308      	adds	r3, #8
  40233e:	681b      	ldr	r3, [r3, #0]
  402340:	4618      	mov	r0, r3
  402342:	4b36      	ldr	r3, [pc, #216]	; (40241c <freertos_twi_master_init+0x164>)
  402344:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_id);
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
  402346:	4a2d      	ldr	r2, [pc, #180]	; (4023fc <freertos_twi_master_init+0x144>)
  402348:	693b      	ldr	r3, [r7, #16]
  40234a:	011b      	lsls	r3, r3, #4
  40234c:	4413      	add	r3, r2
  40234e:	685b      	ldr	r3, [r3, #4]
  402350:	4618      	mov	r0, r3
  402352:	f240 2102 	movw	r1, #514	; 0x202
  402356:	4b32      	ldr	r3, [pc, #200]	; (402420 <freertos_twi_master_init+0x168>)
  402358:	4798      	blx	r3
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  40235a:	4a28      	ldr	r2, [pc, #160]	; (4023fc <freertos_twi_master_init+0x144>)
  40235c:	693b      	ldr	r3, [r7, #16]
  40235e:	011b      	lsls	r3, r3, #4
  402360:	4413      	add	r3, r2
  402362:	681b      	ldr	r3, [r3, #0]
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
  402364:	4618      	mov	r0, r3
  402366:	f04f 31ff 	mov.w	r1, #4294967295
  40236a:	4b2e      	ldr	r3, [pc, #184]	; (402424 <freertos_twi_master_init+0x16c>)
  40236c:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
				all_twi_definitions[twi_index].peripheral_base_address);
  40236e:	4a23      	ldr	r2, [pc, #140]	; (4023fc <freertos_twi_master_init+0x144>)
  402370:	693b      	ldr	r3, [r7, #16]
  402372:	011b      	lsls	r3, r3, #4
  402374:	4413      	add	r3, r2
  402376:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
  402378:	4618      	mov	r0, r3
  40237a:	4b2b      	ldr	r3, [pc, #172]	; (402428 <freertos_twi_master_init+0x170>)
  40237c:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
  40237e:	683b      	ldr	r3, [r7, #0]
  402380:	7b1b      	ldrb	r3, [r3, #12]
  402382:	2b03      	cmp	r3, #3
  402384:	d000      	beq.n	402388 <freertos_twi_master_init+0xd0>
					all_twi_definitions[twi_index].peripheral_base_address);
			break;

		default:
			/* No other modes are currently supported. */
			break;
  402386:	e008      	b.n	40239a <freertos_twi_master_init+0xe2>

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
					all_twi_definitions[twi_index].peripheral_base_address);
  402388:	4a1c      	ldr	r2, [pc, #112]	; (4023fc <freertos_twi_master_init+0x144>)
  40238a:	693b      	ldr	r3, [r7, #16]
  40238c:	011b      	lsls	r3, r3, #4
  40238e:	4413      	add	r3, r2
  402390:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
  402392:	4618      	mov	r0, r3
  402394:	4b25      	ldr	r3, [pc, #148]	; (40242c <freertos_twi_master_init+0x174>)
  402396:	4798      	blx	r3
					all_twi_definitions[twi_index].peripheral_base_address);
			break;
  402398:	bf00      	nop
		}

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is half duplex so only a single access
		mutex is required. */
		create_peripheral_control_semaphores(
  40239a:	683b      	ldr	r3, [r7, #0]
  40239c:	7b59      	ldrb	r1, [r3, #13]
  40239e:	693b      	ldr	r3, [r7, #16]
  4023a0:	00da      	lsls	r2, r3, #3
  4023a2:	4b19      	ldr	r3, [pc, #100]	; (402408 <freertos_twi_master_init+0x150>)
  4023a4:	441a      	add	r2, r3
  4023a6:	693b      	ldr	r3, [r7, #16]
  4023a8:	00d8      	lsls	r0, r3, #3
  4023aa:	4b1b      	ldr	r3, [pc, #108]	; (402418 <freertos_twi_master_init+0x160>)
  4023ac:	4403      	add	r3, r0
  4023ae:	4608      	mov	r0, r1
  4023b0:	4611      	mov	r1, r2
  4023b2:	461a      	mov	r2, r3
  4023b4:	4b1e      	ldr	r3, [pc, #120]	; (402430 <freertos_twi_master_init+0x178>)
  4023b6:	4798      	blx	r3
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  4023b8:	4a10      	ldr	r2, [pc, #64]	; (4023fc <freertos_twi_master_init+0x144>)
  4023ba:	693b      	ldr	r3, [r7, #16]
  4023bc:	011b      	lsls	r3, r3, #4
  4023be:	4413      	add	r3, r2
  4023c0:	681b      	ldr	r3, [r3, #0]
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
  4023c2:	4618      	mov	r0, r3
  4023c4:	f44f 7150 	mov.w	r1, #832	; 0x340
  4023c8:	4b1a      	ldr	r3, [pc, #104]	; (402434 <freertos_twi_master_init+0x17c>)
  4023ca:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Configure and enable the TWI interrupt in the interrupt controller. */
		configure_interrupt_controller(
  4023cc:	4a0b      	ldr	r2, [pc, #44]	; (4023fc <freertos_twi_master_init+0x144>)
  4023ce:	693b      	ldr	r3, [r7, #16]
  4023d0:	011b      	lsls	r3, r3, #4
  4023d2:	4413      	add	r3, r2
  4023d4:	3308      	adds	r3, #8
  4023d6:	791a      	ldrb	r2, [r3, #4]
  4023d8:	683b      	ldr	r3, [r7, #0]
  4023da:	689b      	ldr	r3, [r3, #8]
  4023dc:	b252      	sxtb	r2, r2
  4023de:	4610      	mov	r0, r2
  4023e0:	4619      	mov	r1, r3
  4023e2:	4b15      	ldr	r3, [pc, #84]	; (402438 <freertos_twi_master_init+0x180>)
  4023e4:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		return_value = (freertos_twi_if) p_twi;
  4023e6:	687b      	ldr	r3, [r7, #4]
  4023e8:	617b      	str	r3, [r7, #20]
  4023ea:	e001      	b.n	4023f0 <freertos_twi_master_init+0x138>
	} else {
		return_value = NULL;
  4023ec:	2300      	movs	r3, #0
  4023ee:	617b      	str	r3, [r7, #20]
	}

	return return_value;
  4023f0:	697b      	ldr	r3, [r7, #20]
}
  4023f2:	4618      	mov	r0, r3
  4023f4:	3718      	adds	r7, #24
  4023f6:	46bd      	mov	sp, r7
  4023f8:	bd80      	pop	{r7, pc}
  4023fa:	bf00      	nop
  4023fc:	00412870 	.word	0x00412870
  402400:	00401e9d 	.word	0x00401e9d
  402404:	00401edd 	.word	0x00401edd
  402408:	20000a58 	.word	0x20000a58
  40240c:	00412868 	.word	0x00412868
  402410:	0040aa69 	.word	0x0040aa69
  402414:	00405dad 	.word	0x00405dad
  402418:	20000a60 	.word	0x20000a60
  40241c:	00405071 	.word	0x00405071
  402420:	00404625 	.word	0x00404625
  402424:	00405511 	.word	0x00405511
  402428:	0040557d 	.word	0x0040557d
  40242c:	00405461 	.word	0x00405461
  402430:	00401f25 	.word	0x00401f25
  402434:	004054f5 	.word	0x004054f5
  402438:	0040202d 	.word	0x0040202d

0040243c <freertos_twi_write_packet_async>:
 *     the PDC was successfully configured to perform the TWI write operation.
 */
status_code_t freertos_twi_write_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  40243c:	b590      	push	{r4, r7, lr}
  40243e:	b08d      	sub	sp, #52	; 0x34
  402440:	af02      	add	r7, sp, #8
  402442:	60f8      	str	r0, [r7, #12]
  402444:	60b9      	str	r1, [r7, #8]
  402446:	607a      	str	r2, [r7, #4]
  402448:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  40244a:	2300      	movs	r3, #0
  40244c:	623b      	str	r3, [r7, #32]

	twi_base = (Twi *) p_twi;
  40244e:	68fb      	ldr	r3, [r7, #12]
  402450:	61bb      	str	r3, [r7, #24]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  402452:	4881      	ldr	r0, [pc, #516]	; (402658 <freertos_twi_write_packet_async+0x21c>)
  402454:	2101      	movs	r1, #1
  402456:	69ba      	ldr	r2, [r7, #24]
  402458:	4b80      	ldr	r3, [pc, #512]	; (40265c <freertos_twi_write_packet_async+0x220>)
  40245a:	4798      	blx	r3
  40245c:	6178      	str	r0, [r7, #20]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  40245e:	697b      	ldr	r3, [r7, #20]
  402460:	2b00      	cmp	r3, #0
  402462:	f300 80ef 	bgt.w	402644 <freertos_twi_write_packet_async+0x208>
  402466:	68bb      	ldr	r3, [r7, #8]
  402468:	68db      	ldr	r3, [r3, #12]
  40246a:	2b00      	cmp	r3, #0
  40246c:	f000 80ea 	beq.w	402644 <freertos_twi_write_packet_async+0x208>
		return_value = freertos_obtain_peripheral_access_mutex(
  402470:	697b      	ldr	r3, [r7, #20]
  402472:	00da      	lsls	r2, r3, #3
  402474:	4b7a      	ldr	r3, [pc, #488]	; (402660 <freertos_twi_write_packet_async+0x224>)
  402476:	441a      	add	r2, r3
  402478:	1d3b      	adds	r3, r7, #4
  40247a:	4610      	mov	r0, r2
  40247c:	4619      	mov	r1, r3
  40247e:	4b79      	ldr	r3, [pc, #484]	; (402664 <freertos_twi_write_packet_async+0x228>)
  402480:	4798      	blx	r3
  402482:	4603      	mov	r3, r0
  402484:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  402488:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
  40248c:	2b00      	cmp	r3, #0
  40248e:	f040 80d8 	bne.w	402642 <freertos_twi_write_packet_async+0x206>
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
  402492:	69bb      	ldr	r3, [r7, #24]
  402494:	2200      	movs	r2, #0
  402496:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  402498:	68bb      	ldr	r3, [r7, #8]
  40249a:	7c1b      	ldrb	r3, [r3, #16]
  40249c:	041b      	lsls	r3, r3, #16
  40249e:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  4024a2:	68bb      	ldr	r3, [r7, #8]
  4024a4:	685b      	ldr	r3, [r3, #4]
  4024a6:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  4024a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4024ac:	431a      	orrs	r2, r3
  4024ae:	69bb      	ldr	r3, [r7, #24]
  4024b0:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length > 0) {
  4024b2:	68bb      	ldr	r3, [r7, #8]
  4024b4:	685b      	ldr	r3, [r3, #4]
  4024b6:	2b00      	cmp	r3, #0
  4024b8:	d01a      	beq.n	4024f0 <freertos_twi_write_packet_async+0xb4>
				internal_address = p_packet->addr[0];
  4024ba:	68bb      	ldr	r3, [r7, #8]
  4024bc:	781b      	ldrb	r3, [r3, #0]
  4024be:	623b      	str	r3, [r7, #32]
				if (p_packet->addr_length > 1) {
  4024c0:	68bb      	ldr	r3, [r7, #8]
  4024c2:	685b      	ldr	r3, [r3, #4]
  4024c4:	2b01      	cmp	r3, #1
  4024c6:	d907      	bls.n	4024d8 <freertos_twi_write_packet_async+0x9c>
					internal_address <<= 8;
  4024c8:	6a3b      	ldr	r3, [r7, #32]
  4024ca:	021b      	lsls	r3, r3, #8
  4024cc:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[1];
  4024ce:	68bb      	ldr	r3, [r7, #8]
  4024d0:	785b      	ldrb	r3, [r3, #1]
  4024d2:	6a3a      	ldr	r2, [r7, #32]
  4024d4:	4313      	orrs	r3, r2
  4024d6:	623b      	str	r3, [r7, #32]
				}

				if (p_packet->addr_length > 2) {
  4024d8:	68bb      	ldr	r3, [r7, #8]
  4024da:	685b      	ldr	r3, [r3, #4]
  4024dc:	2b02      	cmp	r3, #2
  4024de:	d907      	bls.n	4024f0 <freertos_twi_write_packet_async+0xb4>
					internal_address <<= 8;
  4024e0:	6a3b      	ldr	r3, [r7, #32]
  4024e2:	021b      	lsls	r3, r3, #8
  4024e4:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[2];
  4024e6:	68bb      	ldr	r3, [r7, #8]
  4024e8:	789b      	ldrb	r3, [r3, #2]
  4024ea:	6a3a      	ldr	r2, [r7, #32]
  4024ec:	4313      	orrs	r3, r2
  4024ee:	623b      	str	r3, [r7, #32]
				}
			}
			twi_base->TWI_IADR = internal_address;
  4024f0:	69bb      	ldr	r3, [r7, #24]
  4024f2:	6a3a      	ldr	r2, [r7, #32]
  4024f4:	60da      	str	r2, [r3, #12]

			if (p_packet->length == 1) {
  4024f6:	68bb      	ldr	r3, [r7, #8]
  4024f8:	68db      	ldr	r3, [r3, #12]
  4024fa:	2b01      	cmp	r3, #1
  4024fc:	d16d      	bne.n	4025da <freertos_twi_write_packet_async+0x19e>
				uint32_t status;
				uint32_t timeout_counter = 0;
  4024fe:	2300      	movs	r3, #0
  402500:	61fb      	str	r3, [r7, #28]
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  402502:	4a55      	ldr	r2, [pc, #340]	; (402658 <freertos_twi_write_packet_async+0x21c>)
  402504:	697b      	ldr	r3, [r7, #20]
  402506:	011b      	lsls	r3, r3, #4
  402508:	4413      	add	r3, r2
  40250a:	681b      	ldr	r3, [r3, #0]

			if (p_packet->length == 1) {
				uint32_t status;
				uint32_t timeout_counter = 0;
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  40250c:	4618      	mov	r0, r3
  40250e:	f44f 7150 	mov.w	r1, #832	; 0x340
  402512:	4b55      	ldr	r3, [pc, #340]	; (402668 <freertos_twi_write_packet_async+0x22c>)
  402514:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Send start condition */
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
  402516:	68bb      	ldr	r3, [r7, #8]
  402518:	689b      	ldr	r3, [r3, #8]
  40251a:	781b      	ldrb	r3, [r3, #0]
  40251c:	461a      	mov	r2, r3
  40251e:	69bb      	ldr	r3, [r7, #24]
  402520:	635a      	str	r2, [r3, #52]	; 0x34
				while (1) {
					status = twi_base->TWI_SR;
  402522:	69bb      	ldr	r3, [r7, #24]
  402524:	6a1b      	ldr	r3, [r3, #32]
  402526:	613b      	str	r3, [r7, #16]
					if (status & TWI_SR_NACK) {
  402528:	693b      	ldr	r3, [r7, #16]
  40252a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40252e:	2b00      	cmp	r3, #0
  402530:	d016      	beq.n	402560 <freertos_twi_write_packet_async+0x124>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  402532:	4a49      	ldr	r2, [pc, #292]	; (402658 <freertos_twi_write_packet_async+0x21c>)
  402534:	697b      	ldr	r3, [r7, #20]
  402536:	011b      	lsls	r3, r3, #4
  402538:	4413      	add	r3, r2
  40253a:	681b      	ldr	r3, [r3, #0]
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
				while (1) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  40253c:	4618      	mov	r0, r3
  40253e:	f44f 7150 	mov.w	r1, #832	; 0x340
  402542:	4b4a      	ldr	r3, [pc, #296]	; (40266c <freertos_twi_write_packet_async+0x230>)
  402544:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  402546:	4a46      	ldr	r2, [pc, #280]	; (402660 <freertos_twi_write_packet_async+0x224>)
  402548:	697b      	ldr	r3, [r7, #20]
  40254a:	00db      	lsls	r3, r3, #3
  40254c:	4413      	add	r3, r2
  40254e:	685b      	ldr	r3, [r3, #4]
  402550:	4618      	mov	r0, r3
  402552:	2100      	movs	r1, #0
  402554:	2200      	movs	r2, #0
  402556:	2300      	movs	r3, #0
  402558:	4c45      	ldr	r4, [pc, #276]	; (402670 <freertos_twi_write_packet_async+0x234>)
  40255a:	47a0      	blx	r4
						return ERR_BUSY;
  40255c:	23f6      	movs	r3, #246	; 0xf6
  40255e:	e076      	b.n	40264e <freertos_twi_write_packet_async+0x212>
					}
					if (status & TWI_SR_TXRDY) {
  402560:	693b      	ldr	r3, [r7, #16]
  402562:	f003 0304 	and.w	r3, r3, #4
  402566:	2b00      	cmp	r3, #0
  402568:	d000      	beq.n	40256c <freertos_twi_write_packet_async+0x130>
						break;
  40256a:	e00b      	b.n	402584 <freertos_twi_write_packet_async+0x148>
					}
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40256c:	69fb      	ldr	r3, [r7, #28]
  40256e:	3301      	adds	r3, #1
  402570:	61fb      	str	r3, [r7, #28]
  402572:	69fb      	ldr	r3, [r7, #28]
  402574:	f1b3 3fff 	cmp.w	r3, #4294967295
  402578:	d103      	bne.n	402582 <freertos_twi_write_packet_async+0x146>
						return_value = ERR_TIMEOUT;
  40257a:	23fd      	movs	r3, #253	; 0xfd
  40257c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  402580:	e000      	b.n	402584 <freertos_twi_write_packet_async+0x148>
					}
				}
  402582:	e7ce      	b.n	402522 <freertos_twi_write_packet_async+0xe6>
				twi_base->TWI_CR = TWI_CR_STOP;
  402584:	69bb      	ldr	r3, [r7, #24]
  402586:	2202      	movs	r2, #2
  402588:	601a      	str	r2, [r3, #0]
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  40258a:	e00a      	b.n	4025a2 <freertos_twi_write_packet_async+0x166>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40258c:	69fb      	ldr	r3, [r7, #28]
  40258e:	3301      	adds	r3, #1
  402590:	61fb      	str	r3, [r7, #28]
  402592:	69fb      	ldr	r3, [r7, #28]
  402594:	f1b3 3fff 	cmp.w	r3, #4294967295
  402598:	d103      	bne.n	4025a2 <freertos_twi_write_packet_async+0x166>
						return_value = ERR_TIMEOUT;
  40259a:	23fd      	movs	r3, #253	; 0xfd
  40259c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  4025a0:	e005      	b.n	4025ae <freertos_twi_write_packet_async+0x172>
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4025a2:	69bb      	ldr	r3, [r7, #24]
  4025a4:	6a1b      	ldr	r3, [r3, #32]
  4025a6:	f003 0301 	and.w	r3, r3, #1
  4025aa:	2b00      	cmp	r3, #0
  4025ac:	d0ee      	beq.n	40258c <freertos_twi_write_packet_async+0x150>
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4025ae:	4a2a      	ldr	r2, [pc, #168]	; (402658 <freertos_twi_write_packet_async+0x21c>)
  4025b0:	697b      	ldr	r3, [r7, #20]
  4025b2:	011b      	lsls	r3, r3, #4
  4025b4:	4413      	add	r3, r2
  4025b6:	681b      	ldr	r3, [r3, #0]
						break;
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
  4025b8:	4618      	mov	r0, r3
  4025ba:	f44f 7150 	mov.w	r1, #832	; 0x340
  4025be:	4b2b      	ldr	r3, [pc, #172]	; (40266c <freertos_twi_write_packet_async+0x230>)
  4025c0:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  4025c2:	4a27      	ldr	r2, [pc, #156]	; (402660 <freertos_twi_write_packet_async+0x224>)
  4025c4:	697b      	ldr	r3, [r7, #20]
  4025c6:	00db      	lsls	r3, r3, #3
  4025c8:	4413      	add	r3, r2
  4025ca:	685b      	ldr	r3, [r3, #4]
  4025cc:	4618      	mov	r0, r3
  4025ce:	2100      	movs	r1, #0
  4025d0:	2200      	movs	r2, #0
  4025d2:	2300      	movs	r3, #0
  4025d4:	4c26      	ldr	r4, [pc, #152]	; (402670 <freertos_twi_write_packet_async+0x234>)
  4025d6:	47a0      	blx	r4
  4025d8:	e033      	b.n	402642 <freertos_twi_write_packet_async+0x206>
			} else {

				twis[twi_index].buffer = p_packet->buffer;
  4025da:	68bb      	ldr	r3, [r7, #8]
  4025dc:	6899      	ldr	r1, [r3, #8]
  4025de:	4b25      	ldr	r3, [pc, #148]	; (402674 <freertos_twi_write_packet_async+0x238>)
  4025e0:	697a      	ldr	r2, [r7, #20]
  4025e2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  4025e6:	68bb      	ldr	r3, [r7, #8]
  4025e8:	68da      	ldr	r2, [r3, #12]
  4025ea:	4922      	ldr	r1, [pc, #136]	; (402674 <freertos_twi_write_packet_async+0x238>)
  4025ec:	697b      	ldr	r3, [r7, #20]
  4025ee:	00db      	lsls	r3, r3, #3
  4025f0:	440b      	add	r3, r1
  4025f2:	605a      	str	r2, [r3, #4]

				freertos_start_pdc_tx(&(tx_dma_control[twi_index]),
  4025f4:	697b      	ldr	r3, [r7, #20]
  4025f6:	00da      	lsls	r2, r3, #3
  4025f8:	4b19      	ldr	r3, [pc, #100]	; (402660 <freertos_twi_write_packet_async+0x224>)
  4025fa:	18d0      	adds	r0, r2, r3
  4025fc:	68bb      	ldr	r3, [r7, #8]
  4025fe:	6899      	ldr	r1, [r3, #8]
  402600:	68bb      	ldr	r3, [r7, #8]
  402602:	68db      	ldr	r3, [r3, #12]
  402604:	1e5a      	subs	r2, r3, #1
  402606:	4c14      	ldr	r4, [pc, #80]	; (402658 <freertos_twi_write_packet_async+0x21c>)
  402608:	697b      	ldr	r3, [r7, #20]
  40260a:	011b      	lsls	r3, r3, #4
  40260c:	4423      	add	r3, r4
  40260e:	685b      	ldr	r3, [r3, #4]
  402610:	683c      	ldr	r4, [r7, #0]
  402612:	9400      	str	r4, [sp, #0]
  402614:	2401      	movs	r4, #1
  402616:	9401      	str	r4, [sp, #4]
  402618:	4c17      	ldr	r4, [pc, #92]	; (402678 <freertos_twi_write_packet_async+0x23c>)
  40261a:	47a0      	blx	r4
				/* Catch the end of transmission so the access mutex can be
				returned, and the task notified (if it supplied a notification
				semaphore).  The interrupt can be enabled here because the ENDTX
				signal from the PDC to the peripheral will have been de-asserted when
				the next transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDTX);
  40261c:	69b8      	ldr	r0, [r7, #24]
  40261e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402622:	4b12      	ldr	r3, [pc, #72]	; (40266c <freertos_twi_write_packet_async+0x230>)
  402624:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  402626:	697b      	ldr	r3, [r7, #20]
  402628:	00da      	lsls	r2, r3, #3
  40262a:	4b0d      	ldr	r3, [pc, #52]	; (402660 <freertos_twi_write_packet_async+0x224>)
  40262c:	441a      	add	r2, r3
  40262e:	687b      	ldr	r3, [r7, #4]
  402630:	4610      	mov	r0, r2
  402632:	6839      	ldr	r1, [r7, #0]
  402634:	461a      	mov	r2, r3
  402636:	4b11      	ldr	r3, [pc, #68]	; (40267c <freertos_twi_write_packet_async+0x240>)
  402638:	4798      	blx	r3
  40263a:	4603      	mov	r3, r0
  40263c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  402640:	e003      	b.n	40264a <freertos_twi_write_packet_async+0x20e>
  402642:	e002      	b.n	40264a <freertos_twi_write_packet_async+0x20e>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  402644:	23f8      	movs	r3, #248	; 0xf8
  402646:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return return_value;
  40264a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  40264e:	b25b      	sxtb	r3, r3
}
  402650:	4618      	mov	r0, r3
  402652:	372c      	adds	r7, #44	; 0x2c
  402654:	46bd      	mov	sp, r7
  402656:	bd90      	pop	{r4, r7, pc}
  402658:	00412870 	.word	0x00412870
  40265c:	00401e9d 	.word	0x00401e9d
  402660:	20000a58 	.word	0x20000a58
  402664:	00402161 	.word	0x00402161
  402668:	00405511 	.word	0x00405511
  40266c:	004054f5 	.word	0x004054f5
  402670:	00406345 	.word	0x00406345
  402674:	20000a68 	.word	0x20000a68
  402678:	004021d1 	.word	0x004021d1
  40267c:	00402271 	.word	0x00402271

00402680 <freertos_twi_read_packet_async>:
 *     the PDC was successfully configured to perform the TWI read operation.
 */
status_code_t freertos_twi_read_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  402680:	b590      	push	{r4, r7, lr}
  402682:	b091      	sub	sp, #68	; 0x44
  402684:	af02      	add	r7, sp, #8
  402686:	60f8      	str	r0, [r7, #12]
  402688:	60b9      	str	r1, [r7, #8]
  40268a:	607a      	str	r2, [r7, #4]
  40268c:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  40268e:	2300      	movs	r3, #0
  402690:	633b      	str	r3, [r7, #48]	; 0x30

	twi_base = (Twi *) p_twi;
  402692:	68fb      	ldr	r3, [r7, #12]
  402694:	61fb      	str	r3, [r7, #28]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  402696:	489b      	ldr	r0, [pc, #620]	; (402904 <freertos_twi_read_packet_async+0x284>)
  402698:	2101      	movs	r1, #1
  40269a:	69fa      	ldr	r2, [r7, #28]
  40269c:	4b9a      	ldr	r3, [pc, #616]	; (402908 <freertos_twi_read_packet_async+0x288>)
  40269e:	4798      	blx	r3
  4026a0:	61b8      	str	r0, [r7, #24]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  4026a2:	69bb      	ldr	r3, [r7, #24]
  4026a4:	2b00      	cmp	r3, #0
  4026a6:	f300 8123 	bgt.w	4028f0 <freertos_twi_read_packet_async+0x270>
  4026aa:	68bb      	ldr	r3, [r7, #8]
  4026ac:	68db      	ldr	r3, [r3, #12]
  4026ae:	2b00      	cmp	r3, #0
  4026b0:	f000 811e 	beq.w	4028f0 <freertos_twi_read_packet_async+0x270>
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
  4026b4:	69bb      	ldr	r3, [r7, #24]
  4026b6:	00da      	lsls	r2, r3, #3
  4026b8:	4b94      	ldr	r3, [pc, #592]	; (40290c <freertos_twi_read_packet_async+0x28c>)
  4026ba:	441a      	add	r2, r3
  4026bc:	1d3b      	adds	r3, r7, #4
  4026be:	4610      	mov	r0, r2
  4026c0:	4619      	mov	r1, r3
  4026c2:	4b93      	ldr	r3, [pc, #588]	; (402910 <freertos_twi_read_packet_async+0x290>)
  4026c4:	4798      	blx	r3
  4026c6:	4603      	mov	r3, r0
  4026c8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  4026cc:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
  4026d0:	2b00      	cmp	r3, #0
  4026d2:	f040 810c 	bne.w	4028ee <freertos_twi_read_packet_async+0x26e>
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);
  4026d6:	69f8      	ldr	r0, [r7, #28]
  4026d8:	4b8e      	ldr	r3, [pc, #568]	; (402914 <freertos_twi_read_packet_async+0x294>)
  4026da:	4798      	blx	r3

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
  4026dc:	69fb      	ldr	r3, [r7, #28]
  4026de:	2200      	movs	r2, #0
  4026e0:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  4026e2:	68bb      	ldr	r3, [r7, #8]
  4026e4:	7c1b      	ldrb	r3, [r3, #16]
  4026e6:	041b      	lsls	r3, r3, #16
					p_packet->chip) |
  4026e8:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  4026ec:	68bb      	ldr	r3, [r7, #8]
  4026ee:	685b      	ldr	r3, [r3, #4]
  4026f0:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  4026f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
					p_packet->chip) |
  4026f6:	4313      	orrs	r3, r2
  4026f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  4026fc:	69fb      	ldr	r3, [r7, #28]
  4026fe:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length) {
  402700:	68bb      	ldr	r3, [r7, #8]
  402702:	685b      	ldr	r3, [r3, #4]
  402704:	2b00      	cmp	r3, #0
  402706:	d01a      	beq.n	40273e <freertos_twi_read_packet_async+0xbe>
				internal_address = p_packet->addr [0];
  402708:	68bb      	ldr	r3, [r7, #8]
  40270a:	781b      	ldrb	r3, [r3, #0]
  40270c:	633b      	str	r3, [r7, #48]	; 0x30
				if (p_packet->addr_length > 1) {
  40270e:	68bb      	ldr	r3, [r7, #8]
  402710:	685b      	ldr	r3, [r3, #4]
  402712:	2b01      	cmp	r3, #1
  402714:	d907      	bls.n	402726 <freertos_twi_read_packet_async+0xa6>
					internal_address <<= 8;
  402716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402718:	021b      	lsls	r3, r3, #8
  40271a:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[1];
  40271c:	68bb      	ldr	r3, [r7, #8]
  40271e:	785b      	ldrb	r3, [r3, #1]
  402720:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  402722:	4313      	orrs	r3, r2
  402724:	633b      	str	r3, [r7, #48]	; 0x30
				}

				if (p_packet->addr_length > 2) {
  402726:	68bb      	ldr	r3, [r7, #8]
  402728:	685b      	ldr	r3, [r3, #4]
  40272a:	2b02      	cmp	r3, #2
  40272c:	d907      	bls.n	40273e <freertos_twi_read_packet_async+0xbe>
					internal_address <<= 8;
  40272e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402730:	021b      	lsls	r3, r3, #8
  402732:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[2];
  402734:	68bb      	ldr	r3, [r7, #8]
  402736:	789b      	ldrb	r3, [r3, #2]
  402738:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  40273a:	4313      	orrs	r3, r2
  40273c:	633b      	str	r3, [r7, #48]	; 0x30
				}
			}
			twi_base->TWI_IADR = internal_address;
  40273e:	69fb      	ldr	r3, [r7, #28]
  402740:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  402742:	60da      	str	r2, [r3, #12]

			if (p_packet->length <= 2) {
  402744:	68bb      	ldr	r3, [r7, #8]
  402746:	68db      	ldr	r3, [r3, #12]
  402748:	2b02      	cmp	r3, #2
  40274a:	f200 8099 	bhi.w	402880 <freertos_twi_read_packet_async+0x200>
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  40274e:	4a6d      	ldr	r2, [pc, #436]	; (402904 <freertos_twi_read_packet_async+0x284>)
  402750:	69bb      	ldr	r3, [r7, #24]
  402752:	011b      	lsls	r3, r3, #4
  402754:	4413      	add	r3, r2
  402756:	681b      	ldr	r3, [r3, #0]
			}
			twi_base->TWI_IADR = internal_address;

			if (p_packet->length <= 2) {
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  402758:	4618      	mov	r0, r3
  40275a:	f44f 7150 	mov.w	r1, #832	; 0x340
  40275e:	4b6e      	ldr	r3, [pc, #440]	; (402918 <freertos_twi_read_packet_async+0x298>)
  402760:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);

				/* Cannot use PDC transfer, use normal transfer */
				uint8_t stop_sent = 0;
  402762:	2300      	movs	r3, #0
  402764:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				uint32_t cnt = p_packet->length;
  402768:	68bb      	ldr	r3, [r7, #8]
  40276a:	68db      	ldr	r3, [r3, #12]
  40276c:	62bb      	str	r3, [r7, #40]	; 0x28
				uint32_t status;
				uint8_t *buffer = p_packet->buffer;
  40276e:	68bb      	ldr	r3, [r7, #8]
  402770:	689b      	ldr	r3, [r3, #8]
  402772:	627b      	str	r3, [r7, #36]	; 0x24
				uint32_t timeout_counter = 0;
  402774:	2300      	movs	r3, #0
  402776:	623b      	str	r3, [r7, #32]

				/* Start the transfer. */
				if (cnt == 1) {
  402778:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40277a:	2b01      	cmp	r3, #1
  40277c:	d106      	bne.n	40278c <freertos_twi_read_packet_async+0x10c>
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  40277e:	69fb      	ldr	r3, [r7, #28]
  402780:	2203      	movs	r2, #3
  402782:	601a      	str	r2, [r3, #0]
					stop_sent = 1;
  402784:	2301      	movs	r3, #1
  402786:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  40278a:	e04c      	b.n	402826 <freertos_twi_read_packet_async+0x1a6>
				/* Start the transfer. */
				if (cnt == 1) {
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
  40278c:	69fb      	ldr	r3, [r7, #28]
  40278e:	2201      	movs	r2, #1
  402790:	601a      	str	r2, [r3, #0]
				}

				while (cnt > 0) {
  402792:	e048      	b.n	402826 <freertos_twi_read_packet_async+0x1a6>
					status = twi_base->TWI_SR;
  402794:	69fb      	ldr	r3, [r7, #28]
  402796:	6a1b      	ldr	r3, [r3, #32]
  402798:	617b      	str	r3, [r7, #20]
					if (status & TWI_SR_NACK) {
  40279a:	697b      	ldr	r3, [r7, #20]
  40279c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4027a0:	2b00      	cmp	r3, #0
  4027a2:	d016      	beq.n	4027d2 <freertos_twi_read_packet_async+0x152>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  4027a4:	4a57      	ldr	r2, [pc, #348]	; (402904 <freertos_twi_read_packet_async+0x284>)
  4027a6:	69bb      	ldr	r3, [r7, #24]
  4027a8:	011b      	lsls	r3, r3, #4
  4027aa:	4413      	add	r3, r2
  4027ac:	681b      	ldr	r3, [r3, #0]

				while (cnt > 0) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  4027ae:	4618      	mov	r0, r3
  4027b0:	f44f 7150 	mov.w	r1, #832	; 0x340
  4027b4:	4b59      	ldr	r3, [pc, #356]	; (40291c <freertos_twi_read_packet_async+0x29c>)
  4027b6:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  4027b8:	4a54      	ldr	r2, [pc, #336]	; (40290c <freertos_twi_read_packet_async+0x28c>)
  4027ba:	69bb      	ldr	r3, [r7, #24]
  4027bc:	00db      	lsls	r3, r3, #3
  4027be:	4413      	add	r3, r2
  4027c0:	685b      	ldr	r3, [r3, #4]
  4027c2:	4618      	mov	r0, r3
  4027c4:	2100      	movs	r1, #0
  4027c6:	2200      	movs	r2, #0
  4027c8:	2300      	movs	r3, #0
  4027ca:	4c55      	ldr	r4, [pc, #340]	; (402920 <freertos_twi_read_packet_async+0x2a0>)
  4027cc:	47a0      	blx	r4
						return ERR_BUSY;
  4027ce:	23f6      	movs	r3, #246	; 0xf6
  4027d0:	e093      	b.n	4028fa <freertos_twi_read_packet_async+0x27a>
					}
					/* Last byte ? */
					if (cnt == 1 && !stop_sent) {
  4027d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4027d4:	2b01      	cmp	r3, #1
  4027d6:	d109      	bne.n	4027ec <freertos_twi_read_packet_async+0x16c>
  4027d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  4027dc:	2b00      	cmp	r3, #0
  4027de:	d105      	bne.n	4027ec <freertos_twi_read_packet_async+0x16c>
						twi_base->TWI_CR = TWI_CR_STOP;
  4027e0:	69fb      	ldr	r3, [r7, #28]
  4027e2:	2202      	movs	r2, #2
  4027e4:	601a      	str	r2, [r3, #0]
						stop_sent = 1;
  4027e6:	2301      	movs	r3, #1
  4027e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					}
					if (!(status & TWI_SR_RXRDY)) {
  4027ec:	697b      	ldr	r3, [r7, #20]
  4027ee:	f003 0302 	and.w	r3, r3, #2
  4027f2:	2b00      	cmp	r3, #0
  4027f4:	d10b      	bne.n	40280e <freertos_twi_read_packet_async+0x18e>
						if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4027f6:	6a3b      	ldr	r3, [r7, #32]
  4027f8:	3301      	adds	r3, #1
  4027fa:	623b      	str	r3, [r7, #32]
  4027fc:	6a3b      	ldr	r3, [r7, #32]
  4027fe:	f1b3 3fff 	cmp.w	r3, #4294967295
  402802:	d103      	bne.n	40280c <freertos_twi_read_packet_async+0x18c>
							return_value = ERR_TIMEOUT;
  402804:	23fd      	movs	r3, #253	; 0xfd
  402806:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
							break;
  40280a:	e00f      	b.n	40282c <freertos_twi_read_packet_async+0x1ac>
						}
						continue;
  40280c:	e00b      	b.n	402826 <freertos_twi_read_packet_async+0x1a6>
					}
					*buffer++ = twi_base->TWI_RHR;
  40280e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402810:	1c5a      	adds	r2, r3, #1
  402812:	627a      	str	r2, [r7, #36]	; 0x24
  402814:	69fa      	ldr	r2, [r7, #28]
  402816:	6b12      	ldr	r2, [r2, #48]	; 0x30
  402818:	b2d2      	uxtb	r2, r2
  40281a:	701a      	strb	r2, [r3, #0]
					cnt--;
  40281c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40281e:	3b01      	subs	r3, #1
  402820:	62bb      	str	r3, [r7, #40]	; 0x28
					timeout_counter = 0;
  402822:	2300      	movs	r3, #0
  402824:	623b      	str	r3, [r7, #32]
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  402826:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402828:	2b00      	cmp	r3, #0
  40282a:	d1b3      	bne.n	402794 <freertos_twi_read_packet_async+0x114>
					*buffer++ = twi_base->TWI_RHR;
					cnt--;
					timeout_counter = 0;
				}

				timeout_counter = 0;
  40282c:	2300      	movs	r3, #0
  40282e:	623b      	str	r3, [r7, #32]
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  402830:	e00a      	b.n	402848 <freertos_twi_read_packet_async+0x1c8>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402832:	6a3b      	ldr	r3, [r7, #32]
  402834:	3301      	adds	r3, #1
  402836:	623b      	str	r3, [r7, #32]
  402838:	6a3b      	ldr	r3, [r7, #32]
  40283a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40283e:	d103      	bne.n	402848 <freertos_twi_read_packet_async+0x1c8>
						return_value = ERR_TIMEOUT;
  402840:	23fd      	movs	r3, #253	; 0xfd
  402842:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
  402846:	e005      	b.n	402854 <freertos_twi_read_packet_async+0x1d4>
					timeout_counter = 0;
				}

				timeout_counter = 0;
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  402848:	69fb      	ldr	r3, [r7, #28]
  40284a:	6a1b      	ldr	r3, [r3, #32]
  40284c:	f003 0301 	and.w	r3, r3, #1
  402850:	2b00      	cmp	r3, #0
  402852:	d0ee      	beq.n	402832 <freertos_twi_read_packet_async+0x1b2>
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  402854:	4a2b      	ldr	r2, [pc, #172]	; (402904 <freertos_twi_read_packet_async+0x284>)
  402856:	69bb      	ldr	r3, [r7, #24]
  402858:	011b      	lsls	r3, r3, #4
  40285a:	4413      	add	r3, r2
  40285c:	681b      	ldr	r3, [r3, #0]
						return_value = ERR_TIMEOUT;
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
  40285e:	4618      	mov	r0, r3
  402860:	f44f 7150 	mov.w	r1, #832	; 0x340
  402864:	4b2d      	ldr	r3, [pc, #180]	; (40291c <freertos_twi_read_packet_async+0x29c>)
  402866:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  402868:	4a28      	ldr	r2, [pc, #160]	; (40290c <freertos_twi_read_packet_async+0x28c>)
  40286a:	69bb      	ldr	r3, [r7, #24]
  40286c:	00db      	lsls	r3, r3, #3
  40286e:	4413      	add	r3, r2
  402870:	685b      	ldr	r3, [r3, #4]
  402872:	4618      	mov	r0, r3
  402874:	2100      	movs	r1, #0
  402876:	2200      	movs	r2, #0
  402878:	2300      	movs	r3, #0
  40287a:	4c29      	ldr	r4, [pc, #164]	; (402920 <freertos_twi_read_packet_async+0x2a0>)
  40287c:	47a0      	blx	r4
  40287e:	e036      	b.n	4028ee <freertos_twi_read_packet_async+0x26e>
			} else {
				/* Start the PDC reception. */
				twis[twi_index].buffer = p_packet->buffer;
  402880:	68bb      	ldr	r3, [r7, #8]
  402882:	6899      	ldr	r1, [r3, #8]
  402884:	4b27      	ldr	r3, [pc, #156]	; (402924 <freertos_twi_read_packet_async+0x2a4>)
  402886:	69ba      	ldr	r2, [r7, #24]
  402888:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  40288c:	68bb      	ldr	r3, [r7, #8]
  40288e:	68da      	ldr	r2, [r3, #12]
  402890:	4924      	ldr	r1, [pc, #144]	; (402924 <freertos_twi_read_packet_async+0x2a4>)
  402892:	69bb      	ldr	r3, [r7, #24]
  402894:	00db      	lsls	r3, r3, #3
  402896:	440b      	add	r3, r1
  402898:	605a      	str	r2, [r3, #4]
				freertos_start_pdc_rx(&(rx_dma_control[twi_index]),
  40289a:	69bb      	ldr	r3, [r7, #24]
  40289c:	00da      	lsls	r2, r3, #3
  40289e:	4b22      	ldr	r3, [pc, #136]	; (402928 <freertos_twi_read_packet_async+0x2a8>)
  4028a0:	18d0      	adds	r0, r2, r3
  4028a2:	68bb      	ldr	r3, [r7, #8]
  4028a4:	6899      	ldr	r1, [r3, #8]
  4028a6:	68bb      	ldr	r3, [r7, #8]
  4028a8:	68db      	ldr	r3, [r3, #12]
  4028aa:	1e9a      	subs	r2, r3, #2
  4028ac:	4c15      	ldr	r4, [pc, #84]	; (402904 <freertos_twi_read_packet_async+0x284>)
  4028ae:	69bb      	ldr	r3, [r7, #24]
  4028b0:	011b      	lsls	r3, r3, #4
  4028b2:	4423      	add	r3, r4
  4028b4:	685b      	ldr	r3, [r3, #4]
  4028b6:	683c      	ldr	r4, [r7, #0]
  4028b8:	9400      	str	r4, [sp, #0]
  4028ba:	2400      	movs	r4, #0
  4028bc:	9401      	str	r4, [sp, #4]
  4028be:	4c1b      	ldr	r4, [pc, #108]	; (40292c <freertos_twi_read_packet_async+0x2ac>)
  4028c0:	47a0      	blx	r4
						p_packet->buffer, (p_packet->length)-2,
						all_twi_definitions[twi_index].pdc_base_address,
						notification_semaphore);

				/* Start the transfer. */
				twi_base->TWI_CR = TWI_CR_START;
  4028c2:	69fb      	ldr	r3, [r7, #28]
  4028c4:	2201      	movs	r2, #1
  4028c6:	601a      	str	r2, [r3, #0]
				/* Catch the end of reception so the access mutex can be returned,
				and the task notified (if it supplied a notification semaphore).
				The interrupt can be enabled here because the ENDRX	signal from the
				PDC to the peripheral will have been de-asserted when the next
				transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDRX);
  4028c8:	69f8      	ldr	r0, [r7, #28]
  4028ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4028ce:	4b13      	ldr	r3, [pc, #76]	; (40291c <freertos_twi_read_packet_async+0x29c>)
  4028d0:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  4028d2:	69bb      	ldr	r3, [r7, #24]
  4028d4:	00da      	lsls	r2, r3, #3
  4028d6:	4b14      	ldr	r3, [pc, #80]	; (402928 <freertos_twi_read_packet_async+0x2a8>)
  4028d8:	441a      	add	r2, r3
  4028da:	687b      	ldr	r3, [r7, #4]
  4028dc:	4610      	mov	r0, r2
  4028de:	6839      	ldr	r1, [r7, #0]
  4028e0:	461a      	mov	r2, r3
  4028e2:	4b13      	ldr	r3, [pc, #76]	; (402930 <freertos_twi_read_packet_async+0x2b0>)
  4028e4:	4798      	blx	r3
  4028e6:	4603      	mov	r3, r0
  4028e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  4028ec:	e003      	b.n	4028f6 <freertos_twi_read_packet_async+0x276>
  4028ee:	e002      	b.n	4028f6 <freertos_twi_read_packet_async+0x276>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  4028f0:	23f8      	movs	r3, #248	; 0xf8
  4028f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}

	return return_value;
  4028f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  4028fa:	b25b      	sxtb	r3, r3
}
  4028fc:	4618      	mov	r0, r3
  4028fe:	373c      	adds	r7, #60	; 0x3c
  402900:	46bd      	mov	sp, r7
  402902:	bd90      	pop	{r4, r7, pc}
  402904:	00412870 	.word	0x00412870
  402908:	00401e9d 	.word	0x00401e9d
  40290c:	20000a58 	.word	0x20000a58
  402910:	00402161 	.word	0x00402161
  402914:	00405561 	.word	0x00405561
  402918:	00405511 	.word	0x00405511
  40291c:	004054f5 	.word	0x004054f5
  402920:	00406345 	.word	0x00406345
  402924:	20000a68 	.word	0x20000a68
  402928:	20000a60 	.word	0x20000a60
  40292c:	004021d1 	.word	0x004021d1
  402930:	00402271 	.word	0x00402271

00402934 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  402934:	b590      	push	{r4, r7, lr}
  402936:	b08b      	sub	sp, #44	; 0x2c
  402938:	af00      	add	r7, sp, #0
  40293a:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  40293c:	2300      	movs	r3, #0
  40293e:	60bb      	str	r3, [r7, #8]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  402940:	2300      	movs	r3, #0
  402942:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  402946:	4a81      	ldr	r2, [pc, #516]	; (402b4c <local_twi_handler+0x218>)
  402948:	687b      	ldr	r3, [r7, #4]
  40294a:	011b      	lsls	r3, r3, #4
  40294c:	4413      	add	r3, r2
  40294e:	681b      	ldr	r3, [r3, #0]
  402950:	61bb      	str	r3, [r7, #24]

	twi_status = twi_get_interrupt_status(twi_port);
  402952:	69b8      	ldr	r0, [r7, #24]
  402954:	4b7e      	ldr	r3, [pc, #504]	; (402b50 <local_twi_handler+0x21c>)
  402956:	4798      	blx	r3
  402958:	6178      	str	r0, [r7, #20]
	twi_status &= twi_get_interrupt_mask(twi_port);
  40295a:	69b8      	ldr	r0, [r7, #24]
  40295c:	4b7d      	ldr	r3, [pc, #500]	; (402b54 <local_twi_handler+0x220>)
  40295e:	4798      	blx	r3
  402960:	4603      	mov	r3, r0
  402962:	697a      	ldr	r2, [r7, #20]
  402964:	4013      	ands	r3, r2
  402966:	617b      	str	r3, [r7, #20]

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  402968:	697b      	ldr	r3, [r7, #20]
  40296a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  40296e:	2b00      	cmp	r3, #0
  402970:	d076      	beq.n	402a60 <local_twi_handler+0x12c>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  402972:	4a76      	ldr	r2, [pc, #472]	; (402b4c <local_twi_handler+0x218>)
  402974:	687b      	ldr	r3, [r7, #4]
  402976:	011b      	lsls	r3, r3, #4
  402978:	4413      	add	r3, r2
  40297a:	685b      	ldr	r3, [r3, #4]
  40297c:	4618      	mov	r0, r3
  40297e:	f44f 7100 	mov.w	r1, #512	; 0x200
  402982:	4b75      	ldr	r3, [pc, #468]	; (402b58 <local_twi_handler+0x224>)
  402984:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  402986:	69b8      	ldr	r0, [r7, #24]
  402988:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40298c:	4b73      	ldr	r3, [pc, #460]	; (402b5c <local_twi_handler+0x228>)
  40298e:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  402990:	2300      	movs	r3, #0
  402992:	623b      	str	r3, [r7, #32]

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  402994:	69bb      	ldr	r3, [r7, #24]
  402996:	6a1b      	ldr	r3, [r3, #32]
  402998:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXRDY) {
  40299a:	7cfb      	ldrb	r3, [r7, #19]
  40299c:	f003 0304 	and.w	r3, r3, #4
  4029a0:	2b00      	cmp	r3, #0
  4029a2:	d000      	beq.n	4029a6 <local_twi_handler+0x72>
				break;
  4029a4:	e00b      	b.n	4029be <local_twi_handler+0x8a>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4029a6:	6a3b      	ldr	r3, [r7, #32]
  4029a8:	3301      	adds	r3, #1
  4029aa:	623b      	str	r3, [r7, #32]
  4029ac:	6a3b      	ldr	r3, [r7, #32]
  4029ae:	f1b3 3fff 	cmp.w	r3, #4294967295
  4029b2:	d103      	bne.n	4029bc <local_twi_handler+0x88>
				transfer_timeout = true;
  4029b4:	2301      	movs	r3, #1
  4029b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  4029ba:	e000      	b.n	4029be <local_twi_handler+0x8a>
			}
		}
  4029bc:	e7ea      	b.n	402994 <local_twi_handler+0x60>
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  4029be:	69bb      	ldr	r3, [r7, #24]
  4029c0:	2202      	movs	r2, #2
  4029c2:	601a      	str	r2, [r3, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  4029c4:	4b66      	ldr	r3, [pc, #408]	; (402b60 <local_twi_handler+0x22c>)
  4029c6:	687a      	ldr	r2, [r7, #4]
  4029c8:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4029cc:	4964      	ldr	r1, [pc, #400]	; (402b60 <local_twi_handler+0x22c>)
  4029ce:	687b      	ldr	r3, [r7, #4]
  4029d0:	00db      	lsls	r3, r3, #3
  4029d2:	440b      	add	r3, r1
  4029d4:	685b      	ldr	r3, [r3, #4]
  4029d6:	3b01      	subs	r3, #1
  4029d8:	4413      	add	r3, r2
  4029da:	781b      	ldrb	r3, [r3, #0]
  4029dc:	461a      	mov	r2, r3
  4029de:	69bb      	ldr	r3, [r7, #24]
  4029e0:	635a      	str	r2, [r3, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  4029e2:	69bb      	ldr	r3, [r7, #24]
  4029e4:	6a1b      	ldr	r3, [r3, #32]
  4029e6:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXCOMP) {
  4029e8:	7cfb      	ldrb	r3, [r7, #19]
  4029ea:	f003 0301 	and.w	r3, r3, #1
  4029ee:	2b00      	cmp	r3, #0
  4029f0:	d000      	beq.n	4029f4 <local_twi_handler+0xc0>
				break;
  4029f2:	e00b      	b.n	402a0c <local_twi_handler+0xd8>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4029f4:	6a3b      	ldr	r3, [r7, #32]
  4029f6:	3301      	adds	r3, #1
  4029f8:	623b      	str	r3, [r7, #32]
  4029fa:	6a3b      	ldr	r3, [r7, #32]
  4029fc:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a00:	d103      	bne.n	402a0a <local_twi_handler+0xd6>
				transfer_timeout = true;
  402a02:	2301      	movs	r3, #1
  402a04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  402a08:	e000      	b.n	402a0c <local_twi_handler+0xd8>
			}
		}
  402a0a:	e7ea      	b.n	4029e2 <local_twi_handler+0xae>
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  402a0c:	4a55      	ldr	r2, [pc, #340]	; (402b64 <local_twi_handler+0x230>)
  402a0e:	687b      	ldr	r3, [r7, #4]
  402a10:	00db      	lsls	r3, r3, #3
  402a12:	4413      	add	r3, r2
  402a14:	685b      	ldr	r3, [r3, #4]
  402a16:	2b00      	cmp	r3, #0
  402a18:	d00c      	beq.n	402a34 <local_twi_handler+0x100>
			xSemaphoreGiveFromISR(
  402a1a:	4a52      	ldr	r2, [pc, #328]	; (402b64 <local_twi_handler+0x230>)
  402a1c:	687b      	ldr	r3, [r7, #4]
  402a1e:	00db      	lsls	r3, r3, #3
  402a20:	4413      	add	r3, r2
  402a22:	685a      	ldr	r2, [r3, #4]
  402a24:	f107 0308 	add.w	r3, r7, #8
  402a28:	4610      	mov	r0, r2
  402a2a:	2100      	movs	r1, #0
  402a2c:	461a      	mov	r2, r3
  402a2e:	2300      	movs	r3, #0
  402a30:	4c4d      	ldr	r4, [pc, #308]	; (402b68 <local_twi_handler+0x234>)
  402a32:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  402a34:	6a3b      	ldr	r3, [r7, #32]
  402a36:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a3a:	d011      	beq.n	402a60 <local_twi_handler+0x12c>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  402a3c:	4b49      	ldr	r3, [pc, #292]	; (402b64 <local_twi_handler+0x230>)
  402a3e:	687a      	ldr	r2, [r7, #4]
  402a40:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  402a44:	2b00      	cmp	r3, #0
  402a46:	d00b      	beq.n	402a60 <local_twi_handler+0x12c>
				xSemaphoreGiveFromISR(
  402a48:	4b46      	ldr	r3, [pc, #280]	; (402b64 <local_twi_handler+0x230>)
  402a4a:	687a      	ldr	r2, [r7, #4]
  402a4c:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402a50:	f107 0308 	add.w	r3, r7, #8
  402a54:	4610      	mov	r0, r2
  402a56:	2100      	movs	r1, #0
  402a58:	461a      	mov	r2, r3
  402a5a:	2300      	movs	r3, #0
  402a5c:	4c42      	ldr	r4, [pc, #264]	; (402b68 <local_twi_handler+0x234>)
  402a5e:	47a0      	blx	r4
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  402a60:	697b      	ldr	r3, [r7, #20]
  402a62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  402a66:	2b00      	cmp	r3, #0
  402a68:	f000 80aa 	beq.w	402bc0 <local_twi_handler+0x28c>
		uint32_t timeout_counter = 0;
  402a6c:	2300      	movs	r3, #0
  402a6e:	61fb      	str	r3, [r7, #28]
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  402a70:	4a36      	ldr	r2, [pc, #216]	; (402b4c <local_twi_handler+0x218>)
  402a72:	687b      	ldr	r3, [r7, #4]
  402a74:	011b      	lsls	r3, r3, #4
  402a76:	4413      	add	r3, r2
  402a78:	685b      	ldr	r3, [r3, #4]
  402a7a:	4618      	mov	r0, r3
  402a7c:	2102      	movs	r1, #2
  402a7e:	4b36      	ldr	r3, [pc, #216]	; (402b58 <local_twi_handler+0x224>)
  402a80:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  402a82:	69b8      	ldr	r0, [r7, #24]
  402a84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402a88:	4b34      	ldr	r3, [pc, #208]	; (402b5c <local_twi_handler+0x228>)
  402a8a:	4798      	blx	r3

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  402a8c:	69bb      	ldr	r3, [r7, #24]
  402a8e:	6a1b      	ldr	r3, [r3, #32]
  402a90:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  402a92:	68fb      	ldr	r3, [r7, #12]
  402a94:	f003 0302 	and.w	r3, r3, #2
  402a98:	2b00      	cmp	r3, #0
  402a9a:	d000      	beq.n	402a9e <local_twi_handler+0x16a>
				break;
  402a9c:	e008      	b.n	402ab0 <local_twi_handler+0x17c>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402a9e:	69fb      	ldr	r3, [r7, #28]
  402aa0:	3301      	adds	r3, #1
  402aa2:	61fb      	str	r3, [r7, #28]
  402aa4:	69fb      	ldr	r3, [r7, #28]
  402aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
  402aaa:	d100      	bne.n	402aae <local_twi_handler+0x17a>
				break;
  402aac:	e000      	b.n	402ab0 <local_twi_handler+0x17c>
			}
		}
  402aae:	e7ed      	b.n	402a8c <local_twi_handler+0x158>
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  402ab0:	69bb      	ldr	r3, [r7, #24]
  402ab2:	2202      	movs	r2, #2
  402ab4:	601a      	str	r2, [r3, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  402ab6:	4b2a      	ldr	r3, [pc, #168]	; (402b60 <local_twi_handler+0x22c>)
  402ab8:	687a      	ldr	r2, [r7, #4]
  402aba:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402abe:	4928      	ldr	r1, [pc, #160]	; (402b60 <local_twi_handler+0x22c>)
  402ac0:	687b      	ldr	r3, [r7, #4]
  402ac2:	00db      	lsls	r3, r3, #3
  402ac4:	440b      	add	r3, r1
  402ac6:	685b      	ldr	r3, [r3, #4]
  402ac8:	3b02      	subs	r3, #2
  402aca:	4413      	add	r3, r2
  402acc:	69ba      	ldr	r2, [r7, #24]
  402ace:	6b12      	ldr	r2, [r2, #48]	; 0x30
  402ad0:	b2d2      	uxtb	r2, r2
  402ad2:	701a      	strb	r2, [r3, #0]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  402ad4:	69bb      	ldr	r3, [r7, #24]
  402ad6:	6a1b      	ldr	r3, [r3, #32]
  402ad8:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  402ada:	68fb      	ldr	r3, [r7, #12]
  402adc:	f003 0302 	and.w	r3, r3, #2
  402ae0:	2b00      	cmp	r3, #0
  402ae2:	d000      	beq.n	402ae6 <local_twi_handler+0x1b2>
				break;
  402ae4:	e008      	b.n	402af8 <local_twi_handler+0x1c4>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402ae6:	69fb      	ldr	r3, [r7, #28]
  402ae8:	3301      	adds	r3, #1
  402aea:	61fb      	str	r3, [r7, #28]
  402aec:	69fb      	ldr	r3, [r7, #28]
  402aee:	f1b3 3fff 	cmp.w	r3, #4294967295
  402af2:	d100      	bne.n	402af6 <local_twi_handler+0x1c2>
				break;
  402af4:	e000      	b.n	402af8 <local_twi_handler+0x1c4>
			}
		}
  402af6:	e7ed      	b.n	402ad4 <local_twi_handler+0x1a0>

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  402af8:	69fb      	ldr	r3, [r7, #28]
  402afa:	f1b3 3fff 	cmp.w	r3, #4294967295
  402afe:	d035      	beq.n	402b6c <local_twi_handler+0x238>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  402b00:	4b17      	ldr	r3, [pc, #92]	; (402b60 <local_twi_handler+0x22c>)
  402b02:	687a      	ldr	r2, [r7, #4]
  402b04:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402b08:	4915      	ldr	r1, [pc, #84]	; (402b60 <local_twi_handler+0x22c>)
  402b0a:	687b      	ldr	r3, [r7, #4]
  402b0c:	00db      	lsls	r3, r3, #3
  402b0e:	440b      	add	r3, r1
  402b10:	685b      	ldr	r3, [r3, #4]
  402b12:	3b01      	subs	r3, #1
  402b14:	4413      	add	r3, r2
  402b16:	69ba      	ldr	r2, [r7, #24]
  402b18:	6b12      	ldr	r2, [r2, #48]	; 0x30
  402b1a:	b2d2      	uxtb	r2, r2
  402b1c:	701a      	strb	r2, [r3, #0]
			timeout_counter = 0;
  402b1e:	2300      	movs	r3, #0
  402b20:	61fb      	str	r3, [r7, #28]
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  402b22:	69bb      	ldr	r3, [r7, #24]
  402b24:	6a1b      	ldr	r3, [r3, #32]
  402b26:	60fb      	str	r3, [r7, #12]
				if (status & TWI_SR_TXCOMP) {
  402b28:	68fb      	ldr	r3, [r7, #12]
  402b2a:	f003 0301 	and.w	r3, r3, #1
  402b2e:	2b00      	cmp	r3, #0
  402b30:	d000      	beq.n	402b34 <local_twi_handler+0x200>
					break;
  402b32:	e01b      	b.n	402b6c <local_twi_handler+0x238>
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402b34:	69fb      	ldr	r3, [r7, #28]
  402b36:	3301      	adds	r3, #1
  402b38:	61fb      	str	r3, [r7, #28]
  402b3a:	69fb      	ldr	r3, [r7, #28]
  402b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402b40:	d103      	bne.n	402b4a <local_twi_handler+0x216>
					transfer_timeout = true;
  402b42:	2301      	movs	r3, #1
  402b44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
  402b48:	e010      	b.n	402b6c <local_twi_handler+0x238>
				}
			}
  402b4a:	e7ea      	b.n	402b22 <local_twi_handler+0x1ee>
  402b4c:	00412870 	.word	0x00412870
  402b50:	00405531 	.word	0x00405531
  402b54:	00405549 	.word	0x00405549
  402b58:	00404625 	.word	0x00404625
  402b5c:	00405511 	.word	0x00405511
  402b60:	20000a68 	.word	0x20000a68
  402b64:	20000a58 	.word	0x20000a58
  402b68:	004064b5 	.word	0x004064b5
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  402b6c:	4a35      	ldr	r2, [pc, #212]	; (402c44 <local_twi_handler+0x310>)
  402b6e:	687b      	ldr	r3, [r7, #4]
  402b70:	00db      	lsls	r3, r3, #3
  402b72:	4413      	add	r3, r2
  402b74:	685b      	ldr	r3, [r3, #4]
  402b76:	2b00      	cmp	r3, #0
  402b78:	d00c      	beq.n	402b94 <local_twi_handler+0x260>
			xSemaphoreGiveFromISR(
  402b7a:	4a32      	ldr	r2, [pc, #200]	; (402c44 <local_twi_handler+0x310>)
  402b7c:	687b      	ldr	r3, [r7, #4]
  402b7e:	00db      	lsls	r3, r3, #3
  402b80:	4413      	add	r3, r2
  402b82:	685a      	ldr	r2, [r3, #4]
  402b84:	f107 0308 	add.w	r3, r7, #8
  402b88:	4610      	mov	r0, r2
  402b8a:	2100      	movs	r1, #0
  402b8c:	461a      	mov	r2, r3
  402b8e:	2300      	movs	r3, #0
  402b90:	4c2d      	ldr	r4, [pc, #180]	; (402c48 <local_twi_handler+0x314>)
  402b92:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  402b94:	69fb      	ldr	r3, [r7, #28]
  402b96:	f1b3 3fff 	cmp.w	r3, #4294967295
  402b9a:	d011      	beq.n	402bc0 <local_twi_handler+0x28c>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  402b9c:	4b2b      	ldr	r3, [pc, #172]	; (402c4c <local_twi_handler+0x318>)
  402b9e:	687a      	ldr	r2, [r7, #4]
  402ba0:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  402ba4:	2b00      	cmp	r3, #0
  402ba6:	d00b      	beq.n	402bc0 <local_twi_handler+0x28c>
				xSemaphoreGiveFromISR(
  402ba8:	4b28      	ldr	r3, [pc, #160]	; (402c4c <local_twi_handler+0x318>)
  402baa:	687a      	ldr	r2, [r7, #4]
  402bac:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402bb0:	f107 0308 	add.w	r3, r7, #8
  402bb4:	4610      	mov	r0, r2
  402bb6:	2100      	movs	r1, #0
  402bb8:	461a      	mov	r2, r3
  402bba:	2300      	movs	r3, #0
  402bbc:	4c22      	ldr	r4, [pc, #136]	; (402c48 <local_twi_handler+0x314>)
  402bbe:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  402bc0:	697b      	ldr	r3, [r7, #20]
  402bc2:	f403 7350 	and.w	r3, r3, #832	; 0x340
  402bc6:	2b00      	cmp	r3, #0
  402bc8:	d103      	bne.n	402bd2 <local_twi_handler+0x29e>
  402bca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  402bce:	2b00      	cmp	r3, #0
  402bd0:	d02f      	beq.n	402c32 <local_twi_handler+0x2fe>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  402bd2:	4a1f      	ldr	r2, [pc, #124]	; (402c50 <local_twi_handler+0x31c>)
  402bd4:	687b      	ldr	r3, [r7, #4]
  402bd6:	011b      	lsls	r3, r3, #4
  402bd8:	4413      	add	r3, r2
  402bda:	685b      	ldr	r3, [r3, #4]
  402bdc:	4618      	mov	r0, r3
  402bde:	f240 2102 	movw	r1, #514	; 0x202
  402be2:	4b1c      	ldr	r3, [pc, #112]	; (402c54 <local_twi_handler+0x320>)
  402be4:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  402be6:	697b      	ldr	r3, [r7, #20]
  402be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  402bec:	2b00      	cmp	r3, #0
  402bee:	d102      	bne.n	402bf6 <local_twi_handler+0x2c2>
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  402bf0:	69bb      	ldr	r3, [r7, #24]
  402bf2:	2202      	movs	r2, #2
  402bf4:	601a      	str	r2, [r3, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  402bf6:	69b8      	ldr	r0, [r7, #24]
  402bf8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402bfc:	4b16      	ldr	r3, [pc, #88]	; (402c58 <local_twi_handler+0x324>)
  402bfe:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  402c00:	69b8      	ldr	r0, [r7, #24]
  402c02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402c06:	4b14      	ldr	r3, [pc, #80]	; (402c58 <local_twi_handler+0x324>)
  402c08:	4798      	blx	r3

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  402c0a:	4a0e      	ldr	r2, [pc, #56]	; (402c44 <local_twi_handler+0x310>)
  402c0c:	687b      	ldr	r3, [r7, #4]
  402c0e:	00db      	lsls	r3, r3, #3
  402c10:	4413      	add	r3, r2
  402c12:	685b      	ldr	r3, [r3, #4]
  402c14:	2b00      	cmp	r3, #0
  402c16:	d00c      	beq.n	402c32 <local_twi_handler+0x2fe>
			xSemaphoreGiveFromISR(
  402c18:	4a0a      	ldr	r2, [pc, #40]	; (402c44 <local_twi_handler+0x310>)
  402c1a:	687b      	ldr	r3, [r7, #4]
  402c1c:	00db      	lsls	r3, r3, #3
  402c1e:	4413      	add	r3, r2
  402c20:	685a      	ldr	r2, [r3, #4]
  402c22:	f107 0308 	add.w	r3, r7, #8
  402c26:	4610      	mov	r0, r2
  402c28:	2100      	movs	r1, #0
  402c2a:	461a      	mov	r2, r3
  402c2c:	2300      	movs	r3, #0
  402c2e:	4c06      	ldr	r4, [pc, #24]	; (402c48 <local_twi_handler+0x314>)
  402c30:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  402c32:	68bb      	ldr	r3, [r7, #8]
  402c34:	2b00      	cmp	r3, #0
  402c36:	d001      	beq.n	402c3c <local_twi_handler+0x308>
  402c38:	4b08      	ldr	r3, [pc, #32]	; (402c5c <local_twi_handler+0x328>)
  402c3a:	4798      	blx	r3
}
  402c3c:	372c      	adds	r7, #44	; 0x2c
  402c3e:	46bd      	mov	sp, r7
  402c40:	bd90      	pop	{r4, r7, pc}
  402c42:	bf00      	nop
  402c44:	20000a58 	.word	0x20000a58
  402c48:	004064b5 	.word	0x004064b5
  402c4c:	20000a60 	.word	0x20000a60
  402c50:	00412870 	.word	0x00412870
  402c54:	00404625 	.word	0x00404625
  402c58:	00405511 	.word	0x00405511
  402c5c:	00405d51 	.word	0x00405d51

00402c60 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  402c60:	b580      	push	{r7, lr}
  402c62:	af00      	add	r7, sp, #0
	local_twi_handler(0);
  402c64:	2000      	movs	r0, #0
  402c66:	4b01      	ldr	r3, [pc, #4]	; (402c6c <TWI0_Handler+0xc>)
  402c68:	4798      	blx	r3
}
  402c6a:	bd80      	pop	{r7, pc}
  402c6c:	00402935 	.word	0x00402935

00402c70 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  402c70:	b580      	push	{r7, lr}
  402c72:	af00      	add	r7, sp, #0
	local_twi_handler(1);
  402c74:	2001      	movs	r0, #1
  402c76:	4b01      	ldr	r3, [pc, #4]	; (402c7c <TWI1_Handler+0xc>)
  402c78:	4798      	blx	r3
}
  402c7a:	bd80      	pop	{r7, pc}
  402c7c:	00402935 	.word	0x00402935

00402c80 <freertos_uart_serial_init>:
 *     the initialisation fails then NULL is returned.
 */
freertos_uart_if freertos_uart_serial_init(Uart *p_uart,
		const sam_uart_opt_t *const uart_parameters,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  402c80:	b580      	push	{r7, lr}
  402c82:	b088      	sub	sp, #32
  402c84:	af00      	add	r7, sp, #0
  402c86:	60f8      	str	r0, [r7, #12]
  402c88:	60b9      	str	r1, [r7, #8]
  402c8a:	607a      	str	r2, [r7, #4]
	portBASE_TYPE uart_index;
	bool is_valid_operating_mode;
	freertos_uart_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {UART_RS232};
  402c8c:	2301      	movs	r3, #1
  402c8e:	753b      	strb	r3, [r7, #20]

	/* Find the index into the all_uart_definitions array that holds details of
	the p_uart peripheral. */
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  402c90:	489b      	ldr	r0, [pc, #620]	; (402f00 <freertos_uart_serial_init+0x280>)
  402c92:	2101      	movs	r1, #1
  402c94:	68fa      	ldr	r2, [r7, #12]
  402c96:	4b9b      	ldr	r3, [pc, #620]	; (402f04 <freertos_uart_serial_init+0x284>)
  402c98:	4798      	blx	r3
  402c9a:	61b8      	str	r0, [r7, #24]
			MAX_UARTS,
			(void *) p_uart);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  402c9c:	687b      	ldr	r3, [r7, #4]
  402c9e:	7b1a      	ldrb	r2, [r3, #12]
  402ca0:	f107 0314 	add.w	r3, r7, #20
  402ca4:	4610      	mov	r0, r2
  402ca6:	4619      	mov	r1, r3
  402ca8:	2201      	movs	r2, #1
  402caa:	4b97      	ldr	r3, [pc, #604]	; (402f08 <freertos_uart_serial_init+0x288>)
  402cac:	4798      	blx	r3
  402cae:	4603      	mov	r3, r0
  402cb0:	75fb      	strb	r3, [r7, #23]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_uart pointer was used, and a valid
	operating mode was requested. */
	if ((uart_index < MAX_UARTS) && (is_valid_operating_mode == true)) {
  402cb2:	69bb      	ldr	r3, [r7, #24]
  402cb4:	2b00      	cmp	r3, #0
  402cb6:	f300 811b 	bgt.w	402ef0 <freertos_uart_serial_init+0x270>
  402cba:	7dfb      	ldrb	r3, [r7, #23]
  402cbc:	2b00      	cmp	r3, #0
  402cbe:	f000 8117 	beq.w	402ef0 <freertos_uart_serial_init+0x270>
		/* This function must be called exactly once per supported UART.  Check it
		has not been called	before. */
		configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read == NULL);
  402cc2:	4992      	ldr	r1, [pc, #584]	; (402f0c <freertos_uart_serial_init+0x28c>)
  402cc4:	69ba      	ldr	r2, [r7, #24]
  402cc6:	4613      	mov	r3, r2
  402cc8:	00db      	lsls	r3, r3, #3
  402cca:	1a9b      	subs	r3, r3, r2
  402ccc:	009b      	lsls	r3, r3, #2
  402cce:	440b      	add	r3, r1
  402cd0:	3318      	adds	r3, #24
  402cd2:	681b      	ldr	r3, [r3, #0]
  402cd4:	2b00      	cmp	r3, #0
  402cd6:	d003      	beq.n	402ce0 <freertos_uart_serial_init+0x60>
  402cd8:	4b8d      	ldr	r3, [pc, #564]	; (402f10 <freertos_uart_serial_init+0x290>)
  402cda:	4798      	blx	r3
  402cdc:	bf00      	nop
  402cde:	e7fd      	b.n	402cdc <freertos_uart_serial_init+0x5c>

		/* Disable everything before enabling the clock. */
		uart_disable_tx(p_uart);
  402ce0:	68f8      	ldr	r0, [r7, #12]
  402ce2:	4b8c      	ldr	r3, [pc, #560]	; (402f14 <freertos_uart_serial_init+0x294>)
  402ce4:	4798      	blx	r3
		uart_disable_rx(p_uart);
  402ce6:	68f8      	ldr	r0, [r7, #12]
  402ce8:	4b8b      	ldr	r3, [pc, #556]	; (402f18 <freertos_uart_serial_init+0x298>)
  402cea:	4798      	blx	r3
		pdc_disable_transfer(all_uart_definitions[uart_index].pdc_base_address,
  402cec:	4a84      	ldr	r2, [pc, #528]	; (402f00 <freertos_uart_serial_init+0x280>)
  402cee:	69bb      	ldr	r3, [r7, #24]
  402cf0:	011b      	lsls	r3, r3, #4
  402cf2:	4413      	add	r3, r2
  402cf4:	685b      	ldr	r3, [r3, #4]
  402cf6:	4618      	mov	r0, r3
  402cf8:	f240 2102 	movw	r1, #514	; 0x202
  402cfc:	4b87      	ldr	r3, [pc, #540]	; (402f1c <freertos_uart_serial_init+0x29c>)
  402cfe:	4798      	blx	r3
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));

		/* Enable the peripheral clock in the PMC. */
		pmc_enable_periph_clk(
  402d00:	4a7f      	ldr	r2, [pc, #508]	; (402f00 <freertos_uart_serial_init+0x280>)
  402d02:	69bb      	ldr	r3, [r7, #24]
  402d04:	011b      	lsls	r3, r3, #4
  402d06:	4413      	add	r3, r2
  402d08:	3308      	adds	r3, #8
  402d0a:	681b      	ldr	r3, [r3, #0]
  402d0c:	4618      	mov	r0, r3
  402d0e:	4b84      	ldr	r3, [pc, #528]	; (402f20 <freertos_uart_serial_init+0x2a0>)
  402d10:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
  402d12:	687b      	ldr	r3, [r7, #4]
  402d14:	7b1b      	ldrb	r3, [r3, #12]
  402d16:	2b01      	cmp	r3, #1
  402d18:	d000      	beq.n	402d1c <freertos_uart_serial_init+0x9c>
			uart_init(p_uart, uart_parameters);
			break;

		default:
			/* Other modes are not currently supported. */
			break;
  402d1a:	e004      	b.n	402d26 <freertos_uart_serial_init+0xa6>
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
		case UART_RS232:
			/* Call the standard ASF init function. */
			uart_init(p_uart, uart_parameters);
  402d1c:	68f8      	ldr	r0, [r7, #12]
  402d1e:	68b9      	ldr	r1, [r7, #8]
  402d20:	4b80      	ldr	r3, [pc, #512]	; (402f24 <freertos_uart_serial_init+0x2a4>)
  402d22:	4798      	blx	r3
			break;
  402d24:	bf00      	nop
			/* Other modes are not currently supported. */
			break;
		}

		/* Disable all the interrupts. */
		uart_disable_interrupt(p_uart, MASK_ALL_INTERRUPTS);
  402d26:	68f8      	ldr	r0, [r7, #12]
  402d28:	f04f 31ff 	mov.w	r1, #4294967295
  402d2c:	4b7e      	ldr	r3, [pc, #504]	; (402f28 <freertos_uart_serial_init+0x2a8>)
  402d2e:	4798      	blx	r3

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is full duplex so only the Tx semaphores
		are created in the following function.  The the Rx semaphores are
		created	separately. */
		create_peripheral_control_semaphores(
  402d30:	687b      	ldr	r3, [r7, #4]
  402d32:	7b5a      	ldrb	r2, [r3, #13]
  402d34:	69bb      	ldr	r3, [r7, #24]
  402d36:	00d9      	lsls	r1, r3, #3
  402d38:	4b7c      	ldr	r3, [pc, #496]	; (402f2c <freertos_uart_serial_init+0x2ac>)
  402d3a:	440b      	add	r3, r1
  402d3c:	4610      	mov	r0, r2
  402d3e:	4619      	mov	r1, r3
  402d40:	2200      	movs	r2, #0
  402d42:	4b7b      	ldr	r3, [pc, #492]	; (402f30 <freertos_uart_serial_init+0x2b0>)
  402d44:	4798      	blx	r3
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[uart_index]),
				NULL /* The rx structures are not created in this function. */);

		/* Is the driver also going to receive? */
		if (freertos_driver_parameters->receive_buffer != NULL) {
  402d46:	687b      	ldr	r3, [r7, #4]
  402d48:	681b      	ldr	r3, [r3, #0]
  402d4a:	2b00      	cmp	r3, #0
  402d4c:	f000 80a7 	beq.w	402e9e <freertos_uart_serial_init+0x21e>
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
  402d50:	f04f 30ff 	mov.w	r0, #4294967295
  402d54:	2100      	movs	r1, #0
  402d56:	4b77      	ldr	r3, [pc, #476]	; (402f34 <freertos_uart_serial_init+0x2b4>)
  402d58:	4798      	blx	r3
  402d5a:	4601      	mov	r1, r0
			and the end of the buffer, the actual amount returned will be
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
  402d5c:	486b      	ldr	r0, [pc, #428]	; (402f0c <freertos_uart_serial_init+0x28c>)
  402d5e:	69ba      	ldr	r2, [r7, #24]
  402d60:	4613      	mov	r3, r2
  402d62:	00db      	lsls	r3, r3, #3
  402d64:	1a9b      	subs	r3, r3, r2
  402d66:	009b      	lsls	r3, r3, #2
  402d68:	4403      	add	r3, r0
  402d6a:	3310      	adds	r3, #16
  402d6c:	6019      	str	r1, [r3, #0]
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);
  402d6e:	4967      	ldr	r1, [pc, #412]	; (402f0c <freertos_uart_serial_init+0x28c>)
  402d70:	69ba      	ldr	r2, [r7, #24]
  402d72:	4613      	mov	r3, r2
  402d74:	00db      	lsls	r3, r3, #3
  402d76:	1a9b      	subs	r3, r3, r2
  402d78:	009b      	lsls	r3, r3, #2
  402d7a:	440b      	add	r3, r1
  402d7c:	3310      	adds	r3, #16
  402d7e:	681b      	ldr	r3, [r3, #0]
  402d80:	2b00      	cmp	r3, #0
  402d82:	d103      	bne.n	402d8c <freertos_uart_serial_init+0x10c>
  402d84:	4b62      	ldr	r3, [pc, #392]	; (402f10 <freertos_uart_serial_init+0x290>)
  402d86:	4798      	blx	r3
  402d88:	bf00      	nop
  402d8a:	e7fd      	b.n	402d88 <freertos_uart_serial_init+0x108>

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
  402d8c:	687b      	ldr	r3, [r7, #4]
  402d8e:	681b      	ldr	r3, [r3, #0]
  402d90:	4619      	mov	r1, r3
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
  402d92:	485e      	ldr	r0, [pc, #376]	; (402f0c <freertos_uart_serial_init+0x28c>)
  402d94:	69ba      	ldr	r2, [r7, #24]
  402d96:	4613      	mov	r3, r2
  402d98:	00db      	lsls	r3, r3, #3
  402d9a:	1a9b      	subs	r3, r3, r2
  402d9c:	009b      	lsls	r3, r3, #2
  402d9e:	4403      	add	r3, r0
  402da0:	3308      	adds	r3, #8
  402da2:	6019      	str	r1, [r3, #0]
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
					freertos_driver_parameters->receive_buffer_size;
  402da4:	687b      	ldr	r3, [r7, #4]
  402da6:	6859      	ldr	r1, [r3, #4]

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
  402da8:	4858      	ldr	r0, [pc, #352]	; (402f0c <freertos_uart_serial_init+0x28c>)
  402daa:	69ba      	ldr	r2, [r7, #24]
  402dac:	4613      	mov	r3, r2
  402dae:	00db      	lsls	r3, r3, #3
  402db0:	1a9b      	subs	r3, r3, r2
  402db2:	009b      	lsls	r3, r3, #2
  402db4:	4403      	add	r3, r0
  402db6:	3308      	adds	r3, #8
  402db8:	6059      	str	r1, [r3, #4]
					freertos_driver_parameters->receive_buffer_size;
			pdc_rx_init(
  402dba:	4a51      	ldr	r2, [pc, #324]	; (402f00 <freertos_uart_serial_init+0x280>)
  402dbc:	69bb      	ldr	r3, [r7, #24]
  402dbe:	011b      	lsls	r3, r3, #4
  402dc0:	4413      	add	r3, r2
  402dc2:	6859      	ldr	r1, [r3, #4]
  402dc4:	69ba      	ldr	r2, [r7, #24]
  402dc6:	4613      	mov	r3, r2
  402dc8:	00db      	lsls	r3, r3, #3
  402dca:	1a9b      	subs	r3, r3, r2
  402dcc:	009b      	lsls	r3, r3, #2
  402dce:	f103 0208 	add.w	r2, r3, #8
  402dd2:	4b4e      	ldr	r3, [pc, #312]	; (402f0c <freertos_uart_serial_init+0x28c>)
  402dd4:	4413      	add	r3, r2
  402dd6:	4608      	mov	r0, r1
  402dd8:	4619      	mov	r1, r3
  402dda:	2200      	movs	r2, #0
  402ddc:	4b56      	ldr	r3, [pc, #344]	; (402f38 <freertos_uart_serial_init+0x2b8>)
  402dde:	4798      	blx	r3
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;
  402de0:	687b      	ldr	r3, [r7, #4]
  402de2:	6819      	ldr	r1, [r3, #0]
					&(rx_buffer_definitions[uart_index].rx_pdc_parameters),
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
  402de4:	4849      	ldr	r0, [pc, #292]	; (402f0c <freertos_uart_serial_init+0x28c>)
  402de6:	69ba      	ldr	r2, [r7, #24]
  402de8:	4613      	mov	r3, r2
  402dea:	00db      	lsls	r3, r3, #3
  402dec:	1a9b      	subs	r3, r3, r2
  402dee:	009b      	lsls	r3, r3, #2
  402df0:	4403      	add	r3, r0
  402df2:	3318      	adds	r3, #24
  402df4:	6019      	str	r1, [r3, #0]
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
  402df6:	4945      	ldr	r1, [pc, #276]	; (402f0c <freertos_uart_serial_init+0x28c>)
  402df8:	69ba      	ldr	r2, [r7, #24]
  402dfa:	4613      	mov	r3, r2
  402dfc:	00db      	lsls	r3, r3, #3
  402dfe:	1a9b      	subs	r3, r3, r2
  402e00:	009b      	lsls	r3, r3, #2
  402e02:	440b      	add	r3, r1
  402e04:	3308      	adds	r3, #8
  402e06:	6819      	ldr	r1, [r3, #0]
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
  402e08:	4840      	ldr	r0, [pc, #256]	; (402f0c <freertos_uart_serial_init+0x28c>)
  402e0a:	69ba      	ldr	r2, [r7, #24]
  402e0c:	4613      	mov	r3, r2
  402e0e:	00db      	lsls	r3, r3, #3
  402e10:	1a9b      	subs	r3, r3, r2
  402e12:	009b      	lsls	r3, r3, #2
  402e14:	4403      	add	r3, r0
  402e16:	6019      	str	r1, [r3, #0]
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  402e18:	493c      	ldr	r1, [pc, #240]	; (402f0c <freertos_uart_serial_init+0x28c>)
  402e1a:	69ba      	ldr	r2, [r7, #24]
  402e1c:	4613      	mov	r3, r2
  402e1e:	00db      	lsls	r3, r3, #3
  402e20:	1a9b      	subs	r3, r3, r2
  402e22:	009b      	lsls	r3, r3, #2
  402e24:	440b      	add	r3, r1
  402e26:	681a      	ldr	r2, [r3, #0]
					freertos_driver_parameters->receive_buffer_size;
  402e28:	687b      	ldr	r3, [r7, #4]
  402e2a:	685b      	ldr	r3, [r3, #4]

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  402e2c:	18d1      	adds	r1, r2, r3
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
  402e2e:	4837      	ldr	r0, [pc, #220]	; (402f0c <freertos_uart_serial_init+0x28c>)
  402e30:	69ba      	ldr	r2, [r7, #24]
  402e32:	4613      	mov	r3, r2
  402e34:	00db      	lsls	r3, r3, #3
  402e36:	1a9b      	subs	r3, r3, r2
  402e38:	009b      	lsls	r3, r3, #2
  402e3a:	4403      	add	r3, r0
  402e3c:	6059      	str	r1, [r3, #4]
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
					freertos_driver_parameters->receive_buffer_size;

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
  402e3e:	687b      	ldr	r3, [r7, #4]
  402e40:	7b5b      	ldrb	r3, [r3, #13]
  402e42:	f003 0302 	and.w	r3, r3, #2
  402e46:	2b00      	cmp	r3, #0
  402e48:	d01b      	beq.n	402e82 <freertos_uart_serial_init+0x202>
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
					xSemaphoreCreateMutex();
  402e4a:	2001      	movs	r0, #1
  402e4c:	4b3b      	ldr	r3, [pc, #236]	; (402f3c <freertos_uart_serial_init+0x2bc>)
  402e4e:	4798      	blx	r3
  402e50:	4601      	mov	r1, r0

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
  402e52:	482e      	ldr	r0, [pc, #184]	; (402f0c <freertos_uart_serial_init+0x28c>)
  402e54:	69ba      	ldr	r2, [r7, #24]
  402e56:	4613      	mov	r3, r2
  402e58:	00db      	lsls	r3, r3, #3
  402e5a:	1a9b      	subs	r3, r3, r2
  402e5c:	009b      	lsls	r3, r3, #2
  402e5e:	4403      	add	r3, r0
  402e60:	3310      	adds	r3, #16
  402e62:	6059      	str	r1, [r3, #4]
					xSemaphoreCreateMutex();
				configASSERT(rx_buffer_definitions[uart_index].rx_access_mutex);
  402e64:	4929      	ldr	r1, [pc, #164]	; (402f0c <freertos_uart_serial_init+0x28c>)
  402e66:	69ba      	ldr	r2, [r7, #24]
  402e68:	4613      	mov	r3, r2
  402e6a:	00db      	lsls	r3, r3, #3
  402e6c:	1a9b      	subs	r3, r3, r2
  402e6e:	009b      	lsls	r3, r3, #2
  402e70:	440b      	add	r3, r1
  402e72:	3310      	adds	r3, #16
  402e74:	685b      	ldr	r3, [r3, #4]
  402e76:	2b00      	cmp	r3, #0
  402e78:	d103      	bne.n	402e82 <freertos_uart_serial_init+0x202>
  402e7a:	4b25      	ldr	r3, [pc, #148]	; (402f10 <freertos_uart_serial_init+0x290>)
  402e7c:	4798      	blx	r3
  402e7e:	bf00      	nop
  402e80:	e7fd      	b.n	402e7e <freertos_uart_serial_init+0x1fe>
			}

			/* Catch the DMA running out of Rx space, and gaps in the
			reception.  These events are both used to signal that there is
			data available in the Rx buffer. */
			uart_enable_interrupt(p_uart, UART_IER_ENDRX | UART_IER_RXRDY);
  402e82:	68f8      	ldr	r0, [r7, #12]
  402e84:	2109      	movs	r1, #9
  402e86:	4b2e      	ldr	r3, [pc, #184]	; (402f40 <freertos_uart_serial_init+0x2c0>)
  402e88:	4798      	blx	r3

			/* The Rx DMA is running all the time, so enable it now. */
			pdc_enable_transfer(
  402e8a:	4a1d      	ldr	r2, [pc, #116]	; (402f00 <freertos_uart_serial_init+0x280>)
  402e8c:	69bb      	ldr	r3, [r7, #24]
  402e8e:	011b      	lsls	r3, r3, #4
  402e90:	4413      	add	r3, r2
  402e92:	685b      	ldr	r3, [r3, #4]
  402e94:	4618      	mov	r0, r3
  402e96:	2101      	movs	r1, #1
  402e98:	4b2a      	ldr	r3, [pc, #168]	; (402f44 <freertos_uart_serial_init+0x2c4>)
  402e9a:	4798      	blx	r3
  402e9c:	e009      	b.n	402eb2 <freertos_uart_serial_init+0x232>
		} else {
			/* next_byte_to_read is used to check to see if this function
			has been called before, so it must be set to something, even if
			it is not going to be used.  The value it is set to is not
			important, provided it is not zero (NULL). */
			rx_buffer_definitions[uart_index].next_byte_to_read = RX_NOT_USED;
  402e9e:	491b      	ldr	r1, [pc, #108]	; (402f0c <freertos_uart_serial_init+0x28c>)
  402ea0:	69ba      	ldr	r2, [r7, #24]
  402ea2:	4613      	mov	r3, r2
  402ea4:	00db      	lsls	r3, r3, #3
  402ea6:	1a9b      	subs	r3, r3, r2
  402ea8:	009b      	lsls	r3, r3, #2
  402eaa:	440b      	add	r3, r1
  402eac:	3318      	adds	r3, #24
  402eae:	2201      	movs	r2, #1
  402eb0:	601a      	str	r2, [r3, #0]
		}

		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
  402eb2:	4a13      	ldr	r2, [pc, #76]	; (402f00 <freertos_uart_serial_init+0x280>)
  402eb4:	69bb      	ldr	r3, [r7, #24]
  402eb6:	011b      	lsls	r3, r3, #4
  402eb8:	4413      	add	r3, r2
  402eba:	3308      	adds	r3, #8
  402ebc:	791a      	ldrb	r2, [r3, #4]
  402ebe:	687b      	ldr	r3, [r7, #4]
  402ec0:	689b      	ldr	r3, [r3, #8]
  402ec2:	b252      	sxtb	r2, r2
  402ec4:	4610      	mov	r0, r2
  402ec6:	4619      	mov	r1, r3
  402ec8:	4b1f      	ldr	r3, [pc, #124]	; (402f48 <freertos_uart_serial_init+0x2c8>)
  402eca:	4798      	blx	r3
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  402ecc:	4a0c      	ldr	r2, [pc, #48]	; (402f00 <freertos_uart_serial_init+0x280>)
  402ece:	69bb      	ldr	r3, [r7, #24]
  402ed0:	011b      	lsls	r3, r3, #4
  402ed2:	4413      	add	r3, r2
  402ed4:	681b      	ldr	r3, [r3, #0]
		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
  402ed6:	4618      	mov	r0, r3
  402ed8:	21e0      	movs	r1, #224	; 0xe0
  402eda:	4b19      	ldr	r3, [pc, #100]	; (402f40 <freertos_uart_serial_init+0x2c0>)
  402edc:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Finally, enable the receiver and transmitter. */
		uart_enable_tx(p_uart);
  402ede:	68f8      	ldr	r0, [r7, #12]
  402ee0:	4b1a      	ldr	r3, [pc, #104]	; (402f4c <freertos_uart_serial_init+0x2cc>)
  402ee2:	4798      	blx	r3
		uart_enable_rx(p_uart);
  402ee4:	68f8      	ldr	r0, [r7, #12]
  402ee6:	4b1a      	ldr	r3, [pc, #104]	; (402f50 <freertos_uart_serial_init+0x2d0>)
  402ee8:	4798      	blx	r3

		return_value = (freertos_uart_if) p_uart;
  402eea:	68fb      	ldr	r3, [r7, #12]
  402eec:	61fb      	str	r3, [r7, #28]
  402eee:	e001      	b.n	402ef4 <freertos_uart_serial_init+0x274>
	} else {
		return_value = NULL;
  402ef0:	2300      	movs	r3, #0
  402ef2:	61fb      	str	r3, [r7, #28]
	}

	return return_value;
  402ef4:	69fb      	ldr	r3, [r7, #28]
}
  402ef6:	4618      	mov	r0, r3
  402ef8:	3720      	adds	r7, #32
  402efa:	46bd      	mov	sp, r7
  402efc:	bd80      	pop	{r7, pc}
  402efe:	bf00      	nop
  402f00:	00412880 	.word	0x00412880
  402f04:	00401e9d 	.word	0x00401e9d
  402f08:	00401edd 	.word	0x00401edd
  402f0c:	20000a70 	.word	0x20000a70
  402f10:	00405dad 	.word	0x00405dad
  402f14:	00405615 	.word	0x00405615
  402f18:	00405645 	.word	0x00405645
  402f1c:	00404625 	.word	0x00404625
  402f20:	00405071 	.word	0x00405071
  402f24:	00405599 	.word	0x00405599
  402f28:	00405679 	.word	0x00405679
  402f2c:	20000a8c 	.word	0x20000a8c
  402f30:	00401f25 	.word	0x00401f25
  402f34:	00406301 	.word	0x00406301
  402f38:	004045c1 	.word	0x004045c1
  402f3c:	0040625d 	.word	0x0040625d
  402f40:	0040565d 	.word	0x0040565d
  402f44:	00404605 	.word	0x00404605
  402f48:	0040202d 	.word	0x0040202d
  402f4c:	004055fd 	.word	0x004055fd
  402f50:	0040562d 	.word	0x0040562d

00402f54 <freertos_uart_write_packet_async>:
 *     operation.
 */
status_code_t freertos_uart_write_packet_async(freertos_uart_if p_uart,
		const uint8_t *data, size_t len, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  402f54:	b590      	push	{r4, r7, lr}
  402f56:	b08b      	sub	sp, #44	; 0x2c
  402f58:	af02      	add	r7, sp, #8
  402f5a:	60f8      	str	r0, [r7, #12]
  402f5c:	60b9      	str	r1, [r7, #8]
  402f5e:	607a      	str	r2, [r7, #4]
  402f60:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE uart_index;
	Uart *uart_base;

	uart_base = (Uart *) p_uart;
  402f62:	68fb      	ldr	r3, [r7, #12]
  402f64:	61bb      	str	r3, [r7, #24]
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  402f66:	4821      	ldr	r0, [pc, #132]	; (402fec <freertos_uart_write_packet_async+0x98>)
  402f68:	2101      	movs	r1, #1
  402f6a:	69ba      	ldr	r2, [r7, #24]
  402f6c:	4b20      	ldr	r3, [pc, #128]	; (402ff0 <freertos_uart_write_packet_async+0x9c>)
  402f6e:	4798      	blx	r3
  402f70:	6178      	str	r0, [r7, #20]
			MAX_UARTS,
			(void *) uart_base);

	/* Don't do anything unless a valid UART pointer was used. */
	if (uart_index < MAX_UARTS) {
  402f72:	697b      	ldr	r3, [r7, #20]
  402f74:	2b00      	cmp	r3, #0
  402f76:	dc31      	bgt.n	402fdc <freertos_uart_write_packet_async+0x88>
		return_value = freertos_obtain_peripheral_access_mutex(
  402f78:	697b      	ldr	r3, [r7, #20]
  402f7a:	00da      	lsls	r2, r3, #3
  402f7c:	4b1d      	ldr	r3, [pc, #116]	; (402ff4 <freertos_uart_write_packet_async+0xa0>)
  402f7e:	441a      	add	r2, r3
  402f80:	463b      	mov	r3, r7
  402f82:	4610      	mov	r0, r2
  402f84:	4619      	mov	r1, r3
  402f86:	4b1c      	ldr	r3, [pc, #112]	; (402ff8 <freertos_uart_write_packet_async+0xa4>)
  402f88:	4798      	blx	r3
  402f8a:	4603      	mov	r3, r0
  402f8c:	77fb      	strb	r3, [r7, #31]
				&(tx_dma_control[uart_index]),
				&block_time_ticks);

		if (return_value == STATUS_OK) {
  402f8e:	f997 301f 	ldrsb.w	r3, [r7, #31]
  402f92:	2b00      	cmp	r3, #0
  402f94:	d124      	bne.n	402fe0 <freertos_uart_write_packet_async+0x8c>
			freertos_start_pdc_tx(&(tx_dma_control[uart_index]),
  402f96:	697b      	ldr	r3, [r7, #20]
  402f98:	00da      	lsls	r2, r3, #3
  402f9a:	4b16      	ldr	r3, [pc, #88]	; (402ff4 <freertos_uart_write_packet_async+0xa0>)
  402f9c:	441a      	add	r2, r3
  402f9e:	4913      	ldr	r1, [pc, #76]	; (402fec <freertos_uart_write_packet_async+0x98>)
  402fa0:	697b      	ldr	r3, [r7, #20]
  402fa2:	011b      	lsls	r3, r3, #4
  402fa4:	440b      	add	r3, r1
  402fa6:	685b      	ldr	r3, [r3, #4]
  402fa8:	6b39      	ldr	r1, [r7, #48]	; 0x30
  402faa:	9100      	str	r1, [sp, #0]
  402fac:	2101      	movs	r1, #1
  402fae:	9101      	str	r1, [sp, #4]
  402fb0:	4610      	mov	r0, r2
  402fb2:	68b9      	ldr	r1, [r7, #8]
  402fb4:	687a      	ldr	r2, [r7, #4]
  402fb6:	4c11      	ldr	r4, [pc, #68]	; (402ffc <freertos_uart_write_packet_async+0xa8>)
  402fb8:	47a0      	blx	r4
			/* Catch the end of transmission so the access mutex can be
			returned, and the task notified (if it supplied a notification
			semaphore).  The interrupt can be enabled here because the ENDTX
			signal from the PDC to the UART will have been de-asserted when
			the next transfer was configured. */
			uart_enable_interrupt(uart_base, UART_IER_ENDTX);
  402fba:	69b8      	ldr	r0, [r7, #24]
  402fbc:	2110      	movs	r1, #16
  402fbe:	4b10      	ldr	r3, [pc, #64]	; (403000 <freertos_uart_write_packet_async+0xac>)
  402fc0:	4798      	blx	r3

			return_value = freertos_optionally_wait_transfer_completion(
  402fc2:	697b      	ldr	r3, [r7, #20]
  402fc4:	00da      	lsls	r2, r3, #3
  402fc6:	4b0b      	ldr	r3, [pc, #44]	; (402ff4 <freertos_uart_write_packet_async+0xa0>)
  402fc8:	441a      	add	r2, r3
  402fca:	683b      	ldr	r3, [r7, #0]
  402fcc:	4610      	mov	r0, r2
  402fce:	6b39      	ldr	r1, [r7, #48]	; 0x30
  402fd0:	461a      	mov	r2, r3
  402fd2:	4b0c      	ldr	r3, [pc, #48]	; (403004 <freertos_uart_write_packet_async+0xb0>)
  402fd4:	4798      	blx	r3
  402fd6:	4603      	mov	r3, r0
  402fd8:	77fb      	strb	r3, [r7, #31]
  402fda:	e001      	b.n	402fe0 <freertos_uart_write_packet_async+0x8c>
					&(tx_dma_control[uart_index]),
					notification_semaphore,
					block_time_ticks);
		}
	} else {
		return_value = ERR_INVALID_ARG;
  402fdc:	23f8      	movs	r3, #248	; 0xf8
  402fde:	77fb      	strb	r3, [r7, #31]
	}

	return return_value;
  402fe0:	7ffb      	ldrb	r3, [r7, #31]
  402fe2:	b25b      	sxtb	r3, r3
}
  402fe4:	4618      	mov	r0, r3
  402fe6:	3724      	adds	r7, #36	; 0x24
  402fe8:	46bd      	mov	sp, r7
  402fea:	bd90      	pop	{r4, r7, pc}
  402fec:	00412880 	.word	0x00412880
  402ff0:	00401e9d 	.word	0x00401e9d
  402ff4:	20000a8c 	.word	0x20000a8c
  402ff8:	00402161 	.word	0x00402161
  402ffc:	004021d1 	.word	0x004021d1
  403000:	0040565d 	.word	0x0040565d
  403004:	00402271 	.word	0x00402271

00403008 <freertos_uart_serial_read_packet>:
 * \return     The number of bytes that were copied into data.  This will be
 *     less than the requested number of bytes if a time out occurred.
 */
uint32_t freertos_uart_serial_read_packet(freertos_uart_if p_uart,
		uint8_t *data, uint32_t len, portTickType block_time_ticks)
{
  403008:	b590      	push	{r4, r7, lr}
  40300a:	b08b      	sub	sp, #44	; 0x2c
  40300c:	af00      	add	r7, sp, #0
  40300e:	60f8      	str	r0, [r7, #12]
  403010:	60b9      	str	r1, [r7, #8]
  403012:	607a      	str	r2, [r7, #4]
  403014:	603b      	str	r3, [r7, #0]
	portBASE_TYPE uart_index, attempt_read;
	Uart *uart_base;
	xTimeOutType time_out_definition;
	uint32_t bytes_read = 0;
  403016:	2300      	movs	r3, #0
  403018:	623b      	str	r3, [r7, #32]

	uart_base = (Uart *) p_uart;
  40301a:	68fb      	ldr	r3, [r7, #12]
  40301c:	61fb      	str	r3, [r7, #28]
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  40301e:	4877      	ldr	r0, [pc, #476]	; (4031fc <freertos_uart_serial_read_packet+0x1f4>)
  403020:	2101      	movs	r1, #1
  403022:	69fa      	ldr	r2, [r7, #28]
  403024:	4b76      	ldr	r3, [pc, #472]	; (403200 <freertos_uart_serial_read_packet+0x1f8>)
  403026:	4798      	blx	r3
  403028:	61b8      	str	r0, [r7, #24]
			MAX_UARTS,
			(void *) uart_base);

	/* It is possible to initialise the peripheral to only use Tx and not Rx.
	Check that Rx has been initialised. */
	configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read);
  40302a:	4976      	ldr	r1, [pc, #472]	; (403204 <freertos_uart_serial_read_packet+0x1fc>)
  40302c:	69ba      	ldr	r2, [r7, #24]
  40302e:	4613      	mov	r3, r2
  403030:	00db      	lsls	r3, r3, #3
  403032:	1a9b      	subs	r3, r3, r2
  403034:	009b      	lsls	r3, r3, #2
  403036:	440b      	add	r3, r1
  403038:	3318      	adds	r3, #24
  40303a:	681b      	ldr	r3, [r3, #0]
  40303c:	2b00      	cmp	r3, #0
  40303e:	d103      	bne.n	403048 <freertos_uart_serial_read_packet+0x40>
  403040:	4b71      	ldr	r3, [pc, #452]	; (403208 <freertos_uart_serial_read_packet+0x200>)
  403042:	4798      	blx	r3
  403044:	bf00      	nop
  403046:	e7fd      	b.n	403044 <freertos_uart_serial_read_packet+0x3c>
	configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read !=
  403048:	496e      	ldr	r1, [pc, #440]	; (403204 <freertos_uart_serial_read_packet+0x1fc>)
  40304a:	69ba      	ldr	r2, [r7, #24]
  40304c:	4613      	mov	r3, r2
  40304e:	00db      	lsls	r3, r3, #3
  403050:	1a9b      	subs	r3, r3, r2
  403052:	009b      	lsls	r3, r3, #2
  403054:	440b      	add	r3, r1
  403056:	3318      	adds	r3, #24
  403058:	681b      	ldr	r3, [r3, #0]
  40305a:	2b01      	cmp	r3, #1
  40305c:	d103      	bne.n	403066 <freertos_uart_serial_read_packet+0x5e>
  40305e:	4b6a      	ldr	r3, [pc, #424]	; (403208 <freertos_uart_serial_read_packet+0x200>)
  403060:	4798      	blx	r3
  403062:	bf00      	nop
  403064:	e7fd      	b.n	403062 <freertos_uart_serial_read_packet+0x5a>
			RX_NOT_USED);

	/* Only do anything if the UART is valid. */
	if (uart_index < MAX_UARTS) {
  403066:	69bb      	ldr	r3, [r7, #24]
  403068:	2b00      	cmp	r3, #0
  40306a:	f300 80c2 	bgt.w	4031f2 <freertos_uart_serial_read_packet+0x1ea>
		/* Must not request more bytes than will fit in the buffer. */
		if (len <=
				(rx_buffer_definitions[uart_index].past_rx_buffer_end_address
  40306e:	4965      	ldr	r1, [pc, #404]	; (403204 <freertos_uart_serial_read_packet+0x1fc>)
  403070:	69ba      	ldr	r2, [r7, #24]
  403072:	4613      	mov	r3, r2
  403074:	00db      	lsls	r3, r3, #3
  403076:	1a9b      	subs	r3, r3, r2
  403078:	009b      	lsls	r3, r3, #2
  40307a:	440b      	add	r3, r1
  40307c:	6859      	ldr	r1, [r3, #4]
				- rx_buffer_definitions[uart_index].rx_buffer_start_address)) {
  40307e:	4861      	ldr	r0, [pc, #388]	; (403204 <freertos_uart_serial_read_packet+0x1fc>)
  403080:	69ba      	ldr	r2, [r7, #24]
  403082:	4613      	mov	r3, r2
  403084:	00db      	lsls	r3, r3, #3
  403086:	1a9b      	subs	r3, r3, r2
  403088:	009b      	lsls	r3, r3, #2
  40308a:	4403      	add	r3, r0
  40308c:	681b      	ldr	r3, [r3, #0]
  40308e:	1aca      	subs	r2, r1, r3
			RX_NOT_USED);

	/* Only do anything if the UART is valid. */
	if (uart_index < MAX_UARTS) {
		/* Must not request more bytes than will fit in the buffer. */
		if (len <=
  403090:	687b      	ldr	r3, [r7, #4]
  403092:	429a      	cmp	r2, r3
  403094:	f0c0 80ad 	bcc.w	4031f2 <freertos_uart_serial_read_packet+0x1ea>
				(rx_buffer_definitions[uart_index].past_rx_buffer_end_address
				- rx_buffer_definitions[uart_index].rx_buffer_start_address)) {
			/* Remember the time on entry. */
			vTaskSetTimeOutState(&time_out_definition);
  403098:	f107 0310 	add.w	r3, r7, #16
  40309c:	4618      	mov	r0, r3
  40309e:	4b5b      	ldr	r3, [pc, #364]	; (40320c <freertos_uart_serial_read_packet+0x204>)
  4030a0:	4798      	blx	r3

			/* If an Rx mutex is in use, attempt to obtain it. */
			if (rx_buffer_definitions[uart_index].rx_access_mutex != NULL) {
  4030a2:	4958      	ldr	r1, [pc, #352]	; (403204 <freertos_uart_serial_read_packet+0x1fc>)
  4030a4:	69ba      	ldr	r2, [r7, #24]
  4030a6:	4613      	mov	r3, r2
  4030a8:	00db      	lsls	r3, r3, #3
  4030aa:	1a9b      	subs	r3, r3, r2
  4030ac:	009b      	lsls	r3, r3, #2
  4030ae:	440b      	add	r3, r1
  4030b0:	3310      	adds	r3, #16
  4030b2:	685b      	ldr	r3, [r3, #4]
  4030b4:	2b00      	cmp	r3, #0
  4030b6:	d02f      	beq.n	403118 <freertos_uart_serial_read_packet+0x110>
				/* Attempt to obtain the mutex. */
				attempt_read = xSemaphoreTake(
  4030b8:	4952      	ldr	r1, [pc, #328]	; (403204 <freertos_uart_serial_read_packet+0x1fc>)
  4030ba:	69ba      	ldr	r2, [r7, #24]
  4030bc:	4613      	mov	r3, r2
  4030be:	00db      	lsls	r3, r3, #3
  4030c0:	1a9b      	subs	r3, r3, r2
  4030c2:	009b      	lsls	r3, r3, #2
  4030c4:	440b      	add	r3, r1
  4030c6:	3310      	adds	r3, #16
  4030c8:	685a      	ldr	r2, [r3, #4]
  4030ca:	683b      	ldr	r3, [r7, #0]
  4030cc:	4610      	mov	r0, r2
  4030ce:	2100      	movs	r1, #0
  4030d0:	461a      	mov	r2, r3
  4030d2:	2300      	movs	r3, #0
  4030d4:	4c4e      	ldr	r4, [pc, #312]	; (403210 <freertos_uart_serial_read_packet+0x208>)
  4030d6:	47a0      	blx	r4
  4030d8:	6278      	str	r0, [r7, #36]	; 0x24
						rx_buffer_definitions[uart_index].rx_access_mutex,
						block_time_ticks);

				if (attempt_read == pdTRUE) {
  4030da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4030dc:	2b01      	cmp	r3, #1
  4030de:	d11d      	bne.n	40311c <freertos_uart_serial_read_packet+0x114>
					/* The semaphore was obtained, adjust the block_time_ticks to take
					into account the time taken to obtain the semaphore. */
					if (xTaskCheckForTimeOut(&time_out_definition,
  4030e0:	f107 0210 	add.w	r2, r7, #16
  4030e4:	463b      	mov	r3, r7
  4030e6:	4610      	mov	r0, r2
  4030e8:	4619      	mov	r1, r3
  4030ea:	4b4a      	ldr	r3, [pc, #296]	; (403214 <freertos_uart_serial_read_packet+0x20c>)
  4030ec:	4798      	blx	r3
  4030ee:	4603      	mov	r3, r0
  4030f0:	2b01      	cmp	r3, #1
  4030f2:	d113      	bne.n	40311c <freertos_uart_serial_read_packet+0x114>
							&block_time_ticks) == pdTRUE) {
						attempt_read = pdFALSE;
  4030f4:	2300      	movs	r3, #0
  4030f6:	627b      	str	r3, [r7, #36]	; 0x24

						/* The port is not going to be used, so return the
						mutex now. */
						xSemaphoreGive(rx_buffer_definitions[uart_index].rx_access_mutex);
  4030f8:	4942      	ldr	r1, [pc, #264]	; (403204 <freertos_uart_serial_read_packet+0x1fc>)
  4030fa:	69ba      	ldr	r2, [r7, #24]
  4030fc:	4613      	mov	r3, r2
  4030fe:	00db      	lsls	r3, r3, #3
  403100:	1a9b      	subs	r3, r3, r2
  403102:	009b      	lsls	r3, r3, #2
  403104:	440b      	add	r3, r1
  403106:	3310      	adds	r3, #16
  403108:	685b      	ldr	r3, [r3, #4]
  40310a:	4618      	mov	r0, r3
  40310c:	2100      	movs	r1, #0
  40310e:	2200      	movs	r2, #0
  403110:	2300      	movs	r3, #0
  403112:	4c41      	ldr	r4, [pc, #260]	; (403218 <freertos_uart_serial_read_packet+0x210>)
  403114:	47a0      	blx	r4
  403116:	e001      	b.n	40311c <freertos_uart_serial_read_packet+0x114>
					}
				}
			} else {
				attempt_read = pdTRUE;
  403118:	2301      	movs	r3, #1
  40311a:	627b      	str	r3, [r7, #36]	; 0x24
			}

			if (attempt_read == pdTRUE) {
  40311c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40311e:	2b01      	cmp	r3, #1
  403120:	d167      	bne.n	4031f2 <freertos_uart_serial_read_packet+0x1ea>
				do {
					/* Wait until data is available. */
					xSemaphoreTake(rx_buffer_definitions[uart_index].rx_event_semaphore,
  403122:	4938      	ldr	r1, [pc, #224]	; (403204 <freertos_uart_serial_read_packet+0x1fc>)
  403124:	69ba      	ldr	r2, [r7, #24]
  403126:	4613      	mov	r3, r2
  403128:	00db      	lsls	r3, r3, #3
  40312a:	1a9b      	subs	r3, r3, r2
  40312c:	009b      	lsls	r3, r3, #2
  40312e:	440b      	add	r3, r1
  403130:	3310      	adds	r3, #16
  403132:	681a      	ldr	r2, [r3, #0]
  403134:	683b      	ldr	r3, [r7, #0]
  403136:	4610      	mov	r0, r2
  403138:	2100      	movs	r1, #0
  40313a:	461a      	mov	r2, r3
  40313c:	2300      	movs	r3, #0
  40313e:	4c34      	ldr	r4, [pc, #208]	; (403210 <freertos_uart_serial_read_packet+0x208>)
  403140:	47a0      	blx	r4
							block_time_ticks);

					/* Copy as much data as is available, up to however much
					a maximum of the total number of requested bytes. */
					bytes_read += freertos_copy_bytes_from_pdc_circular_buffer(
  403142:	69ba      	ldr	r2, [r7, #24]
  403144:	4613      	mov	r3, r2
  403146:	00db      	lsls	r3, r3, #3
  403148:	1a9b      	subs	r3, r3, r2
  40314a:	009b      	lsls	r3, r3, #2
  40314c:	4a2d      	ldr	r2, [pc, #180]	; (403204 <freertos_uart_serial_read_packet+0x1fc>)
  40314e:	1898      	adds	r0, r3, r2
							&(rx_buffer_definitions[uart_index]),
							all_uart_definitions[uart_index].pdc_base_address->PERIPH_RPR,
  403150:	4a2a      	ldr	r2, [pc, #168]	; (4031fc <freertos_uart_serial_read_packet+0x1f4>)
  403152:	69bb      	ldr	r3, [r7, #24]
  403154:	011b      	lsls	r3, r3, #4
  403156:	4413      	add	r3, r2
  403158:	685b      	ldr	r3, [r3, #4]
					xSemaphoreTake(rx_buffer_definitions[uart_index].rx_event_semaphore,
							block_time_ticks);

					/* Copy as much data as is available, up to however much
					a maximum of the total number of requested bytes. */
					bytes_read += freertos_copy_bytes_from_pdc_circular_buffer(
  40315a:	6819      	ldr	r1, [r3, #0]
  40315c:	68ba      	ldr	r2, [r7, #8]
  40315e:	6a3b      	ldr	r3, [r7, #32]
  403160:	441a      	add	r2, r3
  403162:	687c      	ldr	r4, [r7, #4]
  403164:	6a3b      	ldr	r3, [r7, #32]
  403166:	1ae3      	subs	r3, r4, r3
  403168:	4c2c      	ldr	r4, [pc, #176]	; (40321c <freertos_uart_serial_read_packet+0x214>)
  40316a:	47a0      	blx	r4
  40316c:	4603      	mov	r3, r0
  40316e:	6a3a      	ldr	r2, [r7, #32]
  403170:	4413      	add	r3, r2
  403172:	623b      	str	r3, [r7, #32]

					/* The Rx DMA will have stopped if the Rx buffer had become
					full before this read operation.  If bytes were removed by
					this read then there is guaranteed to be space in the Rx
					buffer and the Rx DMA can be restarted. */
					if (bytes_read > 0) {
  403174:	6a3b      	ldr	r3, [r7, #32]
  403176:	2b00      	cmp	r3, #0
  403178:	d013      	beq.n	4031a2 <freertos_uart_serial_read_packet+0x19a>
						taskENTER_CRITICAL();
  40317a:	4b29      	ldr	r3, [pc, #164]	; (403220 <freertos_uart_serial_read_packet+0x218>)
  40317c:	4798      	blx	r3
						{
							if(rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size == 0UL) {
  40317e:	4921      	ldr	r1, [pc, #132]	; (403204 <freertos_uart_serial_read_packet+0x1fc>)
  403180:	69ba      	ldr	r2, [r7, #24]
  403182:	4613      	mov	r3, r2
  403184:	00db      	lsls	r3, r3, #3
  403186:	1a9b      	subs	r3, r3, r2
  403188:	009b      	lsls	r3, r3, #2
  40318a:	440b      	add	r3, r1
  40318c:	3308      	adds	r3, #8
  40318e:	685b      	ldr	r3, [r3, #4]
  403190:	2b00      	cmp	r3, #0
  403192:	d104      	bne.n	40319e <freertos_uart_serial_read_packet+0x196>
								configure_rx_dma(uart_index, data_removed);
  403194:	69bb      	ldr	r3, [r7, #24]
  403196:	4618      	mov	r0, r3
  403198:	2101      	movs	r1, #1
  40319a:	4b22      	ldr	r3, [pc, #136]	; (403224 <freertos_uart_serial_read_packet+0x21c>)
  40319c:	4798      	blx	r3
							}
						}
						taskEXIT_CRITICAL();
  40319e:	4b22      	ldr	r3, [pc, #136]	; (403228 <freertos_uart_serial_read_packet+0x220>)
  4031a0:	4798      	blx	r3

				  /* Until all the requested bytes are received, or the function
				  runs out of time. */
				} while ((bytes_read < len) && (xTaskCheckForTimeOut(
						&time_out_definition,
						&block_time_ticks) == pdFALSE));
  4031a2:	6a3a      	ldr	r2, [r7, #32]
  4031a4:	687b      	ldr	r3, [r7, #4]
  4031a6:	429a      	cmp	r2, r3
  4031a8:	d209      	bcs.n	4031be <freertos_uart_serial_read_packet+0x1b6>
						taskEXIT_CRITICAL();
					}

				  /* Until all the requested bytes are received, or the function
				  runs out of time. */
				} while ((bytes_read < len) && (xTaskCheckForTimeOut(
  4031aa:	f107 0210 	add.w	r2, r7, #16
  4031ae:	463b      	mov	r3, r7
  4031b0:	4610      	mov	r0, r2
  4031b2:	4619      	mov	r1, r3
  4031b4:	4b17      	ldr	r3, [pc, #92]	; (403214 <freertos_uart_serial_read_packet+0x20c>)
  4031b6:	4798      	blx	r3
  4031b8:	4603      	mov	r3, r0
  4031ba:	2b00      	cmp	r3, #0
  4031bc:	d0b1      	beq.n	403122 <freertos_uart_serial_read_packet+0x11a>
						&time_out_definition,
						&block_time_ticks) == pdFALSE));

				if (rx_buffer_definitions[uart_index].rx_access_mutex != NULL) {
  4031be:	4911      	ldr	r1, [pc, #68]	; (403204 <freertos_uart_serial_read_packet+0x1fc>)
  4031c0:	69ba      	ldr	r2, [r7, #24]
  4031c2:	4613      	mov	r3, r2
  4031c4:	00db      	lsls	r3, r3, #3
  4031c6:	1a9b      	subs	r3, r3, r2
  4031c8:	009b      	lsls	r3, r3, #2
  4031ca:	440b      	add	r3, r1
  4031cc:	3310      	adds	r3, #16
  4031ce:	685b      	ldr	r3, [r3, #4]
  4031d0:	2b00      	cmp	r3, #0
  4031d2:	d00e      	beq.n	4031f2 <freertos_uart_serial_read_packet+0x1ea>
					/* Return the mutex. */
					xSemaphoreGive(rx_buffer_definitions[uart_index].rx_access_mutex);
  4031d4:	490b      	ldr	r1, [pc, #44]	; (403204 <freertos_uart_serial_read_packet+0x1fc>)
  4031d6:	69ba      	ldr	r2, [r7, #24]
  4031d8:	4613      	mov	r3, r2
  4031da:	00db      	lsls	r3, r3, #3
  4031dc:	1a9b      	subs	r3, r3, r2
  4031de:	009b      	lsls	r3, r3, #2
  4031e0:	440b      	add	r3, r1
  4031e2:	3310      	adds	r3, #16
  4031e4:	685b      	ldr	r3, [r3, #4]
  4031e6:	4618      	mov	r0, r3
  4031e8:	2100      	movs	r1, #0
  4031ea:	2200      	movs	r2, #0
  4031ec:	2300      	movs	r3, #0
  4031ee:	4c0a      	ldr	r4, [pc, #40]	; (403218 <freertos_uart_serial_read_packet+0x210>)
  4031f0:	47a0      	blx	r4
				}
			}
		}
	}

	return bytes_read;
  4031f2:	6a3b      	ldr	r3, [r7, #32]
}
  4031f4:	4618      	mov	r0, r3
  4031f6:	372c      	adds	r7, #44	; 0x2c
  4031f8:	46bd      	mov	sp, r7
  4031fa:	bd90      	pop	{r4, r7, pc}
  4031fc:	00412880 	.word	0x00412880
  403200:	00401e9d 	.word	0x00401e9d
  403204:	20000a70 	.word	0x20000a70
  403208:	00405dad 	.word	0x00405dad
  40320c:	00407409 	.word	0x00407409
  403210:	00406571 	.word	0x00406571
  403214:	00407441 	.word	0x00407441
  403218:	00406345 	.word	0x00406345
  40321c:	0040208d 	.word	0x0040208d
  403220:	00405d69 	.word	0x00405d69
  403224:	0040322d 	.word	0x0040322d
  403228:	00405d85 	.word	0x00405d85

0040322c <configure_rx_dma>:
 * For internal use only.
 * Configures the Rx DMA to receive data into free space within the Rx buffer.
 */
static void configure_rx_dma(uint32_t uart_index,
		enum buffer_operations operation_performed)
{
  40322c:	b580      	push	{r7, lr}
  40322e:	b084      	sub	sp, #16
  403230:	af00      	add	r7, sp, #0
  403232:	6078      	str	r0, [r7, #4]
  403234:	460b      	mov	r3, r1
  403236:	70fb      	strb	r3, [r7, #3]
	freertos_pdc_rx_control_t *rx_buffer_definition;

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  403238:	687a      	ldr	r2, [r7, #4]
  40323a:	4613      	mov	r3, r2
  40323c:	00db      	lsls	r3, r3, #3
  40323e:	1a9b      	subs	r3, r3, r2
  403240:	009b      	lsls	r3, r3, #2
  403242:	4a36      	ldr	r2, [pc, #216]	; (40331c <configure_rx_dma+0xf0>)
  403244:	4413      	add	r3, r2
  403246:	60fb      	str	r3, [r7, #12]

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  403248:	68fb      	ldr	r3, [r7, #12]
  40324a:	699b      	ldr	r3, [r3, #24]
  40324c:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  40324e:	68fb      	ldr	r3, [r7, #12]
  403250:	689b      	ldr	r3, [r3, #8]
	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  403252:	429a      	cmp	r2, r3
  403254:	d10e      	bne.n	403274 <configure_rx_dma+0x48>
		/* The read pointer and the write pointer are equal.  If this function
		was called because data was added to the buffer, then there is no free
		space in the buffer remaining.  If this function was called because data
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
  403256:	78fb      	ldrb	r3, [r7, #3]
  403258:	2b00      	cmp	r3, #0
  40325a:	d103      	bne.n	403264 <configure_rx_dma+0x38>
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
  40325c:	68fb      	ldr	r3, [r7, #12]
  40325e:	2200      	movs	r2, #0
  403260:	60da      	str	r2, [r3, #12]
  403262:	e01e      	b.n	4032a2 <configure_rx_dma+0x76>
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403264:	68fb      	ldr	r3, [r7, #12]
  403266:	685a      	ldr	r2, [r3, #4]
  403268:	68fb      	ldr	r3, [r7, #12]
  40326a:	689b      	ldr	r3, [r3, #8]
  40326c:	1ad2      	subs	r2, r2, r3
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
  40326e:	68fb      	ldr	r3, [r7, #12]
  403270:	60da      	str	r2, [r3, #12]
  403272:	e016      	b.n	4032a2 <configure_rx_dma+0x76>
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  403274:	68fb      	ldr	r3, [r7, #12]
  403276:	699b      	ldr	r3, [r3, #24]
  403278:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  40327a:	68fb      	ldr	r3, [r7, #12]
  40327c:	689b      	ldr	r3, [r3, #8]
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  40327e:	429a      	cmp	r2, r3
  403280:	d908      	bls.n	403294 <configure_rx_dma+0x68>
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403282:	68fb      	ldr	r3, [r7, #12]
  403284:	699b      	ldr	r3, [r3, #24]
  403286:	461a      	mov	r2, r3
  403288:	68fb      	ldr	r3, [r7, #12]
  40328a:	689b      	ldr	r3, [r3, #8]
  40328c:	1ad2      	subs	r2, r2, r3
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  40328e:	68fb      	ldr	r3, [r7, #12]
  403290:	60da      	str	r2, [r3, #12]
  403292:	e006      	b.n	4032a2 <configure_rx_dma+0x76>
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403294:	68fb      	ldr	r3, [r7, #12]
  403296:	685a      	ldr	r2, [r3, #4]
  403298:	68fb      	ldr	r3, [r7, #12]
  40329a:	689b      	ldr	r3, [r3, #8]
  40329c:	1ad2      	subs	r2, r2, r3
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  40329e:	68fb      	ldr	r3, [r7, #12]
  4032a0:	60da      	str	r2, [r3, #12]
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	}

	configASSERT((rx_buffer_definition->rx_pdc_parameters.ul_addr+
  4032a2:	68fb      	ldr	r3, [r7, #12]
  4032a4:	689a      	ldr	r2, [r3, #8]
  4032a6:	68fb      	ldr	r3, [r7, #12]
  4032a8:	68db      	ldr	r3, [r3, #12]
  4032aa:	441a      	add	r2, r3
  4032ac:	68fb      	ldr	r3, [r7, #12]
  4032ae:	685b      	ldr	r3, [r3, #4]
  4032b0:	429a      	cmp	r2, r3
  4032b2:	d903      	bls.n	4032bc <configure_rx_dma+0x90>
  4032b4:	4b1a      	ldr	r3, [pc, #104]	; (403320 <configure_rx_dma+0xf4>)
  4032b6:	4798      	blx	r3
  4032b8:	bf00      	nop
  4032ba:	e7fd      	b.n	4032b8 <configure_rx_dma+0x8c>
			rx_buffer_definition->rx_pdc_parameters.ul_size) <=
			rx_buffer_definition->past_rx_buffer_end_address);

	if (rx_buffer_definition->rx_pdc_parameters.ul_size > 0) {
  4032bc:	68fb      	ldr	r3, [r7, #12]
  4032be:	68db      	ldr	r3, [r3, #12]
  4032c0:	2b00      	cmp	r3, #0
  4032c2:	d01e      	beq.n	403302 <configure_rx_dma+0xd6>
		/* Restart the DMA to receive into whichever space was calculated
		as remaining.  First clear any characters that might already be in the
		registers. */
		pdc_rx_init(
  4032c4:	4a17      	ldr	r2, [pc, #92]	; (403324 <configure_rx_dma+0xf8>)
  4032c6:	687b      	ldr	r3, [r7, #4]
  4032c8:	011b      	lsls	r3, r3, #4
  4032ca:	4413      	add	r3, r2
  4032cc:	685a      	ldr	r2, [r3, #4]
  4032ce:	68fb      	ldr	r3, [r7, #12]
  4032d0:	3308      	adds	r3, #8
  4032d2:	4610      	mov	r0, r2
  4032d4:	4619      	mov	r1, r3
  4032d6:	2200      	movs	r2, #0
  4032d8:	4b13      	ldr	r3, [pc, #76]	; (403328 <configure_rx_dma+0xfc>)
  4032da:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
  4032dc:	4a11      	ldr	r2, [pc, #68]	; (403324 <configure_rx_dma+0xf8>)
  4032de:	687b      	ldr	r3, [r7, #4]
  4032e0:	011b      	lsls	r3, r3, #4
  4032e2:	4413      	add	r3, r2
  4032e4:	685b      	ldr	r3, [r3, #4]
  4032e6:	4618      	mov	r0, r3
  4032e8:	2101      	movs	r1, #1
  4032ea:	4b10      	ldr	r3, [pc, #64]	; (40332c <configure_rx_dma+0x100>)
  4032ec:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  4032ee:	4a0d      	ldr	r2, [pc, #52]	; (403324 <configure_rx_dma+0xf8>)
  4032f0:	687b      	ldr	r3, [r7, #4]
  4032f2:	011b      	lsls	r3, r3, #4
  4032f4:	4413      	add	r3, r2
  4032f6:	681b      	ldr	r3, [r3, #0]
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
  4032f8:	4618      	mov	r0, r3
  4032fa:	2109      	movs	r1, #9
  4032fc:	4b0c      	ldr	r3, [pc, #48]	; (403330 <configure_rx_dma+0x104>)
  4032fe:	4798      	blx	r3
  403300:	e008      	b.n	403314 <configure_rx_dma+0xe8>
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  403302:	4a08      	ldr	r2, [pc, #32]	; (403324 <configure_rx_dma+0xf8>)
  403304:	687b      	ldr	r3, [r7, #4]
  403306:	011b      	lsls	r3, r3, #4
  403308:	4413      	add	r3, r2
  40330a:	681b      	ldr	r3, [r3, #0]
				UART_IER_ENDRX | UART_IER_RXRDY);
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
  40330c:	4618      	mov	r0, r3
  40330e:	2109      	movs	r1, #9
  403310:	4b08      	ldr	r3, [pc, #32]	; (403334 <configure_rx_dma+0x108>)
  403312:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDRX | UART_IDR_RXRDY);
	}
}
  403314:	3710      	adds	r7, #16
  403316:	46bd      	mov	sp, r7
  403318:	bd80      	pop	{r7, pc}
  40331a:	bf00      	nop
  40331c:	20000a70 	.word	0x20000a70
  403320:	00405dad 	.word	0x00405dad
  403324:	00412880 	.word	0x00412880
  403328:	004045c1 	.word	0x004045c1
  40332c:	00404605 	.word	0x00404605
  403330:	0040565d 	.word	0x0040565d
  403334:	00405679 	.word	0x00405679

00403338 <local_uart_handler>:
/*
 * For internal use only.
 * A common UART interrupt handler that is called for all UART peripherals.
 */
static void local_uart_handler(const portBASE_TYPE uart_index)
{
  403338:	b590      	push	{r4, r7, lr}
  40333a:	b087      	sub	sp, #28
  40333c:	af00      	add	r7, sp, #0
  40333e:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  403340:	2300      	movs	r3, #0
  403342:	60fb      	str	r3, [r7, #12]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
  403344:	4a61      	ldr	r2, [pc, #388]	; (4034cc <local_uart_handler+0x194>)
  403346:	687b      	ldr	r3, [r7, #4]
  403348:	011b      	lsls	r3, r3, #4
  40334a:	4413      	add	r3, r2
  40334c:	681b      	ldr	r3, [r3, #0]
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
  40334e:	4618      	mov	r0, r3
  403350:	4b5f      	ldr	r3, [pc, #380]	; (4034d0 <local_uart_handler+0x198>)
  403352:	4798      	blx	r3
  403354:	6178      	str	r0, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
			all_uart_definitions[uart_index].peripheral_base_address);
  403356:	4a5d      	ldr	r2, [pc, #372]	; (4034cc <local_uart_handler+0x194>)
  403358:	687b      	ldr	r3, [r7, #4]
  40335a:	011b      	lsls	r3, r3, #4
  40335c:	4413      	add	r3, r2
  40335e:	681b      	ldr	r3, [r3, #0]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
  403360:	4618      	mov	r0, r3
  403362:	4b5c      	ldr	r3, [pc, #368]	; (4034d4 <local_uart_handler+0x19c>)
  403364:	4798      	blx	r3
  403366:	4603      	mov	r3, r0
  403368:	697a      	ldr	r2, [r7, #20]
  40336a:	4013      	ands	r3, r2
  40336c:	617b      	str	r3, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  40336e:	687a      	ldr	r2, [r7, #4]
  403370:	4613      	mov	r3, r2
  403372:	00db      	lsls	r3, r3, #3
  403374:	1a9b      	subs	r3, r3, r2
  403376:	009b      	lsls	r3, r3, #2
  403378:	4a57      	ldr	r2, [pc, #348]	; (4034d8 <local_uart_handler+0x1a0>)
  40337a:	4413      	add	r3, r2
  40337c:	613b      	str	r3, [r7, #16]

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
  40337e:	697b      	ldr	r3, [r7, #20]
  403380:	f003 0310 	and.w	r3, r3, #16
  403384:	2b00      	cmp	r3, #0
  403386:	d02e      	beq.n	4033e6 <local_uart_handler+0xae>
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  403388:	4a50      	ldr	r2, [pc, #320]	; (4034cc <local_uart_handler+0x194>)
  40338a:	687b      	ldr	r3, [r7, #4]
  40338c:	011b      	lsls	r3, r3, #4
  40338e:	4413      	add	r3, r2
  403390:	681b      	ldr	r3, [r3, #0]

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
		uart_disable_interrupt(
  403392:	4618      	mov	r0, r3
  403394:	2110      	movs	r1, #16
  403396:	4b51      	ldr	r3, [pc, #324]	; (4034dc <local_uart_handler+0x1a4>)
  403398:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDTX);

		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  40339a:	4a51      	ldr	r2, [pc, #324]	; (4034e0 <local_uart_handler+0x1a8>)
  40339c:	687b      	ldr	r3, [r7, #4]
  40339e:	00db      	lsls	r3, r3, #3
  4033a0:	4413      	add	r3, r2
  4033a2:	685b      	ldr	r3, [r3, #4]
  4033a4:	2b00      	cmp	r3, #0
  4033a6:	d00c      	beq.n	4033c2 <local_uart_handler+0x8a>
			xSemaphoreGiveFromISR(
  4033a8:	4a4d      	ldr	r2, [pc, #308]	; (4034e0 <local_uart_handler+0x1a8>)
  4033aa:	687b      	ldr	r3, [r7, #4]
  4033ac:	00db      	lsls	r3, r3, #3
  4033ae:	4413      	add	r3, r2
  4033b0:	685a      	ldr	r2, [r3, #4]
  4033b2:	f107 030c 	add.w	r3, r7, #12
  4033b6:	4610      	mov	r0, r2
  4033b8:	2100      	movs	r1, #0
  4033ba:	461a      	mov	r2, r3
  4033bc:	2300      	movs	r3, #0
  4033be:	4c49      	ldr	r4, [pc, #292]	; (4034e4 <local_uart_handler+0x1ac>)
  4033c0:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (tx_dma_control[uart_index].transaction_complete_notification_semaphore != NULL) {
  4033c2:	4b47      	ldr	r3, [pc, #284]	; (4034e0 <local_uart_handler+0x1a8>)
  4033c4:	687a      	ldr	r2, [r7, #4]
  4033c6:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  4033ca:	2b00      	cmp	r3, #0
  4033cc:	d00b      	beq.n	4033e6 <local_uart_handler+0xae>
			xSemaphoreGiveFromISR(
  4033ce:	4b44      	ldr	r3, [pc, #272]	; (4034e0 <local_uart_handler+0x1a8>)
  4033d0:	687a      	ldr	r2, [r7, #4]
  4033d2:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4033d6:	f107 030c 	add.w	r3, r7, #12
  4033da:	4610      	mov	r0, r2
  4033dc:	2100      	movs	r1, #0
  4033de:	461a      	mov	r2, r3
  4033e0:	2300      	movs	r3, #0
  4033e2:	4c40      	ldr	r4, [pc, #256]	; (4034e4 <local_uart_handler+0x1ac>)
  4033e4:	47a0      	blx	r4
					tx_dma_control[uart_index].transaction_complete_notification_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & UART_SR_ENDRX) != 0UL) {
  4033e6:	697b      	ldr	r3, [r7, #20]
  4033e8:	f003 0308 	and.w	r3, r3, #8
  4033ec:	2b00      	cmp	r3, #0
  4033ee:	d033      	beq.n	403458 <local_uart_handler+0x120>
		/* It is possible to initialise the peripheral to only use Tx and not Rx.
		Check that Rx has been initialised. */
		configASSERT(rx_buffer_definition->next_byte_to_read);
  4033f0:	693b      	ldr	r3, [r7, #16]
  4033f2:	699b      	ldr	r3, [r3, #24]
  4033f4:	2b00      	cmp	r3, #0
  4033f6:	d103      	bne.n	403400 <local_uart_handler+0xc8>
  4033f8:	4b3b      	ldr	r3, [pc, #236]	; (4034e8 <local_uart_handler+0x1b0>)
  4033fa:	4798      	blx	r3
  4033fc:	bf00      	nop
  4033fe:	e7fd      	b.n	4033fc <local_uart_handler+0xc4>
		configASSERT(rx_buffer_definition->next_byte_to_read !=
  403400:	693b      	ldr	r3, [r7, #16]
  403402:	699b      	ldr	r3, [r3, #24]
  403404:	2b01      	cmp	r3, #1
  403406:	d103      	bne.n	403410 <local_uart_handler+0xd8>
  403408:	4b37      	ldr	r3, [pc, #220]	; (4034e8 <local_uart_handler+0x1b0>)
  40340a:	4798      	blx	r3
  40340c:	bf00      	nop
  40340e:	e7fd      	b.n	40340c <local_uart_handler+0xd4>
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  403410:	693b      	ldr	r3, [r7, #16]
  403412:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;
  403414:	693b      	ldr	r3, [r7, #16]
  403416:	68db      	ldr	r3, [r3, #12]
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  403418:	441a      	add	r2, r3
  40341a:	693b      	ldr	r3, [r7, #16]
  40341c:	609a      	str	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  40341e:	693b      	ldr	r3, [r7, #16]
  403420:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->past_rx_buffer_end_address)
  403422:	693b      	ldr	r3, [r7, #16]
  403424:	685b      	ldr	r3, [r3, #4]
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  403426:	429a      	cmp	r2, r3
  403428:	d303      	bcc.n	403432 <local_uart_handler+0xfa>
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
					rx_buffer_definition->rx_buffer_start_address;
  40342a:	693b      	ldr	r3, [r7, #16]
  40342c:	681a      	ldr	r2, [r3, #0]

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
  40342e:	693b      	ldr	r3, [r7, #16]
  403430:	609a      	str	r2, [r3, #8]
					rx_buffer_definition->rx_buffer_start_address;
		}

		/* Reset the Rx DMA to receive data into whatever free space remains in
		the Rx buffer. */
		configure_rx_dma(uart_index, data_added);
  403432:	687b      	ldr	r3, [r7, #4]
  403434:	4618      	mov	r0, r3
  403436:	2100      	movs	r1, #0
  403438:	4b2c      	ldr	r3, [pc, #176]	; (4034ec <local_uart_handler+0x1b4>)
  40343a:	4798      	blx	r3

		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  40343c:	693b      	ldr	r3, [r7, #16]
  40343e:	691b      	ldr	r3, [r3, #16]
  403440:	2b00      	cmp	r3, #0
  403442:	d009      	beq.n	403458 <local_uart_handler+0x120>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  403444:	693b      	ldr	r3, [r7, #16]
  403446:	691a      	ldr	r2, [r3, #16]
  403448:	f107 030c 	add.w	r3, r7, #12
  40344c:	4610      	mov	r0, r2
  40344e:	2100      	movs	r1, #0
  403450:	461a      	mov	r2, r3
  403452:	2300      	movs	r3, #0
  403454:	4c23      	ldr	r4, [pc, #140]	; (4034e4 <local_uart_handler+0x1ac>)
  403456:	47a0      	blx	r4
	 * It happened only when in PDC mode with TXRDY and RXRDY interrupts since
	 * the flags has been cleared by PDC.
	 * As the TXRDY is never enabled in this service, here we
	 * check the RXRDY interrupt case.
	 */
	if (uart_status == 0UL) {
  403458:	697b      	ldr	r3, [r7, #20]
  40345a:	2b00      	cmp	r3, #0
  40345c:	d10d      	bne.n	40347a <local_uart_handler+0x142>
		/* Character has been placed into the Rx buffer. */
		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  40345e:	693b      	ldr	r3, [r7, #16]
  403460:	691b      	ldr	r3, [r3, #16]
  403462:	2b00      	cmp	r3, #0
  403464:	d009      	beq.n	40347a <local_uart_handler+0x142>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  403466:	693b      	ldr	r3, [r7, #16]
  403468:	691a      	ldr	r2, [r3, #16]
  40346a:	f107 030c 	add.w	r3, r7, #12
  40346e:	4610      	mov	r0, r2
  403470:	2100      	movs	r1, #0
  403472:	461a      	mov	r2, r3
  403474:	2300      	movs	r3, #0
  403476:	4c1b      	ldr	r4, [pc, #108]	; (4034e4 <local_uart_handler+0x1ac>)
  403478:	47a0      	blx	r4
					rx_buffer_definition->rx_event_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
  40347a:	697b      	ldr	r3, [r7, #20]
  40347c:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
  403480:	2b00      	cmp	r3, #0
  403482:	d01b      	beq.n	4034bc <local_uart_handler+0x184>
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
				all_uart_definitions[uart_index].peripheral_base_address);
  403484:	4a11      	ldr	r2, [pc, #68]	; (4034cc <local_uart_handler+0x194>)
  403486:	687b      	ldr	r3, [r7, #4]
  403488:	011b      	lsls	r3, r3, #4
  40348a:	4413      	add	r3, r2
  40348c:	681b      	ldr	r3, [r3, #0]
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
  40348e:	4618      	mov	r0, r3
  403490:	4b17      	ldr	r3, [pc, #92]	; (4034f0 <local_uart_handler+0x1b8>)
  403492:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address);
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  403494:	4a12      	ldr	r2, [pc, #72]	; (4034e0 <local_uart_handler+0x1a8>)
  403496:	687b      	ldr	r3, [r7, #4]
  403498:	00db      	lsls	r3, r3, #3
  40349a:	4413      	add	r3, r2
  40349c:	685b      	ldr	r3, [r3, #4]
  40349e:	2b00      	cmp	r3, #0
  4034a0:	d00c      	beq.n	4034bc <local_uart_handler+0x184>
			xSemaphoreGiveFromISR(
  4034a2:	4a0f      	ldr	r2, [pc, #60]	; (4034e0 <local_uart_handler+0x1a8>)
  4034a4:	687b      	ldr	r3, [r7, #4]
  4034a6:	00db      	lsls	r3, r3, #3
  4034a8:	4413      	add	r3, r2
  4034aa:	685a      	ldr	r2, [r3, #4]
  4034ac:	f107 030c 	add.w	r3, r7, #12
  4034b0:	4610      	mov	r0, r2
  4034b2:	2100      	movs	r1, #0
  4034b4:	461a      	mov	r2, r3
  4034b6:	2300      	movs	r3, #0
  4034b8:	4c0a      	ldr	r4, [pc, #40]	; (4034e4 <local_uart_handler+0x1ac>)
  4034ba:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  4034bc:	68fb      	ldr	r3, [r7, #12]
  4034be:	2b00      	cmp	r3, #0
  4034c0:	d001      	beq.n	4034c6 <local_uart_handler+0x18e>
  4034c2:	4b0c      	ldr	r3, [pc, #48]	; (4034f4 <local_uart_handler+0x1bc>)
  4034c4:	4798      	blx	r3
}
  4034c6:	371c      	adds	r7, #28
  4034c8:	46bd      	mov	sp, r7
  4034ca:	bd90      	pop	{r4, r7, pc}
  4034cc:	00412880 	.word	0x00412880
  4034d0:	004056ad 	.word	0x004056ad
  4034d4:	00405695 	.word	0x00405695
  4034d8:	20000a70 	.word	0x20000a70
  4034dc:	00405679 	.word	0x00405679
  4034e0:	20000a8c 	.word	0x20000a8c
  4034e4:	004064b5 	.word	0x004064b5
  4034e8:	00405dad 	.word	0x00405dad
  4034ec:	0040322d 	.word	0x0040322d
  4034f0:	004056c5 	.word	0x004056c5
  4034f4:	00405d51 	.word	0x00405d51

004034f8 <UART0_Handler>:
#endif /* UART */

#ifdef UART0

void UART0_Handler(void)
{
  4034f8:	b580      	push	{r7, lr}
  4034fa:	af00      	add	r7, sp, #0
	local_uart_handler(0);
  4034fc:	2000      	movs	r0, #0
  4034fe:	4b01      	ldr	r3, [pc, #4]	; (403504 <UART0_Handler+0xc>)
  403500:	4798      	blx	r3
}
  403502:	bd80      	pop	{r7, pc}
  403504:	00403339 	.word	0x00403339

00403508 <UART1_Handler>:
#endif /* UART0 */

#ifdef UART1

void UART1_Handler(void)
{
  403508:	b580      	push	{r7, lr}
  40350a:	af00      	add	r7, sp, #0
	local_uart_handler(1);
  40350c:	2001      	movs	r0, #1
  40350e:	4b01      	ldr	r3, [pc, #4]	; (403514 <UART1_Handler+0xc>)
  403510:	4798      	blx	r3
}
  403512:	bd80      	pop	{r7, pc}
  403514:	00403339 	.word	0x00403339

00403518 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  403518:	b480      	push	{r7}
  40351a:	b083      	sub	sp, #12
  40351c:	af00      	add	r7, sp, #0
  40351e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403520:	687b      	ldr	r3, [r7, #4]
  403522:	2b07      	cmp	r3, #7
  403524:	d825      	bhi.n	403572 <osc_get_rate+0x5a>
  403526:	a201      	add	r2, pc, #4	; (adr r2, 40352c <osc_get_rate+0x14>)
  403528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40352c:	0040354d 	.word	0x0040354d
  403530:	00403553 	.word	0x00403553
  403534:	00403559 	.word	0x00403559
  403538:	0040355f 	.word	0x0040355f
  40353c:	00403563 	.word	0x00403563
  403540:	00403567 	.word	0x00403567
  403544:	0040356b 	.word	0x0040356b
  403548:	0040356f 	.word	0x0040356f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40354c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  403550:	e010      	b.n	403574 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  403552:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403556:	e00d      	b.n	403574 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  403558:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40355c:	e00a      	b.n	403574 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40355e:	4b08      	ldr	r3, [pc, #32]	; (403580 <osc_get_rate+0x68>)
  403560:	e008      	b.n	403574 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  403562:	4b08      	ldr	r3, [pc, #32]	; (403584 <osc_get_rate+0x6c>)
  403564:	e006      	b.n	403574 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  403566:	4b08      	ldr	r3, [pc, #32]	; (403588 <osc_get_rate+0x70>)
  403568:	e004      	b.n	403574 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40356a:	4b07      	ldr	r3, [pc, #28]	; (403588 <osc_get_rate+0x70>)
  40356c:	e002      	b.n	403574 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40356e:	4b06      	ldr	r3, [pc, #24]	; (403588 <osc_get_rate+0x70>)
  403570:	e000      	b.n	403574 <osc_get_rate+0x5c>
	}

	return 0;
  403572:	2300      	movs	r3, #0
}
  403574:	4618      	mov	r0, r3
  403576:	370c      	adds	r7, #12
  403578:	46bd      	mov	sp, r7
  40357a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40357e:	4770      	bx	lr
  403580:	003d0900 	.word	0x003d0900
  403584:	007a1200 	.word	0x007a1200
  403588:	00b71b00 	.word	0x00b71b00

0040358c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40358c:	b580      	push	{r7, lr}
  40358e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  403590:	2006      	movs	r0, #6
  403592:	4b03      	ldr	r3, [pc, #12]	; (4035a0 <sysclk_get_main_hz+0x14>)
  403594:	4798      	blx	r3
  403596:	4603      	mov	r3, r0
  403598:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40359a:	4618      	mov	r0, r3
  40359c:	bd80      	pop	{r7, pc}
  40359e:	bf00      	nop
  4035a0:	00403519 	.word	0x00403519

004035a4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4035a4:	b580      	push	{r7, lr}
  4035a6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4035a8:	4b02      	ldr	r3, [pc, #8]	; (4035b4 <sysclk_get_cpu_hz+0x10>)
  4035aa:	4798      	blx	r3
  4035ac:	4603      	mov	r3, r0
  4035ae:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4035b0:	4618      	mov	r0, r3
  4035b2:	bd80      	pop	{r7, pc}
  4035b4:	0040358d 	.word	0x0040358d

004035b8 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  4035b8:	b480      	push	{r7}
  4035ba:	b083      	sub	sp, #12
  4035bc:	af00      	add	r7, sp, #0
  4035be:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4035c0:	687b      	ldr	r3, [r7, #4]
  4035c2:	2280      	movs	r2, #128	; 0x80
  4035c4:	601a      	str	r2, [r3, #0]
}
  4035c6:	370c      	adds	r7, #12
  4035c8:	46bd      	mov	sp, r7
  4035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4035ce:	4770      	bx	lr

004035d0 <spi_set_master_mode>:
 * \brief Set SPI to Master mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
  4035d0:	b480      	push	{r7}
  4035d2:	b083      	sub	sp, #12
  4035d4:	af00      	add	r7, sp, #0
  4035d6:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4035d8:	687b      	ldr	r3, [r7, #4]
  4035da:	685b      	ldr	r3, [r3, #4]
  4035dc:	f043 0201 	orr.w	r2, r3, #1
  4035e0:	687b      	ldr	r3, [r7, #4]
  4035e2:	605a      	str	r2, [r3, #4]
}
  4035e4:	370c      	adds	r7, #12
  4035e6:	46bd      	mov	sp, r7
  4035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4035ec:	4770      	bx	lr
  4035ee:	bf00      	nop

004035f0 <spi_set_fixed_peripheral_select>:
 *  Peripheral Chip Select is controlled by SPI_MR.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
  4035f0:	b480      	push	{r7}
  4035f2:	b083      	sub	sp, #12
  4035f4:	af00      	add	r7, sp, #0
  4035f6:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4035f8:	687b      	ldr	r3, [r7, #4]
  4035fa:	685b      	ldr	r3, [r3, #4]
  4035fc:	f023 0202 	bic.w	r2, r3, #2
  403600:	687b      	ldr	r3, [r7, #4]
  403602:	605a      	str	r2, [r3, #4]
}
  403604:	370c      	adds	r7, #12
  403606:	46bd      	mov	sp, r7
  403608:	f85d 7b04 	ldr.w	r7, [sp], #4
  40360c:	4770      	bx	lr
  40360e:	bf00      	nop

00403610 <spi_disable_peripheral_select_decode>:
 * \brief Disable Peripheral Select Decode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
  403610:	b480      	push	{r7}
  403612:	b083      	sub	sp, #12
  403614:	af00      	add	r7, sp, #0
  403616:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  403618:	687b      	ldr	r3, [r7, #4]
  40361a:	685b      	ldr	r3, [r3, #4]
  40361c:	f023 0204 	bic.w	r2, r3, #4
  403620:	687b      	ldr	r3, [r7, #4]
  403622:	605a      	str	r2, [r3, #4]
}
  403624:	370c      	adds	r7, #12
  403626:	46bd      	mov	sp, r7
  403628:	f85d 7b04 	ldr.w	r7, [sp], #4
  40362c:	4770      	bx	lr
  40362e:	bf00      	nop

00403630 <spi_get_peripheral_select_decode_setting>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
  403630:	b480      	push	{r7}
  403632:	b083      	sub	sp, #12
  403634:	af00      	add	r7, sp, #0
  403636:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  403638:	687b      	ldr	r3, [r7, #4]
  40363a:	685b      	ldr	r3, [r3, #4]
  40363c:	f003 0304 	and.w	r3, r3, #4
  403640:	2b00      	cmp	r3, #0
  403642:	d001      	beq.n	403648 <spi_get_peripheral_select_decode_setting+0x18>
		return 1;
  403644:	2301      	movs	r3, #1
  403646:	e000      	b.n	40364a <spi_get_peripheral_select_decode_setting+0x1a>
	} else {
		return 0;
  403648:	2300      	movs	r3, #0
	}
}
  40364a:	4618      	mov	r0, r3
  40364c:	370c      	adds	r7, #12
  40364e:	46bd      	mov	sp, r7
  403650:	f85d 7b04 	ldr.w	r7, [sp], #4
  403654:	4770      	bx	lr
  403656:	bf00      	nop

00403658 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  403658:	b480      	push	{r7}
  40365a:	b083      	sub	sp, #12
  40365c:	af00      	add	r7, sp, #0
  40365e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  403660:	687b      	ldr	r3, [r7, #4]
  403662:	685b      	ldr	r3, [r3, #4]
  403664:	f043 0210 	orr.w	r2, r3, #16
  403668:	687b      	ldr	r3, [r7, #4]
  40366a:	605a      	str	r2, [r3, #4]
}
  40366c:	370c      	adds	r7, #12
  40366e:	46bd      	mov	sp, r7
  403670:	f85d 7b04 	ldr.w	r7, [sp], #4
  403674:	4770      	bx	lr
  403676:	bf00      	nop

00403678 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  403678:	b480      	push	{r7}
  40367a:	b083      	sub	sp, #12
  40367c:	af00      	add	r7, sp, #0
  40367e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  403680:	687b      	ldr	r3, [r7, #4]
  403682:	685b      	ldr	r3, [r3, #4]
  403684:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  403688:	687b      	ldr	r3, [r7, #4]
  40368a:	605a      	str	r2, [r3, #4]
}
  40368c:	370c      	adds	r7, #12
  40368e:	46bd      	mov	sp, r7
  403690:	f85d 7b04 	ldr.w	r7, [sp], #4
  403694:	4770      	bx	lr
  403696:	bf00      	nop

00403698 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  403698:	b580      	push	{r7, lr}
  40369a:	b082      	sub	sp, #8
  40369c:	af00      	add	r7, sp, #0
  40369e:	6078      	str	r0, [r7, #4]
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  4036a0:	6878      	ldr	r0, [r7, #4]
  4036a2:	4b0f      	ldr	r3, [pc, #60]	; (4036e0 <spi_master_init+0x48>)
  4036a4:	4798      	blx	r3
#endif
	spi_reset(p_spi);
  4036a6:	6878      	ldr	r0, [r7, #4]
  4036a8:	4b0e      	ldr	r3, [pc, #56]	; (4036e4 <spi_master_init+0x4c>)
  4036aa:	4798      	blx	r3
	spi_set_master_mode(p_spi);
  4036ac:	6878      	ldr	r0, [r7, #4]
  4036ae:	4b0e      	ldr	r3, [pc, #56]	; (4036e8 <spi_master_init+0x50>)
  4036b0:	4798      	blx	r3
	spi_disable_mode_fault_detect(p_spi);
  4036b2:	6878      	ldr	r0, [r7, #4]
  4036b4:	4b0d      	ldr	r3, [pc, #52]	; (4036ec <spi_master_init+0x54>)
  4036b6:	4798      	blx	r3
	spi_disable_loopback(p_spi);
  4036b8:	6878      	ldr	r0, [r7, #4]
  4036ba:	4b0d      	ldr	r3, [pc, #52]	; (4036f0 <spi_master_init+0x58>)
  4036bc:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  4036be:	6878      	ldr	r0, [r7, #4]
  4036c0:	2100      	movs	r1, #0
  4036c2:	4b0c      	ldr	r3, [pc, #48]	; (4036f4 <spi_master_init+0x5c>)
  4036c4:	4798      	blx	r3
	spi_set_fixed_peripheral_select(p_spi);
  4036c6:	6878      	ldr	r0, [r7, #4]
  4036c8:	4b0b      	ldr	r3, [pc, #44]	; (4036f8 <spi_master_init+0x60>)
  4036ca:	4798      	blx	r3
	spi_disable_peripheral_select_decode(p_spi);
  4036cc:	6878      	ldr	r0, [r7, #4]
  4036ce:	4b0b      	ldr	r3, [pc, #44]	; (4036fc <spi_master_init+0x64>)
  4036d0:	4798      	blx	r3
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4036d2:	6878      	ldr	r0, [r7, #4]
  4036d4:	2100      	movs	r1, #0
  4036d6:	4b0a      	ldr	r3, [pc, #40]	; (403700 <spi_master_init+0x68>)
  4036d8:	4798      	blx	r3
}
  4036da:	3708      	adds	r7, #8
  4036dc:	46bd      	mov	sp, r7
  4036de:	bd80      	pop	{r7, pc}
  4036e0:	00405101 	.word	0x00405101
  4036e4:	004035b9 	.word	0x004035b9
  4036e8:	004035d1 	.word	0x004035d1
  4036ec:	00403659 	.word	0x00403659
  4036f0:	00403679 	.word	0x00403679
  4036f4:	00405119 	.word	0x00405119
  4036f8:	004035f1 	.word	0x004035f1
  4036fc:	00403611 	.word	0x00403611
  403700:	0040514d 	.word	0x0040514d

00403704 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  403704:	b590      	push	{r4, r7, lr}
  403706:	b087      	sub	sp, #28
  403708:	af00      	add	r7, sp, #0
  40370a:	60f8      	str	r0, [r7, #12]
  40370c:	60b9      	str	r1, [r7, #8]
  40370e:	603b      	str	r3, [r7, #0]
  403710:	4613      	mov	r3, r2
  403712:	71fb      	strb	r3, [r7, #7]
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  403714:	4b21      	ldr	r3, [pc, #132]	; (40379c <spi_master_setup_device+0x98>)
  403716:	4798      	blx	r3
  403718:	4603      	mov	r3, r0
  40371a:	6838      	ldr	r0, [r7, #0]
  40371c:	4619      	mov	r1, r3
  40371e:	4b20      	ldr	r3, [pc, #128]	; (4037a0 <spi_master_setup_device+0x9c>)
  403720:	4798      	blx	r3
  403722:	4603      	mov	r3, r0
  403724:	82fb      	strh	r3, [r7, #22]
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  403726:	68bb      	ldr	r3, [r7, #8]
  403728:	681b      	ldr	r3, [r3, #0]
  40372a:	68f8      	ldr	r0, [r7, #12]
  40372c:	4619      	mov	r1, r3
  40372e:	2200      	movs	r2, #0
  403730:	2300      	movs	r3, #0
  403732:	4c1c      	ldr	r4, [pc, #112]	; (4037a4 <spi_master_setup_device+0xa0>)
  403734:	47a0      	blx	r4
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  403736:	68bb      	ldr	r3, [r7, #8]
  403738:	681b      	ldr	r3, [r3, #0]
  40373a:	68f8      	ldr	r0, [r7, #12]
  40373c:	4619      	mov	r1, r3
  40373e:	2208      	movs	r2, #8
  403740:	4b19      	ldr	r3, [pc, #100]	; (4037a8 <spi_master_setup_device+0xa4>)
  403742:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  403744:	68bb      	ldr	r3, [r7, #8]
  403746:	681a      	ldr	r2, [r3, #0]
  403748:	8afb      	ldrh	r3, [r7, #22]
  40374a:	b2db      	uxtb	r3, r3
  40374c:	68f8      	ldr	r0, [r7, #12]
  40374e:	4611      	mov	r1, r2
  403750:	461a      	mov	r2, r3
  403752:	4b16      	ldr	r3, [pc, #88]	; (4037ac <spi_master_setup_device+0xa8>)
  403754:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  403756:	68bb      	ldr	r3, [r7, #8]
  403758:	681b      	ldr	r3, [r3, #0]
  40375a:	68f8      	ldr	r0, [r7, #12]
  40375c:	4619      	mov	r1, r3
  40375e:	2208      	movs	r2, #8
  403760:	4b13      	ldr	r3, [pc, #76]	; (4037b0 <spi_master_setup_device+0xac>)
  403762:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  403764:	68bb      	ldr	r3, [r7, #8]
  403766:	681a      	ldr	r2, [r3, #0]
  403768:	79fb      	ldrb	r3, [r7, #7]
  40376a:	085b      	lsrs	r3, r3, #1
  40376c:	b2db      	uxtb	r3, r3
  40376e:	68f8      	ldr	r0, [r7, #12]
  403770:	4611      	mov	r1, r2
  403772:	461a      	mov	r2, r3
  403774:	4b0f      	ldr	r3, [pc, #60]	; (4037b4 <spi_master_setup_device+0xb0>)
  403776:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  403778:	68bb      	ldr	r3, [r7, #8]
  40377a:	681a      	ldr	r2, [r3, #0]
  40377c:	79fb      	ldrb	r3, [r7, #7]
  40377e:	f003 0301 	and.w	r3, r3, #1
  403782:	2b00      	cmp	r3, #0
  403784:	bf14      	ite	ne
  403786:	2300      	movne	r3, #0
  403788:	2301      	moveq	r3, #1
  40378a:	b2db      	uxtb	r3, r3
  40378c:	68f8      	ldr	r0, [r7, #12]
  40378e:	4611      	mov	r1, r2
  403790:	461a      	mov	r2, r3
  403792:	4b09      	ldr	r3, [pc, #36]	; (4037b8 <spi_master_setup_device+0xb4>)
  403794:	4798      	blx	r3
}
  403796:	371c      	adds	r7, #28
  403798:	46bd      	mov	sp, r7
  40379a:	bd90      	pop	{r4, r7, pc}
  40379c:	004035a5 	.word	0x004035a5
  4037a0:	0040537d 	.word	0x0040537d
  4037a4:	0040540d 	.word	0x0040540d
  4037a8:	00405335 	.word	0x00405335
  4037ac:	004053bd 	.word	0x004053bd
  4037b0:	00405291 	.word	0x00405291
  4037b4:	004051f1 	.word	0x004051f1
  4037b8:	00405241 	.word	0x00405241

004037bc <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  4037bc:	b580      	push	{r7, lr}
  4037be:	b082      	sub	sp, #8
  4037c0:	af00      	add	r7, sp, #0
  4037c2:	6078      	str	r0, [r7, #4]
  4037c4:	6039      	str	r1, [r7, #0]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  4037c6:	6878      	ldr	r0, [r7, #4]
  4037c8:	4b10      	ldr	r3, [pc, #64]	; (40380c <spi_select_device+0x50>)
  4037ca:	4798      	blx	r3
  4037cc:	4603      	mov	r3, r0
  4037ce:	2b00      	cmp	r3, #0
  4037d0:	d00a      	beq.n	4037e8 <spi_select_device+0x2c>
		if (device->id < MAX_NUM_WITH_DECODER) {
  4037d2:	683b      	ldr	r3, [r7, #0]
  4037d4:	681b      	ldr	r3, [r3, #0]
  4037d6:	2b0f      	cmp	r3, #15
  4037d8:	d814      	bhi.n	403804 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  4037da:	683b      	ldr	r3, [r7, #0]
  4037dc:	681b      	ldr	r3, [r3, #0]
  4037de:	6878      	ldr	r0, [r7, #4]
  4037e0:	4619      	mov	r1, r3
  4037e2:	4b0b      	ldr	r3, [pc, #44]	; (403810 <spi_select_device+0x54>)
  4037e4:	4798      	blx	r3
  4037e6:	e00d      	b.n	403804 <spi_select_device+0x48>
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  4037e8:	683b      	ldr	r3, [r7, #0]
  4037ea:	681b      	ldr	r3, [r3, #0]
  4037ec:	2b03      	cmp	r3, #3
  4037ee:	d809      	bhi.n	403804 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  4037f0:	683b      	ldr	r3, [r7, #0]
  4037f2:	681b      	ldr	r3, [r3, #0]
  4037f4:	2201      	movs	r2, #1
  4037f6:	fa02 f303 	lsl.w	r3, r2, r3
  4037fa:	43db      	mvns	r3, r3
  4037fc:	6878      	ldr	r0, [r7, #4]
  4037fe:	4619      	mov	r1, r3
  403800:	4b03      	ldr	r3, [pc, #12]	; (403810 <spi_select_device+0x54>)
  403802:	4798      	blx	r3
		}
	}
}
  403804:	3708      	adds	r7, #8
  403806:	46bd      	mov	sp, r7
  403808:	bd80      	pop	{r7, pc}
  40380a:	bf00      	nop
  40380c:	00403631 	.word	0x00403631
  403810:	00405119 	.word	0x00405119

00403814 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  403814:	b580      	push	{r7, lr}
  403816:	b086      	sub	sp, #24
  403818:	af00      	add	r7, sp, #0
  40381a:	60f8      	str	r0, [r7, #12]
  40381c:	60b9      	str	r1, [r7, #8]
  40381e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  403820:	2300      	movs	r3, #0
  403822:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  403824:	68fb      	ldr	r3, [r7, #12]
  403826:	2b00      	cmp	r3, #0
  403828:	d002      	beq.n	403830 <_read+0x1c>
		return -1;
  40382a:	f04f 33ff 	mov.w	r3, #4294967295
  40382e:	e014      	b.n	40385a <_read+0x46>
	}

	for (; len > 0; --len) {
  403830:	e00f      	b.n	403852 <_read+0x3e>
		ptr_get(stdio_base, ptr);
  403832:	4b0c      	ldr	r3, [pc, #48]	; (403864 <_read+0x50>)
  403834:	681b      	ldr	r3, [r3, #0]
  403836:	4a0c      	ldr	r2, [pc, #48]	; (403868 <_read+0x54>)
  403838:	6812      	ldr	r2, [r2, #0]
  40383a:	4610      	mov	r0, r2
  40383c:	68b9      	ldr	r1, [r7, #8]
  40383e:	4798      	blx	r3
		ptr++;
  403840:	68bb      	ldr	r3, [r7, #8]
  403842:	3301      	adds	r3, #1
  403844:	60bb      	str	r3, [r7, #8]
		nChars++;
  403846:	697b      	ldr	r3, [r7, #20]
  403848:	3301      	adds	r3, #1
  40384a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40384c:	687b      	ldr	r3, [r7, #4]
  40384e:	3b01      	subs	r3, #1
  403850:	607b      	str	r3, [r7, #4]
  403852:	687b      	ldr	r3, [r7, #4]
  403854:	2b00      	cmp	r3, #0
  403856:	dcec      	bgt.n	403832 <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  403858:	697b      	ldr	r3, [r7, #20]
}
  40385a:	4618      	mov	r0, r3
  40385c:	3718      	adds	r7, #24
  40385e:	46bd      	mov	sp, r7
  403860:	bd80      	pop	{r7, pc}
  403862:	bf00      	nop
  403864:	20003fb8 	.word	0x20003fb8
  403868:	20003fc0 	.word	0x20003fc0

0040386c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40386c:	b580      	push	{r7, lr}
  40386e:	b086      	sub	sp, #24
  403870:	af00      	add	r7, sp, #0
  403872:	60f8      	str	r0, [r7, #12]
  403874:	60b9      	str	r1, [r7, #8]
  403876:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  403878:	2300      	movs	r3, #0
  40387a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40387c:	68fb      	ldr	r3, [r7, #12]
  40387e:	2b01      	cmp	r3, #1
  403880:	d008      	beq.n	403894 <_write+0x28>
  403882:	68fb      	ldr	r3, [r7, #12]
  403884:	2b02      	cmp	r3, #2
  403886:	d005      	beq.n	403894 <_write+0x28>
  403888:	68fb      	ldr	r3, [r7, #12]
  40388a:	2b03      	cmp	r3, #3
  40388c:	d002      	beq.n	403894 <_write+0x28>
		return -1;
  40388e:	f04f 33ff 	mov.w	r3, #4294967295
  403892:	e01b      	b.n	4038cc <_write+0x60>
	}

	for (; len != 0; --len) {
  403894:	e016      	b.n	4038c4 <_write+0x58>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  403896:	4b0f      	ldr	r3, [pc, #60]	; (4038d4 <_write+0x68>)
  403898:	681a      	ldr	r2, [r3, #0]
  40389a:	4b0f      	ldr	r3, [pc, #60]	; (4038d8 <_write+0x6c>)
  40389c:	6819      	ldr	r1, [r3, #0]
  40389e:	68bb      	ldr	r3, [r7, #8]
  4038a0:	1c58      	adds	r0, r3, #1
  4038a2:	60b8      	str	r0, [r7, #8]
  4038a4:	781b      	ldrb	r3, [r3, #0]
  4038a6:	4608      	mov	r0, r1
  4038a8:	4619      	mov	r1, r3
  4038aa:	4790      	blx	r2
  4038ac:	4603      	mov	r3, r0
  4038ae:	2b00      	cmp	r3, #0
  4038b0:	da02      	bge.n	4038b8 <_write+0x4c>
			return -1;
  4038b2:	f04f 33ff 	mov.w	r3, #4294967295
  4038b6:	e009      	b.n	4038cc <_write+0x60>
		}
		++nChars;
  4038b8:	697b      	ldr	r3, [r7, #20]
  4038ba:	3301      	adds	r3, #1
  4038bc:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4038be:	687b      	ldr	r3, [r7, #4]
  4038c0:	3b01      	subs	r3, #1
  4038c2:	607b      	str	r3, [r7, #4]
  4038c4:	687b      	ldr	r3, [r7, #4]
  4038c6:	2b00      	cmp	r3, #0
  4038c8:	d1e5      	bne.n	403896 <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4038ca:	697b      	ldr	r3, [r7, #20]
}
  4038cc:	4618      	mov	r0, r3
  4038ce:	3718      	adds	r7, #24
  4038d0:	46bd      	mov	sp, r7
  4038d2:	bd80      	pop	{r7, pc}
  4038d4:	20003fbc 	.word	0x20003fbc
  4038d8:	20003fc0 	.word	0x20003fc0

004038dc <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4038dc:	b580      	push	{r7, lr}
  4038de:	b082      	sub	sp, #8
  4038e0:	af00      	add	r7, sp, #0
  4038e2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4038e4:	6878      	ldr	r0, [r7, #4]
  4038e6:	4b02      	ldr	r3, [pc, #8]	; (4038f0 <sysclk_enable_peripheral_clock+0x14>)
  4038e8:	4798      	blx	r3
}
  4038ea:	3708      	adds	r7, #8
  4038ec:	46bd      	mov	sp, r7
  4038ee:	bd80      	pop	{r7, pc}
  4038f0:	00405071 	.word	0x00405071

004038f4 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4038f4:	b580      	push	{r7, lr}
  4038f6:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4038f8:	200b      	movs	r0, #11
  4038fa:	4b04      	ldr	r3, [pc, #16]	; (40390c <ioport_init+0x18>)
  4038fc:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4038fe:	200c      	movs	r0, #12
  403900:	4b02      	ldr	r3, [pc, #8]	; (40390c <ioport_init+0x18>)
  403902:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  403904:	200d      	movs	r0, #13
  403906:	4b01      	ldr	r3, [pc, #4]	; (40390c <ioport_init+0x18>)
  403908:	4798      	blx	r3
	arch_ioport_init();
}
  40390a:	bd80      	pop	{r7, pc}
  40390c:	004038dd 	.word	0x004038dd

00403910 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  403910:	b580      	push	{r7, lr}
  403912:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  403914:	4b3a      	ldr	r3, [pc, #232]	; (403a00 <board_init+0xf0>)
  403916:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40391a:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  40391c:	4b39      	ldr	r3, [pc, #228]	; (403a04 <board_init+0xf4>)
  40391e:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  403920:	2017      	movs	r0, #23
  403922:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403926:	4b38      	ldr	r3, [pc, #224]	; (403a08 <board_init+0xf8>)
  403928:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40392a:	202e      	movs	r0, #46	; 0x2e
  40392c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403930:	4b35      	ldr	r3, [pc, #212]	; (403a08 <board_init+0xf8>)
  403932:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  403934:	2019      	movs	r0, #25
  403936:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40393a:	4b33      	ldr	r3, [pc, #204]	; (403a08 <board_init+0xf8>)
  40393c:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40393e:	200f      	movs	r0, #15
  403940:	4932      	ldr	r1, [pc, #200]	; (403a0c <board_init+0xfc>)
  403942:	4b31      	ldr	r3, [pc, #196]	; (403a08 <board_init+0xf8>)
  403944:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  403946:	2010      	movs	r0, #16
  403948:	4931      	ldr	r1, [pc, #196]	; (403a10 <board_init+0x100>)
  40394a:	4b2f      	ldr	r3, [pc, #188]	; (403a08 <board_init+0xf8>)
  40394c:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40394e:	4831      	ldr	r0, [pc, #196]	; (403a14 <board_init+0x104>)
  403950:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  403954:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  403958:	4b2f      	ldr	r3, [pc, #188]	; (403a18 <board_init+0x108>)
  40395a:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  40395c:	2000      	movs	r0, #0
  40395e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403962:	4b29      	ldr	r3, [pc, #164]	; (403a08 <board_init+0xf8>)
  403964:	4798      	blx	r3

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  403966:	2008      	movs	r0, #8
  403968:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40396c:	4b26      	ldr	r3, [pc, #152]	; (403a08 <board_init+0xf8>)
  40396e:	4798      	blx	r3
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  403970:	2003      	movs	r0, #3
  403972:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403976:	4b24      	ldr	r3, [pc, #144]	; (403a08 <board_init+0xf8>)
  403978:	4798      	blx	r3
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  40397a:	2004      	movs	r0, #4
  40397c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403980:	4b21      	ldr	r3, [pc, #132]	; (403a08 <board_init+0xf8>)
  403982:	4798      	blx	r3
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  403984:	200c      	movs	r0, #12
  403986:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40398a:	4b1f      	ldr	r3, [pc, #124]	; (403a08 <board_init+0xf8>)
  40398c:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40398e:	200d      	movs	r0, #13
  403990:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403994:	4b1c      	ldr	r3, [pc, #112]	; (403a08 <board_init+0xf8>)
  403996:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  403998:	200e      	movs	r0, #14
  40399a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40399e:	4b1a      	ldr	r3, [pc, #104]	; (403a08 <board_init+0xf8>)
  4039a0:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  4039a2:	201f      	movs	r0, #31
  4039a4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4039a8:	4b17      	ldr	r3, [pc, #92]	; (403a08 <board_init+0xf8>)
  4039aa:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  4039ac:	201e      	movs	r0, #30
  4039ae:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4039b2:	4b15      	ldr	r3, [pc, #84]	; (403a08 <board_init+0xf8>)
  4039b4:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4039b6:	200c      	movs	r0, #12
  4039b8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4039bc:	4b12      	ldr	r3, [pc, #72]	; (403a08 <board_init+0xf8>)
  4039be:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4039c0:	200d      	movs	r0, #13
  4039c2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4039c6:	4b10      	ldr	r3, [pc, #64]	; (403a08 <board_init+0xf8>)
  4039c8:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4039ca:	200e      	movs	r0, #14
  4039cc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4039d0:	4b0d      	ldr	r3, [pc, #52]	; (403a08 <board_init+0xf8>)
  4039d2:	4798      	blx	r3
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  4039d4:	201e      	movs	r0, #30
  4039d6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4039da:	4b0b      	ldr	r3, [pc, #44]	; (403a08 <board_init+0xf8>)
  4039dc:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  4039de:	201c      	movs	r0, #28
  4039e0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4039e4:	4b08      	ldr	r3, [pc, #32]	; (403a08 <board_init+0xf8>)
  4039e6:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  4039e8:	201d      	movs	r0, #29
  4039ea:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4039ee:	4b06      	ldr	r3, [pc, #24]	; (403a08 <board_init+0xf8>)
  4039f0:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4039f2:	204d      	movs	r0, #77	; 0x4d
  4039f4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4039f8:	4b03      	ldr	r3, [pc, #12]	; (403a08 <board_init+0xf8>)
  4039fa:	4798      	blx	r3
#ifdef CONF_BOARD_ISO7816
	/* Configure ISO7816 interface TXD & SCK pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif
}
  4039fc:	bd80      	pop	{r7, pc}
  4039fe:	bf00      	nop
  403a00:	400e1450 	.word	0x400e1450
  403a04:	004038f5 	.word	0x004038f5
  403a08:	004049e9 	.word	0x004049e9
  403a0c:	28000079 	.word	0x28000079
  403a10:	28000059 	.word	0x28000059
  403a14:	400e0e00 	.word	0x400e0e00
  403a18:	00404b9d 	.word	0x00404b9d

00403a1c <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
  403a1c:	b580      	push	{r7, lr}
  403a1e:	b084      	sub	sp, #16
  403a20:	af00      	add	r7, sp, #0
  403a22:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  403a24:	2300      	movs	r3, #0
  403a26:	60fb      	str	r3, [r7, #12]
  403a28:	e017      	b.n	403a5a <LED_On+0x3e>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  403a2a:	4b0f      	ldr	r3, [pc, #60]	; (403a68 <LED_On+0x4c>)
  403a2c:	68fa      	ldr	r2, [r7, #12]
  403a2e:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  403a32:	687b      	ldr	r3, [r7, #4]
  403a34:	429a      	cmp	r2, r3
  403a36:	d10d      	bne.n	403a54 <LED_On+0x38>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  403a38:	4a0b      	ldr	r2, [pc, #44]	; (403a68 <LED_On+0x4c>)
  403a3a:	68fb      	ldr	r3, [r7, #12]
  403a3c:	00db      	lsls	r3, r3, #3
  403a3e:	4413      	add	r3, r2
  403a40:	685b      	ldr	r3, [r3, #4]
  403a42:	2b01      	cmp	r3, #1
  403a44:	d103      	bne.n	403a4e <LED_On+0x32>
				gpio_set_pin_high(led_gpio);
  403a46:	6878      	ldr	r0, [r7, #4]
  403a48:	4b08      	ldr	r3, [pc, #32]	; (403a6c <LED_On+0x50>)
  403a4a:	4798      	blx	r3
  403a4c:	e002      	b.n	403a54 <LED_On+0x38>
			} else {
				gpio_set_pin_low(led_gpio);
  403a4e:	6878      	ldr	r0, [r7, #4]
  403a50:	4b07      	ldr	r3, [pc, #28]	; (403a70 <LED_On+0x54>)
  403a52:	4798      	blx	r3
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  403a54:	68fb      	ldr	r3, [r7, #12]
  403a56:	3301      	adds	r3, #1
  403a58:	60fb      	str	r3, [r7, #12]
  403a5a:	68fb      	ldr	r3, [r7, #12]
  403a5c:	2b03      	cmp	r3, #3
  403a5e:	d9e4      	bls.n	403a2a <LED_On+0xe>
			} else {
				gpio_set_pin_low(led_gpio);
			}
		}
	}
}
  403a60:	3710      	adds	r7, #16
  403a62:	46bd      	mov	sp, r7
  403a64:	bd80      	pop	{r7, pc}
  403a66:	bf00      	nop
  403a68:	00412890 	.word	0x00412890
  403a6c:	00404939 	.word	0x00404939
  403a70:	00404965 	.word	0x00404965

00403a74 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  403a74:	b480      	push	{r7}
  403a76:	b08b      	sub	sp, #44	; 0x2c
  403a78:	af00      	add	r7, sp, #0
  403a7a:	6078      	str	r0, [r7, #4]
  403a7c:	460b      	mov	r3, r1
  403a7e:	70fb      	strb	r3, [r7, #3]
  403a80:	687b      	ldr	r3, [r7, #4]
  403a82:	627b      	str	r3, [r7, #36]	; 0x24
  403a84:	78fb      	ldrb	r3, [r7, #3]
  403a86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  403a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403a8c:	61fb      	str	r3, [r7, #28]
  403a8e:	69fb      	ldr	r3, [r7, #28]
  403a90:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  403a92:	69bb      	ldr	r3, [r7, #24]
  403a94:	095b      	lsrs	r3, r3, #5
  403a96:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403a98:	697b      	ldr	r3, [r7, #20]
  403a9a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403a9e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403aa2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  403aa4:	613b      	str	r3, [r7, #16]

	if (level) {
  403aa6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  403aaa:	2b00      	cmp	r3, #0
  403aac:	d009      	beq.n	403ac2 <ioport_set_pin_level+0x4e>
  403aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403ab0:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403ab2:	68fb      	ldr	r3, [r7, #12]
  403ab4:	f003 031f 	and.w	r3, r3, #31
  403ab8:	2201      	movs	r2, #1
  403aba:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403abc:	693b      	ldr	r3, [r7, #16]
  403abe:	631a      	str	r2, [r3, #48]	; 0x30
  403ac0:	e008      	b.n	403ad4 <ioport_set_pin_level+0x60>
  403ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403ac4:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403ac6:	68bb      	ldr	r3, [r7, #8]
  403ac8:	f003 031f 	and.w	r3, r3, #31
  403acc:	2201      	movs	r2, #1
  403ace:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403ad0:	693b      	ldr	r3, [r7, #16]
  403ad2:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  403ad4:	372c      	adds	r7, #44	; 0x2c
  403ad6:	46bd      	mov	sp, r7
  403ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
  403adc:	4770      	bx	lr
  403ade:	bf00      	nop

00403ae0 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  403ae0:	b580      	push	{r7, lr}
  403ae2:	b084      	sub	sp, #16
  403ae4:	af00      	add	r7, sp, #0
  403ae6:	6078      	str	r0, [r7, #4]
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  403ae8:	687b      	ldr	r3, [r7, #4]
  403aea:	f1c3 0311 	rsb	r3, r3, #17
  403aee:	607b      	str	r3, [r7, #4]
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  403af0:	687b      	ldr	r3, [r7, #4]
  403af2:	2b10      	cmp	r3, #16
  403af4:	bf28      	it	cs
  403af6:	2310      	movcs	r3, #16
  403af8:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  403afa:	687b      	ldr	r3, [r7, #4]
  403afc:	2b00      	cmp	r3, #0
  403afe:	d001      	beq.n	403b04 <aat31xx_set_backlight+0x24>
  403b00:	687b      	ldr	r3, [r7, #4]
  403b02:	e000      	b.n	403b06 <aat31xx_set_backlight+0x26>
  403b04:	2301      	movs	r3, #1
  403b06:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  403b08:	2300      	movs	r3, #0
  403b0a:	60fb      	str	r3, [r7, #12]
  403b0c:	e01a      	b.n	403b44 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  403b0e:	204d      	movs	r0, #77	; 0x4d
  403b10:	2100      	movs	r1, #0
  403b12:	4b14      	ldr	r3, [pc, #80]	; (403b64 <aat31xx_set_backlight+0x84>)
  403b14:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  403b16:	2318      	movs	r3, #24
  403b18:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  403b1a:	bf00      	nop
  403b1c:	68bb      	ldr	r3, [r7, #8]
  403b1e:	1e5a      	subs	r2, r3, #1
  403b20:	60ba      	str	r2, [r7, #8]
  403b22:	2b00      	cmp	r3, #0
  403b24:	d1fa      	bne.n	403b1c <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  403b26:	204d      	movs	r0, #77	; 0x4d
  403b28:	2101      	movs	r1, #1
  403b2a:	4b0e      	ldr	r3, [pc, #56]	; (403b64 <aat31xx_set_backlight+0x84>)
  403b2c:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  403b2e:	2318      	movs	r3, #24
  403b30:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  403b32:	bf00      	nop
  403b34:	68bb      	ldr	r3, [r7, #8]
  403b36:	1e5a      	subs	r2, r3, #1
  403b38:	60ba      	str	r2, [r7, #8]
  403b3a:	2b00      	cmp	r3, #0
  403b3c:	d1fa      	bne.n	403b34 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  403b3e:	68fb      	ldr	r3, [r7, #12]
  403b40:	3301      	adds	r3, #1
  403b42:	60fb      	str	r3, [r7, #12]
  403b44:	68fa      	ldr	r2, [r7, #12]
  403b46:	687b      	ldr	r3, [r7, #4]
  403b48:	429a      	cmp	r2, r3
  403b4a:	d3e0      	bcc.n	403b0e <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  403b4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  403b50:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  403b52:	bf00      	nop
  403b54:	68bb      	ldr	r3, [r7, #8]
  403b56:	1e5a      	subs	r2, r3, #1
  403b58:	60ba      	str	r2, [r7, #8]
  403b5a:	2b00      	cmp	r3, #0
  403b5c:	d1fa      	bne.n	403b54 <aat31xx_set_backlight+0x74>
	}
}
  403b5e:	3710      	adds	r7, #16
  403b60:	46bd      	mov	sp, r7
  403b62:	bd80      	pop	{r7, pc}
  403b64:	00403a75 	.word	0x00403a75

00403b68 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  403b68:	b580      	push	{r7, lr}
  403b6a:	b082      	sub	sp, #8
  403b6c:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  403b6e:	204d      	movs	r0, #77	; 0x4d
  403b70:	2100      	movs	r1, #0
  403b72:	4b07      	ldr	r3, [pc, #28]	; (403b90 <aat31xx_disable_backlight+0x28>)
  403b74:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  403b76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  403b7a:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  403b7c:	bf00      	nop
  403b7e:	687b      	ldr	r3, [r7, #4]
  403b80:	1e5a      	subs	r2, r3, #1
  403b82:	607a      	str	r2, [r7, #4]
  403b84:	2b00      	cmp	r3, #0
  403b86:	d1fa      	bne.n	403b7e <aat31xx_disable_backlight+0x16>
	}
}
  403b88:	3708      	adds	r7, #8
  403b8a:	46bd      	mov	sp, r7
  403b8c:	bd80      	pop	{r7, pc}
  403b8e:	bf00      	nop
  403b90:	00403a75 	.word	0x00403a75

00403b94 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  403b94:	b480      	push	{r7}
  403b96:	b083      	sub	sp, #12
  403b98:	af00      	add	r7, sp, #0
  403b9a:	4603      	mov	r3, r0
  403b9c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  403b9e:	4b08      	ldr	r3, [pc, #32]	; (403bc0 <NVIC_EnableIRQ+0x2c>)
  403ba0:	f997 2007 	ldrsb.w	r2, [r7, #7]
  403ba4:	0952      	lsrs	r2, r2, #5
  403ba6:	79f9      	ldrb	r1, [r7, #7]
  403ba8:	f001 011f 	and.w	r1, r1, #31
  403bac:	2001      	movs	r0, #1
  403bae:	fa00 f101 	lsl.w	r1, r0, r1
  403bb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403bb6:	370c      	adds	r7, #12
  403bb8:	46bd      	mov	sp, r7
  403bba:	f85d 7b04 	ldr.w	r7, [sp], #4
  403bbe:	4770      	bx	lr
  403bc0:	e000e100 	.word	0xe000e100

00403bc4 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  403bc4:	b480      	push	{r7}
  403bc6:	b083      	sub	sp, #12
  403bc8:	af00      	add	r7, sp, #0
  403bca:	4603      	mov	r3, r0
  403bcc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  403bce:	4b09      	ldr	r3, [pc, #36]	; (403bf4 <NVIC_DisableIRQ+0x30>)
  403bd0:	f997 2007 	ldrsb.w	r2, [r7, #7]
  403bd4:	0952      	lsrs	r2, r2, #5
  403bd6:	79f9      	ldrb	r1, [r7, #7]
  403bd8:	f001 011f 	and.w	r1, r1, #31
  403bdc:	2001      	movs	r0, #1
  403bde:	fa00 f101 	lsl.w	r1, r0, r1
  403be2:	3220      	adds	r2, #32
  403be4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403be8:	370c      	adds	r7, #12
  403bea:	46bd      	mov	sp, r7
  403bec:	f85d 7b04 	ldr.w	r7, [sp], #4
  403bf0:	4770      	bx	lr
  403bf2:	bf00      	nop
  403bf4:	e000e100 	.word	0xe000e100

00403bf8 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  403bf8:	b480      	push	{r7}
  403bfa:	b083      	sub	sp, #12
  403bfc:	af00      	add	r7, sp, #0
  403bfe:	4603      	mov	r3, r0
  403c00:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  403c02:	4b09      	ldr	r3, [pc, #36]	; (403c28 <NVIC_ClearPendingIRQ+0x30>)
  403c04:	f997 2007 	ldrsb.w	r2, [r7, #7]
  403c08:	0952      	lsrs	r2, r2, #5
  403c0a:	79f9      	ldrb	r1, [r7, #7]
  403c0c:	f001 011f 	and.w	r1, r1, #31
  403c10:	2001      	movs	r0, #1
  403c12:	fa00 f101 	lsl.w	r1, r0, r1
  403c16:	3260      	adds	r2, #96	; 0x60
  403c18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403c1c:	370c      	adds	r7, #12
  403c1e:	46bd      	mov	sp, r7
  403c20:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c24:	4770      	bx	lr
  403c26:	bf00      	nop
  403c28:	e000e100 	.word	0xe000e100

00403c2c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  403c2c:	b480      	push	{r7}
  403c2e:	b083      	sub	sp, #12
  403c30:	af00      	add	r7, sp, #0
  403c32:	4603      	mov	r3, r0
  403c34:	6039      	str	r1, [r7, #0]
  403c36:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  403c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403c3c:	2b00      	cmp	r3, #0
  403c3e:	da0b      	bge.n	403c58 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403c40:	490d      	ldr	r1, [pc, #52]	; (403c78 <NVIC_SetPriority+0x4c>)
  403c42:	79fb      	ldrb	r3, [r7, #7]
  403c44:	f003 030f 	and.w	r3, r3, #15
  403c48:	3b04      	subs	r3, #4
  403c4a:	683a      	ldr	r2, [r7, #0]
  403c4c:	b2d2      	uxtb	r2, r2
  403c4e:	0112      	lsls	r2, r2, #4
  403c50:	b2d2      	uxtb	r2, r2
  403c52:	440b      	add	r3, r1
  403c54:	761a      	strb	r2, [r3, #24]
  403c56:	e009      	b.n	403c6c <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  403c58:	4908      	ldr	r1, [pc, #32]	; (403c7c <NVIC_SetPriority+0x50>)
  403c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403c5e:	683a      	ldr	r2, [r7, #0]
  403c60:	b2d2      	uxtb	r2, r2
  403c62:	0112      	lsls	r2, r2, #4
  403c64:	b2d2      	uxtb	r2, r2
  403c66:	440b      	add	r3, r1
  403c68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  403c6c:	370c      	adds	r7, #12
  403c6e:	46bd      	mov	sp, r7
  403c70:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c74:	4770      	bx	lr
  403c76:	bf00      	nop
  403c78:	e000ed00 	.word	0xe000ed00
  403c7c:	e000e100 	.word	0xe000e100

00403c80 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  403c80:	b480      	push	{r7}
  403c82:	b083      	sub	sp, #12
  403c84:	af00      	add	r7, sp, #0
  403c86:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  403c88:	687b      	ldr	r3, [r7, #4]
  403c8a:	2280      	movs	r2, #128	; 0x80
  403c8c:	601a      	str	r2, [r3, #0]
}
  403c8e:	370c      	adds	r7, #12
  403c90:	46bd      	mov	sp, r7
  403c92:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c96:	4770      	bx	lr

00403c98 <spi_enable>:
 * \brief Enable SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
  403c98:	b480      	push	{r7}
  403c9a:	b083      	sub	sp, #12
  403c9c:	af00      	add	r7, sp, #0
  403c9e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  403ca0:	687b      	ldr	r3, [r7, #4]
  403ca2:	2201      	movs	r2, #1
  403ca4:	601a      	str	r2, [r3, #0]
}
  403ca6:	370c      	adds	r7, #12
  403ca8:	46bd      	mov	sp, r7
  403caa:	f85d 7b04 	ldr.w	r7, [sp], #4
  403cae:	4770      	bx	lr

00403cb0 <spi_disable>:
 * should check TX_EMPTY before disabling SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
  403cb0:	b480      	push	{r7}
  403cb2:	b083      	sub	sp, #12
  403cb4:	af00      	add	r7, sp, #0
  403cb6:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  403cb8:	687b      	ldr	r3, [r7, #4]
  403cba:	2202      	movs	r2, #2
  403cbc:	601a      	str	r2, [r3, #0]
}
  403cbe:	370c      	adds	r7, #12
  403cc0:	46bd      	mov	sp, r7
  403cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  403cc6:	4770      	bx	lr

00403cc8 <spi_set_lastxfer>:
 *  The next transfer is the last transfer and after that CS is de-asserted.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
  403cc8:	b480      	push	{r7}
  403cca:	b083      	sub	sp, #12
  403ccc:	af00      	add	r7, sp, #0
  403cce:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  403cd0:	687b      	ldr	r3, [r7, #4]
  403cd2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  403cd6:	601a      	str	r2, [r3, #0]
}
  403cd8:	370c      	adds	r7, #12
  403cda:	46bd      	mov	sp, r7
  403cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
  403ce0:	4770      	bx	lr
  403ce2:	bf00      	nop

00403ce4 <spi_enable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  403ce4:	b480      	push	{r7}
  403ce6:	b083      	sub	sp, #12
  403ce8:	af00      	add	r7, sp, #0
  403cea:	6078      	str	r0, [r7, #4]
  403cec:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IER = ul_sources;
  403cee:	687b      	ldr	r3, [r7, #4]
  403cf0:	683a      	ldr	r2, [r7, #0]
  403cf2:	615a      	str	r2, [r3, #20]
}
  403cf4:	370c      	adds	r7, #12
  403cf6:	46bd      	mov	sp, r7
  403cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
  403cfc:	4770      	bx	lr
  403cfe:	bf00      	nop

00403d00 <spi_disable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  403d00:	b480      	push	{r7}
  403d02:	b083      	sub	sp, #12
  403d04:	af00      	add	r7, sp, #0
  403d06:	6078      	str	r0, [r7, #4]
  403d08:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IDR = ul_sources;
  403d0a:	687b      	ldr	r3, [r7, #4]
  403d0c:	683a      	ldr	r2, [r7, #0]
  403d0e:	619a      	str	r2, [r3, #24]
}
  403d10:	370c      	adds	r7, #12
  403d12:	46bd      	mov	sp, r7
  403d14:	f85d 7b04 	ldr.w	r7, [sp], #4
  403d18:	4770      	bx	lr
  403d1a:	bf00      	nop

00403d1c <spi_read_interrupt_mask>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
  403d1c:	b480      	push	{r7}
  403d1e:	b083      	sub	sp, #12
  403d20:	af00      	add	r7, sp, #0
  403d22:	6078      	str	r0, [r7, #4]
	return p_spi->SPI_IMR;
  403d24:	687b      	ldr	r3, [r7, #4]
  403d26:	69db      	ldr	r3, [r3, #28]
}
  403d28:	4618      	mov	r0, r3
  403d2a:	370c      	adds	r7, #12
  403d2c:	46bd      	mov	sp, r7
  403d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403d32:	4770      	bx	lr

00403d34 <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  403d34:	b590      	push	{r4, r7, lr}
  403d36:	b083      	sub	sp, #12
  403d38:	af00      	add	r7, sp, #0
  403d3a:	4603      	mov	r3, r0
  403d3c:	71fb      	strb	r3, [r7, #7]
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  403d3e:	480f      	ldr	r0, [pc, #60]	; (403d7c <ili9225_write_cmd+0x48>)
  403d40:	2102      	movs	r1, #2
  403d42:	2200      	movs	r2, #0
  403d44:	4b0e      	ldr	r3, [pc, #56]	; (403d80 <ili9225_write_cmd+0x4c>)
  403d46:	4798      	blx	r3
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  403d48:	480c      	ldr	r0, [pc, #48]	; (403d7c <ili9225_write_cmd+0x48>)
  403d4a:	4b0e      	ldr	r3, [pc, #56]	; (403d84 <ili9225_write_cmd+0x50>)
  403d4c:	4798      	blx	r3

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  403d4e:	201c      	movs	r0, #28
  403d50:	4b0d      	ldr	r3, [pc, #52]	; (403d88 <ili9225_write_cmd+0x54>)
  403d52:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  403d54:	79fb      	ldrb	r3, [r7, #7]
  403d56:	b29b      	uxth	r3, r3
  403d58:	4808      	ldr	r0, [pc, #32]	; (403d7c <ili9225_write_cmd+0x48>)
  403d5a:	4619      	mov	r1, r3
  403d5c:	2202      	movs	r2, #2
  403d5e:	2300      	movs	r3, #0
  403d60:	4c0a      	ldr	r4, [pc, #40]	; (403d8c <ili9225_write_cmd+0x58>)
  403d62:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  403d64:	4805      	ldr	r0, [pc, #20]	; (403d7c <ili9225_write_cmd+0x48>)
  403d66:	4b0a      	ldr	r3, [pc, #40]	; (403d90 <ili9225_write_cmd+0x5c>)
  403d68:	4798      	blx	r3

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  403d6a:	4804      	ldr	r0, [pc, #16]	; (403d7c <ili9225_write_cmd+0x48>)
  403d6c:	2102      	movs	r1, #2
  403d6e:	2280      	movs	r2, #128	; 0x80
  403d70:	4b03      	ldr	r3, [pc, #12]	; (403d80 <ili9225_write_cmd+0x4c>)
  403d72:	4798      	blx	r3
}
  403d74:	370c      	adds	r7, #12
  403d76:	46bd      	mov	sp, r7
  403d78:	bd90      	pop	{r4, r7, pc}
  403d7a:	bf00      	nop
  403d7c:	40008000 	.word	0x40008000
  403d80:	00405335 	.word	0x00405335
  403d84:	00403c99 	.word	0x00403c99
  403d88:	00404965 	.word	0x00404965
  403d8c:	0040517d 	.word	0x0040517d
  403d90:	00403cb1 	.word	0x00403cb1

00403d94 <ili9225_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
  403d94:	b580      	push	{r7, lr}
  403d96:	af00      	add	r7, sp, #0
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  403d98:	2022      	movs	r0, #34	; 0x22
  403d9a:	4b01      	ldr	r3, [pc, #4]	; (403da0 <ili9225_write_ram_prepare+0xc>)
  403d9c:	4798      	blx	r3
}
  403d9e:	bd80      	pop	{r7, pc}
  403da0:	00403d35 	.word	0x00403d35

00403da4 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  403da4:	b590      	push	{r4, r7, lr}
  403da6:	b083      	sub	sp, #12
  403da8:	af00      	add	r7, sp, #0
  403daa:	4603      	mov	r3, r0
  403dac:	80fb      	strh	r3, [r7, #6]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  403dae:	4809      	ldr	r0, [pc, #36]	; (403dd4 <ili9225_write_ram+0x30>)
  403db0:	4b09      	ldr	r3, [pc, #36]	; (403dd8 <ili9225_write_ram+0x34>)
  403db2:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  403db4:	201c      	movs	r0, #28
  403db6:	4b09      	ldr	r3, [pc, #36]	; (403ddc <ili9225_write_ram+0x38>)
  403db8:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  403dba:	88fb      	ldrh	r3, [r7, #6]
  403dbc:	4805      	ldr	r0, [pc, #20]	; (403dd4 <ili9225_write_ram+0x30>)
  403dbe:	4619      	mov	r1, r3
  403dc0:	2202      	movs	r2, #2
  403dc2:	2300      	movs	r3, #0
  403dc4:	4c06      	ldr	r4, [pc, #24]	; (403de0 <ili9225_write_ram+0x3c>)
  403dc6:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  403dc8:	4802      	ldr	r0, [pc, #8]	; (403dd4 <ili9225_write_ram+0x30>)
  403dca:	4b06      	ldr	r3, [pc, #24]	; (403de4 <ili9225_write_ram+0x40>)
  403dcc:	4798      	blx	r3
}
  403dce:	370c      	adds	r7, #12
  403dd0:	46bd      	mov	sp, r7
  403dd2:	bd90      	pop	{r4, r7, pc}
  403dd4:	40008000 	.word	0x40008000
  403dd8:	00403c99 	.word	0x00403c99
  403ddc:	00404939 	.word	0x00404939
  403de0:	0040517d 	.word	0x0040517d
  403de4:	00403cb1 	.word	0x00403cb1

00403de8 <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  403de8:	b590      	push	{r4, r7, lr}
  403dea:	b085      	sub	sp, #20
  403dec:	af00      	add	r7, sp, #0
  403dee:	6078      	str	r0, [r7, #4]
  403df0:	6039      	str	r1, [r7, #0]
	volatile uint32_t i;
	if (ul_size == 0)
  403df2:	683b      	ldr	r3, [r7, #0]
  403df4:	2b00      	cmp	r3, #0
  403df6:	d100      	bne.n	403dfa <ili9225_write_ram_buffer+0x12>
		return;
  403df8:	e01d      	b.n	403e36 <ili9225_write_ram_buffer+0x4e>

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  403dfa:	4810      	ldr	r0, [pc, #64]	; (403e3c <ili9225_write_ram_buffer+0x54>)
  403dfc:	4b10      	ldr	r3, [pc, #64]	; (403e40 <ili9225_write_ram_buffer+0x58>)
  403dfe:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  403e00:	201c      	movs	r0, #28
  403e02:	4b10      	ldr	r3, [pc, #64]	; (403e44 <ili9225_write_ram_buffer+0x5c>)
  403e04:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  403e06:	2300      	movs	r3, #0
  403e08:	60fb      	str	r3, [r7, #12]
  403e0a:	e00d      	b.n	403e28 <ili9225_write_ram_buffer+0x40>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  403e0c:	68fb      	ldr	r3, [r7, #12]
  403e0e:	005b      	lsls	r3, r3, #1
  403e10:	687a      	ldr	r2, [r7, #4]
  403e12:	4413      	add	r3, r2
  403e14:	881b      	ldrh	r3, [r3, #0]
  403e16:	4809      	ldr	r0, [pc, #36]	; (403e3c <ili9225_write_ram_buffer+0x54>)
  403e18:	4619      	mov	r1, r3
  403e1a:	2202      	movs	r2, #2
  403e1c:	2300      	movs	r3, #0
  403e1e:	4c0a      	ldr	r4, [pc, #40]	; (403e48 <ili9225_write_ram_buffer+0x60>)
  403e20:	47a0      	blx	r4
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  403e22:	68fb      	ldr	r3, [r7, #12]
  403e24:	3301      	adds	r3, #1
  403e26:	60fb      	str	r3, [r7, #12]
  403e28:	68fa      	ldr	r2, [r7, #12]
  403e2a:	683b      	ldr	r3, [r7, #0]
  403e2c:	429a      	cmp	r2, r3
  403e2e:	d3ed      	bcc.n	403e0c <ili9225_write_ram_buffer+0x24>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
  403e30:	4802      	ldr	r0, [pc, #8]	; (403e3c <ili9225_write_ram_buffer+0x54>)
  403e32:	4b06      	ldr	r3, [pc, #24]	; (403e4c <ili9225_write_ram_buffer+0x64>)
  403e34:	4798      	blx	r3
}
  403e36:	3714      	adds	r7, #20
  403e38:	46bd      	mov	sp, r7
  403e3a:	bd90      	pop	{r4, r7, pc}
  403e3c:	40008000 	.word	0x40008000
  403e40:	00403c99 	.word	0x00403c99
  403e44:	00404939 	.word	0x00404939
  403e48:	0040517d 	.word	0x0040517d
  403e4c:	00403cb1 	.word	0x00403cb1

00403e50 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  403e50:	b580      	push	{r7, lr}
  403e52:	b082      	sub	sp, #8
  403e54:	af00      	add	r7, sp, #0
  403e56:	4602      	mov	r2, r0
  403e58:	460b      	mov	r3, r1
  403e5a:	71fa      	strb	r2, [r7, #7]
  403e5c:	80bb      	strh	r3, [r7, #4]
	ili9225_write_cmd(uc_reg);
  403e5e:	79fb      	ldrb	r3, [r7, #7]
  403e60:	4618      	mov	r0, r3
  403e62:	4b04      	ldr	r3, [pc, #16]	; (403e74 <ili9225_write_register+0x24>)
  403e64:	4798      	blx	r3
	ili9225_write_ram(us_data);
  403e66:	88bb      	ldrh	r3, [r7, #4]
  403e68:	4618      	mov	r0, r3
  403e6a:	4b03      	ldr	r3, [pc, #12]	; (403e78 <ili9225_write_register+0x28>)
  403e6c:	4798      	blx	r3
}
  403e6e:	3708      	adds	r7, #8
  403e70:	46bd      	mov	sp, r7
  403e72:	bd80      	pop	{r7, pc}
  403e74:	00403d35 	.word	0x00403d35
  403e78:	00403da5 	.word	0x00403da5

00403e7c <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  403e7c:	b480      	push	{r7}
  403e7e:	b085      	sub	sp, #20
  403e80:	af00      	add	r7, sp, #0
  403e82:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  403e84:	2300      	movs	r3, #0
  403e86:	60fb      	str	r3, [r7, #12]
  403e88:	e00c      	b.n	403ea4 <ili9225_delay+0x28>
		for(i = 0; i < 100000; i++) {
  403e8a:	2300      	movs	r3, #0
  403e8c:	60fb      	str	r3, [r7, #12]
  403e8e:	e002      	b.n	403e96 <ili9225_delay+0x1a>
  403e90:	68fb      	ldr	r3, [r7, #12]
  403e92:	3301      	adds	r3, #1
  403e94:	60fb      	str	r3, [r7, #12]
  403e96:	68fa      	ldr	r2, [r7, #12]
  403e98:	4b07      	ldr	r3, [pc, #28]	; (403eb8 <ili9225_delay+0x3c>)
  403e9a:	429a      	cmp	r2, r3
  403e9c:	d9f8      	bls.n	403e90 <ili9225_delay+0x14>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  403e9e:	68fb      	ldr	r3, [r7, #12]
  403ea0:	3301      	adds	r3, #1
  403ea2:	60fb      	str	r3, [r7, #12]
  403ea4:	68fa      	ldr	r2, [r7, #12]
  403ea6:	687b      	ldr	r3, [r7, #4]
  403ea8:	429a      	cmp	r2, r3
  403eaa:	d3ee      	bcc.n	403e8a <ili9225_delay+0xe>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  403eac:	3714      	adds	r7, #20
  403eae:	46bd      	mov	sp, r7
  403eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
  403eb4:	4770      	bx	lr
  403eb6:	bf00      	nop
  403eb8:	0001869f 	.word	0x0001869f

00403ebc <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  403ebc:	b480      	push	{r7}
  403ebe:	b087      	sub	sp, #28
  403ec0:	af00      	add	r7, sp, #0
  403ec2:	60f8      	str	r0, [r7, #12]
  403ec4:	60b9      	str	r1, [r7, #8]
  403ec6:	607a      	str	r2, [r7, #4]
  403ec8:	603b      	str	r3, [r7, #0]
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  403eca:	68fb      	ldr	r3, [r7, #12]
  403ecc:	681b      	ldr	r3, [r3, #0]
  403ece:	2baf      	cmp	r3, #175	; 0xaf
  403ed0:	d902      	bls.n	403ed8 <ili9225_check_box_coordinates+0x1c>
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  403ed2:	68fb      	ldr	r3, [r7, #12]
  403ed4:	22af      	movs	r2, #175	; 0xaf
  403ed6:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  403ed8:	687b      	ldr	r3, [r7, #4]
  403eda:	681b      	ldr	r3, [r3, #0]
  403edc:	2baf      	cmp	r3, #175	; 0xaf
  403ede:	d902      	bls.n	403ee6 <ili9225_check_box_coordinates+0x2a>
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  403ee0:	687b      	ldr	r3, [r7, #4]
  403ee2:	22af      	movs	r2, #175	; 0xaf
  403ee4:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  403ee6:	68bb      	ldr	r3, [r7, #8]
  403ee8:	681b      	ldr	r3, [r3, #0]
  403eea:	2bdb      	cmp	r3, #219	; 0xdb
  403eec:	d902      	bls.n	403ef4 <ili9225_check_box_coordinates+0x38>
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  403eee:	68bb      	ldr	r3, [r7, #8]
  403ef0:	22db      	movs	r2, #219	; 0xdb
  403ef2:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  403ef4:	683b      	ldr	r3, [r7, #0]
  403ef6:	681b      	ldr	r3, [r3, #0]
  403ef8:	2bdb      	cmp	r3, #219	; 0xdb
  403efa:	d902      	bls.n	403f02 <ili9225_check_box_coordinates+0x46>
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  403efc:	683b      	ldr	r3, [r7, #0]
  403efe:	22db      	movs	r2, #219	; 0xdb
  403f00:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  403f02:	68fb      	ldr	r3, [r7, #12]
  403f04:	681a      	ldr	r2, [r3, #0]
  403f06:	687b      	ldr	r3, [r7, #4]
  403f08:	681b      	ldr	r3, [r3, #0]
  403f0a:	429a      	cmp	r2, r3
  403f0c:	d909      	bls.n	403f22 <ili9225_check_box_coordinates+0x66>
		ul = *p_ul_x1;
  403f0e:	68fb      	ldr	r3, [r7, #12]
  403f10:	681b      	ldr	r3, [r3, #0]
  403f12:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  403f14:	687b      	ldr	r3, [r7, #4]
  403f16:	681a      	ldr	r2, [r3, #0]
  403f18:	68fb      	ldr	r3, [r7, #12]
  403f1a:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = ul;
  403f1c:	687b      	ldr	r3, [r7, #4]
  403f1e:	697a      	ldr	r2, [r7, #20]
  403f20:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  403f22:	68bb      	ldr	r3, [r7, #8]
  403f24:	681a      	ldr	r2, [r3, #0]
  403f26:	683b      	ldr	r3, [r7, #0]
  403f28:	681b      	ldr	r3, [r3, #0]
  403f2a:	429a      	cmp	r2, r3
  403f2c:	d909      	bls.n	403f42 <ili9225_check_box_coordinates+0x86>
		ul = *p_ul_y1;
  403f2e:	68bb      	ldr	r3, [r7, #8]
  403f30:	681b      	ldr	r3, [r3, #0]
  403f32:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  403f34:	683b      	ldr	r3, [r7, #0]
  403f36:	681a      	ldr	r2, [r3, #0]
  403f38:	68bb      	ldr	r3, [r7, #8]
  403f3a:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = ul;
  403f3c:	683b      	ldr	r3, [r7, #0]
  403f3e:	697a      	ldr	r2, [r7, #20]
  403f40:	601a      	str	r2, [r3, #0]
	}
}
  403f42:	371c      	adds	r7, #28
  403f44:	46bd      	mov	sp, r7
  403f46:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f4a:	4770      	bx	lr

00403f4c <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  403f4c:	b590      	push	{r4, r7, lr}
  403f4e:	b087      	sub	sp, #28
  403f50:	af02      	add	r7, sp, #8
  403f52:	6078      	str	r0, [r7, #4]
	struct spi_device ILI9225_SPI_DEVICE = {
  403f54:	2302      	movs	r3, #2
  403f56:	60fb      	str	r3, [r7, #12]
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  403f58:	201d      	movs	r0, #29
  403f5a:	4b77      	ldr	r3, [pc, #476]	; (404138 <ili9225_init+0x1ec>)
  403f5c:	4798      	blx	r3
	ili9225_delay(2); /* wait for at least 2ms */
  403f5e:	2002      	movs	r0, #2
  403f60:	4b76      	ldr	r3, [pc, #472]	; (40413c <ili9225_init+0x1f0>)
  403f62:	4798      	blx	r3

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  403f64:	201d      	movs	r0, #29
  403f66:	4b76      	ldr	r3, [pc, #472]	; (404140 <ili9225_init+0x1f4>)
  403f68:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  403f6a:	2014      	movs	r0, #20
  403f6c:	4b73      	ldr	r3, [pc, #460]	; (40413c <ili9225_init+0x1f0>)
  403f6e:	4798      	blx	r3

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  403f70:	201d      	movs	r0, #29
  403f72:	4b71      	ldr	r3, [pc, #452]	; (404138 <ili9225_init+0x1ec>)
  403f74:	4798      	blx	r3
	ili9225_delay(50); /* wait for at least 50ms */
  403f76:	2032      	movs	r0, #50	; 0x32
  403f78:	4b70      	ldr	r3, [pc, #448]	; (40413c <ili9225_init+0x1f0>)
  403f7a:	4798      	blx	r3

	/* Finish current transfer and reset SPI */
	spi_disable(BOARD_ILI9225_SPI);
  403f7c:	4871      	ldr	r0, [pc, #452]	; (404144 <ili9225_init+0x1f8>)
  403f7e:	4b72      	ldr	r3, [pc, #456]	; (404148 <ili9225_init+0x1fc>)
  403f80:	4798      	blx	r3
	spi_reset(BOARD_ILI9225_SPI);
  403f82:	4870      	ldr	r0, [pc, #448]	; (404144 <ili9225_init+0x1f8>)
  403f84:	4b71      	ldr	r3, [pc, #452]	; (40414c <ili9225_init+0x200>)
  403f86:	4798      	blx	r3
	spi_set_lastxfer(BOARD_ILI9225_SPI);
  403f88:	486e      	ldr	r0, [pc, #440]	; (404144 <ili9225_init+0x1f8>)
  403f8a:	4b71      	ldr	r3, [pc, #452]	; (404150 <ili9225_init+0x204>)
  403f8c:	4798      	blx	r3

	/* Enable Interrupt */
	NVIC_DisableIRQ(BOARD_ILI9225_SPI_IRQN);
  403f8e:	2015      	movs	r0, #21
  403f90:	4b70      	ldr	r3, [pc, #448]	; (404154 <ili9225_init+0x208>)
  403f92:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
  403f94:	2015      	movs	r0, #21
  403f96:	4b70      	ldr	r3, [pc, #448]	; (404158 <ili9225_init+0x20c>)
  403f98:	4798      	blx	r3
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
  403f9a:	2015      	movs	r0, #21
  403f9c:	2100      	movs	r1, #0
  403f9e:	4b6f      	ldr	r3, [pc, #444]	; (40415c <ili9225_init+0x210>)
  403fa0:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);
  403fa2:	2015      	movs	r0, #21
  403fa4:	4b6e      	ldr	r3, [pc, #440]	; (404160 <ili9225_init+0x214>)
  403fa6:	4798      	blx	r3

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  403fa8:	4866      	ldr	r0, [pc, #408]	; (404144 <ili9225_init+0x1f8>)
  403faa:	4b6e      	ldr	r3, [pc, #440]	; (404164 <ili9225_init+0x218>)
  403fac:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  403fae:	f107 030c 	add.w	r3, r7, #12
  403fb2:	2200      	movs	r2, #0
  403fb4:	9200      	str	r2, [sp, #0]
  403fb6:	4863      	ldr	r0, [pc, #396]	; (404144 <ili9225_init+0x1f8>)
  403fb8:	4619      	mov	r1, r3
  403fba:	2200      	movs	r2, #0
  403fbc:	4b6a      	ldr	r3, [pc, #424]	; (404168 <ili9225_init+0x21c>)
  403fbe:	4c6b      	ldr	r4, [pc, #428]	; (40416c <ili9225_init+0x220>)
  403fc0:	47a0      	blx	r4
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  403fc2:	f107 030c 	add.w	r3, r7, #12
  403fc6:	485f      	ldr	r0, [pc, #380]	; (404144 <ili9225_init+0x1f8>)
  403fc8:	4619      	mov	r1, r3
  403fca:	4b69      	ldr	r3, [pc, #420]	; (404170 <ili9225_init+0x224>)
  403fcc:	4798      	blx	r3

	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
  403fce:	485d      	ldr	r0, [pc, #372]	; (404144 <ili9225_init+0x1f8>)
  403fd0:	4b68      	ldr	r3, [pc, #416]	; (404174 <ili9225_init+0x228>)
  403fd2:	4798      	blx	r3
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);
  403fd4:	485b      	ldr	r0, [pc, #364]	; (404144 <ili9225_init+0x1f8>)
  403fd6:	2101      	movs	r1, #1
  403fd8:	4b67      	ldr	r3, [pc, #412]	; (404178 <ili9225_init+0x22c>)
  403fda:	4798      	blx	r3

	/* Turn off LCD */
	ili9225_display_off();
  403fdc:	4b67      	ldr	r3, [pc, #412]	; (40417c <ili9225_init+0x230>)
  403fde:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  403fe0:	2001      	movs	r0, #1
  403fe2:	f44f 718e 	mov.w	r1, #284	; 0x11c
  403fe6:	4b66      	ldr	r3, [pc, #408]	; (404180 <ili9225_init+0x234>)
  403fe8:	4798      	blx	r3
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  403fea:	2002      	movs	r0, #2
  403fec:	f44f 7180 	mov.w	r1, #256	; 0x100
  403ff0:	4b63      	ldr	r3, [pc, #396]	; (404180 <ili9225_init+0x234>)
  403ff2:	4798      	blx	r3
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  403ff4:	2003      	movs	r0, #3
  403ff6:	f241 0130 	movw	r1, #4144	; 0x1030
  403ffa:	4b61      	ldr	r3, [pc, #388]	; (404180 <ili9225_init+0x234>)
  403ffc:	4798      	blx	r3
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  403ffe:	2008      	movs	r0, #8
  404000:	f640 0108 	movw	r1, #2056	; 0x808
  404004:	4b5e      	ldr	r3, [pc, #376]	; (404180 <ili9225_init+0x234>)
  404006:	4798      	blx	r3
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  404008:	200c      	movs	r0, #12
  40400a:	2101      	movs	r1, #1
  40400c:	4b5c      	ldr	r3, [pc, #368]	; (404180 <ili9225_init+0x234>)
  40400e:	4798      	blx	r3
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  404010:	200f      	movs	r0, #15
  404012:	f640 2101 	movw	r1, #2561	; 0xa01
  404016:	4b5a      	ldr	r3, [pc, #360]	; (404180 <ili9225_init+0x234>)
  404018:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  40401a:	2020      	movs	r0, #32
  40401c:	21b0      	movs	r1, #176	; 0xb0
  40401e:	4b58      	ldr	r3, [pc, #352]	; (404180 <ili9225_init+0x234>)
  404020:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  404022:	2021      	movs	r0, #33	; 0x21
  404024:	21dc      	movs	r1, #220	; 0xdc
  404026:	4b56      	ldr	r3, [pc, #344]	; (404180 <ili9225_init+0x234>)
  404028:	4798      	blx	r3

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  40402a:	2010      	movs	r0, #16
  40402c:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  404030:	4b53      	ldr	r3, [pc, #332]	; (404180 <ili9225_init+0x234>)
  404032:	4798      	blx	r3
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  404034:	2011      	movs	r0, #17
  404036:	f241 0138 	movw	r1, #4152	; 0x1038
  40403a:	4b51      	ldr	r3, [pc, #324]	; (404180 <ili9225_init+0x234>)
  40403c:	4798      	blx	r3
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  40403e:	2032      	movs	r0, #50	; 0x32
  404040:	4b3e      	ldr	r3, [pc, #248]	; (40413c <ili9225_init+0x1f0>)
  404042:	4798      	blx	r3

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  404044:	2012      	movs	r0, #18
  404046:	f241 1121 	movw	r1, #4385	; 0x1121
  40404a:	4b4d      	ldr	r3, [pc, #308]	; (404180 <ili9225_init+0x234>)
  40404c:	4798      	blx	r3
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  40404e:	2013      	movs	r0, #19
  404050:	214e      	movs	r1, #78	; 0x4e
  404052:	4b4b      	ldr	r3, [pc, #300]	; (404180 <ili9225_init+0x234>)
  404054:	4798      	blx	r3
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  404056:	2014      	movs	r0, #20
  404058:	f246 716f 	movw	r1, #26479	; 0x676f
  40405c:	4b48      	ldr	r3, [pc, #288]	; (404180 <ili9225_init+0x234>)
  40405e:	4798      	blx	r3
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  404060:	2030      	movs	r0, #48	; 0x30
  404062:	2100      	movs	r1, #0
  404064:	4b46      	ldr	r3, [pc, #280]	; (404180 <ili9225_init+0x234>)
  404066:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  404068:	2031      	movs	r0, #49	; 0x31
  40406a:	21db      	movs	r1, #219	; 0xdb
  40406c:	4b44      	ldr	r3, [pc, #272]	; (404180 <ili9225_init+0x234>)
  40406e:	4798      	blx	r3
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  404070:	2032      	movs	r0, #50	; 0x32
  404072:	2100      	movs	r1, #0
  404074:	4b42      	ldr	r3, [pc, #264]	; (404180 <ili9225_init+0x234>)
  404076:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  404078:	2033      	movs	r0, #51	; 0x33
  40407a:	2100      	movs	r1, #0
  40407c:	4b40      	ldr	r3, [pc, #256]	; (404180 <ili9225_init+0x234>)
  40407e:	4798      	blx	r3
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  404080:	2034      	movs	r0, #52	; 0x34
  404082:	21db      	movs	r1, #219	; 0xdb
  404084:	4b3e      	ldr	r3, [pc, #248]	; (404180 <ili9225_init+0x234>)
  404086:	4798      	blx	r3
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  404088:	2035      	movs	r0, #53	; 0x35
  40408a:	2100      	movs	r1, #0
  40408c:	4b3c      	ldr	r3, [pc, #240]	; (404180 <ili9225_init+0x234>)
  40408e:	4798      	blx	r3
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  404090:	2036      	movs	r0, #54	; 0x36
  404092:	21b0      	movs	r1, #176	; 0xb0
  404094:	4b3a      	ldr	r3, [pc, #232]	; (404180 <ili9225_init+0x234>)
  404096:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  404098:	2037      	movs	r0, #55	; 0x37
  40409a:	2100      	movs	r1, #0
  40409c:	4b38      	ldr	r3, [pc, #224]	; (404180 <ili9225_init+0x234>)
  40409e:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  4040a0:	2038      	movs	r0, #56	; 0x38
  4040a2:	21dc      	movs	r1, #220	; 0xdc
  4040a4:	4b36      	ldr	r3, [pc, #216]	; (404180 <ili9225_init+0x234>)
  4040a6:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  4040a8:	2039      	movs	r0, #57	; 0x39
  4040aa:	2100      	movs	r1, #0
  4040ac:	4b34      	ldr	r3, [pc, #208]	; (404180 <ili9225_init+0x234>)
  4040ae:	4798      	blx	r3

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  4040b0:	2050      	movs	r0, #80	; 0x50
  4040b2:	2100      	movs	r1, #0
  4040b4:	4b32      	ldr	r3, [pc, #200]	; (404180 <ili9225_init+0x234>)
  4040b6:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  4040b8:	2051      	movs	r0, #81	; 0x51
  4040ba:	f240 610a 	movw	r1, #1546	; 0x60a
  4040be:	4b30      	ldr	r3, [pc, #192]	; (404180 <ili9225_init+0x234>)
  4040c0:	4798      	blx	r3
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  4040c2:	2052      	movs	r0, #82	; 0x52
  4040c4:	f640 510a 	movw	r1, #3338	; 0xd0a
  4040c8:	4b2d      	ldr	r3, [pc, #180]	; (404180 <ili9225_init+0x234>)
  4040ca:	4798      	blx	r3
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  4040cc:	2053      	movs	r0, #83	; 0x53
  4040ce:	f240 3103 	movw	r1, #771	; 0x303
  4040d2:	4b2b      	ldr	r3, [pc, #172]	; (404180 <ili9225_init+0x234>)
  4040d4:	4798      	blx	r3
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  4040d6:	2054      	movs	r0, #84	; 0x54
  4040d8:	f640 210d 	movw	r1, #2573	; 0xa0d
  4040dc:	4b28      	ldr	r3, [pc, #160]	; (404180 <ili9225_init+0x234>)
  4040de:	4798      	blx	r3
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  4040e0:	2055      	movs	r0, #85	; 0x55
  4040e2:	f640 2106 	movw	r1, #2566	; 0xa06
  4040e6:	4b26      	ldr	r3, [pc, #152]	; (404180 <ili9225_init+0x234>)
  4040e8:	4798      	blx	r3
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  4040ea:	2056      	movs	r0, #86	; 0x56
  4040ec:	2100      	movs	r1, #0
  4040ee:	4b24      	ldr	r3, [pc, #144]	; (404180 <ili9225_init+0x234>)
  4040f0:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  4040f2:	2057      	movs	r0, #87	; 0x57
  4040f4:	f240 3103 	movw	r1, #771	; 0x303
  4040f8:	4b21      	ldr	r3, [pc, #132]	; (404180 <ili9225_init+0x234>)
  4040fa:	4798      	blx	r3
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  4040fc:	2058      	movs	r0, #88	; 0x58
  4040fe:	2100      	movs	r1, #0
  404100:	4b1f      	ldr	r3, [pc, #124]	; (404180 <ili9225_init+0x234>)
  404102:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  404104:	2059      	movs	r0, #89	; 0x59
  404106:	2100      	movs	r1, #0
  404108:	4b1d      	ldr	r3, [pc, #116]	; (404180 <ili9225_init+0x234>)
  40410a:	4798      	blx	r3

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40410c:	687b      	ldr	r3, [r7, #4]
  40410e:	681a      	ldr	r2, [r3, #0]
  404110:	687b      	ldr	r3, [r7, #4]
  404112:	685b      	ldr	r3, [r3, #4]
  404114:	2000      	movs	r0, #0
  404116:	2100      	movs	r1, #0
  404118:	4c1a      	ldr	r4, [pc, #104]	; (404184 <ili9225_init+0x238>)
  40411a:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  40411c:	687b      	ldr	r3, [r7, #4]
  40411e:	689b      	ldr	r3, [r3, #8]
  404120:	4618      	mov	r0, r3
  404122:	4b19      	ldr	r3, [pc, #100]	; (404188 <ili9225_init+0x23c>)
  404124:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  404126:	2000      	movs	r0, #0
  404128:	2100      	movs	r1, #0
  40412a:	4b18      	ldr	r3, [pc, #96]	; (40418c <ili9225_init+0x240>)
  40412c:	4798      	blx	r3
	return 0;
  40412e:	2300      	movs	r3, #0
}
  404130:	4618      	mov	r0, r3
  404132:	3714      	adds	r7, #20
  404134:	46bd      	mov	sp, r7
  404136:	bd90      	pop	{r4, r7, pc}
  404138:	00404939 	.word	0x00404939
  40413c:	00403e7d 	.word	0x00403e7d
  404140:	00404965 	.word	0x00404965
  404144:	40008000 	.word	0x40008000
  404148:	00403cb1 	.word	0x00403cb1
  40414c:	00403c81 	.word	0x00403c81
  404150:	00403cc9 	.word	0x00403cc9
  404154:	00403bc5 	.word	0x00403bc5
  404158:	00403bf9 	.word	0x00403bf9
  40415c:	00403c2d 	.word	0x00403c2d
  404160:	00403b95 	.word	0x00403b95
  404164:	00403699 	.word	0x00403699
  404168:	00bebc20 	.word	0x00bebc20
  40416c:	00403705 	.word	0x00403705
  404170:	004037bd 	.word	0x004037bd
  404174:	00403c99 	.word	0x00403c99
  404178:	00403ce5 	.word	0x00403ce5
  40417c:	004041d9 	.word	0x004041d9
  404180:	00403e51 	.word	0x00403e51
  404184:	00404289 	.word	0x00404289
  404188:	004041ed 	.word	0x004041ed
  40418c:	004042f9 	.word	0x004042f9

00404190 <ili9225_spi_handler>:
/**
 * \brief The SPI_Handler must be called by the SPI Interrupt Service Routine with the
 * corresponding SPI instance to enable ILI9225 driver support.
 */
void ili9225_spi_handler(void)
{
  404190:	b580      	push	{r7, lr}
  404192:	b082      	sub	sp, #8
  404194:	af00      	add	r7, sp, #0
	uint32_t ul_spi_reg;

	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
  404196:	4807      	ldr	r0, [pc, #28]	; (4041b4 <ili9225_spi_handler+0x24>)
  404198:	4b07      	ldr	r3, [pc, #28]	; (4041b8 <ili9225_spi_handler+0x28>)
  40419a:	4798      	blx	r3
  40419c:	6078      	str	r0, [r7, #4]
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);
  40419e:	4805      	ldr	r0, [pc, #20]	; (4041b4 <ili9225_spi_handler+0x24>)
  4041a0:	6879      	ldr	r1, [r7, #4]
  4041a2:	4b06      	ldr	r3, [pc, #24]	; (4041bc <ili9225_spi_handler+0x2c>)
  4041a4:	4798      	blx	r3

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  4041a6:	4b06      	ldr	r3, [pc, #24]	; (4041c0 <ili9225_spi_handler+0x30>)
  4041a8:	2201      	movs	r2, #1
  4041aa:	701a      	strb	r2, [r3, #0]
}
  4041ac:	3708      	adds	r7, #8
  4041ae:	46bd      	mov	sp, r7
  4041b0:	bd80      	pop	{r7, pc}
  4041b2:	bf00      	nop
  4041b4:	40008000 	.word	0x40008000
  4041b8:	00403d1d 	.word	0x00403d1d
  4041bc:	00403d01 	.word	0x00403d01
  4041c0:	20000bf4 	.word	0x20000bf4

004041c4 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  4041c4:	b580      	push	{r7, lr}
  4041c6:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1,
  4041c8:	2007      	movs	r0, #7
  4041ca:	f241 0117 	movw	r1, #4119	; 0x1017
  4041ce:	4b01      	ldr	r3, [pc, #4]	; (4041d4 <ili9225_display_on+0x10>)
  4041d0:	4798      	blx	r3
			ILI9225_DISP_CTRL1_TEMON |
			ILI9225_DISP_CTRL1_GON |
			ILI9225_DISP_CTRL1_REV |
			ILI9225_DISP_CTRL1_D(0x03));
}
  4041d2:	bd80      	pop	{r7, pc}
  4041d4:	00403e51 	.word	0x00403e51

004041d8 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  4041d8:	b580      	push	{r7, lr}
  4041da:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  4041dc:	2007      	movs	r0, #7
  4041de:	2100      	movs	r1, #0
  4041e0:	4b01      	ldr	r3, [pc, #4]	; (4041e8 <ili9225_display_off+0x10>)
  4041e2:	4798      	blx	r3
}
  4041e4:	bd80      	pop	{r7, pc}
  4041e6:	bf00      	nop
  4041e8:	00403e51 	.word	0x00403e51

004041ec <ili9225_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_rgb24bits foreground color.
 */
void ili9225_set_foreground_color(uint32_t ul_rgb24bits)
{
  4041ec:	b480      	push	{r7}
  4041ee:	b085      	sub	sp, #20
  4041f0:	af00      	add	r7, sp, #0
  4041f2:	6078      	str	r0, [r7, #4]
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  4041f4:	687b      	ldr	r3, [r7, #4]
  4041f6:	f403 0378 	and.w	r3, r3, #16252928	; 0xf80000
  4041fa:	0a1b      	lsrs	r3, r3, #8
  4041fc:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
  4041fe:	687b      	ldr	r3, [r7, #4]
  404200:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  404204:	095b      	lsrs	r3, r3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  404206:	b29b      	uxth	r3, r3
  404208:	4313      	orrs	r3, r2
  40420a:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  40420c:	687b      	ldr	r3, [r7, #4]
  40420e:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
  404212:	08db      	lsrs	r3, r3, #3
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  404214:	b29b      	uxth	r3, r3
  404216:	4313      	orrs	r3, r2
  404218:	817b      	strh	r3, [r7, #10]
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  40421a:	2300      	movs	r3, #0
  40421c:	60fb      	str	r3, [r7, #12]
  40421e:	e007      	b.n	404230 <ili9225_set_foreground_color+0x44>
		g_ul_pixel_cache[i] = w_color;
  404220:	4b07      	ldr	r3, [pc, #28]	; (404240 <ili9225_set_foreground_color+0x54>)
  404222:	68fa      	ldr	r2, [r7, #12]
  404224:	8979      	ldrh	r1, [r7, #10]
  404226:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  40422a:	68fb      	ldr	r3, [r7, #12]
  40422c:	3301      	adds	r3, #1
  40422e:	60fb      	str	r3, [r7, #12]
  404230:	68fb      	ldr	r3, [r7, #12]
  404232:	2baf      	cmp	r3, #175	; 0xaf
  404234:	d9f4      	bls.n	404220 <ili9225_set_foreground_color+0x34>
		g_ul_pixel_cache[i] = w_color;
	}
}
  404236:	3714      	adds	r7, #20
  404238:	46bd      	mov	sp, r7
  40423a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40423e:	4770      	bx	lr
  404240:	20000a94 	.word	0x20000a94

00404244 <ili9225_fill>:
 * \brief Fill the LCD buffer with the specified color.
 *
 * \param us_color fill color.
 */
void ili9225_fill(ili9225_color_t us_color)
{
  404244:	b580      	push	{r7, lr}
  404246:	b084      	sub	sp, #16
  404248:	af00      	add	r7, sp, #0
  40424a:	4603      	mov	r3, r0
  40424c:	80fb      	strh	r3, [r7, #6]
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
  40424e:	2000      	movs	r0, #0
  404250:	2100      	movs	r1, #0
  404252:	4b0a      	ldr	r3, [pc, #40]	; (40427c <ili9225_fill+0x38>)
  404254:	4798      	blx	r3
	ili9225_write_ram_prepare();
  404256:	4b0a      	ldr	r3, [pc, #40]	; (404280 <ili9225_fill+0x3c>)
  404258:	4798      	blx	r3

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  40425a:	f249 7340 	movw	r3, #38720	; 0x9740
  40425e:	60fb      	str	r3, [r7, #12]
  404260:	e006      	b.n	404270 <ili9225_fill+0x2c>
		ili9225_write_ram(us_color);
  404262:	88fb      	ldrh	r3, [r7, #6]
  404264:	4618      	mov	r0, r3
  404266:	4b07      	ldr	r3, [pc, #28]	; (404284 <ili9225_fill+0x40>)
  404268:	4798      	blx	r3
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
	ili9225_write_ram_prepare();

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  40426a:	68fb      	ldr	r3, [r7, #12]
  40426c:	3b01      	subs	r3, #1
  40426e:	60fb      	str	r3, [r7, #12]
  404270:	68fb      	ldr	r3, [r7, #12]
  404272:	2b00      	cmp	r3, #0
  404274:	d1f5      	bne.n	404262 <ili9225_fill+0x1e>
		ili9225_write_ram(us_color);
	}
}
  404276:	3710      	adds	r7, #16
  404278:	46bd      	mov	sp, r7
  40427a:	bd80      	pop	{r7, pc}
  40427c:	004042f9 	.word	0x004042f9
  404280:	00403d95 	.word	0x00403d95
  404284:	00403da5 	.word	0x00403da5

00404288 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  404288:	b580      	push	{r7, lr}
  40428a:	b084      	sub	sp, #16
  40428c:	af00      	add	r7, sp, #0
  40428e:	60f8      	str	r0, [r7, #12]
  404290:	60b9      	str	r1, [r7, #8]
  404292:	607a      	str	r2, [r7, #4]
  404294:	603b      	str	r3, [r7, #0]
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  404296:	68fb      	ldr	r3, [r7, #12]
  404298:	b29a      	uxth	r2, r3
  40429a:	687b      	ldr	r3, [r7, #4]
  40429c:	b29b      	uxth	r3, r3
  40429e:	4413      	add	r3, r2
  4042a0:	b29b      	uxth	r3, r3
  4042a2:	3b01      	subs	r3, #1
  4042a4:	b29b      	uxth	r3, r3
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  4042a6:	b2db      	uxtb	r3, r3
  4042a8:	b29b      	uxth	r3, r3
  4042aa:	2036      	movs	r0, #54	; 0x36
  4042ac:	4619      	mov	r1, r3
  4042ae:	4b11      	ldr	r3, [pc, #68]	; (4042f4 <ili9225_set_window+0x6c>)
  4042b0:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));
  4042b2:	68fb      	ldr	r3, [r7, #12]
  4042b4:	b29b      	uxth	r3, r3
	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  4042b6:	b2db      	uxtb	r3, r3
  4042b8:	b29b      	uxth	r3, r3
  4042ba:	2037      	movs	r0, #55	; 0x37
  4042bc:	4619      	mov	r1, r3
  4042be:	4b0d      	ldr	r3, [pc, #52]	; (4042f4 <ili9225_set_window+0x6c>)
  4042c0:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  4042c2:	68bb      	ldr	r3, [r7, #8]
  4042c4:	b29a      	uxth	r2, r3
  4042c6:	683b      	ldr	r3, [r7, #0]
  4042c8:	b29b      	uxth	r3, r3
  4042ca:	4413      	add	r3, r2
  4042cc:	b29b      	uxth	r3, r3
  4042ce:	3b01      	subs	r3, #1
  4042d0:	b29b      	uxth	r3, r3
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  4042d2:	b2db      	uxtb	r3, r3
  4042d4:	b29b      	uxth	r3, r3
  4042d6:	2038      	movs	r0, #56	; 0x38
  4042d8:	4619      	mov	r1, r3
  4042da:	4b06      	ldr	r3, [pc, #24]	; (4042f4 <ili9225_set_window+0x6c>)
  4042dc:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
  4042de:	68bb      	ldr	r3, [r7, #8]
  4042e0:	b29b      	uxth	r3, r3
	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  4042e2:	b2db      	uxtb	r3, r3
  4042e4:	b29b      	uxth	r3, r3
  4042e6:	2039      	movs	r0, #57	; 0x39
  4042e8:	4619      	mov	r1, r3
  4042ea:	4b02      	ldr	r3, [pc, #8]	; (4042f4 <ili9225_set_window+0x6c>)
  4042ec:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
}
  4042ee:	3710      	adds	r7, #16
  4042f0:	46bd      	mov	sp, r7
  4042f2:	bd80      	pop	{r7, pc}
  4042f4:	00403e51 	.word	0x00403e51

004042f8 <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  4042f8:	b580      	push	{r7, lr}
  4042fa:	b082      	sub	sp, #8
  4042fc:	af00      	add	r7, sp, #0
  4042fe:	4602      	mov	r2, r0
  404300:	460b      	mov	r3, r1
  404302:	80fa      	strh	r2, [r7, #6]
  404304:	80bb      	strh	r3, [r7, #4]
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  404306:	88fb      	ldrh	r3, [r7, #6]
  404308:	b2db      	uxtb	r3, r3
  40430a:	b29b      	uxth	r3, r3
  40430c:	2020      	movs	r0, #32
  40430e:	4619      	mov	r1, r3
  404310:	4b05      	ldr	r3, [pc, #20]	; (404328 <ili9225_set_cursor_position+0x30>)
  404312:	4798      	blx	r3
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  404314:	88bb      	ldrh	r3, [r7, #4]
  404316:	b2db      	uxtb	r3, r3
  404318:	b29b      	uxth	r3, r3
  40431a:	2021      	movs	r0, #33	; 0x21
  40431c:	4619      	mov	r1, r3
  40431e:	4b02      	ldr	r3, [pc, #8]	; (404328 <ili9225_set_cursor_position+0x30>)
  404320:	4798      	blx	r3
}
  404322:	3708      	adds	r7, #8
  404324:	46bd      	mov	sp, r7
  404326:	bd80      	pop	{r7, pc}
  404328:	00403e51 	.word	0x00403e51

0040432c <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  40432c:	b580      	push	{r7, lr}
  40432e:	b082      	sub	sp, #8
  404330:	af00      	add	r7, sp, #0
  404332:	6078      	str	r0, [r7, #4]
  404334:	6039      	str	r1, [r7, #0]
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  404336:	687b      	ldr	r3, [r7, #4]
  404338:	2baf      	cmp	r3, #175	; 0xaf
  40433a:	d802      	bhi.n	404342 <ili9225_draw_pixel+0x16>
  40433c:	683b      	ldr	r3, [r7, #0]
  40433e:	2bdb      	cmp	r3, #219	; 0xdb
  404340:	d901      	bls.n	404346 <ili9225_draw_pixel+0x1a>
		return 1;
  404342:	2301      	movs	r3, #1
  404344:	e00f      	b.n	404366 <ili9225_draw_pixel+0x3a>
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  404346:	687b      	ldr	r3, [r7, #4]
  404348:	b29a      	uxth	r2, r3
  40434a:	683b      	ldr	r3, [r7, #0]
  40434c:	b29b      	uxth	r3, r3
  40434e:	4610      	mov	r0, r2
  404350:	4619      	mov	r1, r3
  404352:	4b07      	ldr	r3, [pc, #28]	; (404370 <ili9225_draw_pixel+0x44>)
  404354:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  404356:	4b07      	ldr	r3, [pc, #28]	; (404374 <ili9225_draw_pixel+0x48>)
  404358:	4798      	blx	r3
	ili9225_write_ram(*g_ul_pixel_cache);
  40435a:	4b07      	ldr	r3, [pc, #28]	; (404378 <ili9225_draw_pixel+0x4c>)
  40435c:	881b      	ldrh	r3, [r3, #0]
  40435e:	4618      	mov	r0, r3
  404360:	4b06      	ldr	r3, [pc, #24]	; (40437c <ili9225_draw_pixel+0x50>)
  404362:	4798      	blx	r3
	return 0;
  404364:	2300      	movs	r3, #0
}
  404366:	4618      	mov	r0, r3
  404368:	3708      	adds	r7, #8
  40436a:	46bd      	mov	sp, r7
  40436c:	bd80      	pop	{r7, pc}
  40436e:	bf00      	nop
  404370:	004042f9 	.word	0x004042f9
  404374:	00403d95 	.word	0x00403d95
  404378:	20000a94 	.word	0x20000a94
  40437c:	00403da5 	.word	0x00403da5

00404380 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  404380:	b590      	push	{r4, r7, lr}
  404382:	b087      	sub	sp, #28
  404384:	af00      	add	r7, sp, #0
  404386:	60f8      	str	r0, [r7, #12]
  404388:	60b9      	str	r1, [r7, #8]
  40438a:	607a      	str	r2, [r7, #4]
  40438c:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40438e:	f107 000c 	add.w	r0, r7, #12
  404392:	f107 0108 	add.w	r1, r7, #8
  404396:	1d3a      	adds	r2, r7, #4
  404398:	463b      	mov	r3, r7
  40439a:	4c24      	ldr	r4, [pc, #144]	; (40442c <ili9225_draw_filled_rectangle+0xac>)
  40439c:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  40439e:	68f8      	ldr	r0, [r7, #12]
  4043a0:	68b9      	ldr	r1, [r7, #8]
  4043a2:	687a      	ldr	r2, [r7, #4]
  4043a4:	68fb      	ldr	r3, [r7, #12]
  4043a6:	1ad3      	subs	r3, r2, r3
  4043a8:	1c5a      	adds	r2, r3, #1
  4043aa:	683c      	ldr	r4, [r7, #0]
  4043ac:	68bb      	ldr	r3, [r7, #8]
  4043ae:	1ae3      	subs	r3, r4, r3
  4043b0:	3301      	adds	r3, #1
  4043b2:	4c1f      	ldr	r4, [pc, #124]	; (404430 <ili9225_draw_filled_rectangle+0xb0>)
  4043b4:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  4043b6:	68fb      	ldr	r3, [r7, #12]
  4043b8:	b29a      	uxth	r2, r3
  4043ba:	68bb      	ldr	r3, [r7, #8]
  4043bc:	b29b      	uxth	r3, r3
  4043be:	4610      	mov	r0, r2
  4043c0:	4619      	mov	r1, r3
  4043c2:	4b1c      	ldr	r3, [pc, #112]	; (404434 <ili9225_draw_filled_rectangle+0xb4>)
  4043c4:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  4043c6:	4b1c      	ldr	r3, [pc, #112]	; (404438 <ili9225_draw_filled_rectangle+0xb8>)
  4043c8:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4043ca:	687a      	ldr	r2, [r7, #4]
  4043cc:	68fb      	ldr	r3, [r7, #12]
  4043ce:	1ad3      	subs	r3, r2, r3
  4043d0:	3301      	adds	r3, #1
  4043d2:	6839      	ldr	r1, [r7, #0]
  4043d4:	68ba      	ldr	r2, [r7, #8]
  4043d6:	1a8a      	subs	r2, r1, r2
  4043d8:	3201      	adds	r2, #1
  4043da:	fb02 f303 	mul.w	r3, r2, r3
  4043de:	613b      	str	r3, [r7, #16]
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4043e0:	693a      	ldr	r2, [r7, #16]
  4043e2:	4b16      	ldr	r3, [pc, #88]	; (40443c <ili9225_draw_filled_rectangle+0xbc>)
  4043e4:	fba3 1302 	umull	r1, r3, r3, r2
  4043e8:	09db      	lsrs	r3, r3, #7
  4043ea:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  4043ec:	e003      	b.n	4043f6 <ili9225_draw_filled_rectangle+0x76>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  4043ee:	4814      	ldr	r0, [pc, #80]	; (404440 <ili9225_draw_filled_rectangle+0xc0>)
  4043f0:	21b0      	movs	r1, #176	; 0xb0
  4043f2:	4b14      	ldr	r3, [pc, #80]	; (404444 <ili9225_draw_filled_rectangle+0xc4>)
  4043f4:	4798      	blx	r3
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  4043f6:	697b      	ldr	r3, [r7, #20]
  4043f8:	1e5a      	subs	r2, r3, #1
  4043fa:	617a      	str	r2, [r7, #20]
  4043fc:	2b00      	cmp	r3, #0
  4043fe:	d1f6      	bne.n	4043ee <ili9225_draw_filled_rectangle+0x6e>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  404400:	693a      	ldr	r2, [r7, #16]
  404402:	4b0e      	ldr	r3, [pc, #56]	; (40443c <ili9225_draw_filled_rectangle+0xbc>)
  404404:	fba3 1302 	umull	r1, r3, r3, r2
  404408:	09db      	lsrs	r3, r3, #7
  40440a:	21b0      	movs	r1, #176	; 0xb0
  40440c:	fb01 f303 	mul.w	r3, r1, r3
  404410:	1ad3      	subs	r3, r2, r3
  404412:	480b      	ldr	r0, [pc, #44]	; (404440 <ili9225_draw_filled_rectangle+0xc0>)
  404414:	4619      	mov	r1, r3
  404416:	4b0b      	ldr	r3, [pc, #44]	; (404444 <ili9225_draw_filled_rectangle+0xc4>)
  404418:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  40441a:	2000      	movs	r0, #0
  40441c:	2100      	movs	r1, #0
  40441e:	22b0      	movs	r2, #176	; 0xb0
  404420:	23dc      	movs	r3, #220	; 0xdc
  404422:	4c03      	ldr	r4, [pc, #12]	; (404430 <ili9225_draw_filled_rectangle+0xb0>)
  404424:	47a0      	blx	r4
}
  404426:	371c      	adds	r7, #28
  404428:	46bd      	mov	sp, r7
  40442a:	bd90      	pop	{r4, r7, pc}
  40442c:	00403ebd 	.word	0x00403ebd
  404430:	00404289 	.word	0x00404289
  404434:	004042f9 	.word	0x004042f9
  404438:	00403d95 	.word	0x00403d95
  40443c:	ba2e8ba3 	.word	0xba2e8ba3
  404440:	20000a94 	.word	0x20000a94
  404444:	00403de9 	.word	0x00403de9

00404448 <ili9225_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili9225_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  404448:	b580      	push	{r7, lr}
  40444a:	b08a      	sub	sp, #40	; 0x28
  40444c:	af00      	add	r7, sp, #0
  40444e:	60f8      	str	r0, [r7, #12]
  404450:	60b9      	str	r1, [r7, #8]
  404452:	4613      	mov	r3, r2
  404454:	71fb      	strb	r3, [r7, #7]
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  404456:	79fa      	ldrb	r2, [r7, #7]
  404458:	4613      	mov	r3, r2
  40445a:	009b      	lsls	r3, r3, #2
  40445c:	4413      	add	r3, r2
  40445e:	009b      	lsls	r3, r3, #2
  404460:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  404464:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  404466:	2300      	movs	r3, #0
  404468:	623b      	str	r3, [r7, #32]
  40446a:	e04d      	b.n	404508 <ili9225_draw_char+0xc0>
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  40446c:	6a3b      	ldr	r3, [r7, #32]
  40446e:	005a      	lsls	r2, r3, #1
  404470:	69fb      	ldr	r3, [r7, #28]
  404472:	4413      	add	r3, r2
  404474:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  404476:	69bb      	ldr	r3, [r7, #24]
  404478:	3301      	adds	r3, #1
  40447a:	617b      	str	r3, [r7, #20]

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  40447c:	2300      	movs	r3, #0
  40447e:	627b      	str	r3, [r7, #36]	; 0x24
  404480:	e01a      	b.n	4044b8 <ili9225_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  404482:	4a24      	ldr	r2, [pc, #144]	; (404514 <ili9225_draw_char+0xcc>)
  404484:	69bb      	ldr	r3, [r7, #24]
  404486:	4413      	add	r3, r2
  404488:	781b      	ldrb	r3, [r3, #0]
  40448a:	461a      	mov	r2, r3
  40448c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40448e:	f1c3 0307 	rsb	r3, r3, #7
  404492:	fa42 f303 	asr.w	r3, r2, r3
  404496:	f003 0301 	and.w	r3, r3, #1
  40449a:	2b00      	cmp	r3, #0
  40449c:	d009      	beq.n	4044b2 <ili9225_draw_char+0x6a>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  40449e:	68fa      	ldr	r2, [r7, #12]
  4044a0:	6a3b      	ldr	r3, [r7, #32]
  4044a2:	441a      	add	r2, r3
  4044a4:	68b9      	ldr	r1, [r7, #8]
  4044a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4044a8:	440b      	add	r3, r1
  4044aa:	4610      	mov	r0, r2
  4044ac:	4619      	mov	r1, r3
  4044ae:	4b1a      	ldr	r3, [pc, #104]	; (404518 <ili9225_draw_char+0xd0>)
  4044b0:	4798      	blx	r3
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  4044b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4044b4:	3301      	adds	r3, #1
  4044b6:	627b      	str	r3, [r7, #36]	; 0x24
  4044b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4044ba:	2b07      	cmp	r3, #7
  4044bc:	d9e1      	bls.n	404482 <ili9225_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  4044be:	2300      	movs	r3, #0
  4044c0:	627b      	str	r3, [r7, #36]	; 0x24
  4044c2:	e01b      	b.n	4044fc <ili9225_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  4044c4:	4a13      	ldr	r2, [pc, #76]	; (404514 <ili9225_draw_char+0xcc>)
  4044c6:	697b      	ldr	r3, [r7, #20]
  4044c8:	4413      	add	r3, r2
  4044ca:	781b      	ldrb	r3, [r3, #0]
  4044cc:	461a      	mov	r2, r3
  4044ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4044d0:	f1c3 0307 	rsb	r3, r3, #7
  4044d4:	fa42 f303 	asr.w	r3, r2, r3
  4044d8:	f003 0301 	and.w	r3, r3, #1
  4044dc:	2b00      	cmp	r3, #0
  4044de:	d00a      	beq.n	4044f6 <ili9225_draw_char+0xae>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  4044e0:	68fa      	ldr	r2, [r7, #12]
  4044e2:	6a3b      	ldr	r3, [r7, #32]
  4044e4:	441a      	add	r2, r3
  4044e6:	68b9      	ldr	r1, [r7, #8]
  4044e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4044ea:	440b      	add	r3, r1
  4044ec:	3308      	adds	r3, #8
  4044ee:	4610      	mov	r0, r2
  4044f0:	4619      	mov	r1, r3
  4044f2:	4b09      	ldr	r3, [pc, #36]	; (404518 <ili9225_draw_char+0xd0>)
  4044f4:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  4044f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4044f8:	3301      	adds	r3, #1
  4044fa:	627b      	str	r3, [r7, #36]	; 0x24
  4044fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4044fe:	2b05      	cmp	r3, #5
  404500:	d9e0      	bls.n	4044c4 <ili9225_draw_char+0x7c>

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  404502:	6a3b      	ldr	r3, [r7, #32]
  404504:	3301      	adds	r3, #1
  404506:	623b      	str	r3, [r7, #32]
  404508:	6a3b      	ldr	r3, [r7, #32]
  40450a:	2b09      	cmp	r3, #9
  40450c:	d9ae      	bls.n	40446c <ili9225_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  40450e:	3728      	adds	r7, #40	; 0x28
  404510:	46bd      	mov	sp, r7
  404512:	bd80      	pop	{r7, pc}
  404514:	004128b0 	.word	0x004128b0
  404518:	0040432d 	.word	0x0040432d

0040451c <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  40451c:	b580      	push	{r7, lr}
  40451e:	b086      	sub	sp, #24
  404520:	af00      	add	r7, sp, #0
  404522:	60f8      	str	r0, [r7, #12]
  404524:	60b9      	str	r1, [r7, #8]
  404526:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  404528:	68fb      	ldr	r3, [r7, #12]
  40452a:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  40452c:	e01c      	b.n	404568 <ili9225_draw_string+0x4c>
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  40452e:	687b      	ldr	r3, [r7, #4]
  404530:	781b      	ldrb	r3, [r3, #0]
  404532:	2b0a      	cmp	r3, #10
  404534:	d108      	bne.n	404548 <ili9225_draw_string+0x2c>
			ul_y += gfont.height + 2;
  404536:	230e      	movs	r3, #14
  404538:	461a      	mov	r2, r3
  40453a:	68bb      	ldr	r3, [r7, #8]
  40453c:	4413      	add	r3, r2
  40453e:	3302      	adds	r3, #2
  404540:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  404542:	697b      	ldr	r3, [r7, #20]
  404544:	60fb      	str	r3, [r7, #12]
  404546:	e00c      	b.n	404562 <ili9225_draw_string+0x46>
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
  404548:	687b      	ldr	r3, [r7, #4]
  40454a:	781b      	ldrb	r3, [r3, #0]
  40454c:	68f8      	ldr	r0, [r7, #12]
  40454e:	68b9      	ldr	r1, [r7, #8]
  404550:	461a      	mov	r2, r3
  404552:	4b09      	ldr	r3, [pc, #36]	; (404578 <ili9225_draw_string+0x5c>)
  404554:	4798      	blx	r3
			ul_x += gfont.width + 2;
  404556:	230a      	movs	r3, #10
  404558:	461a      	mov	r2, r3
  40455a:	68fb      	ldr	r3, [r7, #12]
  40455c:	4413      	add	r3, r2
  40455e:	3302      	adds	r3, #2
  404560:	60fb      	str	r3, [r7, #12]
		}
		p_str++;
  404562:	687b      	ldr	r3, [r7, #4]
  404564:	3301      	adds	r3, #1
  404566:	607b      	str	r3, [r7, #4]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  404568:	687b      	ldr	r3, [r7, #4]
  40456a:	781b      	ldrb	r3, [r3, #0]
  40456c:	2b00      	cmp	r3, #0
  40456e:	d1de      	bne.n	40452e <ili9225_draw_string+0x12>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  404570:	3718      	adds	r7, #24
  404572:	46bd      	mov	sp, r7
  404574:	bd80      	pop	{r7, pc}
  404576:	bf00      	nop
  404578:	00404449 	.word	0x00404449

0040457c <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  40457c:	b480      	push	{r7}
  40457e:	b085      	sub	sp, #20
  404580:	af00      	add	r7, sp, #0
  404582:	60f8      	str	r0, [r7, #12]
  404584:	60b9      	str	r1, [r7, #8]
  404586:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  404588:	68bb      	ldr	r3, [r7, #8]
  40458a:	2b00      	cmp	r3, #0
  40458c:	d007      	beq.n	40459e <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  40458e:	68bb      	ldr	r3, [r7, #8]
  404590:	681a      	ldr	r2, [r3, #0]
  404592:	68fb      	ldr	r3, [r7, #12]
  404594:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  404596:	68bb      	ldr	r3, [r7, #8]
  404598:	685a      	ldr	r2, [r3, #4]
  40459a:	68fb      	ldr	r3, [r7, #12]
  40459c:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
  40459e:	687b      	ldr	r3, [r7, #4]
  4045a0:	2b00      	cmp	r3, #0
  4045a2:	d007      	beq.n	4045b4 <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  4045a4:	687b      	ldr	r3, [r7, #4]
  4045a6:	681a      	ldr	r2, [r3, #0]
  4045a8:	68fb      	ldr	r3, [r7, #12]
  4045aa:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  4045ac:	687b      	ldr	r3, [r7, #4]
  4045ae:	685a      	ldr	r2, [r3, #4]
  4045b0:	68fb      	ldr	r3, [r7, #12]
  4045b2:	61da      	str	r2, [r3, #28]
	}
}
  4045b4:	3714      	adds	r7, #20
  4045b6:	46bd      	mov	sp, r7
  4045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4045bc:	4770      	bx	lr
  4045be:	bf00      	nop

004045c0 <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  4045c0:	b480      	push	{r7}
  4045c2:	b085      	sub	sp, #20
  4045c4:	af00      	add	r7, sp, #0
  4045c6:	60f8      	str	r0, [r7, #12]
  4045c8:	60b9      	str	r1, [r7, #8]
  4045ca:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  4045cc:	68bb      	ldr	r3, [r7, #8]
  4045ce:	2b00      	cmp	r3, #0
  4045d0:	d007      	beq.n	4045e2 <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  4045d2:	68bb      	ldr	r3, [r7, #8]
  4045d4:	681a      	ldr	r2, [r3, #0]
  4045d6:	68fb      	ldr	r3, [r7, #12]
  4045d8:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  4045da:	68bb      	ldr	r3, [r7, #8]
  4045dc:	685a      	ldr	r2, [r3, #4]
  4045de:	68fb      	ldr	r3, [r7, #12]
  4045e0:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
  4045e2:	687b      	ldr	r3, [r7, #4]
  4045e4:	2b00      	cmp	r3, #0
  4045e6:	d007      	beq.n	4045f8 <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  4045e8:	687b      	ldr	r3, [r7, #4]
  4045ea:	681a      	ldr	r2, [r3, #0]
  4045ec:	68fb      	ldr	r3, [r7, #12]
  4045ee:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  4045f0:	687b      	ldr	r3, [r7, #4]
  4045f2:	685a      	ldr	r2, [r3, #4]
  4045f4:	68fb      	ldr	r3, [r7, #12]
  4045f6:	615a      	str	r2, [r3, #20]
	}
}
  4045f8:	3714      	adds	r7, #20
  4045fa:	46bd      	mov	sp, r7
  4045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  404600:	4770      	bx	lr
  404602:	bf00      	nop

00404604 <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  404604:	b480      	push	{r7}
  404606:	b083      	sub	sp, #12
  404608:	af00      	add	r7, sp, #0
  40460a:	6078      	str	r0, [r7, #4]
  40460c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  40460e:	683a      	ldr	r2, [r7, #0]
  404610:	f240 1301 	movw	r3, #257	; 0x101
  404614:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  404616:	687a      	ldr	r2, [r7, #4]
  404618:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
  40461a:	370c      	adds	r7, #12
  40461c:	46bd      	mov	sp, r7
  40461e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404622:	4770      	bx	lr

00404624 <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  404624:	b480      	push	{r7}
  404626:	b083      	sub	sp, #12
  404628:	af00      	add	r7, sp, #0
  40462a:	6078      	str	r0, [r7, #4]
  40462c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  40462e:	683a      	ldr	r2, [r7, #0]
  404630:	f240 2302 	movw	r3, #514	; 0x202
  404634:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  404636:	687a      	ldr	r2, [r7, #4]
  404638:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
}
  40463a:	370c      	adds	r7, #12
  40463c:	46bd      	mov	sp, r7
  40463e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404642:	4770      	bx	lr

00404644 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  404644:	b480      	push	{r7}
  404646:	b085      	sub	sp, #20
  404648:	af00      	add	r7, sp, #0
  40464a:	60f8      	str	r0, [r7, #12]
  40464c:	60b9      	str	r1, [r7, #8]
  40464e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  404650:	687b      	ldr	r3, [r7, #4]
  404652:	2b00      	cmp	r3, #0
  404654:	d003      	beq.n	40465e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  404656:	68fb      	ldr	r3, [r7, #12]
  404658:	68ba      	ldr	r2, [r7, #8]
  40465a:	665a      	str	r2, [r3, #100]	; 0x64
  40465c:	e002      	b.n	404664 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40465e:	68fb      	ldr	r3, [r7, #12]
  404660:	68ba      	ldr	r2, [r7, #8]
  404662:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  404664:	3714      	adds	r7, #20
  404666:	46bd      	mov	sp, r7
  404668:	f85d 7b04 	ldr.w	r7, [sp], #4
  40466c:	4770      	bx	lr
  40466e:	bf00      	nop

00404670 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  404670:	b480      	push	{r7}
  404672:	b087      	sub	sp, #28
  404674:	af00      	add	r7, sp, #0
  404676:	60f8      	str	r0, [r7, #12]
  404678:	60b9      	str	r1, [r7, #8]
  40467a:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40467c:	68fb      	ldr	r3, [r7, #12]
  40467e:	687a      	ldr	r2, [r7, #4]
  404680:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  404682:	68bb      	ldr	r3, [r7, #8]
  404684:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  404688:	d04a      	beq.n	404720 <pio_set_peripheral+0xb0>
  40468a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40468e:	d808      	bhi.n	4046a2 <pio_set_peripheral+0x32>
  404690:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  404694:	d016      	beq.n	4046c4 <pio_set_peripheral+0x54>
  404696:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40469a:	d02c      	beq.n	4046f6 <pio_set_peripheral+0x86>
  40469c:	2b00      	cmp	r3, #0
  40469e:	d069      	beq.n	404774 <pio_set_peripheral+0x104>
  4046a0:	e064      	b.n	40476c <pio_set_peripheral+0xfc>
  4046a2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4046a6:	d065      	beq.n	404774 <pio_set_peripheral+0x104>
  4046a8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4046ac:	d803      	bhi.n	4046b6 <pio_set_peripheral+0x46>
  4046ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4046b2:	d04a      	beq.n	40474a <pio_set_peripheral+0xda>
  4046b4:	e05a      	b.n	40476c <pio_set_peripheral+0xfc>
  4046b6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4046ba:	d05b      	beq.n	404774 <pio_set_peripheral+0x104>
  4046bc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4046c0:	d058      	beq.n	404774 <pio_set_peripheral+0x104>
  4046c2:	e053      	b.n	40476c <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4046c4:	68fb      	ldr	r3, [r7, #12]
  4046c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4046c8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4046ca:	68fb      	ldr	r3, [r7, #12]
  4046cc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4046ce:	687b      	ldr	r3, [r7, #4]
  4046d0:	43d9      	mvns	r1, r3
  4046d2:	697b      	ldr	r3, [r7, #20]
  4046d4:	400b      	ands	r3, r1
  4046d6:	401a      	ands	r2, r3
  4046d8:	68fb      	ldr	r3, [r7, #12]
  4046da:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4046dc:	68fb      	ldr	r3, [r7, #12]
  4046de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4046e0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4046e2:	68fb      	ldr	r3, [r7, #12]
  4046e4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4046e6:	687b      	ldr	r3, [r7, #4]
  4046e8:	43d9      	mvns	r1, r3
  4046ea:	697b      	ldr	r3, [r7, #20]
  4046ec:	400b      	ands	r3, r1
  4046ee:	401a      	ands	r2, r3
  4046f0:	68fb      	ldr	r3, [r7, #12]
  4046f2:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4046f4:	e03a      	b.n	40476c <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4046f6:	68fb      	ldr	r3, [r7, #12]
  4046f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4046fa:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4046fc:	687a      	ldr	r2, [r7, #4]
  4046fe:	697b      	ldr	r3, [r7, #20]
  404700:	431a      	orrs	r2, r3
  404702:	68fb      	ldr	r3, [r7, #12]
  404704:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  404706:	68fb      	ldr	r3, [r7, #12]
  404708:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40470a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40470c:	68fb      	ldr	r3, [r7, #12]
  40470e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  404710:	687b      	ldr	r3, [r7, #4]
  404712:	43d9      	mvns	r1, r3
  404714:	697b      	ldr	r3, [r7, #20]
  404716:	400b      	ands	r3, r1
  404718:	401a      	ands	r2, r3
  40471a:	68fb      	ldr	r3, [r7, #12]
  40471c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40471e:	e025      	b.n	40476c <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  404720:	68fb      	ldr	r3, [r7, #12]
  404722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  404724:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  404726:	68fb      	ldr	r3, [r7, #12]
  404728:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40472a:	687b      	ldr	r3, [r7, #4]
  40472c:	43d9      	mvns	r1, r3
  40472e:	697b      	ldr	r3, [r7, #20]
  404730:	400b      	ands	r3, r1
  404732:	401a      	ands	r2, r3
  404734:	68fb      	ldr	r3, [r7, #12]
  404736:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  404738:	68fb      	ldr	r3, [r7, #12]
  40473a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40473c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40473e:	687a      	ldr	r2, [r7, #4]
  404740:	697b      	ldr	r3, [r7, #20]
  404742:	431a      	orrs	r2, r3
  404744:	68fb      	ldr	r3, [r7, #12]
  404746:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  404748:	e010      	b.n	40476c <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40474a:	68fb      	ldr	r3, [r7, #12]
  40474c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40474e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  404750:	687a      	ldr	r2, [r7, #4]
  404752:	697b      	ldr	r3, [r7, #20]
  404754:	431a      	orrs	r2, r3
  404756:	68fb      	ldr	r3, [r7, #12]
  404758:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40475a:	68fb      	ldr	r3, [r7, #12]
  40475c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40475e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  404760:	687a      	ldr	r2, [r7, #4]
  404762:	697b      	ldr	r3, [r7, #20]
  404764:	431a      	orrs	r2, r3
  404766:	68fb      	ldr	r3, [r7, #12]
  404768:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40476a:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40476c:	68fb      	ldr	r3, [r7, #12]
  40476e:	687a      	ldr	r2, [r7, #4]
  404770:	605a      	str	r2, [r3, #4]
  404772:	e000      	b.n	404776 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  404774:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  404776:	371c      	adds	r7, #28
  404778:	46bd      	mov	sp, r7
  40477a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40477e:	4770      	bx	lr

00404780 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  404780:	b580      	push	{r7, lr}
  404782:	b084      	sub	sp, #16
  404784:	af00      	add	r7, sp, #0
  404786:	60f8      	str	r0, [r7, #12]
  404788:	60b9      	str	r1, [r7, #8]
  40478a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  40478c:	68f8      	ldr	r0, [r7, #12]
  40478e:	68b9      	ldr	r1, [r7, #8]
  404790:	4b18      	ldr	r3, [pc, #96]	; (4047f4 <pio_set_input+0x74>)
  404792:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  404794:	687b      	ldr	r3, [r7, #4]
  404796:	f003 0301 	and.w	r3, r3, #1
  40479a:	68f8      	ldr	r0, [r7, #12]
  40479c:	68b9      	ldr	r1, [r7, #8]
  40479e:	461a      	mov	r2, r3
  4047a0:	4b15      	ldr	r3, [pc, #84]	; (4047f8 <pio_set_input+0x78>)
  4047a2:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4047a4:	687b      	ldr	r3, [r7, #4]
  4047a6:	f003 030a 	and.w	r3, r3, #10
  4047aa:	2b00      	cmp	r3, #0
  4047ac:	d003      	beq.n	4047b6 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4047ae:	68fb      	ldr	r3, [r7, #12]
  4047b0:	68ba      	ldr	r2, [r7, #8]
  4047b2:	621a      	str	r2, [r3, #32]
  4047b4:	e002      	b.n	4047bc <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4047b6:	68fb      	ldr	r3, [r7, #12]
  4047b8:	68ba      	ldr	r2, [r7, #8]
  4047ba:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4047bc:	687b      	ldr	r3, [r7, #4]
  4047be:	f003 0302 	and.w	r3, r3, #2
  4047c2:	2b00      	cmp	r3, #0
  4047c4:	d004      	beq.n	4047d0 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4047c6:	68fb      	ldr	r3, [r7, #12]
  4047c8:	68ba      	ldr	r2, [r7, #8]
  4047ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4047ce:	e008      	b.n	4047e2 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4047d0:	687b      	ldr	r3, [r7, #4]
  4047d2:	f003 0308 	and.w	r3, r3, #8
  4047d6:	2b00      	cmp	r3, #0
  4047d8:	d003      	beq.n	4047e2 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4047da:	68fb      	ldr	r3, [r7, #12]
  4047dc:	68ba      	ldr	r2, [r7, #8]
  4047de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4047e2:	68fb      	ldr	r3, [r7, #12]
  4047e4:	68ba      	ldr	r2, [r7, #8]
  4047e6:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4047e8:	68fb      	ldr	r3, [r7, #12]
  4047ea:	68ba      	ldr	r2, [r7, #8]
  4047ec:	601a      	str	r2, [r3, #0]
}
  4047ee:	3710      	adds	r7, #16
  4047f0:	46bd      	mov	sp, r7
  4047f2:	bd80      	pop	{r7, pc}
  4047f4:	004048ed 	.word	0x004048ed
  4047f8:	00404645 	.word	0x00404645

004047fc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4047fc:	b580      	push	{r7, lr}
  4047fe:	b084      	sub	sp, #16
  404800:	af00      	add	r7, sp, #0
  404802:	60f8      	str	r0, [r7, #12]
  404804:	60b9      	str	r1, [r7, #8]
  404806:	607a      	str	r2, [r7, #4]
  404808:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40480a:	68f8      	ldr	r0, [r7, #12]
  40480c:	68b9      	ldr	r1, [r7, #8]
  40480e:	4b12      	ldr	r3, [pc, #72]	; (404858 <pio_set_output+0x5c>)
  404810:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  404812:	68f8      	ldr	r0, [r7, #12]
  404814:	68b9      	ldr	r1, [r7, #8]
  404816:	69ba      	ldr	r2, [r7, #24]
  404818:	4b10      	ldr	r3, [pc, #64]	; (40485c <pio_set_output+0x60>)
  40481a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40481c:	683b      	ldr	r3, [r7, #0]
  40481e:	2b00      	cmp	r3, #0
  404820:	d003      	beq.n	40482a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  404822:	68fb      	ldr	r3, [r7, #12]
  404824:	68ba      	ldr	r2, [r7, #8]
  404826:	651a      	str	r2, [r3, #80]	; 0x50
  404828:	e002      	b.n	404830 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40482a:	68fb      	ldr	r3, [r7, #12]
  40482c:	68ba      	ldr	r2, [r7, #8]
  40482e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  404830:	687b      	ldr	r3, [r7, #4]
  404832:	2b00      	cmp	r3, #0
  404834:	d003      	beq.n	40483e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  404836:	68fb      	ldr	r3, [r7, #12]
  404838:	68ba      	ldr	r2, [r7, #8]
  40483a:	631a      	str	r2, [r3, #48]	; 0x30
  40483c:	e002      	b.n	404844 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40483e:	68fb      	ldr	r3, [r7, #12]
  404840:	68ba      	ldr	r2, [r7, #8]
  404842:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  404844:	68fb      	ldr	r3, [r7, #12]
  404846:	68ba      	ldr	r2, [r7, #8]
  404848:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40484a:	68fb      	ldr	r3, [r7, #12]
  40484c:	68ba      	ldr	r2, [r7, #8]
  40484e:	601a      	str	r2, [r3, #0]
}
  404850:	3710      	adds	r7, #16
  404852:	46bd      	mov	sp, r7
  404854:	bd80      	pop	{r7, pc}
  404856:	bf00      	nop
  404858:	004048ed 	.word	0x004048ed
  40485c:	00404645 	.word	0x00404645

00404860 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  404860:	b480      	push	{r7}
  404862:	b085      	sub	sp, #20
  404864:	af00      	add	r7, sp, #0
  404866:	60f8      	str	r0, [r7, #12]
  404868:	60b9      	str	r1, [r7, #8]
  40486a:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  40486c:	687b      	ldr	r3, [r7, #4]
  40486e:	f003 0310 	and.w	r3, r3, #16
  404872:	2b00      	cmp	r3, #0
  404874:	d020      	beq.n	4048b8 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  404876:	68fb      	ldr	r3, [r7, #12]
  404878:	68ba      	ldr	r2, [r7, #8]
  40487a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40487e:	687b      	ldr	r3, [r7, #4]
  404880:	f003 0320 	and.w	r3, r3, #32
  404884:	2b00      	cmp	r3, #0
  404886:	d004      	beq.n	404892 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  404888:	68fb      	ldr	r3, [r7, #12]
  40488a:	68ba      	ldr	r2, [r7, #8]
  40488c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  404890:	e003      	b.n	40489a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  404892:	68fb      	ldr	r3, [r7, #12]
  404894:	68ba      	ldr	r2, [r7, #8]
  404896:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40489a:	687b      	ldr	r3, [r7, #4]
  40489c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4048a0:	2b00      	cmp	r3, #0
  4048a2:	d004      	beq.n	4048ae <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4048a4:	68fb      	ldr	r3, [r7, #12]
  4048a6:	68ba      	ldr	r2, [r7, #8]
  4048a8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  4048ac:	e008      	b.n	4048c0 <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4048ae:	68fb      	ldr	r3, [r7, #12]
  4048b0:	68ba      	ldr	r2, [r7, #8]
  4048b2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  4048b6:	e003      	b.n	4048c0 <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4048b8:	68fb      	ldr	r3, [r7, #12]
  4048ba:	68ba      	ldr	r2, [r7, #8]
  4048bc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  4048c0:	3714      	adds	r7, #20
  4048c2:	46bd      	mov	sp, r7
  4048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4048c8:	4770      	bx	lr
  4048ca:	bf00      	nop

004048cc <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4048cc:	b480      	push	{r7}
  4048ce:	b083      	sub	sp, #12
  4048d0:	af00      	add	r7, sp, #0
  4048d2:	6078      	str	r0, [r7, #4]
  4048d4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  4048d6:	687b      	ldr	r3, [r7, #4]
  4048d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  4048da:	687b      	ldr	r3, [r7, #4]
  4048dc:	683a      	ldr	r2, [r7, #0]
  4048de:	641a      	str	r2, [r3, #64]	; 0x40
}
  4048e0:	370c      	adds	r7, #12
  4048e2:	46bd      	mov	sp, r7
  4048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4048e8:	4770      	bx	lr
  4048ea:	bf00      	nop

004048ec <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4048ec:	b480      	push	{r7}
  4048ee:	b083      	sub	sp, #12
  4048f0:	af00      	add	r7, sp, #0
  4048f2:	6078      	str	r0, [r7, #4]
  4048f4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4048f6:	687b      	ldr	r3, [r7, #4]
  4048f8:	683a      	ldr	r2, [r7, #0]
  4048fa:	645a      	str	r2, [r3, #68]	; 0x44
}
  4048fc:	370c      	adds	r7, #12
  4048fe:	46bd      	mov	sp, r7
  404900:	f85d 7b04 	ldr.w	r7, [sp], #4
  404904:	4770      	bx	lr
  404906:	bf00      	nop

00404908 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  404908:	b480      	push	{r7}
  40490a:	b083      	sub	sp, #12
  40490c:	af00      	add	r7, sp, #0
  40490e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  404910:	687b      	ldr	r3, [r7, #4]
  404912:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  404914:	4618      	mov	r0, r3
  404916:	370c      	adds	r7, #12
  404918:	46bd      	mov	sp, r7
  40491a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40491e:	4770      	bx	lr

00404920 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  404920:	b480      	push	{r7}
  404922:	b083      	sub	sp, #12
  404924:	af00      	add	r7, sp, #0
  404926:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  404928:	687b      	ldr	r3, [r7, #4]
  40492a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40492c:	4618      	mov	r0, r3
  40492e:	370c      	adds	r7, #12
  404930:	46bd      	mov	sp, r7
  404932:	f85d 7b04 	ldr.w	r7, [sp], #4
  404936:	4770      	bx	lr

00404938 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  404938:	b580      	push	{r7, lr}
  40493a:	b084      	sub	sp, #16
  40493c:	af00      	add	r7, sp, #0
  40493e:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  404940:	6878      	ldr	r0, [r7, #4]
  404942:	4b07      	ldr	r3, [pc, #28]	; (404960 <pio_set_pin_high+0x28>)
  404944:	4798      	blx	r3
  404946:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  404948:	687b      	ldr	r3, [r7, #4]
  40494a:	f003 031f 	and.w	r3, r3, #31
  40494e:	2201      	movs	r2, #1
  404950:	fa02 f303 	lsl.w	r3, r2, r3
  404954:	461a      	mov	r2, r3
  404956:	68fb      	ldr	r3, [r7, #12]
  404958:	631a      	str	r2, [r3, #48]	; 0x30
}
  40495a:	3710      	adds	r7, #16
  40495c:	46bd      	mov	sp, r7
  40495e:	bd80      	pop	{r7, pc}
  404960:	00404cc5 	.word	0x00404cc5

00404964 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  404964:	b580      	push	{r7, lr}
  404966:	b084      	sub	sp, #16
  404968:	af00      	add	r7, sp, #0
  40496a:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40496c:	6878      	ldr	r0, [r7, #4]
  40496e:	4b07      	ldr	r3, [pc, #28]	; (40498c <pio_set_pin_low+0x28>)
  404970:	4798      	blx	r3
  404972:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  404974:	687b      	ldr	r3, [r7, #4]
  404976:	f003 031f 	and.w	r3, r3, #31
  40497a:	2201      	movs	r2, #1
  40497c:	fa02 f303 	lsl.w	r3, r2, r3
  404980:	461a      	mov	r2, r3
  404982:	68fb      	ldr	r3, [r7, #12]
  404984:	635a      	str	r2, [r3, #52]	; 0x34
}
  404986:	3710      	adds	r7, #16
  404988:	46bd      	mov	sp, r7
  40498a:	bd80      	pop	{r7, pc}
  40498c:	00404cc5 	.word	0x00404cc5

00404990 <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
  404990:	b580      	push	{r7, lr}
  404992:	b084      	sub	sp, #16
  404994:	af00      	add	r7, sp, #0
  404996:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  404998:	6878      	ldr	r0, [r7, #4]
  40499a:	4b12      	ldr	r3, [pc, #72]	; (4049e4 <pio_toggle_pin+0x54>)
  40499c:	4798      	blx	r3
  40499e:	60f8      	str	r0, [r7, #12]

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  4049a0:	68fb      	ldr	r3, [r7, #12]
  4049a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4049a4:	687b      	ldr	r3, [r7, #4]
  4049a6:	f003 031f 	and.w	r3, r3, #31
  4049aa:	2101      	movs	r1, #1
  4049ac:	fa01 f303 	lsl.w	r3, r1, r3
  4049b0:	4013      	ands	r3, r2
  4049b2:	2b00      	cmp	r3, #0
  4049b4:	d009      	beq.n	4049ca <pio_toggle_pin+0x3a>
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4049b6:	687b      	ldr	r3, [r7, #4]
  4049b8:	f003 031f 	and.w	r3, r3, #31
  4049bc:	2201      	movs	r2, #1
  4049be:	fa02 f303 	lsl.w	r3, r2, r3
  4049c2:	461a      	mov	r2, r3
  4049c4:	68fb      	ldr	r3, [r7, #12]
  4049c6:	635a      	str	r2, [r3, #52]	; 0x34
  4049c8:	e008      	b.n	4049dc <pio_toggle_pin+0x4c>
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4049ca:	687b      	ldr	r3, [r7, #4]
  4049cc:	f003 031f 	and.w	r3, r3, #31
  4049d0:	2201      	movs	r2, #1
  4049d2:	fa02 f303 	lsl.w	r3, r2, r3
  4049d6:	461a      	mov	r2, r3
  4049d8:	68fb      	ldr	r3, [r7, #12]
  4049da:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
  4049dc:	3710      	adds	r7, #16
  4049de:	46bd      	mov	sp, r7
  4049e0:	bd80      	pop	{r7, pc}
  4049e2:	bf00      	nop
  4049e4:	00404cc5 	.word	0x00404cc5

004049e8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4049e8:	b590      	push	{r4, r7, lr}
  4049ea:	b087      	sub	sp, #28
  4049ec:	af02      	add	r7, sp, #8
  4049ee:	6078      	str	r0, [r7, #4]
  4049f0:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4049f2:	6878      	ldr	r0, [r7, #4]
  4049f4:	4b64      	ldr	r3, [pc, #400]	; (404b88 <pio_configure_pin+0x1a0>)
  4049f6:	4798      	blx	r3
  4049f8:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4049fa:	683b      	ldr	r3, [r7, #0]
  4049fc:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  404a00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404a04:	d06b      	beq.n	404ade <pio_configure_pin+0xf6>
  404a06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404a0a:	d809      	bhi.n	404a20 <pio_configure_pin+0x38>
  404a0c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  404a10:	d02d      	beq.n	404a6e <pio_configure_pin+0x86>
  404a12:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  404a16:	d046      	beq.n	404aa6 <pio_configure_pin+0xbe>
  404a18:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  404a1c:	d00b      	beq.n	404a36 <pio_configure_pin+0x4e>
  404a1e:	e0ac      	b.n	404b7a <pio_configure_pin+0x192>
  404a20:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  404a24:	f000 8083 	beq.w	404b2e <pio_configure_pin+0x146>
  404a28:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404a2c:	d07f      	beq.n	404b2e <pio_configure_pin+0x146>
  404a2e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  404a32:	d070      	beq.n	404b16 <pio_configure_pin+0x12e>
  404a34:	e0a1      	b.n	404b7a <pio_configure_pin+0x192>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  404a36:	687b      	ldr	r3, [r7, #4]
  404a38:	f003 031f 	and.w	r3, r3, #31
  404a3c:	2201      	movs	r2, #1
  404a3e:	fa02 f303 	lsl.w	r3, r2, r3
  404a42:	68f8      	ldr	r0, [r7, #12]
  404a44:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  404a48:	461a      	mov	r2, r3
  404a4a:	4b50      	ldr	r3, [pc, #320]	; (404b8c <pio_configure_pin+0x1a4>)
  404a4c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404a4e:	687b      	ldr	r3, [r7, #4]
  404a50:	f003 031f 	and.w	r3, r3, #31
  404a54:	2201      	movs	r2, #1
  404a56:	fa02 f303 	lsl.w	r3, r2, r3
  404a5a:	461a      	mov	r2, r3
  404a5c:	683b      	ldr	r3, [r7, #0]
  404a5e:	f003 0301 	and.w	r3, r3, #1
  404a62:	68f8      	ldr	r0, [r7, #12]
  404a64:	4611      	mov	r1, r2
  404a66:	461a      	mov	r2, r3
  404a68:	4b49      	ldr	r3, [pc, #292]	; (404b90 <pio_configure_pin+0x1a8>)
  404a6a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404a6c:	e087      	b.n	404b7e <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  404a6e:	687b      	ldr	r3, [r7, #4]
  404a70:	f003 031f 	and.w	r3, r3, #31
  404a74:	2201      	movs	r2, #1
  404a76:	fa02 f303 	lsl.w	r3, r2, r3
  404a7a:	68f8      	ldr	r0, [r7, #12]
  404a7c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404a80:	461a      	mov	r2, r3
  404a82:	4b42      	ldr	r3, [pc, #264]	; (404b8c <pio_configure_pin+0x1a4>)
  404a84:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404a86:	687b      	ldr	r3, [r7, #4]
  404a88:	f003 031f 	and.w	r3, r3, #31
  404a8c:	2201      	movs	r2, #1
  404a8e:	fa02 f303 	lsl.w	r3, r2, r3
  404a92:	461a      	mov	r2, r3
  404a94:	683b      	ldr	r3, [r7, #0]
  404a96:	f003 0301 	and.w	r3, r3, #1
  404a9a:	68f8      	ldr	r0, [r7, #12]
  404a9c:	4611      	mov	r1, r2
  404a9e:	461a      	mov	r2, r3
  404aa0:	4b3b      	ldr	r3, [pc, #236]	; (404b90 <pio_configure_pin+0x1a8>)
  404aa2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404aa4:	e06b      	b.n	404b7e <pio_configure_pin+0x196>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  404aa6:	687b      	ldr	r3, [r7, #4]
  404aa8:	f003 031f 	and.w	r3, r3, #31
  404aac:	2201      	movs	r2, #1
  404aae:	fa02 f303 	lsl.w	r3, r2, r3
  404ab2:	68f8      	ldr	r0, [r7, #12]
  404ab4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  404ab8:	461a      	mov	r2, r3
  404aba:	4b34      	ldr	r3, [pc, #208]	; (404b8c <pio_configure_pin+0x1a4>)
  404abc:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404abe:	687b      	ldr	r3, [r7, #4]
  404ac0:	f003 031f 	and.w	r3, r3, #31
  404ac4:	2201      	movs	r2, #1
  404ac6:	fa02 f303 	lsl.w	r3, r2, r3
  404aca:	461a      	mov	r2, r3
  404acc:	683b      	ldr	r3, [r7, #0]
  404ace:	f003 0301 	and.w	r3, r3, #1
  404ad2:	68f8      	ldr	r0, [r7, #12]
  404ad4:	4611      	mov	r1, r2
  404ad6:	461a      	mov	r2, r3
  404ad8:	4b2d      	ldr	r3, [pc, #180]	; (404b90 <pio_configure_pin+0x1a8>)
  404ada:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404adc:	e04f      	b.n	404b7e <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  404ade:	687b      	ldr	r3, [r7, #4]
  404ae0:	f003 031f 	and.w	r3, r3, #31
  404ae4:	2201      	movs	r2, #1
  404ae6:	fa02 f303 	lsl.w	r3, r2, r3
  404aea:	68f8      	ldr	r0, [r7, #12]
  404aec:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  404af0:	461a      	mov	r2, r3
  404af2:	4b26      	ldr	r3, [pc, #152]	; (404b8c <pio_configure_pin+0x1a4>)
  404af4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404af6:	687b      	ldr	r3, [r7, #4]
  404af8:	f003 031f 	and.w	r3, r3, #31
  404afc:	2201      	movs	r2, #1
  404afe:	fa02 f303 	lsl.w	r3, r2, r3
  404b02:	461a      	mov	r2, r3
  404b04:	683b      	ldr	r3, [r7, #0]
  404b06:	f003 0301 	and.w	r3, r3, #1
  404b0a:	68f8      	ldr	r0, [r7, #12]
  404b0c:	4611      	mov	r1, r2
  404b0e:	461a      	mov	r2, r3
  404b10:	4b1f      	ldr	r3, [pc, #124]	; (404b90 <pio_configure_pin+0x1a8>)
  404b12:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404b14:	e033      	b.n	404b7e <pio_configure_pin+0x196>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  404b16:	687b      	ldr	r3, [r7, #4]
  404b18:	f003 031f 	and.w	r3, r3, #31
  404b1c:	2201      	movs	r2, #1
  404b1e:	fa02 f303 	lsl.w	r3, r2, r3
  404b22:	68f8      	ldr	r0, [r7, #12]
  404b24:	4619      	mov	r1, r3
  404b26:	683a      	ldr	r2, [r7, #0]
  404b28:	4b1a      	ldr	r3, [pc, #104]	; (404b94 <pio_configure_pin+0x1ac>)
  404b2a:	4798      	blx	r3
		break;
  404b2c:	e027      	b.n	404b7e <pio_configure_pin+0x196>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  404b2e:	687b      	ldr	r3, [r7, #4]
  404b30:	f003 031f 	and.w	r3, r3, #31
  404b34:	2201      	movs	r2, #1
  404b36:	fa02 f303 	lsl.w	r3, r2, r3
  404b3a:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  404b3c:	683b      	ldr	r3, [r7, #0]
  404b3e:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  404b42:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404b46:	bf14      	ite	ne
  404b48:	2300      	movne	r3, #0
  404b4a:	2301      	moveq	r3, #1
  404b4c:	b2db      	uxtb	r3, r3
  404b4e:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  404b50:	683b      	ldr	r3, [r7, #0]
  404b52:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  404b56:	2b00      	cmp	r3, #0
  404b58:	bf0c      	ite	eq
  404b5a:	2300      	moveq	r3, #0
  404b5c:	2301      	movne	r3, #1
  404b5e:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  404b60:	6838      	ldr	r0, [r7, #0]
  404b62:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  404b66:	2800      	cmp	r0, #0
  404b68:	bf0c      	ite	eq
  404b6a:	2000      	moveq	r0, #0
  404b6c:	2001      	movne	r0, #1
  404b6e:	b2c0      	uxtb	r0, r0
  404b70:	9000      	str	r0, [sp, #0]
  404b72:	68f8      	ldr	r0, [r7, #12]
  404b74:	4c08      	ldr	r4, [pc, #32]	; (404b98 <pio_configure_pin+0x1b0>)
  404b76:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  404b78:	e001      	b.n	404b7e <pio_configure_pin+0x196>

	default:
		return 0;
  404b7a:	2300      	movs	r3, #0
  404b7c:	e000      	b.n	404b80 <pio_configure_pin+0x198>
	}

	return 1;
  404b7e:	2301      	movs	r3, #1
}
  404b80:	4618      	mov	r0, r3
  404b82:	3714      	adds	r7, #20
  404b84:	46bd      	mov	sp, r7
  404b86:	bd90      	pop	{r4, r7, pc}
  404b88:	00404cc5 	.word	0x00404cc5
  404b8c:	00404671 	.word	0x00404671
  404b90:	00404645 	.word	0x00404645
  404b94:	00404781 	.word	0x00404781
  404b98:	004047fd 	.word	0x004047fd

00404b9c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  404b9c:	b590      	push	{r4, r7, lr}
  404b9e:	b087      	sub	sp, #28
  404ba0:	af02      	add	r7, sp, #8
  404ba2:	60f8      	str	r0, [r7, #12]
  404ba4:	60b9      	str	r1, [r7, #8]
  404ba6:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  404ba8:	687b      	ldr	r3, [r7, #4]
  404baa:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  404bae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404bb2:	d043      	beq.n	404c3c <pio_configure_pin_group+0xa0>
  404bb4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404bb8:	d809      	bhi.n	404bce <pio_configure_pin_group+0x32>
  404bba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  404bbe:	d01f      	beq.n	404c00 <pio_configure_pin_group+0x64>
  404bc0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  404bc4:	d02b      	beq.n	404c1e <pio_configure_pin_group+0x82>
  404bc6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  404bca:	d00a      	beq.n	404be2 <pio_configure_pin_group+0x46>
  404bcc:	e06b      	b.n	404ca6 <pio_configure_pin_group+0x10a>
  404bce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  404bd2:	d048      	beq.n	404c66 <pio_configure_pin_group+0xca>
  404bd4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404bd8:	d045      	beq.n	404c66 <pio_configure_pin_group+0xca>
  404bda:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  404bde:	d03c      	beq.n	404c5a <pio_configure_pin_group+0xbe>
  404be0:	e061      	b.n	404ca6 <pio_configure_pin_group+0x10a>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  404be2:	68f8      	ldr	r0, [r7, #12]
  404be4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  404be8:	68ba      	ldr	r2, [r7, #8]
  404bea:	4b32      	ldr	r3, [pc, #200]	; (404cb4 <pio_configure_pin_group+0x118>)
  404bec:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  404bee:	687b      	ldr	r3, [r7, #4]
  404bf0:	f003 0301 	and.w	r3, r3, #1
  404bf4:	68f8      	ldr	r0, [r7, #12]
  404bf6:	68b9      	ldr	r1, [r7, #8]
  404bf8:	461a      	mov	r2, r3
  404bfa:	4b2f      	ldr	r3, [pc, #188]	; (404cb8 <pio_configure_pin_group+0x11c>)
  404bfc:	4798      	blx	r3
		break;
  404bfe:	e054      	b.n	404caa <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  404c00:	68f8      	ldr	r0, [r7, #12]
  404c02:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404c06:	68ba      	ldr	r2, [r7, #8]
  404c08:	4b2a      	ldr	r3, [pc, #168]	; (404cb4 <pio_configure_pin_group+0x118>)
  404c0a:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  404c0c:	687b      	ldr	r3, [r7, #4]
  404c0e:	f003 0301 	and.w	r3, r3, #1
  404c12:	68f8      	ldr	r0, [r7, #12]
  404c14:	68b9      	ldr	r1, [r7, #8]
  404c16:	461a      	mov	r2, r3
  404c18:	4b27      	ldr	r3, [pc, #156]	; (404cb8 <pio_configure_pin_group+0x11c>)
  404c1a:	4798      	blx	r3
		break;
  404c1c:	e045      	b.n	404caa <pio_configure_pin_group+0x10e>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  404c1e:	68f8      	ldr	r0, [r7, #12]
  404c20:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  404c24:	68ba      	ldr	r2, [r7, #8]
  404c26:	4b23      	ldr	r3, [pc, #140]	; (404cb4 <pio_configure_pin_group+0x118>)
  404c28:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  404c2a:	687b      	ldr	r3, [r7, #4]
  404c2c:	f003 0301 	and.w	r3, r3, #1
  404c30:	68f8      	ldr	r0, [r7, #12]
  404c32:	68b9      	ldr	r1, [r7, #8]
  404c34:	461a      	mov	r2, r3
  404c36:	4b20      	ldr	r3, [pc, #128]	; (404cb8 <pio_configure_pin_group+0x11c>)
  404c38:	4798      	blx	r3
		break;
  404c3a:	e036      	b.n	404caa <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  404c3c:	68f8      	ldr	r0, [r7, #12]
  404c3e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  404c42:	68ba      	ldr	r2, [r7, #8]
  404c44:	4b1b      	ldr	r3, [pc, #108]	; (404cb4 <pio_configure_pin_group+0x118>)
  404c46:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  404c48:	687b      	ldr	r3, [r7, #4]
  404c4a:	f003 0301 	and.w	r3, r3, #1
  404c4e:	68f8      	ldr	r0, [r7, #12]
  404c50:	68b9      	ldr	r1, [r7, #8]
  404c52:	461a      	mov	r2, r3
  404c54:	4b18      	ldr	r3, [pc, #96]	; (404cb8 <pio_configure_pin_group+0x11c>)
  404c56:	4798      	blx	r3
		break;
  404c58:	e027      	b.n	404caa <pio_configure_pin_group+0x10e>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  404c5a:	68f8      	ldr	r0, [r7, #12]
  404c5c:	68b9      	ldr	r1, [r7, #8]
  404c5e:	687a      	ldr	r2, [r7, #4]
  404c60:	4b16      	ldr	r3, [pc, #88]	; (404cbc <pio_configure_pin_group+0x120>)
  404c62:	4798      	blx	r3
		break;
  404c64:	e021      	b.n	404caa <pio_configure_pin_group+0x10e>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  404c66:	687b      	ldr	r3, [r7, #4]
  404c68:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  404c6c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404c70:	bf14      	ite	ne
  404c72:	2300      	movne	r3, #0
  404c74:	2301      	moveq	r3, #1
  404c76:	b2db      	uxtb	r3, r3
  404c78:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  404c7a:	687b      	ldr	r3, [r7, #4]
  404c7c:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  404c80:	2b00      	cmp	r3, #0
  404c82:	bf0c      	ite	eq
  404c84:	2300      	moveq	r3, #0
  404c86:	2301      	movne	r3, #1
  404c88:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  404c8a:	6879      	ldr	r1, [r7, #4]
  404c8c:	f001 0101 	and.w	r1, r1, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  404c90:	2900      	cmp	r1, #0
  404c92:	bf0c      	ite	eq
  404c94:	2100      	moveq	r1, #0
  404c96:	2101      	movne	r1, #1
  404c98:	b2c9      	uxtb	r1, r1
  404c9a:	9100      	str	r1, [sp, #0]
  404c9c:	68f8      	ldr	r0, [r7, #12]
  404c9e:	68b9      	ldr	r1, [r7, #8]
  404ca0:	4c07      	ldr	r4, [pc, #28]	; (404cc0 <pio_configure_pin_group+0x124>)
  404ca2:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  404ca4:	e001      	b.n	404caa <pio_configure_pin_group+0x10e>

	default:
		return 0;
  404ca6:	2300      	movs	r3, #0
  404ca8:	e000      	b.n	404cac <pio_configure_pin_group+0x110>
	}

	return 1;
  404caa:	2301      	movs	r3, #1
}
  404cac:	4618      	mov	r0, r3
  404cae:	3714      	adds	r7, #20
  404cb0:	46bd      	mov	sp, r7
  404cb2:	bd90      	pop	{r4, r7, pc}
  404cb4:	00404671 	.word	0x00404671
  404cb8:	00404645 	.word	0x00404645
  404cbc:	00404781 	.word	0x00404781
  404cc0:	004047fd 	.word	0x004047fd

00404cc4 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  404cc4:	b480      	push	{r7}
  404cc6:	b085      	sub	sp, #20
  404cc8:	af00      	add	r7, sp, #0
  404cca:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  404ccc:	687b      	ldr	r3, [r7, #4]
  404cce:	095b      	lsrs	r3, r3, #5
  404cd0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  404cd4:	f203 7307 	addw	r3, r3, #1799	; 0x707
  404cd8:	025b      	lsls	r3, r3, #9
  404cda:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  404cdc:	68fb      	ldr	r3, [r7, #12]
}
  404cde:	4618      	mov	r0, r3
  404ce0:	3714      	adds	r7, #20
  404ce2:	46bd      	mov	sp, r7
  404ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
  404ce8:	4770      	bx	lr
  404cea:	bf00      	nop

00404cec <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  404cec:	b580      	push	{r7, lr}
  404cee:	b084      	sub	sp, #16
  404cf0:	af00      	add	r7, sp, #0
  404cf2:	6078      	str	r0, [r7, #4]
  404cf4:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  404cf6:	6878      	ldr	r0, [r7, #4]
  404cf8:	4b24      	ldr	r3, [pc, #144]	; (404d8c <pio_handler_process+0xa0>)
  404cfa:	4798      	blx	r3
  404cfc:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  404cfe:	6878      	ldr	r0, [r7, #4]
  404d00:	4b23      	ldr	r3, [pc, #140]	; (404d90 <pio_handler_process+0xa4>)
  404d02:	4798      	blx	r3
  404d04:	4603      	mov	r3, r0
  404d06:	68fa      	ldr	r2, [r7, #12]
  404d08:	4013      	ands	r3, r2
  404d0a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  404d0c:	68fb      	ldr	r3, [r7, #12]
  404d0e:	2b00      	cmp	r3, #0
  404d10:	d039      	beq.n	404d86 <pio_handler_process+0x9a>
		/* Find triggering source */
		i = 0;
  404d12:	2300      	movs	r3, #0
  404d14:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  404d16:	e033      	b.n	404d80 <pio_handler_process+0x94>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  404d18:	4a1e      	ldr	r2, [pc, #120]	; (404d94 <pio_handler_process+0xa8>)
  404d1a:	68bb      	ldr	r3, [r7, #8]
  404d1c:	011b      	lsls	r3, r3, #4
  404d1e:	4413      	add	r3, r2
  404d20:	681a      	ldr	r2, [r3, #0]
  404d22:	683b      	ldr	r3, [r7, #0]
  404d24:	429a      	cmp	r2, r3
  404d26:	d124      	bne.n	404d72 <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  404d28:	4a1a      	ldr	r2, [pc, #104]	; (404d94 <pio_handler_process+0xa8>)
  404d2a:	68bb      	ldr	r3, [r7, #8]
  404d2c:	011b      	lsls	r3, r3, #4
  404d2e:	4413      	add	r3, r2
  404d30:	685a      	ldr	r2, [r3, #4]
  404d32:	68fb      	ldr	r3, [r7, #12]
  404d34:	4013      	ands	r3, r2
  404d36:	2b00      	cmp	r3, #0
  404d38:	d01b      	beq.n	404d72 <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  404d3a:	4a16      	ldr	r2, [pc, #88]	; (404d94 <pio_handler_process+0xa8>)
  404d3c:	68bb      	ldr	r3, [r7, #8]
  404d3e:	011b      	lsls	r3, r3, #4
  404d40:	4413      	add	r3, r2
  404d42:	3308      	adds	r3, #8
  404d44:	685b      	ldr	r3, [r3, #4]
  404d46:	4913      	ldr	r1, [pc, #76]	; (404d94 <pio_handler_process+0xa8>)
  404d48:	68ba      	ldr	r2, [r7, #8]
  404d4a:	0112      	lsls	r2, r2, #4
  404d4c:	440a      	add	r2, r1
  404d4e:	6811      	ldr	r1, [r2, #0]
  404d50:	4810      	ldr	r0, [pc, #64]	; (404d94 <pio_handler_process+0xa8>)
  404d52:	68ba      	ldr	r2, [r7, #8]
  404d54:	0112      	lsls	r2, r2, #4
  404d56:	4402      	add	r2, r0
  404d58:	6852      	ldr	r2, [r2, #4]
  404d5a:	4608      	mov	r0, r1
  404d5c:	4611      	mov	r1, r2
  404d5e:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  404d60:	4a0c      	ldr	r2, [pc, #48]	; (404d94 <pio_handler_process+0xa8>)
  404d62:	68bb      	ldr	r3, [r7, #8]
  404d64:	011b      	lsls	r3, r3, #4
  404d66:	4413      	add	r3, r2
  404d68:	685b      	ldr	r3, [r3, #4]
  404d6a:	43db      	mvns	r3, r3
  404d6c:	68fa      	ldr	r2, [r7, #12]
  404d6e:	4013      	ands	r3, r2
  404d70:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  404d72:	68bb      	ldr	r3, [r7, #8]
  404d74:	3301      	adds	r3, #1
  404d76:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  404d78:	68bb      	ldr	r3, [r7, #8]
  404d7a:	2b06      	cmp	r3, #6
  404d7c:	d900      	bls.n	404d80 <pio_handler_process+0x94>
				break;
  404d7e:	e002      	b.n	404d86 <pio_handler_process+0x9a>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  404d80:	68fb      	ldr	r3, [r7, #12]
  404d82:	2b00      	cmp	r3, #0
  404d84:	d1c8      	bne.n	404d18 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  404d86:	3710      	adds	r7, #16
  404d88:	46bd      	mov	sp, r7
  404d8a:	bd80      	pop	{r7, pc}
  404d8c:	00404909 	.word	0x00404909
  404d90:	00404921 	.word	0x00404921
  404d94:	20000bf8 	.word	0x20000bf8

00404d98 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  404d98:	b580      	push	{r7, lr}
  404d9a:	b086      	sub	sp, #24
  404d9c:	af00      	add	r7, sp, #0
  404d9e:	60f8      	str	r0, [r7, #12]
  404da0:	60b9      	str	r1, [r7, #8]
  404da2:	607a      	str	r2, [r7, #4]
  404da4:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  404da6:	4b13      	ldr	r3, [pc, #76]	; (404df4 <pio_handler_set+0x5c>)
  404da8:	681b      	ldr	r3, [r3, #0]
  404daa:	2b06      	cmp	r3, #6
  404dac:	d901      	bls.n	404db2 <pio_handler_set+0x1a>
		return 1;
  404dae:	2301      	movs	r3, #1
  404db0:	e01c      	b.n	404dec <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  404db2:	4b10      	ldr	r3, [pc, #64]	; (404df4 <pio_handler_set+0x5c>)
  404db4:	681b      	ldr	r3, [r3, #0]
  404db6:	011a      	lsls	r2, r3, #4
  404db8:	4b0f      	ldr	r3, [pc, #60]	; (404df8 <pio_handler_set+0x60>)
  404dba:	4413      	add	r3, r2
  404dbc:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  404dbe:	697b      	ldr	r3, [r7, #20]
  404dc0:	68ba      	ldr	r2, [r7, #8]
  404dc2:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  404dc4:	697b      	ldr	r3, [r7, #20]
  404dc6:	687a      	ldr	r2, [r7, #4]
  404dc8:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  404dca:	697b      	ldr	r3, [r7, #20]
  404dcc:	683a      	ldr	r2, [r7, #0]
  404dce:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  404dd0:	697b      	ldr	r3, [r7, #20]
  404dd2:	6a3a      	ldr	r2, [r7, #32]
  404dd4:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  404dd6:	4b07      	ldr	r3, [pc, #28]	; (404df4 <pio_handler_set+0x5c>)
  404dd8:	681b      	ldr	r3, [r3, #0]
  404dda:	1c5a      	adds	r2, r3, #1
  404ddc:	4b05      	ldr	r3, [pc, #20]	; (404df4 <pio_handler_set+0x5c>)
  404dde:	601a      	str	r2, [r3, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  404de0:	68f8      	ldr	r0, [r7, #12]
  404de2:	6879      	ldr	r1, [r7, #4]
  404de4:	683a      	ldr	r2, [r7, #0]
  404de6:	4b05      	ldr	r3, [pc, #20]	; (404dfc <pio_handler_set+0x64>)
  404de8:	4798      	blx	r3

	return 0;
  404dea:	2300      	movs	r3, #0
}
  404dec:	4618      	mov	r0, r3
  404dee:	3718      	adds	r7, #24
  404df0:	46bd      	mov	sp, r7
  404df2:	bd80      	pop	{r7, pc}
  404df4:	20000c68 	.word	0x20000c68
  404df8:	20000bf8 	.word	0x20000bf8
  404dfc:	00404861 	.word	0x00404861

00404e00 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  404e00:	b580      	push	{r7, lr}
  404e02:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  404e04:	4802      	ldr	r0, [pc, #8]	; (404e10 <PIOA_Handler+0x10>)
  404e06:	210b      	movs	r1, #11
  404e08:	4b02      	ldr	r3, [pc, #8]	; (404e14 <PIOA_Handler+0x14>)
  404e0a:	4798      	blx	r3
}
  404e0c:	bd80      	pop	{r7, pc}
  404e0e:	bf00      	nop
  404e10:	400e0e00 	.word	0x400e0e00
  404e14:	00404ced 	.word	0x00404ced

00404e18 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  404e18:	b580      	push	{r7, lr}
  404e1a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  404e1c:	4802      	ldr	r0, [pc, #8]	; (404e28 <PIOB_Handler+0x10>)
  404e1e:	210c      	movs	r1, #12
  404e20:	4b02      	ldr	r3, [pc, #8]	; (404e2c <PIOB_Handler+0x14>)
  404e22:	4798      	blx	r3
}
  404e24:	bd80      	pop	{r7, pc}
  404e26:	bf00      	nop
  404e28:	400e1000 	.word	0x400e1000
  404e2c:	00404ced 	.word	0x00404ced

00404e30 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  404e30:	b580      	push	{r7, lr}
  404e32:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  404e34:	4802      	ldr	r0, [pc, #8]	; (404e40 <PIOC_Handler+0x10>)
  404e36:	210d      	movs	r1, #13
  404e38:	4b02      	ldr	r3, [pc, #8]	; (404e44 <PIOC_Handler+0x14>)
  404e3a:	4798      	blx	r3
}
  404e3c:	bd80      	pop	{r7, pc}
  404e3e:	bf00      	nop
  404e40:	400e1200 	.word	0x400e1200
  404e44:	00404ced 	.word	0x00404ced

00404e48 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  404e48:	b480      	push	{r7}
  404e4a:	b085      	sub	sp, #20
  404e4c:	af00      	add	r7, sp, #0
  404e4e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  404e50:	4b1d      	ldr	r3, [pc, #116]	; (404ec8 <pmc_switch_mck_to_pllack+0x80>)
  404e52:	4a1d      	ldr	r2, [pc, #116]	; (404ec8 <pmc_switch_mck_to_pllack+0x80>)
  404e54:	6b12      	ldr	r2, [r2, #48]	; 0x30
  404e56:	f022 0170 	bic.w	r1, r2, #112	; 0x70
  404e5a:	687a      	ldr	r2, [r7, #4]
  404e5c:	430a      	orrs	r2, r1
  404e5e:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404e60:	f44f 6300 	mov.w	r3, #2048	; 0x800
  404e64:	60fb      	str	r3, [r7, #12]
  404e66:	e007      	b.n	404e78 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  404e68:	68fb      	ldr	r3, [r7, #12]
  404e6a:	2b00      	cmp	r3, #0
  404e6c:	d101      	bne.n	404e72 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  404e6e:	2301      	movs	r3, #1
  404e70:	e023      	b.n	404eba <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  404e72:	68fb      	ldr	r3, [r7, #12]
  404e74:	3b01      	subs	r3, #1
  404e76:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404e78:	4b13      	ldr	r3, [pc, #76]	; (404ec8 <pmc_switch_mck_to_pllack+0x80>)
  404e7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404e7c:	f003 0308 	and.w	r3, r3, #8
  404e80:	2b00      	cmp	r3, #0
  404e82:	d0f1      	beq.n	404e68 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  404e84:	4b10      	ldr	r3, [pc, #64]	; (404ec8 <pmc_switch_mck_to_pllack+0x80>)
  404e86:	4a10      	ldr	r2, [pc, #64]	; (404ec8 <pmc_switch_mck_to_pllack+0x80>)
  404e88:	6b12      	ldr	r2, [r2, #48]	; 0x30
  404e8a:	f022 0203 	bic.w	r2, r2, #3
  404e8e:	f042 0202 	orr.w	r2, r2, #2
  404e92:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404e94:	f44f 6300 	mov.w	r3, #2048	; 0x800
  404e98:	60fb      	str	r3, [r7, #12]
  404e9a:	e007      	b.n	404eac <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  404e9c:	68fb      	ldr	r3, [r7, #12]
  404e9e:	2b00      	cmp	r3, #0
  404ea0:	d101      	bne.n	404ea6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  404ea2:	2301      	movs	r3, #1
  404ea4:	e009      	b.n	404eba <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  404ea6:	68fb      	ldr	r3, [r7, #12]
  404ea8:	3b01      	subs	r3, #1
  404eaa:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404eac:	4b06      	ldr	r3, [pc, #24]	; (404ec8 <pmc_switch_mck_to_pllack+0x80>)
  404eae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404eb0:	f003 0308 	and.w	r3, r3, #8
  404eb4:	2b00      	cmp	r3, #0
  404eb6:	d0f1      	beq.n	404e9c <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  404eb8:	2300      	movs	r3, #0
}
  404eba:	4618      	mov	r0, r3
  404ebc:	3714      	adds	r7, #20
  404ebe:	46bd      	mov	sp, r7
  404ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
  404ec4:	4770      	bx	lr
  404ec6:	bf00      	nop
  404ec8:	400e0400 	.word	0x400e0400

00404ecc <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  404ecc:	b480      	push	{r7}
  404ece:	b083      	sub	sp, #12
  404ed0:	af00      	add	r7, sp, #0
  404ed2:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  404ed4:	687b      	ldr	r3, [r7, #4]
  404ed6:	2b01      	cmp	r3, #1
  404ed8:	d107      	bne.n	404eea <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  404eda:	4a08      	ldr	r2, [pc, #32]	; (404efc <pmc_switch_sclk_to_32kxtal+0x30>)
  404edc:	4b07      	ldr	r3, [pc, #28]	; (404efc <pmc_switch_sclk_to_32kxtal+0x30>)
  404ede:	689b      	ldr	r3, [r3, #8]
  404ee0:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  404ee4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404ee8:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  404eea:	4b04      	ldr	r3, [pc, #16]	; (404efc <pmc_switch_sclk_to_32kxtal+0x30>)
  404eec:	4a04      	ldr	r2, [pc, #16]	; (404f00 <pmc_switch_sclk_to_32kxtal+0x34>)
  404eee:	601a      	str	r2, [r3, #0]
}
  404ef0:	370c      	adds	r7, #12
  404ef2:	46bd      	mov	sp, r7
  404ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
  404ef8:	4770      	bx	lr
  404efa:	bf00      	nop
  404efc:	400e1410 	.word	0x400e1410
  404f00:	a5000008 	.word	0xa5000008

00404f04 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  404f04:	b480      	push	{r7}
  404f06:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  404f08:	4b09      	ldr	r3, [pc, #36]	; (404f30 <pmc_osc_is_ready_32kxtal+0x2c>)
  404f0a:	695b      	ldr	r3, [r3, #20]
  404f0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  404f10:	2b00      	cmp	r3, #0
  404f12:	d007      	beq.n	404f24 <pmc_osc_is_ready_32kxtal+0x20>
  404f14:	4b07      	ldr	r3, [pc, #28]	; (404f34 <pmc_osc_is_ready_32kxtal+0x30>)
  404f16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404f18:	f003 0380 	and.w	r3, r3, #128	; 0x80
  404f1c:	2b00      	cmp	r3, #0
  404f1e:	d001      	beq.n	404f24 <pmc_osc_is_ready_32kxtal+0x20>
  404f20:	2301      	movs	r3, #1
  404f22:	e000      	b.n	404f26 <pmc_osc_is_ready_32kxtal+0x22>
  404f24:	2300      	movs	r3, #0
}
  404f26:	4618      	mov	r0, r3
  404f28:	46bd      	mov	sp, r7
  404f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  404f2e:	4770      	bx	lr
  404f30:	400e1410 	.word	0x400e1410
  404f34:	400e0400 	.word	0x400e0400

00404f38 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  404f38:	b480      	push	{r7}
  404f3a:	b083      	sub	sp, #12
  404f3c:	af00      	add	r7, sp, #0
  404f3e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  404f40:	4a18      	ldr	r2, [pc, #96]	; (404fa4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404f42:	4b18      	ldr	r3, [pc, #96]	; (404fa4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404f44:	6a1b      	ldr	r3, [r3, #32]
  404f46:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  404f4a:	f043 0308 	orr.w	r3, r3, #8
  404f4e:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  404f50:	bf00      	nop
  404f52:	4b14      	ldr	r3, [pc, #80]	; (404fa4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404f54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  404f5a:	2b00      	cmp	r3, #0
  404f5c:	d0f9      	beq.n	404f52 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  404f5e:	4a11      	ldr	r2, [pc, #68]	; (404fa4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404f60:	4b10      	ldr	r3, [pc, #64]	; (404fa4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404f62:	6a1b      	ldr	r3, [r3, #32]
  404f64:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  404f68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  404f6c:	6879      	ldr	r1, [r7, #4]
  404f6e:	430b      	orrs	r3, r1
  404f70:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  404f74:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  404f76:	bf00      	nop
  404f78:	4b0a      	ldr	r3, [pc, #40]	; (404fa4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404f7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404f7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  404f80:	2b00      	cmp	r3, #0
  404f82:	d0f9      	beq.n	404f78 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  404f84:	4a07      	ldr	r2, [pc, #28]	; (404fa4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404f86:	4b07      	ldr	r3, [pc, #28]	; (404fa4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404f88:	6a1b      	ldr	r3, [r3, #32]
  404f8a:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  404f8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  404f92:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  404f96:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  404f98:	370c      	adds	r7, #12
  404f9a:	46bd      	mov	sp, r7
  404f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404fa0:	4770      	bx	lr
  404fa2:	bf00      	nop
  404fa4:	400e0400 	.word	0x400e0400

00404fa8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  404fa8:	b480      	push	{r7}
  404faa:	b083      	sub	sp, #12
  404fac:	af00      	add	r7, sp, #0
  404fae:	6078      	str	r0, [r7, #4]
  404fb0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  404fb2:	687b      	ldr	r3, [r7, #4]
  404fb4:	2b00      	cmp	r3, #0
  404fb6:	d008      	beq.n	404fca <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  404fb8:	4916      	ldr	r1, [pc, #88]	; (405014 <pmc_switch_mainck_to_xtal+0x6c>)
  404fba:	4b16      	ldr	r3, [pc, #88]	; (405014 <pmc_switch_mainck_to_xtal+0x6c>)
  404fbc:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  404fbe:	4a16      	ldr	r2, [pc, #88]	; (405018 <pmc_switch_mainck_to_xtal+0x70>)
  404fc0:	401a      	ands	r2, r3
  404fc2:	4b16      	ldr	r3, [pc, #88]	; (40501c <pmc_switch_mainck_to_xtal+0x74>)
  404fc4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  404fc6:	620b      	str	r3, [r1, #32]
  404fc8:	e01e      	b.n	405008 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  404fca:	4a12      	ldr	r2, [pc, #72]	; (405014 <pmc_switch_mainck_to_xtal+0x6c>)
  404fcc:	4b11      	ldr	r3, [pc, #68]	; (405014 <pmc_switch_mainck_to_xtal+0x6c>)
  404fce:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  404fd0:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  404fd4:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  404fd8:	6839      	ldr	r1, [r7, #0]
  404fda:	0209      	lsls	r1, r1, #8
  404fdc:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  404fde:	430b      	orrs	r3, r1
  404fe0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  404fe4:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  404fe8:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  404fea:	bf00      	nop
  404fec:	4b09      	ldr	r3, [pc, #36]	; (405014 <pmc_switch_mainck_to_xtal+0x6c>)
  404fee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404ff0:	f003 0301 	and.w	r3, r3, #1
  404ff4:	2b00      	cmp	r3, #0
  404ff6:	d0f9      	beq.n	404fec <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  404ff8:	4a06      	ldr	r2, [pc, #24]	; (405014 <pmc_switch_mainck_to_xtal+0x6c>)
  404ffa:	4b06      	ldr	r3, [pc, #24]	; (405014 <pmc_switch_mainck_to_xtal+0x6c>)
  404ffc:	6a1b      	ldr	r3, [r3, #32]
  404ffe:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  405002:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  405006:	6213      	str	r3, [r2, #32]
	}
}
  405008:	370c      	adds	r7, #12
  40500a:	46bd      	mov	sp, r7
  40500c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405010:	4770      	bx	lr
  405012:	bf00      	nop
  405014:	400e0400 	.word	0x400e0400
  405018:	fec8fffc 	.word	0xfec8fffc
  40501c:	01370002 	.word	0x01370002

00405020 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  405020:	b480      	push	{r7}
  405022:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  405024:	4b04      	ldr	r3, [pc, #16]	; (405038 <pmc_osc_is_ready_mainck+0x18>)
  405026:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405028:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  40502c:	4618      	mov	r0, r3
  40502e:	46bd      	mov	sp, r7
  405030:	f85d 7b04 	ldr.w	r7, [sp], #4
  405034:	4770      	bx	lr
  405036:	bf00      	nop
  405038:	400e0400 	.word	0x400e0400

0040503c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  40503c:	b480      	push	{r7}
  40503e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  405040:	4b03      	ldr	r3, [pc, #12]	; (405050 <pmc_disable_pllack+0x14>)
  405042:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  405046:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  405048:	46bd      	mov	sp, r7
  40504a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40504e:	4770      	bx	lr
  405050:	400e0400 	.word	0x400e0400

00405054 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  405054:	b480      	push	{r7}
  405056:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  405058:	4b04      	ldr	r3, [pc, #16]	; (40506c <pmc_is_locked_pllack+0x18>)
  40505a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40505c:	f003 0302 	and.w	r3, r3, #2
}
  405060:	4618      	mov	r0, r3
  405062:	46bd      	mov	sp, r7
  405064:	f85d 7b04 	ldr.w	r7, [sp], #4
  405068:	4770      	bx	lr
  40506a:	bf00      	nop
  40506c:	400e0400 	.word	0x400e0400

00405070 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  405070:	b480      	push	{r7}
  405072:	b083      	sub	sp, #12
  405074:	af00      	add	r7, sp, #0
  405076:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  405078:	687b      	ldr	r3, [r7, #4]
  40507a:	2b1f      	cmp	r3, #31
  40507c:	d901      	bls.n	405082 <pmc_enable_periph_clk+0x12>
		return 1;
  40507e:	2301      	movs	r3, #1
  405080:	e016      	b.n	4050b0 <pmc_enable_periph_clk+0x40>
	}

	if (ul_id < 32) {
  405082:	687b      	ldr	r3, [r7, #4]
  405084:	2b1f      	cmp	r3, #31
  405086:	d812      	bhi.n	4050ae <pmc_enable_periph_clk+0x3e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  405088:	4b0c      	ldr	r3, [pc, #48]	; (4050bc <pmc_enable_periph_clk+0x4c>)
  40508a:	699a      	ldr	r2, [r3, #24]
  40508c:	687b      	ldr	r3, [r7, #4]
  40508e:	2101      	movs	r1, #1
  405090:	fa01 f303 	lsl.w	r3, r1, r3
  405094:	401a      	ands	r2, r3
  405096:	687b      	ldr	r3, [r7, #4]
  405098:	2101      	movs	r1, #1
  40509a:	fa01 f303 	lsl.w	r3, r1, r3
  40509e:	429a      	cmp	r2, r3
  4050a0:	d005      	beq.n	4050ae <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  4050a2:	4b06      	ldr	r3, [pc, #24]	; (4050bc <pmc_enable_periph_clk+0x4c>)
  4050a4:	687a      	ldr	r2, [r7, #4]
  4050a6:	2101      	movs	r1, #1
  4050a8:	fa01 f202 	lsl.w	r2, r1, r2
  4050ac:	611a      	str	r2, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4050ae:	2300      	movs	r3, #0
}
  4050b0:	4618      	mov	r0, r3
  4050b2:	370c      	adds	r7, #12
  4050b4:	46bd      	mov	sp, r7
  4050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4050ba:	4770      	bx	lr
  4050bc:	400e0400 	.word	0x400e0400

004050c0 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  4050c0:	b480      	push	{r7}
  4050c2:	b083      	sub	sp, #12
  4050c4:	af00      	add	r7, sp, #0
  4050c6:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4050c8:	687b      	ldr	r3, [r7, #4]
  4050ca:	685b      	ldr	r3, [r3, #4]
  4050cc:	f003 0302 	and.w	r3, r3, #2
  4050d0:	2b00      	cmp	r3, #0
  4050d2:	d001      	beq.n	4050d8 <spi_get_peripheral_select_mode+0x18>
		return 1;
  4050d4:	2301      	movs	r3, #1
  4050d6:	e000      	b.n	4050da <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  4050d8:	2300      	movs	r3, #0
	}
}
  4050da:	4618      	mov	r0, r3
  4050dc:	370c      	adds	r7, #12
  4050de:	46bd      	mov	sp, r7
  4050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4050e4:	4770      	bx	lr
  4050e6:	bf00      	nop

004050e8 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4050e8:	b580      	push	{r7, lr}
  4050ea:	b082      	sub	sp, #8
  4050ec:	af00      	add	r7, sp, #0
  4050ee:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4050f0:	6878      	ldr	r0, [r7, #4]
  4050f2:	4b02      	ldr	r3, [pc, #8]	; (4050fc <sysclk_enable_peripheral_clock+0x14>)
  4050f4:	4798      	blx	r3
}
  4050f6:	3708      	adds	r7, #8
  4050f8:	46bd      	mov	sp, r7
  4050fa:	bd80      	pop	{r7, pc}
  4050fc:	00405071 	.word	0x00405071

00405100 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  405100:	b580      	push	{r7, lr}
  405102:	b082      	sub	sp, #8
  405104:	af00      	add	r7, sp, #0
  405106:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
  405108:	2015      	movs	r0, #21
  40510a:	4b02      	ldr	r3, [pc, #8]	; (405114 <spi_enable_clock+0x14>)
  40510c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40510e:	3708      	adds	r7, #8
  405110:	46bd      	mov	sp, r7
  405112:	bd80      	pop	{r7, pc}
  405114:	004050e9 	.word	0x004050e9

00405118 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  405118:	b480      	push	{r7}
  40511a:	b083      	sub	sp, #12
  40511c:	af00      	add	r7, sp, #0
  40511e:	6078      	str	r0, [r7, #4]
  405120:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  405122:	687b      	ldr	r3, [r7, #4]
  405124:	685b      	ldr	r3, [r3, #4]
  405126:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  40512a:	687b      	ldr	r3, [r7, #4]
  40512c:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40512e:	687b      	ldr	r3, [r7, #4]
  405130:	685a      	ldr	r2, [r3, #4]
  405132:	683b      	ldr	r3, [r7, #0]
  405134:	041b      	lsls	r3, r3, #16
  405136:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40513a:	431a      	orrs	r2, r3
  40513c:	687b      	ldr	r3, [r7, #4]
  40513e:	605a      	str	r2, [r3, #4]
}
  405140:	370c      	adds	r7, #12
  405142:	46bd      	mov	sp, r7
  405144:	f85d 7b04 	ldr.w	r7, [sp], #4
  405148:	4770      	bx	lr
  40514a:	bf00      	nop

0040514c <spi_set_delay_between_chip_select>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
  40514c:	b480      	push	{r7}
  40514e:	b083      	sub	sp, #12
  405150:	af00      	add	r7, sp, #0
  405152:	6078      	str	r0, [r7, #4]
  405154:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  405156:	687b      	ldr	r3, [r7, #4]
  405158:	685b      	ldr	r3, [r3, #4]
  40515a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  40515e:	687b      	ldr	r3, [r7, #4]
  405160:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  405162:	687b      	ldr	r3, [r7, #4]
  405164:	685a      	ldr	r2, [r3, #4]
  405166:	683b      	ldr	r3, [r7, #0]
  405168:	061b      	lsls	r3, r3, #24
  40516a:	431a      	orrs	r2, r3
  40516c:	687b      	ldr	r3, [r7, #4]
  40516e:	605a      	str	r2, [r3, #4]
}
  405170:	370c      	adds	r7, #12
  405172:	46bd      	mov	sp, r7
  405174:	f85d 7b04 	ldr.w	r7, [sp], #4
  405178:	4770      	bx	lr
  40517a:	bf00      	nop

0040517c <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40517c:	b580      	push	{r7, lr}
  40517e:	b084      	sub	sp, #16
  405180:	af00      	add	r7, sp, #0
  405182:	6078      	str	r0, [r7, #4]
  405184:	8079      	strh	r1, [r7, #2]
  405186:	707a      	strb	r2, [r7, #1]
  405188:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  40518a:	f643 2398 	movw	r3, #15000	; 0x3a98
  40518e:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  405190:	e006      	b.n	4051a0 <spi_write+0x24>
		if (!timeout--) {
  405192:	68fb      	ldr	r3, [r7, #12]
  405194:	1e5a      	subs	r2, r3, #1
  405196:	60fa      	str	r2, [r7, #12]
  405198:	2b00      	cmp	r3, #0
  40519a:	d101      	bne.n	4051a0 <spi_write+0x24>
			return SPI_ERROR_TIMEOUT;
  40519c:	2301      	movs	r3, #1
  40519e:	e020      	b.n	4051e2 <spi_write+0x66>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4051a0:	687b      	ldr	r3, [r7, #4]
  4051a2:	691b      	ldr	r3, [r3, #16]
  4051a4:	f003 0302 	and.w	r3, r3, #2
  4051a8:	2b00      	cmp	r3, #0
  4051aa:	d0f2      	beq.n	405192 <spi_write+0x16>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4051ac:	6878      	ldr	r0, [r7, #4]
  4051ae:	4b0f      	ldr	r3, [pc, #60]	; (4051ec <spi_write+0x70>)
  4051b0:	4798      	blx	r3
  4051b2:	4603      	mov	r3, r0
  4051b4:	2b00      	cmp	r3, #0
  4051b6:	d00e      	beq.n	4051d6 <spi_write+0x5a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4051b8:	887a      	ldrh	r2, [r7, #2]
  4051ba:	787b      	ldrb	r3, [r7, #1]
  4051bc:	041b      	lsls	r3, r3, #16
  4051be:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  4051c2:	4313      	orrs	r3, r2
  4051c4:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  4051c6:	783b      	ldrb	r3, [r7, #0]
  4051c8:	2b00      	cmp	r3, #0
  4051ca:	d006      	beq.n	4051da <spi_write+0x5e>
			value |= SPI_TDR_LASTXFER;
  4051cc:	68bb      	ldr	r3, [r7, #8]
  4051ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4051d2:	60bb      	str	r3, [r7, #8]
  4051d4:	e001      	b.n	4051da <spi_write+0x5e>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  4051d6:	887b      	ldrh	r3, [r7, #2]
  4051d8:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  4051da:	687b      	ldr	r3, [r7, #4]
  4051dc:	68ba      	ldr	r2, [r7, #8]
  4051de:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  4051e0:	2300      	movs	r3, #0
  4051e2:	b25b      	sxtb	r3, r3
}
  4051e4:	4618      	mov	r0, r3
  4051e6:	3710      	adds	r7, #16
  4051e8:	46bd      	mov	sp, r7
  4051ea:	bd80      	pop	{r7, pc}
  4051ec:	004050c1 	.word	0x004050c1

004051f0 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  4051f0:	b480      	push	{r7}
  4051f2:	b085      	sub	sp, #20
  4051f4:	af00      	add	r7, sp, #0
  4051f6:	60f8      	str	r0, [r7, #12]
  4051f8:	60b9      	str	r1, [r7, #8]
  4051fa:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  4051fc:	687b      	ldr	r3, [r7, #4]
  4051fe:	2b00      	cmp	r3, #0
  405200:	d00c      	beq.n	40521c <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  405202:	68fb      	ldr	r3, [r7, #12]
  405204:	68ba      	ldr	r2, [r7, #8]
  405206:	320c      	adds	r2, #12
  405208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40520c:	f043 0101 	orr.w	r1, r3, #1
  405210:	68fb      	ldr	r3, [r7, #12]
  405212:	68ba      	ldr	r2, [r7, #8]
  405214:	320c      	adds	r2, #12
  405216:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40521a:	e00b      	b.n	405234 <spi_set_clock_polarity+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40521c:	68fb      	ldr	r3, [r7, #12]
  40521e:	68ba      	ldr	r2, [r7, #8]
  405220:	320c      	adds	r2, #12
  405222:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405226:	f023 0101 	bic.w	r1, r3, #1
  40522a:	68fb      	ldr	r3, [r7, #12]
  40522c:	68ba      	ldr	r2, [r7, #8]
  40522e:	320c      	adds	r2, #12
  405230:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  405234:	3714      	adds	r7, #20
  405236:	46bd      	mov	sp, r7
  405238:	f85d 7b04 	ldr.w	r7, [sp], #4
  40523c:	4770      	bx	lr
  40523e:	bf00      	nop

00405240 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  405240:	b480      	push	{r7}
  405242:	b085      	sub	sp, #20
  405244:	af00      	add	r7, sp, #0
  405246:	60f8      	str	r0, [r7, #12]
  405248:	60b9      	str	r1, [r7, #8]
  40524a:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  40524c:	687b      	ldr	r3, [r7, #4]
  40524e:	2b00      	cmp	r3, #0
  405250:	d00c      	beq.n	40526c <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  405252:	68fb      	ldr	r3, [r7, #12]
  405254:	68ba      	ldr	r2, [r7, #8]
  405256:	320c      	adds	r2, #12
  405258:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40525c:	f043 0102 	orr.w	r1, r3, #2
  405260:	68fb      	ldr	r3, [r7, #12]
  405262:	68ba      	ldr	r2, [r7, #8]
  405264:	320c      	adds	r2, #12
  405266:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40526a:	e00b      	b.n	405284 <spi_set_clock_phase+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40526c:	68fb      	ldr	r3, [r7, #12]
  40526e:	68ba      	ldr	r2, [r7, #8]
  405270:	320c      	adds	r2, #12
  405272:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405276:	f023 0102 	bic.w	r1, r3, #2
  40527a:	68fb      	ldr	r3, [r7, #12]
  40527c:	68ba      	ldr	r2, [r7, #8]
  40527e:	320c      	adds	r2, #12
  405280:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  405284:	3714      	adds	r7, #20
  405286:	46bd      	mov	sp, r7
  405288:	f85d 7b04 	ldr.w	r7, [sp], #4
  40528c:	4770      	bx	lr
  40528e:	bf00      	nop

00405290 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  405290:	b480      	push	{r7}
  405292:	b085      	sub	sp, #20
  405294:	af00      	add	r7, sp, #0
  405296:	60f8      	str	r0, [r7, #12]
  405298:	60b9      	str	r1, [r7, #8]
  40529a:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40529c:	687b      	ldr	r3, [r7, #4]
  40529e:	2b04      	cmp	r3, #4
  4052a0:	d118      	bne.n	4052d4 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4052a2:	68fb      	ldr	r3, [r7, #12]
  4052a4:	68ba      	ldr	r2, [r7, #8]
  4052a6:	320c      	adds	r2, #12
  4052a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4052ac:	f023 0108 	bic.w	r1, r3, #8
  4052b0:	68fb      	ldr	r3, [r7, #12]
  4052b2:	68ba      	ldr	r2, [r7, #8]
  4052b4:	320c      	adds	r2, #12
  4052b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4052ba:	68fb      	ldr	r3, [r7, #12]
  4052bc:	68ba      	ldr	r2, [r7, #8]
  4052be:	320c      	adds	r2, #12
  4052c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4052c4:	f043 0104 	orr.w	r1, r3, #4
  4052c8:	68fb      	ldr	r3, [r7, #12]
  4052ca:	68ba      	ldr	r2, [r7, #8]
  4052cc:	320c      	adds	r2, #12
  4052ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4052d2:	e02a      	b.n	40532a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4052d4:	687b      	ldr	r3, [r7, #4]
  4052d6:	2b00      	cmp	r3, #0
  4052d8:	d118      	bne.n	40530c <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4052da:	68fb      	ldr	r3, [r7, #12]
  4052dc:	68ba      	ldr	r2, [r7, #8]
  4052de:	320c      	adds	r2, #12
  4052e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4052e4:	f023 0108 	bic.w	r1, r3, #8
  4052e8:	68fb      	ldr	r3, [r7, #12]
  4052ea:	68ba      	ldr	r2, [r7, #8]
  4052ec:	320c      	adds	r2, #12
  4052ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4052f2:	68fb      	ldr	r3, [r7, #12]
  4052f4:	68ba      	ldr	r2, [r7, #8]
  4052f6:	320c      	adds	r2, #12
  4052f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4052fc:	f023 0104 	bic.w	r1, r3, #4
  405300:	68fb      	ldr	r3, [r7, #12]
  405302:	68ba      	ldr	r2, [r7, #8]
  405304:	320c      	adds	r2, #12
  405306:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40530a:	e00e      	b.n	40532a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  40530c:	687b      	ldr	r3, [r7, #4]
  40530e:	2b08      	cmp	r3, #8
  405310:	d10b      	bne.n	40532a <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  405312:	68fb      	ldr	r3, [r7, #12]
  405314:	68ba      	ldr	r2, [r7, #8]
  405316:	320c      	adds	r2, #12
  405318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40531c:	f043 0108 	orr.w	r1, r3, #8
  405320:	68fb      	ldr	r3, [r7, #12]
  405322:	68ba      	ldr	r2, [r7, #8]
  405324:	320c      	adds	r2, #12
  405326:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  40532a:	3714      	adds	r7, #20
  40532c:	46bd      	mov	sp, r7
  40532e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405332:	4770      	bx	lr

00405334 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  405334:	b480      	push	{r7}
  405336:	b085      	sub	sp, #20
  405338:	af00      	add	r7, sp, #0
  40533a:	60f8      	str	r0, [r7, #12]
  40533c:	60b9      	str	r1, [r7, #8]
  40533e:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  405340:	68fb      	ldr	r3, [r7, #12]
  405342:	68ba      	ldr	r2, [r7, #8]
  405344:	320c      	adds	r2, #12
  405346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40534a:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  40534e:	68fb      	ldr	r3, [r7, #12]
  405350:	68ba      	ldr	r2, [r7, #8]
  405352:	320c      	adds	r2, #12
  405354:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  405358:	68fb      	ldr	r3, [r7, #12]
  40535a:	68ba      	ldr	r2, [r7, #8]
  40535c:	320c      	adds	r2, #12
  40535e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  405362:	687b      	ldr	r3, [r7, #4]
  405364:	ea42 0103 	orr.w	r1, r2, r3
  405368:	68fb      	ldr	r3, [r7, #12]
  40536a:	68ba      	ldr	r2, [r7, #8]
  40536c:	320c      	adds	r2, #12
  40536e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  405372:	3714      	adds	r7, #20
  405374:	46bd      	mov	sp, r7
  405376:	f85d 7b04 	ldr.w	r7, [sp], #4
  40537a:	4770      	bx	lr

0040537c <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  40537c:	b480      	push	{r7}
  40537e:	b085      	sub	sp, #20
  405380:	af00      	add	r7, sp, #0
  405382:	6078      	str	r0, [r7, #4]
  405384:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  405386:	683a      	ldr	r2, [r7, #0]
  405388:	687b      	ldr	r3, [r7, #4]
  40538a:	4413      	add	r3, r2
  40538c:	1e5a      	subs	r2, r3, #1
  40538e:	687b      	ldr	r3, [r7, #4]
  405390:	fbb2 f3f3 	udiv	r3, r2, r3
  405394:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  405396:	68fb      	ldr	r3, [r7, #12]
  405398:	2b00      	cmp	r3, #0
  40539a:	dd02      	ble.n	4053a2 <spi_calc_baudrate_div+0x26>
  40539c:	68fb      	ldr	r3, [r7, #12]
  40539e:	2bff      	cmp	r3, #255	; 0xff
  4053a0:	dd02      	ble.n	4053a8 <spi_calc_baudrate_div+0x2c>
		return -1;
  4053a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4053a6:	e001      	b.n	4053ac <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  4053a8:	68fb      	ldr	r3, [r7, #12]
  4053aa:	b29b      	uxth	r3, r3
  4053ac:	b21b      	sxth	r3, r3
}
  4053ae:	4618      	mov	r0, r3
  4053b0:	3714      	adds	r7, #20
  4053b2:	46bd      	mov	sp, r7
  4053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4053b8:	4770      	bx	lr
  4053ba:	bf00      	nop

004053bc <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  4053bc:	b480      	push	{r7}
  4053be:	b085      	sub	sp, #20
  4053c0:	af00      	add	r7, sp, #0
  4053c2:	60f8      	str	r0, [r7, #12]
  4053c4:	60b9      	str	r1, [r7, #8]
  4053c6:	4613      	mov	r3, r2
  4053c8:	71fb      	strb	r3, [r7, #7]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4053ca:	68fb      	ldr	r3, [r7, #12]
  4053cc:	68ba      	ldr	r2, [r7, #8]
  4053ce:	320c      	adds	r2, #12
  4053d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4053d4:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  4053d8:	68fb      	ldr	r3, [r7, #12]
  4053da:	68ba      	ldr	r2, [r7, #8]
  4053dc:	320c      	adds	r2, #12
  4053de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4053e2:	68fb      	ldr	r3, [r7, #12]
  4053e4:	68ba      	ldr	r2, [r7, #8]
  4053e6:	320c      	adds	r2, #12
  4053e8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4053ec:	79fb      	ldrb	r3, [r7, #7]
  4053ee:	021b      	lsls	r3, r3, #8
  4053f0:	b29b      	uxth	r3, r3
  4053f2:	ea42 0103 	orr.w	r1, r2, r3
  4053f6:	68fb      	ldr	r3, [r7, #12]
  4053f8:	68ba      	ldr	r2, [r7, #8]
  4053fa:	320c      	adds	r2, #12
  4053fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  405400:	3714      	adds	r7, #20
  405402:	46bd      	mov	sp, r7
  405404:	f85d 7b04 	ldr.w	r7, [sp], #4
  405408:	4770      	bx	lr
  40540a:	bf00      	nop

0040540c <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  40540c:	b480      	push	{r7}
  40540e:	b085      	sub	sp, #20
  405410:	af00      	add	r7, sp, #0
  405412:	60f8      	str	r0, [r7, #12]
  405414:	60b9      	str	r1, [r7, #8]
  405416:	71fa      	strb	r2, [r7, #7]
  405418:	71bb      	strb	r3, [r7, #6]
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  40541a:	68fb      	ldr	r3, [r7, #12]
  40541c:	68ba      	ldr	r2, [r7, #8]
  40541e:	320c      	adds	r2, #12
  405420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405424:	b299      	uxth	r1, r3
  405426:	68fb      	ldr	r3, [r7, #12]
  405428:	68ba      	ldr	r2, [r7, #8]
  40542a:	320c      	adds	r2, #12
  40542c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  405430:	68fb      	ldr	r3, [r7, #12]
  405432:	68ba      	ldr	r2, [r7, #8]
  405434:	320c      	adds	r2, #12
  405436:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40543a:	79fb      	ldrb	r3, [r7, #7]
  40543c:	041b      	lsls	r3, r3, #16
  40543e:	f403 017f 	and.w	r1, r3, #16711680	; 0xff0000
			| SPI_CSR_DLYBCT(uc_dlybct);
  405442:	79bb      	ldrb	r3, [r7, #6]
  405444:	061b      	lsls	r3, r3, #24
  405446:	430b      	orrs	r3, r1
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  405448:	ea42 0103 	orr.w	r1, r2, r3
  40544c:	68fb      	ldr	r3, [r7, #12]
  40544e:	68ba      	ldr	r2, [r7, #8]
  405450:	320c      	adds	r2, #12
  405452:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  405456:	3714      	adds	r7, #20
  405458:	46bd      	mov	sp, r7
  40545a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40545e:	4770      	bx	lr

00405460 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  405460:	b480      	push	{r7}
  405462:	b083      	sub	sp, #12
  405464:	af00      	add	r7, sp, #0
  405466:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  405468:	687b      	ldr	r3, [r7, #4]
  40546a:	2208      	movs	r2, #8
  40546c:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  40546e:	687b      	ldr	r3, [r7, #4]
  405470:	2220      	movs	r2, #32
  405472:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  405474:	687b      	ldr	r3, [r7, #4]
  405476:	2204      	movs	r2, #4
  405478:	601a      	str	r2, [r3, #0]
}
  40547a:	370c      	adds	r7, #12
  40547c:	46bd      	mov	sp, r7
  40547e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405482:	4770      	bx	lr

00405484 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  405484:	b480      	push	{r7}
  405486:	b087      	sub	sp, #28
  405488:	af00      	add	r7, sp, #0
  40548a:	60f8      	str	r0, [r7, #12]
  40548c:	60b9      	str	r1, [r7, #8]
  40548e:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  405490:	2300      	movs	r3, #0
  405492:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  405494:	68ba      	ldr	r2, [r7, #8]
  405496:	4b16      	ldr	r3, [pc, #88]	; (4054f0 <twi_set_speed+0x6c>)
  405498:	429a      	cmp	r2, r3
  40549a:	d901      	bls.n	4054a0 <twi_set_speed+0x1c>
		return FAIL;
  40549c:	2301      	movs	r3, #1
  40549e:	e021      	b.n	4054e4 <twi_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4054a0:	68bb      	ldr	r3, [r7, #8]
  4054a2:	005b      	lsls	r3, r3, #1
  4054a4:	687a      	ldr	r2, [r7, #4]
  4054a6:	fbb2 f3f3 	udiv	r3, r2, r3
  4054aa:	3b04      	subs	r3, #4
  4054ac:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4054ae:	e005      	b.n	4054bc <twi_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  4054b0:	697b      	ldr	r3, [r7, #20]
  4054b2:	3301      	adds	r3, #1
  4054b4:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  4054b6:	693b      	ldr	r3, [r7, #16]
  4054b8:	085b      	lsrs	r3, r3, #1
  4054ba:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4054bc:	693b      	ldr	r3, [r7, #16]
  4054be:	2bff      	cmp	r3, #255	; 0xff
  4054c0:	d902      	bls.n	4054c8 <twi_set_speed+0x44>
  4054c2:	697b      	ldr	r3, [r7, #20]
  4054c4:	2b06      	cmp	r3, #6
  4054c6:	d9f3      	bls.n	4054b0 <twi_set_speed+0x2c>
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4054c8:	693b      	ldr	r3, [r7, #16]
  4054ca:	b2da      	uxtb	r2, r3
  4054cc:	693b      	ldr	r3, [r7, #16]
  4054ce:	021b      	lsls	r3, r3, #8
  4054d0:	b29b      	uxth	r3, r3
  4054d2:	431a      	orrs	r2, r3
			TWI_CWGR_CKDIV(ckdiv);
  4054d4:	697b      	ldr	r3, [r7, #20]
  4054d6:	041b      	lsls	r3, r3, #16
  4054d8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4054dc:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  4054de:	68fb      	ldr	r3, [r7, #12]
  4054e0:	611a      	str	r2, [r3, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  4054e2:	2300      	movs	r3, #0
}
  4054e4:	4618      	mov	r0, r3
  4054e6:	371c      	adds	r7, #28
  4054e8:	46bd      	mov	sp, r7
  4054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4054ee:	4770      	bx	lr
  4054f0:	00061a80 	.word	0x00061a80

004054f4 <twi_enable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  4054f4:	b480      	push	{r7}
  4054f6:	b083      	sub	sp, #12
  4054f8:	af00      	add	r7, sp, #0
  4054fa:	6078      	str	r0, [r7, #4]
  4054fc:	6039      	str	r1, [r7, #0]
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
  4054fe:	687b      	ldr	r3, [r7, #4]
  405500:	683a      	ldr	r2, [r7, #0]
  405502:	625a      	str	r2, [r3, #36]	; 0x24
}
  405504:	370c      	adds	r7, #12
  405506:	46bd      	mov	sp, r7
  405508:	f85d 7b04 	ldr.w	r7, [sp], #4
  40550c:	4770      	bx	lr
  40550e:	bf00      	nop

00405510 <twi_disable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  405510:	b480      	push	{r7}
  405512:	b083      	sub	sp, #12
  405514:	af00      	add	r7, sp, #0
  405516:	6078      	str	r0, [r7, #4]
  405518:	6039      	str	r1, [r7, #0]
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  40551a:	687b      	ldr	r3, [r7, #4]
  40551c:	683a      	ldr	r2, [r7, #0]
  40551e:	629a      	str	r2, [r3, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  405520:	687b      	ldr	r3, [r7, #4]
  405522:	6a1b      	ldr	r3, [r3, #32]
}
  405524:	370c      	adds	r7, #12
  405526:	46bd      	mov	sp, r7
  405528:	f85d 7b04 	ldr.w	r7, [sp], #4
  40552c:	4770      	bx	lr
  40552e:	bf00      	nop

00405530 <twi_get_interrupt_status>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
  405530:	b480      	push	{r7}
  405532:	b083      	sub	sp, #12
  405534:	af00      	add	r7, sp, #0
  405536:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_SR;
  405538:	687b      	ldr	r3, [r7, #4]
  40553a:	6a1b      	ldr	r3, [r3, #32]
}
  40553c:	4618      	mov	r0, r3
  40553e:	370c      	adds	r7, #12
  405540:	46bd      	mov	sp, r7
  405542:	f85d 7b04 	ldr.w	r7, [sp], #4
  405546:	4770      	bx	lr

00405548 <twi_get_interrupt_mask>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
  405548:	b480      	push	{r7}
  40554a:	b083      	sub	sp, #12
  40554c:	af00      	add	r7, sp, #0
  40554e:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_IMR;
  405550:	687b      	ldr	r3, [r7, #4]
  405552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  405554:	4618      	mov	r0, r3
  405556:	370c      	adds	r7, #12
  405558:	46bd      	mov	sp, r7
  40555a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40555e:	4770      	bx	lr

00405560 <twi_read_byte>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The byte read.
 */
uint8_t twi_read_byte(Twi *p_twi)
{
  405560:	b480      	push	{r7}
  405562:	b083      	sub	sp, #12
  405564:	af00      	add	r7, sp, #0
  405566:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_RHR;
  405568:	687b      	ldr	r3, [r7, #4]
  40556a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40556c:	b2db      	uxtb	r3, r3
}
  40556e:	4618      	mov	r0, r3
  405570:	370c      	adds	r7, #12
  405572:	46bd      	mov	sp, r7
  405574:	f85d 7b04 	ldr.w	r7, [sp], #4
  405578:	4770      	bx	lr
  40557a:	bf00      	nop

0040557c <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  40557c:	b480      	push	{r7}
  40557e:	b083      	sub	sp, #12
  405580:	af00      	add	r7, sp, #0
  405582:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  405584:	687b      	ldr	r3, [r7, #4]
  405586:	2280      	movs	r2, #128	; 0x80
  405588:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  40558a:	687b      	ldr	r3, [r7, #4]
  40558c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  40558e:	370c      	adds	r7, #12
  405590:	46bd      	mov	sp, r7
  405592:	f85d 7b04 	ldr.w	r7, [sp], #4
  405596:	4770      	bx	lr

00405598 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  405598:	b480      	push	{r7}
  40559a:	b085      	sub	sp, #20
  40559c:	af00      	add	r7, sp, #0
  40559e:	6078      	str	r0, [r7, #4]
  4055a0:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  4055a2:	2300      	movs	r3, #0
  4055a4:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4055a6:	687b      	ldr	r3, [r7, #4]
  4055a8:	22ac      	movs	r2, #172	; 0xac
  4055aa:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4055ac:	683b      	ldr	r3, [r7, #0]
  4055ae:	681a      	ldr	r2, [r3, #0]
  4055b0:	683b      	ldr	r3, [r7, #0]
  4055b2:	685b      	ldr	r3, [r3, #4]
  4055b4:	fbb2 f3f3 	udiv	r3, r2, r3
  4055b8:	091b      	lsrs	r3, r3, #4
  4055ba:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4055bc:	68fb      	ldr	r3, [r7, #12]
  4055be:	2b00      	cmp	r3, #0
  4055c0:	d003      	beq.n	4055ca <uart_init+0x32>
  4055c2:	68fb      	ldr	r3, [r7, #12]
  4055c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4055c8:	d301      	bcc.n	4055ce <uart_init+0x36>
		return 1;
  4055ca:	2301      	movs	r3, #1
  4055cc:	e00f      	b.n	4055ee <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  4055ce:	687b      	ldr	r3, [r7, #4]
  4055d0:	68fa      	ldr	r2, [r7, #12]
  4055d2:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4055d4:	683b      	ldr	r3, [r7, #0]
  4055d6:	689a      	ldr	r2, [r3, #8]
  4055d8:	687b      	ldr	r3, [r7, #4]
  4055da:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4055dc:	687b      	ldr	r3, [r7, #4]
  4055de:	f240 2202 	movw	r2, #514	; 0x202
  4055e2:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4055e6:	687b      	ldr	r3, [r7, #4]
  4055e8:	2250      	movs	r2, #80	; 0x50
  4055ea:	601a      	str	r2, [r3, #0]

	return 0;
  4055ec:	2300      	movs	r3, #0
}
  4055ee:	4618      	mov	r0, r3
  4055f0:	3714      	adds	r7, #20
  4055f2:	46bd      	mov	sp, r7
  4055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4055f8:	4770      	bx	lr
  4055fa:	bf00      	nop

004055fc <uart_enable_tx>:
 * \brief Enable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
  4055fc:	b480      	push	{r7}
  4055fe:	b083      	sub	sp, #12
  405600:	af00      	add	r7, sp, #0
  405602:	6078      	str	r0, [r7, #4]
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  405604:	687b      	ldr	r3, [r7, #4]
  405606:	2240      	movs	r2, #64	; 0x40
  405608:	601a      	str	r2, [r3, #0]
}
  40560a:	370c      	adds	r7, #12
  40560c:	46bd      	mov	sp, r7
  40560e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405612:	4770      	bx	lr

00405614 <uart_disable_tx>:
 * \brief Disable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_tx(Uart *p_uart)
{
  405614:	b480      	push	{r7}
  405616:	b083      	sub	sp, #12
  405618:	af00      	add	r7, sp, #0
  40561a:	6078      	str	r0, [r7, #4]
	/* Disable transmitter */
	p_uart->UART_CR = UART_CR_TXDIS;
  40561c:	687b      	ldr	r3, [r7, #4]
  40561e:	2280      	movs	r2, #128	; 0x80
  405620:	601a      	str	r2, [r3, #0]
}
  405622:	370c      	adds	r7, #12
  405624:	46bd      	mov	sp, r7
  405626:	f85d 7b04 	ldr.w	r7, [sp], #4
  40562a:	4770      	bx	lr

0040562c <uart_enable_rx>:
 * \brief Enable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
  40562c:	b480      	push	{r7}
  40562e:	b083      	sub	sp, #12
  405630:	af00      	add	r7, sp, #0
  405632:	6078      	str	r0, [r7, #4]
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  405634:	687b      	ldr	r3, [r7, #4]
  405636:	2210      	movs	r2, #16
  405638:	601a      	str	r2, [r3, #0]
}
  40563a:	370c      	adds	r7, #12
  40563c:	46bd      	mov	sp, r7
  40563e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405642:	4770      	bx	lr

00405644 <uart_disable_rx>:
 * \brief Disable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_rx(Uart *p_uart)
{
  405644:	b480      	push	{r7}
  405646:	b083      	sub	sp, #12
  405648:	af00      	add	r7, sp, #0
  40564a:	6078      	str	r0, [r7, #4]
	/* Disable receiver */
	p_uart->UART_CR = UART_CR_RXDIS;
  40564c:	687b      	ldr	r3, [r7, #4]
  40564e:	2220      	movs	r2, #32
  405650:	601a      	str	r2, [r3, #0]
}
  405652:	370c      	adds	r7, #12
  405654:	46bd      	mov	sp, r7
  405656:	f85d 7b04 	ldr.w	r7, [sp], #4
  40565a:	4770      	bx	lr

0040565c <uart_enable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  40565c:	b480      	push	{r7}
  40565e:	b083      	sub	sp, #12
  405660:	af00      	add	r7, sp, #0
  405662:	6078      	str	r0, [r7, #4]
  405664:	6039      	str	r1, [r7, #0]
	p_uart->UART_IER = ul_sources;
  405666:	687b      	ldr	r3, [r7, #4]
  405668:	683a      	ldr	r2, [r7, #0]
  40566a:	609a      	str	r2, [r3, #8]
}
  40566c:	370c      	adds	r7, #12
  40566e:	46bd      	mov	sp, r7
  405670:	f85d 7b04 	ldr.w	r7, [sp], #4
  405674:	4770      	bx	lr
  405676:	bf00      	nop

00405678 <uart_disable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be disabled.
 */
void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  405678:	b480      	push	{r7}
  40567a:	b083      	sub	sp, #12
  40567c:	af00      	add	r7, sp, #0
  40567e:	6078      	str	r0, [r7, #4]
  405680:	6039      	str	r1, [r7, #0]
	p_uart->UART_IDR = ul_sources;
  405682:	687b      	ldr	r3, [r7, #4]
  405684:	683a      	ldr	r2, [r7, #0]
  405686:	60da      	str	r2, [r3, #12]
}
  405688:	370c      	adds	r7, #12
  40568a:	46bd      	mov	sp, r7
  40568c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405690:	4770      	bx	lr
  405692:	bf00      	nop

00405694 <uart_get_interrupt_mask>:
 * \param p_uart Pointer to a UART instance.
 *
 *  \return The interrupt mask value.
 */
uint32_t uart_get_interrupt_mask(Uart *p_uart)
{
  405694:	b480      	push	{r7}
  405696:	b083      	sub	sp, #12
  405698:	af00      	add	r7, sp, #0
  40569a:	6078      	str	r0, [r7, #4]
	return p_uart->UART_IMR;
  40569c:	687b      	ldr	r3, [r7, #4]
  40569e:	691b      	ldr	r3, [r3, #16]
}
  4056a0:	4618      	mov	r0, r3
  4056a2:	370c      	adds	r7, #12
  4056a4:	46bd      	mov	sp, r7
  4056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4056aa:	4770      	bx	lr

004056ac <uart_get_status>:
 * \param p_uart Pointer to a UART instance.
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
  4056ac:	b480      	push	{r7}
  4056ae:	b083      	sub	sp, #12
  4056b0:	af00      	add	r7, sp, #0
  4056b2:	6078      	str	r0, [r7, #4]
	return p_uart->UART_SR;
  4056b4:	687b      	ldr	r3, [r7, #4]
  4056b6:	695b      	ldr	r3, [r3, #20]
}
  4056b8:	4618      	mov	r0, r3
  4056ba:	370c      	adds	r7, #12
  4056bc:	46bd      	mov	sp, r7
  4056be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4056c2:	4770      	bx	lr

004056c4 <uart_reset_status>:
 * \brief Reset status bits.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_reset_status(Uart *p_uart)
{
  4056c4:	b480      	push	{r7}
  4056c6:	b083      	sub	sp, #12
  4056c8:	af00      	add	r7, sp, #0
  4056ca:	6078      	str	r0, [r7, #4]
	p_uart->UART_CR = UART_CR_RSTSTA;
  4056cc:	687b      	ldr	r3, [r7, #4]
  4056ce:	f44f 7280 	mov.w	r2, #256	; 0x100
  4056d2:	601a      	str	r2, [r3, #0]
}
  4056d4:	370c      	adds	r7, #12
  4056d6:	46bd      	mov	sp, r7
  4056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4056dc:	4770      	bx	lr
  4056de:	bf00      	nop

004056e0 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  4056e0:	b480      	push	{r7}
  4056e2:	b083      	sub	sp, #12
  4056e4:	af00      	add	r7, sp, #0
  4056e6:	6078      	str	r0, [r7, #4]
  4056e8:	460b      	mov	r3, r1
  4056ea:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4056ec:	687b      	ldr	r3, [r7, #4]
  4056ee:	695b      	ldr	r3, [r3, #20]
  4056f0:	f003 0302 	and.w	r3, r3, #2
  4056f4:	2b00      	cmp	r3, #0
  4056f6:	d101      	bne.n	4056fc <uart_write+0x1c>
		return 1;
  4056f8:	2301      	movs	r3, #1
  4056fa:	e003      	b.n	405704 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  4056fc:	78fa      	ldrb	r2, [r7, #3]
  4056fe:	687b      	ldr	r3, [r7, #4]
  405700:	61da      	str	r2, [r3, #28]
	return 0;
  405702:	2300      	movs	r3, #0
}
  405704:	4618      	mov	r0, r3
  405706:	370c      	adds	r7, #12
  405708:	46bd      	mov	sp, r7
  40570a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40570e:	4770      	bx	lr

00405710 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  405710:	b480      	push	{r7}
  405712:	b083      	sub	sp, #12
  405714:	af00      	add	r7, sp, #0
  405716:	6078      	str	r0, [r7, #4]
  405718:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40571a:	687b      	ldr	r3, [r7, #4]
  40571c:	695b      	ldr	r3, [r3, #20]
  40571e:	f003 0301 	and.w	r3, r3, #1
  405722:	2b00      	cmp	r3, #0
  405724:	d101      	bne.n	40572a <uart_read+0x1a>
		return 1;
  405726:	2301      	movs	r3, #1
  405728:	e005      	b.n	405736 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40572a:	687b      	ldr	r3, [r7, #4]
  40572c:	699b      	ldr	r3, [r3, #24]
  40572e:	b2da      	uxtb	r2, r3
  405730:	683b      	ldr	r3, [r7, #0]
  405732:	701a      	strb	r2, [r3, #0]
	return 0;
  405734:	2300      	movs	r3, #0
}
  405736:	4618      	mov	r0, r3
  405738:	370c      	adds	r7, #12
  40573a:	46bd      	mov	sp, r7
  40573c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405740:	4770      	bx	lr
  405742:	bf00      	nop

00405744 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  405744:	b480      	push	{r7}
  405746:	b083      	sub	sp, #12
  405748:	af00      	add	r7, sp, #0
  40574a:	6078      	str	r0, [r7, #4]
  40574c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40574e:	687b      	ldr	r3, [r7, #4]
  405750:	695b      	ldr	r3, [r3, #20]
  405752:	f003 0302 	and.w	r3, r3, #2
  405756:	2b00      	cmp	r3, #0
  405758:	d101      	bne.n	40575e <usart_write+0x1a>
		return 1;
  40575a:	2301      	movs	r3, #1
  40575c:	e005      	b.n	40576a <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40575e:	683b      	ldr	r3, [r7, #0]
  405760:	f3c3 0208 	ubfx	r2, r3, #0, #9
  405764:	687b      	ldr	r3, [r7, #4]
  405766:	61da      	str	r2, [r3, #28]
	return 0;
  405768:	2300      	movs	r3, #0
}
  40576a:	4618      	mov	r0, r3
  40576c:	370c      	adds	r7, #12
  40576e:	46bd      	mov	sp, r7
  405770:	f85d 7b04 	ldr.w	r7, [sp], #4
  405774:	4770      	bx	lr
  405776:	bf00      	nop

00405778 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  405778:	b480      	push	{r7}
  40577a:	b083      	sub	sp, #12
  40577c:	af00      	add	r7, sp, #0
  40577e:	6078      	str	r0, [r7, #4]
  405780:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  405782:	687b      	ldr	r3, [r7, #4]
  405784:	695b      	ldr	r3, [r3, #20]
  405786:	f003 0301 	and.w	r3, r3, #1
  40578a:	2b00      	cmp	r3, #0
  40578c:	d101      	bne.n	405792 <usart_read+0x1a>
		return 1;
  40578e:	2301      	movs	r3, #1
  405790:	e006      	b.n	4057a0 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  405792:	687b      	ldr	r3, [r7, #4]
  405794:	699b      	ldr	r3, [r3, #24]
  405796:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40579a:	683b      	ldr	r3, [r7, #0]
  40579c:	601a      	str	r2, [r3, #0]

	return 0;
  40579e:	2300      	movs	r3, #0
}
  4057a0:	4618      	mov	r0, r3
  4057a2:	370c      	adds	r7, #12
  4057a4:	46bd      	mov	sp, r7
  4057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4057aa:	4770      	bx	lr

004057ac <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4057ac:	b480      	push	{r7}
  4057ae:	af00      	add	r7, sp, #0
	while (1) {
	}
  4057b0:	e7fe      	b.n	4057b0 <Dummy_Handler+0x4>
  4057b2:	bf00      	nop

004057b4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4057b4:	b580      	push	{r7, lr}
  4057b6:	b082      	sub	sp, #8
  4057b8:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  4057ba:	4b1e      	ldr	r3, [pc, #120]	; (405834 <Reset_Handler+0x80>)
  4057bc:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
  4057be:	4b1e      	ldr	r3, [pc, #120]	; (405838 <Reset_Handler+0x84>)
  4057c0:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
  4057c2:	687a      	ldr	r2, [r7, #4]
  4057c4:	683b      	ldr	r3, [r7, #0]
  4057c6:	429a      	cmp	r2, r3
  4057c8:	d00c      	beq.n	4057e4 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  4057ca:	e007      	b.n	4057dc <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  4057cc:	683b      	ldr	r3, [r7, #0]
  4057ce:	1d1a      	adds	r2, r3, #4
  4057d0:	603a      	str	r2, [r7, #0]
  4057d2:	687a      	ldr	r2, [r7, #4]
  4057d4:	1d11      	adds	r1, r2, #4
  4057d6:	6079      	str	r1, [r7, #4]
  4057d8:	6812      	ldr	r2, [r2, #0]
  4057da:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4057dc:	683a      	ldr	r2, [r7, #0]
  4057de:	4b17      	ldr	r3, [pc, #92]	; (40583c <Reset_Handler+0x88>)
  4057e0:	429a      	cmp	r2, r3
  4057e2:	d3f3      	bcc.n	4057cc <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4057e4:	4b16      	ldr	r3, [pc, #88]	; (405840 <Reset_Handler+0x8c>)
  4057e6:	603b      	str	r3, [r7, #0]
  4057e8:	e004      	b.n	4057f4 <Reset_Handler+0x40>
		*pDest++ = 0;
  4057ea:	683b      	ldr	r3, [r7, #0]
  4057ec:	1d1a      	adds	r2, r3, #4
  4057ee:	603a      	str	r2, [r7, #0]
  4057f0:	2200      	movs	r2, #0
  4057f2:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4057f4:	683a      	ldr	r2, [r7, #0]
  4057f6:	4b13      	ldr	r3, [pc, #76]	; (405844 <Reset_Handler+0x90>)
  4057f8:	429a      	cmp	r2, r3
  4057fa:	d3f6      	bcc.n	4057ea <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  4057fc:	4b12      	ldr	r3, [pc, #72]	; (405848 <Reset_Handler+0x94>)
  4057fe:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  405800:	4a12      	ldr	r2, [pc, #72]	; (40584c <Reset_Handler+0x98>)
  405802:	687b      	ldr	r3, [r7, #4]
  405804:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
  405808:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40580c:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  40580e:	687b      	ldr	r3, [r7, #4]
  405810:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  405814:	d309      	bcc.n	40582a <Reset_Handler+0x76>
  405816:	687a      	ldr	r2, [r7, #4]
  405818:	4b0d      	ldr	r3, [pc, #52]	; (405850 <Reset_Handler+0x9c>)
  40581a:	429a      	cmp	r2, r3
  40581c:	d805      	bhi.n	40582a <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  40581e:	4b0b      	ldr	r3, [pc, #44]	; (40584c <Reset_Handler+0x98>)
  405820:	4a0a      	ldr	r2, [pc, #40]	; (40584c <Reset_Handler+0x98>)
  405822:	6892      	ldr	r2, [r2, #8]
  405824:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  405828:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  40582a:	4b0a      	ldr	r3, [pc, #40]	; (405854 <Reset_Handler+0xa0>)
  40582c:	4798      	blx	r3

	/* Branch to main function */
	main();
  40582e:	4b0a      	ldr	r3, [pc, #40]	; (405858 <Reset_Handler+0xa4>)
  405830:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  405832:	e7fe      	b.n	405832 <Reset_Handler+0x7e>
  405834:	004137c0 	.word	0x004137c0
  405838:	20000000 	.word	0x20000000
  40583c:	200009ec 	.word	0x200009ec
  405840:	200009f0 	.word	0x200009f0
  405844:	20004030 	.word	0x20004030
  405848:	00400000 	.word	0x00400000
  40584c:	e000ed00 	.word	0xe000ed00
  405850:	20005fff 	.word	0x20005fff
  405854:	0040a9f1 	.word	0x0040a9f1
  405858:	0040862d 	.word	0x0040862d

0040585c <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
  40585c:	b480      	push	{r7}
  40585e:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  405860:	4b4e      	ldr	r3, [pc, #312]	; (40599c <SystemCoreClockUpdate+0x140>)
  405862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405864:	f003 0303 	and.w	r3, r3, #3
  405868:	2b01      	cmp	r3, #1
  40586a:	d014      	beq.n	405896 <SystemCoreClockUpdate+0x3a>
  40586c:	2b01      	cmp	r3, #1
  40586e:	d302      	bcc.n	405876 <SystemCoreClockUpdate+0x1a>
  405870:	2b02      	cmp	r3, #2
  405872:	d038      	beq.n	4058e6 <SystemCoreClockUpdate+0x8a>
  405874:	e074      	b.n	405960 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  405876:	4b4a      	ldr	r3, [pc, #296]	; (4059a0 <SystemCoreClockUpdate+0x144>)
  405878:	695b      	ldr	r3, [r3, #20]
  40587a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40587e:	2b00      	cmp	r3, #0
  405880:	d004      	beq.n	40588c <SystemCoreClockUpdate+0x30>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  405882:	4b48      	ldr	r3, [pc, #288]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  405884:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  405888:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
  40588a:	e069      	b.n	405960 <SystemCoreClockUpdate+0x104>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40588c:	4b45      	ldr	r3, [pc, #276]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  40588e:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  405892:	601a      	str	r2, [r3, #0]
		}
		break;
  405894:	e064      	b.n	405960 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  405896:	4b41      	ldr	r3, [pc, #260]	; (40599c <SystemCoreClockUpdate+0x140>)
  405898:	6a1b      	ldr	r3, [r3, #32]
  40589a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40589e:	2b00      	cmp	r3, #0
  4058a0:	d003      	beq.n	4058aa <SystemCoreClockUpdate+0x4e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4058a2:	4b40      	ldr	r3, [pc, #256]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  4058a4:	4a40      	ldr	r2, [pc, #256]	; (4059a8 <SystemCoreClockUpdate+0x14c>)
  4058a6:	601a      	str	r2, [r3, #0]
  4058a8:	e01c      	b.n	4058e4 <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4058aa:	4b3e      	ldr	r3, [pc, #248]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  4058ac:	4a3f      	ldr	r2, [pc, #252]	; (4059ac <SystemCoreClockUpdate+0x150>)
  4058ae:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4058b0:	4b3a      	ldr	r3, [pc, #232]	; (40599c <SystemCoreClockUpdate+0x140>)
  4058b2:	6a1b      	ldr	r3, [r3, #32]
  4058b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4058b8:	2b10      	cmp	r3, #16
  4058ba:	d004      	beq.n	4058c6 <SystemCoreClockUpdate+0x6a>
  4058bc:	2b20      	cmp	r3, #32
  4058be:	d008      	beq.n	4058d2 <SystemCoreClockUpdate+0x76>
  4058c0:	2b00      	cmp	r3, #0
  4058c2:	d00e      	beq.n	4058e2 <SystemCoreClockUpdate+0x86>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  4058c4:	e00e      	b.n	4058e4 <SystemCoreClockUpdate+0x88>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4058c6:	4b37      	ldr	r3, [pc, #220]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  4058c8:	681b      	ldr	r3, [r3, #0]
  4058ca:	005a      	lsls	r2, r3, #1
  4058cc:	4b35      	ldr	r3, [pc, #212]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  4058ce:	601a      	str	r2, [r3, #0]
				break;
  4058d0:	e008      	b.n	4058e4 <SystemCoreClockUpdate+0x88>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4058d2:	4b34      	ldr	r3, [pc, #208]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  4058d4:	681a      	ldr	r2, [r3, #0]
  4058d6:	4613      	mov	r3, r2
  4058d8:	005b      	lsls	r3, r3, #1
  4058da:	441a      	add	r2, r3
  4058dc:	4b31      	ldr	r3, [pc, #196]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  4058de:	601a      	str	r2, [r3, #0]
				break;
  4058e0:	e000      	b.n	4058e4 <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  4058e2:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
  4058e4:	e03c      	b.n	405960 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4058e6:	4b2d      	ldr	r3, [pc, #180]	; (40599c <SystemCoreClockUpdate+0x140>)
  4058e8:	6a1b      	ldr	r3, [r3, #32]
  4058ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4058ee:	2b00      	cmp	r3, #0
  4058f0:	d003      	beq.n	4058fa <SystemCoreClockUpdate+0x9e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4058f2:	4b2c      	ldr	r3, [pc, #176]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  4058f4:	4a2c      	ldr	r2, [pc, #176]	; (4059a8 <SystemCoreClockUpdate+0x14c>)
  4058f6:	601a      	str	r2, [r3, #0]
  4058f8:	e01c      	b.n	405934 <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4058fa:	4b2a      	ldr	r3, [pc, #168]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  4058fc:	4a2b      	ldr	r2, [pc, #172]	; (4059ac <SystemCoreClockUpdate+0x150>)
  4058fe:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  405900:	4b26      	ldr	r3, [pc, #152]	; (40599c <SystemCoreClockUpdate+0x140>)
  405902:	6a1b      	ldr	r3, [r3, #32]
  405904:	f003 0370 	and.w	r3, r3, #112	; 0x70
  405908:	2b10      	cmp	r3, #16
  40590a:	d004      	beq.n	405916 <SystemCoreClockUpdate+0xba>
  40590c:	2b20      	cmp	r3, #32
  40590e:	d008      	beq.n	405922 <SystemCoreClockUpdate+0xc6>
  405910:	2b00      	cmp	r3, #0
  405912:	d00e      	beq.n	405932 <SystemCoreClockUpdate+0xd6>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  405914:	e00e      	b.n	405934 <SystemCoreClockUpdate+0xd8>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  405916:	4b23      	ldr	r3, [pc, #140]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  405918:	681b      	ldr	r3, [r3, #0]
  40591a:	005a      	lsls	r2, r3, #1
  40591c:	4b21      	ldr	r3, [pc, #132]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  40591e:	601a      	str	r2, [r3, #0]
				break;
  405920:	e008      	b.n	405934 <SystemCoreClockUpdate+0xd8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  405922:	4b20      	ldr	r3, [pc, #128]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  405924:	681a      	ldr	r2, [r3, #0]
  405926:	4613      	mov	r3, r2
  405928:	005b      	lsls	r3, r3, #1
  40592a:	441a      	add	r2, r3
  40592c:	4b1d      	ldr	r3, [pc, #116]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  40592e:	601a      	str	r2, [r3, #0]
				break;
  405930:	e000      	b.n	405934 <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  405932:	bf00      	nop
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  405934:	4b19      	ldr	r3, [pc, #100]	; (40599c <SystemCoreClockUpdate+0x140>)
  405936:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  405938:	4b1d      	ldr	r3, [pc, #116]	; (4059b0 <SystemCoreClockUpdate+0x154>)
  40593a:	4013      	ands	r3, r2
  40593c:	0c1b      	lsrs	r3, r3, #16
			                         CKGR_PLLAR_MULA_Pos) + 1U);
  40593e:	3301      	adds	r3, #1
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  405940:	4a18      	ldr	r2, [pc, #96]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  405942:	6812      	ldr	r2, [r2, #0]
  405944:	fb02 f203 	mul.w	r2, r2, r3
  405948:	4b16      	ldr	r3, [pc, #88]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  40594a:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  40594c:	4b15      	ldr	r3, [pc, #84]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  40594e:	681a      	ldr	r2, [r3, #0]
  405950:	4b12      	ldr	r3, [pc, #72]	; (40599c <SystemCoreClockUpdate+0x140>)
  405952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  405954:	b2db      	uxtb	r3, r3
  405956:	fbb2 f2f3 	udiv	r2, r2, r3
  40595a:	4b12      	ldr	r3, [pc, #72]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  40595c:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
  40595e:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  405960:	4b0e      	ldr	r3, [pc, #56]	; (40599c <SystemCoreClockUpdate+0x140>)
  405962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405964:	f003 0370 	and.w	r3, r3, #112	; 0x70
  405968:	2b70      	cmp	r3, #112	; 0x70
  40596a:	d108      	bne.n	40597e <SystemCoreClockUpdate+0x122>
		SystemCoreClock /= 3U;
  40596c:	4b0d      	ldr	r3, [pc, #52]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  40596e:	681a      	ldr	r2, [r3, #0]
  405970:	4b10      	ldr	r3, [pc, #64]	; (4059b4 <SystemCoreClockUpdate+0x158>)
  405972:	fba3 1302 	umull	r1, r3, r3, r2
  405976:	085a      	lsrs	r2, r3, #1
  405978:	4b0a      	ldr	r3, [pc, #40]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  40597a:	601a      	str	r2, [r3, #0]
  40597c:	e009      	b.n	405992 <SystemCoreClockUpdate+0x136>
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  40597e:	4b09      	ldr	r3, [pc, #36]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  405980:	681a      	ldr	r2, [r3, #0]
  405982:	4b06      	ldr	r3, [pc, #24]	; (40599c <SystemCoreClockUpdate+0x140>)
  405984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405986:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40598a:	091b      	lsrs	r3, r3, #4
  40598c:	40da      	lsrs	r2, r3
  40598e:	4b05      	ldr	r3, [pc, #20]	; (4059a4 <SystemCoreClockUpdate+0x148>)
  405990:	601a      	str	r2, [r3, #0]
			                           PMC_MCKR_PRES_Pos);
	}
}
  405992:	46bd      	mov	sp, r7
  405994:	f85d 7b04 	ldr.w	r7, [sp], #4
  405998:	4770      	bx	lr
  40599a:	bf00      	nop
  40599c:	400e0400 	.word	0x400e0400
  4059a0:	400e1410 	.word	0x400e1410
  4059a4:	2000012c 	.word	0x2000012c
  4059a8:	00b71b00 	.word	0x00b71b00
  4059ac:	003d0900 	.word	0x003d0900
  4059b0:	07ff0000 	.word	0x07ff0000
  4059b4:	aaaaaaab 	.word	0xaaaaaaab

004059b8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4059b8:	b480      	push	{r7}
  4059ba:	b085      	sub	sp, #20
  4059bc:	af00      	add	r7, sp, #0
  4059be:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4059c0:	4b10      	ldr	r3, [pc, #64]	; (405a04 <_sbrk+0x4c>)
  4059c2:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4059c4:	4b10      	ldr	r3, [pc, #64]	; (405a08 <_sbrk+0x50>)
  4059c6:	681b      	ldr	r3, [r3, #0]
  4059c8:	2b00      	cmp	r3, #0
  4059ca:	d102      	bne.n	4059d2 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4059cc:	4b0e      	ldr	r3, [pc, #56]	; (405a08 <_sbrk+0x50>)
  4059ce:	4a0f      	ldr	r2, [pc, #60]	; (405a0c <_sbrk+0x54>)
  4059d0:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4059d2:	4b0d      	ldr	r3, [pc, #52]	; (405a08 <_sbrk+0x50>)
  4059d4:	681b      	ldr	r3, [r3, #0]
  4059d6:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4059d8:	68ba      	ldr	r2, [r7, #8]
  4059da:	687b      	ldr	r3, [r7, #4]
  4059dc:	441a      	add	r2, r3
  4059de:	68fb      	ldr	r3, [r7, #12]
  4059e0:	429a      	cmp	r2, r3
  4059e2:	dd02      	ble.n	4059ea <_sbrk+0x32>
		return (caddr_t) -1;	
  4059e4:	f04f 33ff 	mov.w	r3, #4294967295
  4059e8:	e006      	b.n	4059f8 <_sbrk+0x40>
	}

	heap += incr;
  4059ea:	4b07      	ldr	r3, [pc, #28]	; (405a08 <_sbrk+0x50>)
  4059ec:	681a      	ldr	r2, [r3, #0]
  4059ee:	687b      	ldr	r3, [r7, #4]
  4059f0:	441a      	add	r2, r3
  4059f2:	4b05      	ldr	r3, [pc, #20]	; (405a08 <_sbrk+0x50>)
  4059f4:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
  4059f6:	68bb      	ldr	r3, [r7, #8]
}
  4059f8:	4618      	mov	r0, r3
  4059fa:	3714      	adds	r7, #20
  4059fc:	46bd      	mov	sp, r7
  4059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  405a02:	4770      	bx	lr
  405a04:	20005ffc 	.word	0x20005ffc
  405a08:	20000c6c 	.word	0x20000c6c
  405a0c:	20004830 	.word	0x20004830

00405a10 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  405a10:	b480      	push	{r7}
  405a12:	b083      	sub	sp, #12
  405a14:	af00      	add	r7, sp, #0
  405a16:	6078      	str	r0, [r7, #4]
	return -1;
  405a18:	f04f 33ff 	mov.w	r3, #4294967295
}
  405a1c:	4618      	mov	r0, r3
  405a1e:	370c      	adds	r7, #12
  405a20:	46bd      	mov	sp, r7
  405a22:	f85d 7b04 	ldr.w	r7, [sp], #4
  405a26:	4770      	bx	lr

00405a28 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  405a28:	b480      	push	{r7}
  405a2a:	b083      	sub	sp, #12
  405a2c:	af00      	add	r7, sp, #0
  405a2e:	6078      	str	r0, [r7, #4]
  405a30:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  405a32:	683b      	ldr	r3, [r7, #0]
  405a34:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  405a38:	605a      	str	r2, [r3, #4]

	return 0;
  405a3a:	2300      	movs	r3, #0
}
  405a3c:	4618      	mov	r0, r3
  405a3e:	370c      	adds	r7, #12
  405a40:	46bd      	mov	sp, r7
  405a42:	f85d 7b04 	ldr.w	r7, [sp], #4
  405a46:	4770      	bx	lr

00405a48 <_isatty>:

extern int _isatty(int file)
{
  405a48:	b480      	push	{r7}
  405a4a:	b083      	sub	sp, #12
  405a4c:	af00      	add	r7, sp, #0
  405a4e:	6078      	str	r0, [r7, #4]
	return 1;
  405a50:	2301      	movs	r3, #1
}
  405a52:	4618      	mov	r0, r3
  405a54:	370c      	adds	r7, #12
  405a56:	46bd      	mov	sp, r7
  405a58:	f85d 7b04 	ldr.w	r7, [sp], #4
  405a5c:	4770      	bx	lr
  405a5e:	bf00      	nop

00405a60 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  405a60:	b480      	push	{r7}
  405a62:	b085      	sub	sp, #20
  405a64:	af00      	add	r7, sp, #0
  405a66:	60f8      	str	r0, [r7, #12]
  405a68:	60b9      	str	r1, [r7, #8]
  405a6a:	607a      	str	r2, [r7, #4]
	return 0;
  405a6c:	2300      	movs	r3, #0
}
  405a6e:	4618      	mov	r0, r3
  405a70:	3714      	adds	r7, #20
  405a72:	46bd      	mov	sp, r7
  405a74:	f85d 7b04 	ldr.w	r7, [sp], #4
  405a78:	4770      	bx	lr
  405a7a:	bf00      	nop

00405a7c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  405a7c:	b480      	push	{r7}
  405a7e:	b083      	sub	sp, #12
  405a80:	af00      	add	r7, sp, #0
  405a82:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  405a84:	687b      	ldr	r3, [r7, #4]
  405a86:	f103 0208 	add.w	r2, r3, #8
  405a8a:	687b      	ldr	r3, [r7, #4]
  405a8c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  405a8e:	687b      	ldr	r3, [r7, #4]
  405a90:	f04f 32ff 	mov.w	r2, #4294967295
  405a94:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  405a96:	687b      	ldr	r3, [r7, #4]
  405a98:	f103 0208 	add.w	r2, r3, #8
  405a9c:	687b      	ldr	r3, [r7, #4]
  405a9e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  405aa0:	687b      	ldr	r3, [r7, #4]
  405aa2:	f103 0208 	add.w	r2, r3, #8
  405aa6:	687b      	ldr	r3, [r7, #4]
  405aa8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  405aaa:	687b      	ldr	r3, [r7, #4]
  405aac:	2200      	movs	r2, #0
  405aae:	601a      	str	r2, [r3, #0]
}
  405ab0:	370c      	adds	r7, #12
  405ab2:	46bd      	mov	sp, r7
  405ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
  405ab8:	4770      	bx	lr
  405aba:	bf00      	nop

00405abc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  405abc:	b480      	push	{r7}
  405abe:	b083      	sub	sp, #12
  405ac0:	af00      	add	r7, sp, #0
  405ac2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  405ac4:	687b      	ldr	r3, [r7, #4]
  405ac6:	2200      	movs	r2, #0
  405ac8:	611a      	str	r2, [r3, #16]
}
  405aca:	370c      	adds	r7, #12
  405acc:	46bd      	mov	sp, r7
  405ace:	f85d 7b04 	ldr.w	r7, [sp], #4
  405ad2:	4770      	bx	lr

00405ad4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  405ad4:	b480      	push	{r7}
  405ad6:	b085      	sub	sp, #20
  405ad8:	af00      	add	r7, sp, #0
  405ada:	6078      	str	r0, [r7, #4]
  405adc:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  405ade:	687b      	ldr	r3, [r7, #4]
  405ae0:	685b      	ldr	r3, [r3, #4]
  405ae2:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  405ae4:	68fb      	ldr	r3, [r7, #12]
  405ae6:	685a      	ldr	r2, [r3, #4]
  405ae8:	683b      	ldr	r3, [r7, #0]
  405aea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  405aec:	687b      	ldr	r3, [r7, #4]
  405aee:	685a      	ldr	r2, [r3, #4]
  405af0:	683b      	ldr	r3, [r7, #0]
  405af2:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  405af4:	68fb      	ldr	r3, [r7, #12]
  405af6:	685b      	ldr	r3, [r3, #4]
  405af8:	683a      	ldr	r2, [r7, #0]
  405afa:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  405afc:	68fb      	ldr	r3, [r7, #12]
  405afe:	683a      	ldr	r2, [r7, #0]
  405b00:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  405b02:	687b      	ldr	r3, [r7, #4]
  405b04:	683a      	ldr	r2, [r7, #0]
  405b06:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  405b08:	683b      	ldr	r3, [r7, #0]
  405b0a:	687a      	ldr	r2, [r7, #4]
  405b0c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  405b0e:	687b      	ldr	r3, [r7, #4]
  405b10:	681b      	ldr	r3, [r3, #0]
  405b12:	1c5a      	adds	r2, r3, #1
  405b14:	687b      	ldr	r3, [r7, #4]
  405b16:	601a      	str	r2, [r3, #0]
}
  405b18:	3714      	adds	r7, #20
  405b1a:	46bd      	mov	sp, r7
  405b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405b20:	4770      	bx	lr
  405b22:	bf00      	nop

00405b24 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  405b24:	b480      	push	{r7}
  405b26:	b085      	sub	sp, #20
  405b28:	af00      	add	r7, sp, #0
  405b2a:	6078      	str	r0, [r7, #4]
  405b2c:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  405b2e:	683b      	ldr	r3, [r7, #0]
  405b30:	681b      	ldr	r3, [r3, #0]
  405b32:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  405b34:	68bb      	ldr	r3, [r7, #8]
  405b36:	f1b3 3fff 	cmp.w	r3, #4294967295
  405b3a:	d103      	bne.n	405b44 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  405b3c:	687b      	ldr	r3, [r7, #4]
  405b3e:	691b      	ldr	r3, [r3, #16]
  405b40:	60fb      	str	r3, [r7, #12]
  405b42:	e00c      	b.n	405b5e <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  405b44:	687b      	ldr	r3, [r7, #4]
  405b46:	3308      	adds	r3, #8
  405b48:	60fb      	str	r3, [r7, #12]
  405b4a:	e002      	b.n	405b52 <vListInsert+0x2e>
  405b4c:	68fb      	ldr	r3, [r7, #12]
  405b4e:	685b      	ldr	r3, [r3, #4]
  405b50:	60fb      	str	r3, [r7, #12]
  405b52:	68fb      	ldr	r3, [r7, #12]
  405b54:	685b      	ldr	r3, [r3, #4]
  405b56:	681a      	ldr	r2, [r3, #0]
  405b58:	68bb      	ldr	r3, [r7, #8]
  405b5a:	429a      	cmp	r2, r3
  405b5c:	d9f6      	bls.n	405b4c <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  405b5e:	68fb      	ldr	r3, [r7, #12]
  405b60:	685a      	ldr	r2, [r3, #4]
  405b62:	683b      	ldr	r3, [r7, #0]
  405b64:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  405b66:	683b      	ldr	r3, [r7, #0]
  405b68:	685b      	ldr	r3, [r3, #4]
  405b6a:	683a      	ldr	r2, [r7, #0]
  405b6c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  405b6e:	683b      	ldr	r3, [r7, #0]
  405b70:	68fa      	ldr	r2, [r7, #12]
  405b72:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  405b74:	68fb      	ldr	r3, [r7, #12]
  405b76:	683a      	ldr	r2, [r7, #0]
  405b78:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  405b7a:	683b      	ldr	r3, [r7, #0]
  405b7c:	687a      	ldr	r2, [r7, #4]
  405b7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  405b80:	687b      	ldr	r3, [r7, #4]
  405b82:	681b      	ldr	r3, [r3, #0]
  405b84:	1c5a      	adds	r2, r3, #1
  405b86:	687b      	ldr	r3, [r7, #4]
  405b88:	601a      	str	r2, [r3, #0]
}
  405b8a:	3714      	adds	r7, #20
  405b8c:	46bd      	mov	sp, r7
  405b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405b92:	4770      	bx	lr

00405b94 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  405b94:	b480      	push	{r7}
  405b96:	b085      	sub	sp, #20
  405b98:	af00      	add	r7, sp, #0
  405b9a:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  405b9c:	687b      	ldr	r3, [r7, #4]
  405b9e:	685b      	ldr	r3, [r3, #4]
  405ba0:	687a      	ldr	r2, [r7, #4]
  405ba2:	6892      	ldr	r2, [r2, #8]
  405ba4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  405ba6:	687b      	ldr	r3, [r7, #4]
  405ba8:	689b      	ldr	r3, [r3, #8]
  405baa:	687a      	ldr	r2, [r7, #4]
  405bac:	6852      	ldr	r2, [r2, #4]
  405bae:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  405bb0:	687b      	ldr	r3, [r7, #4]
  405bb2:	691b      	ldr	r3, [r3, #16]
  405bb4:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  405bb6:	68fb      	ldr	r3, [r7, #12]
  405bb8:	685a      	ldr	r2, [r3, #4]
  405bba:	687b      	ldr	r3, [r7, #4]
  405bbc:	429a      	cmp	r2, r3
  405bbe:	d103      	bne.n	405bc8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  405bc0:	687b      	ldr	r3, [r7, #4]
  405bc2:	689a      	ldr	r2, [r3, #8]
  405bc4:	68fb      	ldr	r3, [r7, #12]
  405bc6:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  405bc8:	687b      	ldr	r3, [r7, #4]
  405bca:	2200      	movs	r2, #0
  405bcc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  405bce:	68fb      	ldr	r3, [r7, #12]
  405bd0:	681b      	ldr	r3, [r3, #0]
  405bd2:	1e5a      	subs	r2, r3, #1
  405bd4:	68fb      	ldr	r3, [r7, #12]
  405bd6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  405bd8:	68fb      	ldr	r3, [r7, #12]
  405bda:	681b      	ldr	r3, [r3, #0]
}
  405bdc:	4618      	mov	r0, r3
  405bde:	3714      	adds	r7, #20
  405be0:	46bd      	mov	sp, r7
  405be2:	f85d 7b04 	ldr.w	r7, [sp], #4
  405be6:	4770      	bx	lr

00405be8 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  405be8:	b480      	push	{r7}
  405bea:	b083      	sub	sp, #12
  405bec:	af00      	add	r7, sp, #0
  405bee:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  405bf0:	687b      	ldr	r3, [r7, #4]
  405bf2:	2b07      	cmp	r3, #7
  405bf4:	d825      	bhi.n	405c42 <osc_get_rate+0x5a>
  405bf6:	a201      	add	r2, pc, #4	; (adr r2, 405bfc <osc_get_rate+0x14>)
  405bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  405bfc:	00405c1d 	.word	0x00405c1d
  405c00:	00405c23 	.word	0x00405c23
  405c04:	00405c29 	.word	0x00405c29
  405c08:	00405c2f 	.word	0x00405c2f
  405c0c:	00405c33 	.word	0x00405c33
  405c10:	00405c37 	.word	0x00405c37
  405c14:	00405c3b 	.word	0x00405c3b
  405c18:	00405c3f 	.word	0x00405c3f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  405c1c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  405c20:	e010      	b.n	405c44 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  405c22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  405c26:	e00d      	b.n	405c44 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  405c28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  405c2c:	e00a      	b.n	405c44 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  405c2e:	4b08      	ldr	r3, [pc, #32]	; (405c50 <osc_get_rate+0x68>)
  405c30:	e008      	b.n	405c44 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  405c32:	4b08      	ldr	r3, [pc, #32]	; (405c54 <osc_get_rate+0x6c>)
  405c34:	e006      	b.n	405c44 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  405c36:	4b08      	ldr	r3, [pc, #32]	; (405c58 <osc_get_rate+0x70>)
  405c38:	e004      	b.n	405c44 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  405c3a:	4b07      	ldr	r3, [pc, #28]	; (405c58 <osc_get_rate+0x70>)
  405c3c:	e002      	b.n	405c44 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  405c3e:	4b06      	ldr	r3, [pc, #24]	; (405c58 <osc_get_rate+0x70>)
  405c40:	e000      	b.n	405c44 <osc_get_rate+0x5c>
	}

	return 0;
  405c42:	2300      	movs	r3, #0
}
  405c44:	4618      	mov	r0, r3
  405c46:	370c      	adds	r7, #12
  405c48:	46bd      	mov	sp, r7
  405c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  405c4e:	4770      	bx	lr
  405c50:	003d0900 	.word	0x003d0900
  405c54:	007a1200 	.word	0x007a1200
  405c58:	00b71b00 	.word	0x00b71b00

00405c5c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  405c5c:	b580      	push	{r7, lr}
  405c5e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  405c60:	2006      	movs	r0, #6
  405c62:	4b03      	ldr	r3, [pc, #12]	; (405c70 <sysclk_get_main_hz+0x14>)
  405c64:	4798      	blx	r3
  405c66:	4603      	mov	r3, r0
  405c68:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  405c6a:	4618      	mov	r0, r3
  405c6c:	bd80      	pop	{r7, pc}
  405c6e:	bf00      	nop
  405c70:	00405be9 	.word	0x00405be9

00405c74 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  405c74:	b580      	push	{r7, lr}
  405c76:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  405c78:	4b02      	ldr	r3, [pc, #8]	; (405c84 <sysclk_get_cpu_hz+0x10>)
  405c7a:	4798      	blx	r3
  405c7c:	4603      	mov	r3, r0
  405c7e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  405c80:	4618      	mov	r0, r3
  405c82:	bd80      	pop	{r7, pc}
  405c84:	00405c5d 	.word	0x00405c5d

00405c88 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
  405c88:	b480      	push	{r7}
  405c8a:	b085      	sub	sp, #20
  405c8c:	af00      	add	r7, sp, #0
  405c8e:	60f8      	str	r0, [r7, #12]
  405c90:	60b9      	str	r1, [r7, #8]
  405c92:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
  405c94:	68fb      	ldr	r3, [r7, #12]
  405c96:	3b04      	subs	r3, #4
  405c98:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  405c9a:	68fb      	ldr	r3, [r7, #12]
  405c9c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  405ca0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  405ca2:	68fb      	ldr	r3, [r7, #12]
  405ca4:	3b04      	subs	r3, #4
  405ca6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  405ca8:	68ba      	ldr	r2, [r7, #8]
  405caa:	68fb      	ldr	r3, [r7, #12]
  405cac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  405cae:	68fb      	ldr	r3, [r7, #12]
  405cb0:	3b04      	subs	r3, #4
  405cb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
  405cb4:	68fb      	ldr	r3, [r7, #12]
  405cb6:	2200      	movs	r2, #0
  405cb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
  405cba:	68fb      	ldr	r3, [r7, #12]
  405cbc:	3b14      	subs	r3, #20
  405cbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  405cc0:	687a      	ldr	r2, [r7, #4]
  405cc2:	68fb      	ldr	r3, [r7, #12]
  405cc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
  405cc6:	68fb      	ldr	r3, [r7, #12]
  405cc8:	3b20      	subs	r3, #32
  405cca:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  405ccc:	68fb      	ldr	r3, [r7, #12]
}
  405cce:	4618      	mov	r0, r3
  405cd0:	3714      	adds	r7, #20
  405cd2:	46bd      	mov	sp, r7
  405cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  405cd8:	4770      	bx	lr
  405cda:	bf00      	nop

00405cdc <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  405cdc:	4b06      	ldr	r3, [pc, #24]	; (405cf8 <pxCurrentTCBConst2>)
  405cde:	6819      	ldr	r1, [r3, #0]
  405ce0:	6808      	ldr	r0, [r1, #0]
  405ce2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405ce6:	f380 8809 	msr	PSP, r0
  405cea:	f04f 0000 	mov.w	r0, #0
  405cee:	f380 8811 	msr	BASEPRI, r0
  405cf2:	f04e 0e0d 	orr.w	lr, lr, #13
  405cf6:	4770      	bx	lr

00405cf8 <pxCurrentTCBConst2>:
  405cf8:	20003d6c 	.word	0x20003d6c

00405cfc <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  405cfc:	4803      	ldr	r0, [pc, #12]	; (405d0c <prvPortStartFirstTask+0x10>)
  405cfe:	6800      	ldr	r0, [r0, #0]
  405d00:	6800      	ldr	r0, [r0, #0]
  405d02:	f380 8808 	msr	MSP, r0
  405d06:	b662      	cpsie	i
  405d08:	df00      	svc	0
  405d0a:	bf00      	nop
  405d0c:	e000ed08 	.word	0xe000ed08

00405d10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  405d10:	b580      	push	{r7, lr}
  405d12:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  405d14:	4b0a      	ldr	r3, [pc, #40]	; (405d40 <xPortStartScheduler+0x30>)
  405d16:	4a0a      	ldr	r2, [pc, #40]	; (405d40 <xPortStartScheduler+0x30>)
  405d18:	6812      	ldr	r2, [r2, #0]
  405d1a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  405d1e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  405d20:	4b07      	ldr	r3, [pc, #28]	; (405d40 <xPortStartScheduler+0x30>)
  405d22:	4a07      	ldr	r2, [pc, #28]	; (405d40 <xPortStartScheduler+0x30>)
  405d24:	6812      	ldr	r2, [r2, #0]
  405d26:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  405d2a:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  405d2c:	4b05      	ldr	r3, [pc, #20]	; (405d44 <xPortStartScheduler+0x34>)
  405d2e:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  405d30:	4b05      	ldr	r3, [pc, #20]	; (405d48 <xPortStartScheduler+0x38>)
  405d32:	2200      	movs	r2, #0
  405d34:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  405d36:	4b05      	ldr	r3, [pc, #20]	; (405d4c <xPortStartScheduler+0x3c>)
  405d38:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  405d3a:	2300      	movs	r3, #0
}
  405d3c:	4618      	mov	r0, r3
  405d3e:	bd80      	pop	{r7, pc}
  405d40:	e000ed20 	.word	0xe000ed20
  405d44:	00405e31 	.word	0x00405e31
  405d48:	20000130 	.word	0x20000130
  405d4c:	00405cfd 	.word	0x00405cfd

00405d50 <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  405d50:	b480      	push	{r7}
  405d52:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  405d54:	4b03      	ldr	r3, [pc, #12]	; (405d64 <vPortYieldFromISR+0x14>)
  405d56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  405d5a:	601a      	str	r2, [r3, #0]
}
  405d5c:	46bd      	mov	sp, r7
  405d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405d62:	4770      	bx	lr
  405d64:	e000ed04 	.word	0xe000ed04

00405d68 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  405d68:	b580      	push	{r7, lr}
  405d6a:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  405d6c:	4b03      	ldr	r3, [pc, #12]	; (405d7c <vPortEnterCritical+0x14>)
  405d6e:	4798      	blx	r3
	uxCriticalNesting++;
  405d70:	4b03      	ldr	r3, [pc, #12]	; (405d80 <vPortEnterCritical+0x18>)
  405d72:	681b      	ldr	r3, [r3, #0]
  405d74:	1c5a      	adds	r2, r3, #1
  405d76:	4b02      	ldr	r3, [pc, #8]	; (405d80 <vPortEnterCritical+0x18>)
  405d78:	601a      	str	r2, [r3, #0]
}
  405d7a:	bd80      	pop	{r7, pc}
  405d7c:	00405dad 	.word	0x00405dad
  405d80:	20000130 	.word	0x20000130

00405d84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  405d84:	b580      	push	{r7, lr}
  405d86:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  405d88:	4b06      	ldr	r3, [pc, #24]	; (405da4 <vPortExitCritical+0x20>)
  405d8a:	681b      	ldr	r3, [r3, #0]
  405d8c:	1e5a      	subs	r2, r3, #1
  405d8e:	4b05      	ldr	r3, [pc, #20]	; (405da4 <vPortExitCritical+0x20>)
  405d90:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
  405d92:	4b04      	ldr	r3, [pc, #16]	; (405da4 <vPortExitCritical+0x20>)
  405d94:	681b      	ldr	r3, [r3, #0]
  405d96:	2b00      	cmp	r3, #0
  405d98:	d102      	bne.n	405da0 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
  405d9a:	2000      	movs	r0, #0
  405d9c:	4b02      	ldr	r3, [pc, #8]	; (405da8 <vPortExitCritical+0x24>)
  405d9e:	4798      	blx	r3
	}
}
  405da0:	bd80      	pop	{r7, pc}
  405da2:	bf00      	nop
  405da4:	20000130 	.word	0x20000130
  405da8:	00405dc1 	.word	0x00405dc1

00405dac <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  405dac:	f3ef 8011 	mrs	r0, BASEPRI
  405db0:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  405db4:	f381 8811 	msr	BASEPRI, r1
  405db8:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
  405dba:	2300      	movs	r3, #0
}
  405dbc:	4618      	mov	r0, r3
  405dbe:	bf00      	nop

00405dc0 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  405dc0:	f380 8811 	msr	BASEPRI, r0
  405dc4:	4770      	bx	lr
  405dc6:	bf00      	nop

00405dc8 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  405dc8:	f3ef 8009 	mrs	r0, PSP
  405dcc:	4b0c      	ldr	r3, [pc, #48]	; (405e00 <pxCurrentTCBConst>)
  405dce:	681a      	ldr	r2, [r3, #0]
  405dd0:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405dd4:	6010      	str	r0, [r2, #0]
  405dd6:	e92d 4008 	stmdb	sp!, {r3, lr}
  405dda:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  405dde:	f380 8811 	msr	BASEPRI, r0
  405de2:	f001 f9dd 	bl	4071a0 <vTaskSwitchContext>
  405de6:	f04f 0000 	mov.w	r0, #0
  405dea:	f380 8811 	msr	BASEPRI, r0
  405dee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  405df2:	6819      	ldr	r1, [r3, #0]
  405df4:	6808      	ldr	r0, [r1, #0]
  405df6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405dfa:	f380 8809 	msr	PSP, r0
  405dfe:	4770      	bx	lr

00405e00 <pxCurrentTCBConst>:
  405e00:	20003d6c 	.word	0x20003d6c

00405e04 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  405e04:	b580      	push	{r7, lr}
  405e06:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  405e08:	4b05      	ldr	r3, [pc, #20]	; (405e20 <SysTick_Handler+0x1c>)
  405e0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  405e0e:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  405e10:	4b04      	ldr	r3, [pc, #16]	; (405e24 <SysTick_Handler+0x20>)
  405e12:	4798      	blx	r3
	{
		vTaskIncrementTick();
  405e14:	4b04      	ldr	r3, [pc, #16]	; (405e28 <SysTick_Handler+0x24>)
  405e16:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  405e18:	2000      	movs	r0, #0
  405e1a:	4b04      	ldr	r3, [pc, #16]	; (405e2c <SysTick_Handler+0x28>)
  405e1c:	4798      	blx	r3
}
  405e1e:	bd80      	pop	{r7, pc}
  405e20:	e000ed04 	.word	0xe000ed04
  405e24:	00405dad 	.word	0x00405dad
  405e28:	00407045 	.word	0x00407045
  405e2c:	00405dc1 	.word	0x00405dc1

00405e30 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
  405e30:	b598      	push	{r3, r4, r7, lr}
  405e32:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  405e34:	4c06      	ldr	r4, [pc, #24]	; (405e50 <vPortSetupTimerInterrupt+0x20>)
  405e36:	4b07      	ldr	r3, [pc, #28]	; (405e54 <vPortSetupTimerInterrupt+0x24>)
  405e38:	4798      	blx	r3
  405e3a:	4602      	mov	r2, r0
  405e3c:	4b06      	ldr	r3, [pc, #24]	; (405e58 <vPortSetupTimerInterrupt+0x28>)
  405e3e:	fba3 1302 	umull	r1, r3, r3, r2
  405e42:	099b      	lsrs	r3, r3, #6
  405e44:	3b01      	subs	r3, #1
  405e46:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  405e48:	4b04      	ldr	r3, [pc, #16]	; (405e5c <vPortSetupTimerInterrupt+0x2c>)
  405e4a:	2207      	movs	r2, #7
  405e4c:	601a      	str	r2, [r3, #0]
}
  405e4e:	bd98      	pop	{r3, r4, r7, pc}
  405e50:	e000e014 	.word	0xe000e014
  405e54:	00405c75 	.word	0x00405c75
  405e58:	10624dd3 	.word	0x10624dd3
  405e5c:	e000e010 	.word	0xe000e010

00405e60 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  405e60:	b580      	push	{r7, lr}
  405e62:	b086      	sub	sp, #24
  405e64:	af00      	add	r7, sp, #0
  405e66:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  405e68:	2300      	movs	r3, #0
  405e6a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  405e6c:	4b36      	ldr	r3, [pc, #216]	; (405f48 <pvPortMalloc+0xe8>)
  405e6e:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  405e70:	4b36      	ldr	r3, [pc, #216]	; (405f4c <pvPortMalloc+0xec>)
  405e72:	681b      	ldr	r3, [r3, #0]
  405e74:	2b00      	cmp	r3, #0
  405e76:	d101      	bne.n	405e7c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  405e78:	4b35      	ldr	r3, [pc, #212]	; (405f50 <pvPortMalloc+0xf0>)
  405e7a:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  405e7c:	687b      	ldr	r3, [r7, #4]
  405e7e:	2b00      	cmp	r3, #0
  405e80:	d00d      	beq.n	405e9e <pvPortMalloc+0x3e>
		{
			xWantedSize += heapSTRUCT_SIZE;
  405e82:	2310      	movs	r3, #16
  405e84:	687a      	ldr	r2, [r7, #4]
  405e86:	4413      	add	r3, r2
  405e88:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  405e8a:	687b      	ldr	r3, [r7, #4]
  405e8c:	f003 0307 	and.w	r3, r3, #7
  405e90:	2b00      	cmp	r3, #0
  405e92:	d004      	beq.n	405e9e <pvPortMalloc+0x3e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  405e94:	687b      	ldr	r3, [r7, #4]
  405e96:	f023 0307 	bic.w	r3, r3, #7
  405e9a:	3308      	adds	r3, #8
  405e9c:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  405e9e:	687b      	ldr	r3, [r7, #4]
  405ea0:	2b00      	cmp	r3, #0
  405ea2:	d045      	beq.n	405f30 <pvPortMalloc+0xd0>
  405ea4:	f243 03f0 	movw	r3, #12528	; 0x30f0
  405ea8:	687a      	ldr	r2, [r7, #4]
  405eaa:	429a      	cmp	r2, r3
  405eac:	d240      	bcs.n	405f30 <pvPortMalloc+0xd0>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  405eae:	4b29      	ldr	r3, [pc, #164]	; (405f54 <pvPortMalloc+0xf4>)
  405eb0:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  405eb2:	4b28      	ldr	r3, [pc, #160]	; (405f54 <pvPortMalloc+0xf4>)
  405eb4:	681b      	ldr	r3, [r3, #0]
  405eb6:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  405eb8:	e004      	b.n	405ec4 <pvPortMalloc+0x64>
			{
				pxPreviousBlock = pxBlock;
  405eba:	697b      	ldr	r3, [r7, #20]
  405ebc:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  405ebe:	697b      	ldr	r3, [r7, #20]
  405ec0:	681b      	ldr	r3, [r3, #0]
  405ec2:	617b      	str	r3, [r7, #20]
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  405ec4:	697b      	ldr	r3, [r7, #20]
  405ec6:	685a      	ldr	r2, [r3, #4]
  405ec8:	687b      	ldr	r3, [r7, #4]
  405eca:	429a      	cmp	r2, r3
  405ecc:	d203      	bcs.n	405ed6 <pvPortMalloc+0x76>
  405ece:	697b      	ldr	r3, [r7, #20]
  405ed0:	681b      	ldr	r3, [r3, #0]
  405ed2:	2b00      	cmp	r3, #0
  405ed4:	d1f1      	bne.n	405eba <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  405ed6:	4b1d      	ldr	r3, [pc, #116]	; (405f4c <pvPortMalloc+0xec>)
  405ed8:	681b      	ldr	r3, [r3, #0]
  405eda:	697a      	ldr	r2, [r7, #20]
  405edc:	429a      	cmp	r2, r3
  405ede:	d027      	beq.n	405f30 <pvPortMalloc+0xd0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  405ee0:	693b      	ldr	r3, [r7, #16]
  405ee2:	681a      	ldr	r2, [r3, #0]
  405ee4:	2310      	movs	r3, #16
  405ee6:	4413      	add	r3, r2
  405ee8:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  405eea:	697b      	ldr	r3, [r7, #20]
  405eec:	681a      	ldr	r2, [r3, #0]
  405eee:	693b      	ldr	r3, [r7, #16]
  405ef0:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  405ef2:	697b      	ldr	r3, [r7, #20]
  405ef4:	685a      	ldr	r2, [r3, #4]
  405ef6:	687b      	ldr	r3, [r7, #4]
  405ef8:	1ad2      	subs	r2, r2, r3
  405efa:	2310      	movs	r3, #16
  405efc:	005b      	lsls	r3, r3, #1
  405efe:	429a      	cmp	r2, r3
  405f00:	d90f      	bls.n	405f22 <pvPortMalloc+0xc2>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  405f02:	697a      	ldr	r2, [r7, #20]
  405f04:	687b      	ldr	r3, [r7, #4]
  405f06:	4413      	add	r3, r2
  405f08:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  405f0a:	697b      	ldr	r3, [r7, #20]
  405f0c:	685a      	ldr	r2, [r3, #4]
  405f0e:	687b      	ldr	r3, [r7, #4]
  405f10:	1ad2      	subs	r2, r2, r3
  405f12:	68bb      	ldr	r3, [r7, #8]
  405f14:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  405f16:	697b      	ldr	r3, [r7, #20]
  405f18:	687a      	ldr	r2, [r7, #4]
  405f1a:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  405f1c:	68b8      	ldr	r0, [r7, #8]
  405f1e:	4b0e      	ldr	r3, [pc, #56]	; (405f58 <pvPortMalloc+0xf8>)
  405f20:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  405f22:	4b0e      	ldr	r3, [pc, #56]	; (405f5c <pvPortMalloc+0xfc>)
  405f24:	681a      	ldr	r2, [r3, #0]
  405f26:	697b      	ldr	r3, [r7, #20]
  405f28:	685b      	ldr	r3, [r3, #4]
  405f2a:	1ad2      	subs	r2, r2, r3
  405f2c:	4b0b      	ldr	r3, [pc, #44]	; (405f5c <pvPortMalloc+0xfc>)
  405f2e:	601a      	str	r2, [r3, #0]
			}
		}
	}
	xTaskResumeAll();
  405f30:	4b0b      	ldr	r3, [pc, #44]	; (405f60 <pvPortMalloc+0x100>)
  405f32:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  405f34:	68fb      	ldr	r3, [r7, #12]
  405f36:	2b00      	cmp	r3, #0
  405f38:	d101      	bne.n	405f3e <pvPortMalloc+0xde>
		{
			vApplicationMallocFailedHook();
  405f3a:	4b0a      	ldr	r3, [pc, #40]	; (405f64 <pvPortMalloc+0x104>)
  405f3c:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
  405f3e:	68fb      	ldr	r3, [r7, #12]
}
  405f40:	4618      	mov	r0, r3
  405f42:	3718      	adds	r7, #24
  405f44:	46bd      	mov	sp, r7
  405f46:	bd80      	pop	{r7, pc}
  405f48:	00406edd 	.word	0x00406edd
  405f4c:	20003d68 	.word	0x20003d68
  405f50:	00405fbd 	.word	0x00405fbd
  405f54:	20003d60 	.word	0x20003d60
  405f58:	0040604d 	.word	0x0040604d
  405f5c:	20000134 	.word	0x20000134
  405f60:	00406ef9 	.word	0x00406ef9
  405f64:	00408515 	.word	0x00408515

00405f68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  405f68:	b580      	push	{r7, lr}
  405f6a:	b084      	sub	sp, #16
  405f6c:	af00      	add	r7, sp, #0
  405f6e:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  405f70:	687b      	ldr	r3, [r7, #4]
  405f72:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  405f74:	687b      	ldr	r3, [r7, #4]
  405f76:	2b00      	cmp	r3, #0
  405f78:	d014      	beq.n	405fa4 <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  405f7a:	2310      	movs	r3, #16
  405f7c:	425b      	negs	r3, r3
  405f7e:	68fa      	ldr	r2, [r7, #12]
  405f80:	4413      	add	r3, r2
  405f82:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  405f84:	68fb      	ldr	r3, [r7, #12]
  405f86:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  405f88:	4b08      	ldr	r3, [pc, #32]	; (405fac <vPortFree+0x44>)
  405f8a:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  405f8c:	68bb      	ldr	r3, [r7, #8]
  405f8e:	685a      	ldr	r2, [r3, #4]
  405f90:	4b07      	ldr	r3, [pc, #28]	; (405fb0 <vPortFree+0x48>)
  405f92:	681b      	ldr	r3, [r3, #0]
  405f94:	441a      	add	r2, r3
  405f96:	4b06      	ldr	r3, [pc, #24]	; (405fb0 <vPortFree+0x48>)
  405f98:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  405f9a:	68b8      	ldr	r0, [r7, #8]
  405f9c:	4b05      	ldr	r3, [pc, #20]	; (405fb4 <vPortFree+0x4c>)
  405f9e:	4798      	blx	r3
		}
		xTaskResumeAll();
  405fa0:	4b05      	ldr	r3, [pc, #20]	; (405fb8 <vPortFree+0x50>)
  405fa2:	4798      	blx	r3
	}
}
  405fa4:	3710      	adds	r7, #16
  405fa6:	46bd      	mov	sp, r7
  405fa8:	bd80      	pop	{r7, pc}
  405faa:	bf00      	nop
  405fac:	00406edd 	.word	0x00406edd
  405fb0:	20000134 	.word	0x20000134
  405fb4:	0040604d 	.word	0x0040604d
  405fb8:	00406ef9 	.word	0x00406ef9

00405fbc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  405fbc:	b580      	push	{r7, lr}
  405fbe:	b082      	sub	sp, #8
  405fc0:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  405fc2:	4b1d      	ldr	r3, [pc, #116]	; (406038 <prvHeapInit+0x7c>)
  405fc4:	4a1d      	ldr	r2, [pc, #116]	; (40603c <prvHeapInit+0x80>)
  405fc6:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  405fc8:	4b1b      	ldr	r3, [pc, #108]	; (406038 <prvHeapInit+0x7c>)
  405fca:	2200      	movs	r2, #0
  405fcc:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  405fce:	f243 02f0 	movw	r2, #12528	; 0x30f0
  405fd2:	4b1a      	ldr	r3, [pc, #104]	; (40603c <prvHeapInit+0x80>)
  405fd4:	4413      	add	r3, r2
  405fd6:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  405fd8:	2310      	movs	r3, #16
  405fda:	425b      	negs	r3, r3
  405fdc:	687a      	ldr	r2, [r7, #4]
  405fde:	4413      	add	r3, r2
  405fe0:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  405fe2:	4b17      	ldr	r3, [pc, #92]	; (406040 <prvHeapInit+0x84>)
  405fe4:	687a      	ldr	r2, [r7, #4]
  405fe6:	601a      	str	r2, [r3, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  405fe8:	4b15      	ldr	r3, [pc, #84]	; (406040 <prvHeapInit+0x84>)
  405fea:	681b      	ldr	r3, [r3, #0]
  405fec:	f003 0307 	and.w	r3, r3, #7
  405ff0:	2b00      	cmp	r3, #0
  405ff2:	d003      	beq.n	405ffc <prvHeapInit+0x40>
  405ff4:	4b13      	ldr	r3, [pc, #76]	; (406044 <prvHeapInit+0x88>)
  405ff6:	4798      	blx	r3
  405ff8:	bf00      	nop
  405ffa:	e7fd      	b.n	405ff8 <prvHeapInit+0x3c>
	pxEnd->xBlockSize = 0;
  405ffc:	4b10      	ldr	r3, [pc, #64]	; (406040 <prvHeapInit+0x84>)
  405ffe:	681b      	ldr	r3, [r3, #0]
  406000:	2200      	movs	r2, #0
  406002:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  406004:	4b0e      	ldr	r3, [pc, #56]	; (406040 <prvHeapInit+0x84>)
  406006:	681b      	ldr	r3, [r3, #0]
  406008:	2200      	movs	r2, #0
  40600a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  40600c:	4b0b      	ldr	r3, [pc, #44]	; (40603c <prvHeapInit+0x80>)
  40600e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  406010:	f243 02f0 	movw	r2, #12528	; 0x30f0
  406014:	2310      	movs	r3, #16
  406016:	1ad2      	subs	r2, r2, r3
  406018:	683b      	ldr	r3, [r7, #0]
  40601a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  40601c:	4b08      	ldr	r3, [pc, #32]	; (406040 <prvHeapInit+0x84>)
  40601e:	681a      	ldr	r2, [r3, #0]
  406020:	683b      	ldr	r3, [r7, #0]
  406022:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  406024:	4b08      	ldr	r3, [pc, #32]	; (406048 <prvHeapInit+0x8c>)
  406026:	681a      	ldr	r2, [r3, #0]
  406028:	2310      	movs	r3, #16
  40602a:	1ad2      	subs	r2, r2, r3
  40602c:	4b06      	ldr	r3, [pc, #24]	; (406048 <prvHeapInit+0x8c>)
  40602e:	601a      	str	r2, [r3, #0]
}
  406030:	3708      	adds	r7, #8
  406032:	46bd      	mov	sp, r7
  406034:	bd80      	pop	{r7, pc}
  406036:	bf00      	nop
  406038:	20003d60 	.word	0x20003d60
  40603c:	20000c70 	.word	0x20000c70
  406040:	20003d68 	.word	0x20003d68
  406044:	00405dad 	.word	0x00405dad
  406048:	20000134 	.word	0x20000134

0040604c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  40604c:	b480      	push	{r7}
  40604e:	b085      	sub	sp, #20
  406050:	af00      	add	r7, sp, #0
  406052:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  406054:	4b27      	ldr	r3, [pc, #156]	; (4060f4 <prvInsertBlockIntoFreeList+0xa8>)
  406056:	60fb      	str	r3, [r7, #12]
  406058:	e002      	b.n	406060 <prvInsertBlockIntoFreeList+0x14>
  40605a:	68fb      	ldr	r3, [r7, #12]
  40605c:	681b      	ldr	r3, [r3, #0]
  40605e:	60fb      	str	r3, [r7, #12]
  406060:	68fb      	ldr	r3, [r7, #12]
  406062:	681a      	ldr	r2, [r3, #0]
  406064:	687b      	ldr	r3, [r7, #4]
  406066:	429a      	cmp	r2, r3
  406068:	d3f7      	bcc.n	40605a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  40606a:	68fb      	ldr	r3, [r7, #12]
  40606c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  40606e:	68fb      	ldr	r3, [r7, #12]
  406070:	685b      	ldr	r3, [r3, #4]
  406072:	68ba      	ldr	r2, [r7, #8]
  406074:	441a      	add	r2, r3
  406076:	687b      	ldr	r3, [r7, #4]
  406078:	429a      	cmp	r2, r3
  40607a:	d108      	bne.n	40608e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  40607c:	68fb      	ldr	r3, [r7, #12]
  40607e:	685a      	ldr	r2, [r3, #4]
  406080:	687b      	ldr	r3, [r7, #4]
  406082:	685b      	ldr	r3, [r3, #4]
  406084:	441a      	add	r2, r3
  406086:	68fb      	ldr	r3, [r7, #12]
  406088:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  40608a:	68fb      	ldr	r3, [r7, #12]
  40608c:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  40608e:	687b      	ldr	r3, [r7, #4]
  406090:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  406092:	687b      	ldr	r3, [r7, #4]
  406094:	685b      	ldr	r3, [r3, #4]
  406096:	68ba      	ldr	r2, [r7, #8]
  406098:	441a      	add	r2, r3
  40609a:	68fb      	ldr	r3, [r7, #12]
  40609c:	681b      	ldr	r3, [r3, #0]
  40609e:	429a      	cmp	r2, r3
  4060a0:	d118      	bne.n	4060d4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  4060a2:	68fb      	ldr	r3, [r7, #12]
  4060a4:	681a      	ldr	r2, [r3, #0]
  4060a6:	4b14      	ldr	r3, [pc, #80]	; (4060f8 <prvInsertBlockIntoFreeList+0xac>)
  4060a8:	681b      	ldr	r3, [r3, #0]
  4060aa:	429a      	cmp	r2, r3
  4060ac:	d00d      	beq.n	4060ca <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  4060ae:	687b      	ldr	r3, [r7, #4]
  4060b0:	685a      	ldr	r2, [r3, #4]
  4060b2:	68fb      	ldr	r3, [r7, #12]
  4060b4:	681b      	ldr	r3, [r3, #0]
  4060b6:	685b      	ldr	r3, [r3, #4]
  4060b8:	441a      	add	r2, r3
  4060ba:	687b      	ldr	r3, [r7, #4]
  4060bc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  4060be:	68fb      	ldr	r3, [r7, #12]
  4060c0:	681b      	ldr	r3, [r3, #0]
  4060c2:	681a      	ldr	r2, [r3, #0]
  4060c4:	687b      	ldr	r3, [r7, #4]
  4060c6:	601a      	str	r2, [r3, #0]
  4060c8:	e008      	b.n	4060dc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  4060ca:	4b0b      	ldr	r3, [pc, #44]	; (4060f8 <prvInsertBlockIntoFreeList+0xac>)
  4060cc:	681a      	ldr	r2, [r3, #0]
  4060ce:	687b      	ldr	r3, [r7, #4]
  4060d0:	601a      	str	r2, [r3, #0]
  4060d2:	e003      	b.n	4060dc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  4060d4:	68fb      	ldr	r3, [r7, #12]
  4060d6:	681a      	ldr	r2, [r3, #0]
  4060d8:	687b      	ldr	r3, [r7, #4]
  4060da:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  4060dc:	68fa      	ldr	r2, [r7, #12]
  4060de:	687b      	ldr	r3, [r7, #4]
  4060e0:	429a      	cmp	r2, r3
  4060e2:	d002      	beq.n	4060ea <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  4060e4:	68fb      	ldr	r3, [r7, #12]
  4060e6:	687a      	ldr	r2, [r7, #4]
  4060e8:	601a      	str	r2, [r3, #0]
	}
}
  4060ea:	3714      	adds	r7, #20
  4060ec:	46bd      	mov	sp, r7
  4060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4060f2:	4770      	bx	lr
  4060f4:	20003d60 	.word	0x20003d60
  4060f8:	20003d68 	.word	0x20003d68

004060fc <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  4060fc:	b580      	push	{r7, lr}
  4060fe:	b082      	sub	sp, #8
  406100:	af00      	add	r7, sp, #0
  406102:	6078      	str	r0, [r7, #4]
  406104:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  406106:	687b      	ldr	r3, [r7, #4]
  406108:	2b00      	cmp	r3, #0
  40610a:	d103      	bne.n	406114 <xQueueGenericReset+0x18>
  40610c:	4b27      	ldr	r3, [pc, #156]	; (4061ac <xQueueGenericReset+0xb0>)
  40610e:	4798      	blx	r3
  406110:	bf00      	nop
  406112:	e7fd      	b.n	406110 <xQueueGenericReset+0x14>

	taskENTER_CRITICAL();
  406114:	4b26      	ldr	r3, [pc, #152]	; (4061b0 <xQueueGenericReset+0xb4>)
  406116:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  406118:	687b      	ldr	r3, [r7, #4]
  40611a:	681a      	ldr	r2, [r3, #0]
  40611c:	687b      	ldr	r3, [r7, #4]
  40611e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406120:	6879      	ldr	r1, [r7, #4]
  406122:	6c09      	ldr	r1, [r1, #64]	; 0x40
  406124:	fb01 f303 	mul.w	r3, r1, r3
  406128:	441a      	add	r2, r3
  40612a:	687b      	ldr	r3, [r7, #4]
  40612c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  40612e:	687b      	ldr	r3, [r7, #4]
  406130:	2200      	movs	r2, #0
  406132:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  406134:	687b      	ldr	r3, [r7, #4]
  406136:	681a      	ldr	r2, [r3, #0]
  406138:	687b      	ldr	r3, [r7, #4]
  40613a:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  40613c:	687b      	ldr	r3, [r7, #4]
  40613e:	681a      	ldr	r2, [r3, #0]
  406140:	687b      	ldr	r3, [r7, #4]
  406142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406144:	3b01      	subs	r3, #1
  406146:	6879      	ldr	r1, [r7, #4]
  406148:	6c09      	ldr	r1, [r1, #64]	; 0x40
  40614a:	fb01 f303 	mul.w	r3, r1, r3
  40614e:	441a      	add	r2, r3
  406150:	687b      	ldr	r3, [r7, #4]
  406152:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  406154:	687b      	ldr	r3, [r7, #4]
  406156:	f04f 32ff 	mov.w	r2, #4294967295
  40615a:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  40615c:	687b      	ldr	r3, [r7, #4]
  40615e:	f04f 32ff 	mov.w	r2, #4294967295
  406162:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  406164:	683b      	ldr	r3, [r7, #0]
  406166:	2b00      	cmp	r3, #0
  406168:	d10e      	bne.n	406188 <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40616a:	687b      	ldr	r3, [r7, #4]
  40616c:	691b      	ldr	r3, [r3, #16]
  40616e:	2b00      	cmp	r3, #0
  406170:	d014      	beq.n	40619c <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  406172:	687b      	ldr	r3, [r7, #4]
  406174:	3310      	adds	r3, #16
  406176:	4618      	mov	r0, r3
  406178:	4b0e      	ldr	r3, [pc, #56]	; (4061b4 <xQueueGenericReset+0xb8>)
  40617a:	4798      	blx	r3
  40617c:	4603      	mov	r3, r0
  40617e:	2b01      	cmp	r3, #1
  406180:	d10c      	bne.n	40619c <xQueueGenericReset+0xa0>
				{
					portYIELD_WITHIN_API();
  406182:	4b0d      	ldr	r3, [pc, #52]	; (4061b8 <xQueueGenericReset+0xbc>)
  406184:	4798      	blx	r3
  406186:	e009      	b.n	40619c <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  406188:	687b      	ldr	r3, [r7, #4]
  40618a:	3310      	adds	r3, #16
  40618c:	4618      	mov	r0, r3
  40618e:	4b0b      	ldr	r3, [pc, #44]	; (4061bc <xQueueGenericReset+0xc0>)
  406190:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  406192:	687b      	ldr	r3, [r7, #4]
  406194:	3324      	adds	r3, #36	; 0x24
  406196:	4618      	mov	r0, r3
  406198:	4b08      	ldr	r3, [pc, #32]	; (4061bc <xQueueGenericReset+0xc0>)
  40619a:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  40619c:	4b08      	ldr	r3, [pc, #32]	; (4061c0 <xQueueGenericReset+0xc4>)
  40619e:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  4061a0:	2301      	movs	r3, #1
}
  4061a2:	4618      	mov	r0, r3
  4061a4:	3708      	adds	r7, #8
  4061a6:	46bd      	mov	sp, r7
  4061a8:	bd80      	pop	{r7, pc}
  4061aa:	bf00      	nop
  4061ac:	00405dad 	.word	0x00405dad
  4061b0:	00405d69 	.word	0x00405d69
  4061b4:	0040734d 	.word	0x0040734d
  4061b8:	00405d51 	.word	0x00405d51
  4061bc:	00405a7d 	.word	0x00405a7d
  4061c0:	00405d85 	.word	0x00405d85

004061c4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  4061c4:	b580      	push	{r7, lr}
  4061c6:	b088      	sub	sp, #32
  4061c8:	af00      	add	r7, sp, #0
  4061ca:	60f8      	str	r0, [r7, #12]
  4061cc:	60b9      	str	r1, [r7, #8]
  4061ce:	4613      	mov	r3, r2
  4061d0:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  4061d2:	2300      	movs	r3, #0
  4061d4:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  4061d6:	68fb      	ldr	r3, [r7, #12]
  4061d8:	2b00      	cmp	r3, #0
  4061da:	d02a      	beq.n	406232 <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  4061dc:	2050      	movs	r0, #80	; 0x50
  4061de:	4b1b      	ldr	r3, [pc, #108]	; (40624c <xQueueGenericCreate+0x88>)
  4061e0:	4798      	blx	r3
  4061e2:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  4061e4:	69bb      	ldr	r3, [r7, #24]
  4061e6:	2b00      	cmp	r3, #0
  4061e8:	d023      	beq.n	406232 <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  4061ea:	68fb      	ldr	r3, [r7, #12]
  4061ec:	68ba      	ldr	r2, [r7, #8]
  4061ee:	fb02 f303 	mul.w	r3, r2, r3
  4061f2:	3301      	adds	r3, #1
  4061f4:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  4061f6:	6978      	ldr	r0, [r7, #20]
  4061f8:	4b14      	ldr	r3, [pc, #80]	; (40624c <xQueueGenericCreate+0x88>)
  4061fa:	4798      	blx	r3
  4061fc:	4602      	mov	r2, r0
  4061fe:	69bb      	ldr	r3, [r7, #24]
  406200:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  406202:	69bb      	ldr	r3, [r7, #24]
  406204:	681b      	ldr	r3, [r3, #0]
  406206:	2b00      	cmp	r3, #0
  406208:	d010      	beq.n	40622c <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  40620a:	69bb      	ldr	r3, [r7, #24]
  40620c:	68fa      	ldr	r2, [r7, #12]
  40620e:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  406210:	69bb      	ldr	r3, [r7, #24]
  406212:	68ba      	ldr	r2, [r7, #8]
  406214:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  406216:	69b8      	ldr	r0, [r7, #24]
  406218:	2101      	movs	r1, #1
  40621a:	4b0d      	ldr	r3, [pc, #52]	; (406250 <xQueueGenericCreate+0x8c>)
  40621c:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  40621e:	69bb      	ldr	r3, [r7, #24]
  406220:	79fa      	ldrb	r2, [r7, #7]
  406222:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  406226:	69bb      	ldr	r3, [r7, #24]
  406228:	61fb      	str	r3, [r7, #28]
  40622a:	e002      	b.n	406232 <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  40622c:	69b8      	ldr	r0, [r7, #24]
  40622e:	4b09      	ldr	r3, [pc, #36]	; (406254 <xQueueGenericCreate+0x90>)
  406230:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  406232:	69fb      	ldr	r3, [r7, #28]
  406234:	2b00      	cmp	r3, #0
  406236:	d103      	bne.n	406240 <xQueueGenericCreate+0x7c>
  406238:	4b07      	ldr	r3, [pc, #28]	; (406258 <xQueueGenericCreate+0x94>)
  40623a:	4798      	blx	r3
  40623c:	bf00      	nop
  40623e:	e7fd      	b.n	40623c <xQueueGenericCreate+0x78>

	return xReturn;
  406240:	69fb      	ldr	r3, [r7, #28]
}
  406242:	4618      	mov	r0, r3
  406244:	3720      	adds	r7, #32
  406246:	46bd      	mov	sp, r7
  406248:	bd80      	pop	{r7, pc}
  40624a:	bf00      	nop
  40624c:	00405e61 	.word	0x00405e61
  406250:	004060fd 	.word	0x004060fd
  406254:	00405f69 	.word	0x00405f69
  406258:	00405dad 	.word	0x00405dad

0040625c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )
	{
  40625c:	b590      	push	{r4, r7, lr}
  40625e:	b085      	sub	sp, #20
  406260:	af00      	add	r7, sp, #0
  406262:	4603      	mov	r3, r0
  406264:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  406266:	2050      	movs	r0, #80	; 0x50
  406268:	4b21      	ldr	r3, [pc, #132]	; (4062f0 <xQueueCreateMutex+0x94>)
  40626a:	4798      	blx	r3
  40626c:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
  40626e:	68fb      	ldr	r3, [r7, #12]
  406270:	2b00      	cmp	r3, #0
  406272:	d030      	beq.n	4062d6 <xQueueCreateMutex+0x7a>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
  406274:	68fb      	ldr	r3, [r7, #12]
  406276:	2200      	movs	r2, #0
  406278:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
  40627a:	68fb      	ldr	r3, [r7, #12]
  40627c:	2200      	movs	r2, #0
  40627e:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
  406280:	68fb      	ldr	r3, [r7, #12]
  406282:	2200      	movs	r2, #0
  406284:	609a      	str	r2, [r3, #8]
			pxNewQueue->pcReadFrom = NULL;
  406286:	68fb      	ldr	r3, [r7, #12]
  406288:	2200      	movs	r2, #0
  40628a:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  40628c:	68fb      	ldr	r3, [r7, #12]
  40628e:	2200      	movs	r2, #0
  406290:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( unsigned portBASE_TYPE ) 1U;
  406292:	68fb      	ldr	r3, [r7, #12]
  406294:	2201      	movs	r2, #1
  406296:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( unsigned portBASE_TYPE ) 0U;
  406298:	68fb      	ldr	r3, [r7, #12]
  40629a:	2200      	movs	r2, #0
  40629c:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
  40629e:	68fb      	ldr	r3, [r7, #12]
  4062a0:	f04f 32ff 	mov.w	r2, #4294967295
  4062a4:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
  4062a6:	68fb      	ldr	r3, [r7, #12]
  4062a8:	f04f 32ff 	mov.w	r2, #4294967295
  4062ac:	649a      	str	r2, [r3, #72]	; 0x48

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				pxNewQueue->ucQueueType = ucQueueType;
  4062ae:	68fb      	ldr	r3, [r7, #12]
  4062b0:	79fa      	ldrb	r2, [r7, #7]
  4062b2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
  4062b6:	68fb      	ldr	r3, [r7, #12]
  4062b8:	3310      	adds	r3, #16
  4062ba:	4618      	mov	r0, r3
  4062bc:	4b0d      	ldr	r3, [pc, #52]	; (4062f4 <xQueueCreateMutex+0x98>)
  4062be:	4798      	blx	r3
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
  4062c0:	68fb      	ldr	r3, [r7, #12]
  4062c2:	3324      	adds	r3, #36	; 0x24
  4062c4:	4618      	mov	r0, r3
  4062c6:	4b0b      	ldr	r3, [pc, #44]	; (4062f4 <xQueueCreateMutex+0x98>)
  4062c8:	4798      	blx	r3

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, ( portTickType ) 0U, queueSEND_TO_BACK );
  4062ca:	68f8      	ldr	r0, [r7, #12]
  4062cc:	2100      	movs	r1, #0
  4062ce:	2200      	movs	r2, #0
  4062d0:	2300      	movs	r3, #0
  4062d2:	4c09      	ldr	r4, [pc, #36]	; (4062f8 <xQueueCreateMutex+0x9c>)
  4062d4:	47a0      	blx	r4
		else
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
  4062d6:	68fb      	ldr	r3, [r7, #12]
  4062d8:	2b00      	cmp	r3, #0
  4062da:	d103      	bne.n	4062e4 <xQueueCreateMutex+0x88>
  4062dc:	4b07      	ldr	r3, [pc, #28]	; (4062fc <xQueueCreateMutex+0xa0>)
  4062de:	4798      	blx	r3
  4062e0:	bf00      	nop
  4062e2:	e7fd      	b.n	4062e0 <xQueueCreateMutex+0x84>
		return pxNewQueue;
  4062e4:	68fb      	ldr	r3, [r7, #12]
	}
  4062e6:	4618      	mov	r0, r3
  4062e8:	3714      	adds	r7, #20
  4062ea:	46bd      	mov	sp, r7
  4062ec:	bd90      	pop	{r4, r7, pc}
  4062ee:	bf00      	nop
  4062f0:	00405e61 	.word	0x00405e61
  4062f4:	00405a7d 	.word	0x00405a7d
  4062f8:	00406345 	.word	0x00406345
  4062fc:	00405dad 	.word	0x00405dad

00406300 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if configUSE_COUNTING_SEMAPHORES == 1

	xQueueHandle xQueueCreateCountingSemaphore( unsigned portBASE_TYPE uxCountValue, unsigned portBASE_TYPE uxInitialCount )
	{
  406300:	b580      	push	{r7, lr}
  406302:	b084      	sub	sp, #16
  406304:	af00      	add	r7, sp, #0
  406306:	6078      	str	r0, [r7, #4]
  406308:	6039      	str	r1, [r7, #0]
	xQueueHandle pxHandle;

		pxHandle = xQueueGenericCreate( ( unsigned portBASE_TYPE ) uxCountValue, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
  40630a:	6878      	ldr	r0, [r7, #4]
  40630c:	2100      	movs	r1, #0
  40630e:	2202      	movs	r2, #2
  406310:	4b0a      	ldr	r3, [pc, #40]	; (40633c <xQueueCreateCountingSemaphore+0x3c>)
  406312:	4798      	blx	r3
  406314:	60f8      	str	r0, [r7, #12]

		if( pxHandle != NULL )
  406316:	68fb      	ldr	r3, [r7, #12]
  406318:	2b00      	cmp	r3, #0
  40631a:	d002      	beq.n	406322 <xQueueCreateCountingSemaphore+0x22>
		{
			pxHandle->uxMessagesWaiting = uxInitialCount;
  40631c:	68fb      	ldr	r3, [r7, #12]
  40631e:	683a      	ldr	r2, [r7, #0]
  406320:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( pxHandle );
  406322:	68fb      	ldr	r3, [r7, #12]
  406324:	2b00      	cmp	r3, #0
  406326:	d103      	bne.n	406330 <xQueueCreateCountingSemaphore+0x30>
  406328:	4b05      	ldr	r3, [pc, #20]	; (406340 <xQueueCreateCountingSemaphore+0x40>)
  40632a:	4798      	blx	r3
  40632c:	bf00      	nop
  40632e:	e7fd      	b.n	40632c <xQueueCreateCountingSemaphore+0x2c>
		return pxHandle;
  406330:	68fb      	ldr	r3, [r7, #12]
	}
  406332:	4618      	mov	r0, r3
  406334:	3710      	adds	r7, #16
  406336:	46bd      	mov	sp, r7
  406338:	bd80      	pop	{r7, pc}
  40633a:	bf00      	nop
  40633c:	004061c5 	.word	0x004061c5
  406340:	00405dad 	.word	0x00405dad

00406344 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  406344:	b580      	push	{r7, lr}
  406346:	b088      	sub	sp, #32
  406348:	af00      	add	r7, sp, #0
  40634a:	60f8      	str	r0, [r7, #12]
  40634c:	60b9      	str	r1, [r7, #8]
  40634e:	607a      	str	r2, [r7, #4]
  406350:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  406352:	2300      	movs	r3, #0
  406354:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  406356:	68fb      	ldr	r3, [r7, #12]
  406358:	2b00      	cmp	r3, #0
  40635a:	d103      	bne.n	406364 <xQueueGenericSend+0x20>
  40635c:	4b48      	ldr	r3, [pc, #288]	; (406480 <xQueueGenericSend+0x13c>)
  40635e:	4798      	blx	r3
  406360:	bf00      	nop
  406362:	e7fd      	b.n	406360 <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  406364:	68bb      	ldr	r3, [r7, #8]
  406366:	2b00      	cmp	r3, #0
  406368:	d103      	bne.n	406372 <xQueueGenericSend+0x2e>
  40636a:	68fb      	ldr	r3, [r7, #12]
  40636c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40636e:	2b00      	cmp	r3, #0
  406370:	d101      	bne.n	406376 <xQueueGenericSend+0x32>
  406372:	2301      	movs	r3, #1
  406374:	e000      	b.n	406378 <xQueueGenericSend+0x34>
  406376:	2300      	movs	r3, #0
  406378:	2b00      	cmp	r3, #0
  40637a:	d103      	bne.n	406384 <xQueueGenericSend+0x40>
  40637c:	4b40      	ldr	r3, [pc, #256]	; (406480 <xQueueGenericSend+0x13c>)
  40637e:	4798      	blx	r3
  406380:	bf00      	nop
  406382:	e7fd      	b.n	406380 <xQueueGenericSend+0x3c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  406384:	4b3f      	ldr	r3, [pc, #252]	; (406484 <xQueueGenericSend+0x140>)
  406386:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  406388:	68fb      	ldr	r3, [r7, #12]
  40638a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40638c:	68fb      	ldr	r3, [r7, #12]
  40638e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406390:	429a      	cmp	r2, r3
  406392:	d216      	bcs.n	4063c2 <xQueueGenericSend+0x7e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  406394:	68f8      	ldr	r0, [r7, #12]
  406396:	68b9      	ldr	r1, [r7, #8]
  406398:	683a      	ldr	r2, [r7, #0]
  40639a:	4b3b      	ldr	r3, [pc, #236]	; (406488 <xQueueGenericSend+0x144>)
  40639c:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40639e:	68fb      	ldr	r3, [r7, #12]
  4063a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4063a2:	2b00      	cmp	r3, #0
  4063a4:	d009      	beq.n	4063ba <xQueueGenericSend+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4063a6:	68fb      	ldr	r3, [r7, #12]
  4063a8:	3324      	adds	r3, #36	; 0x24
  4063aa:	4618      	mov	r0, r3
  4063ac:	4b37      	ldr	r3, [pc, #220]	; (40648c <xQueueGenericSend+0x148>)
  4063ae:	4798      	blx	r3
  4063b0:	4603      	mov	r3, r0
  4063b2:	2b01      	cmp	r3, #1
  4063b4:	d101      	bne.n	4063ba <xQueueGenericSend+0x76>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  4063b6:	4b36      	ldr	r3, [pc, #216]	; (406490 <xQueueGenericSend+0x14c>)
  4063b8:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  4063ba:	4b36      	ldr	r3, [pc, #216]	; (406494 <xQueueGenericSend+0x150>)
  4063bc:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  4063be:	2301      	movs	r3, #1
  4063c0:	e059      	b.n	406476 <xQueueGenericSend+0x132>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  4063c2:	687b      	ldr	r3, [r7, #4]
  4063c4:	2b00      	cmp	r3, #0
  4063c6:	d103      	bne.n	4063d0 <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4063c8:	4b32      	ldr	r3, [pc, #200]	; (406494 <xQueueGenericSend+0x150>)
  4063ca:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  4063cc:	2300      	movs	r3, #0
  4063ce:	e052      	b.n	406476 <xQueueGenericSend+0x132>
				}
				else if( xEntryTimeSet == pdFALSE )
  4063d0:	69fb      	ldr	r3, [r7, #28]
  4063d2:	2b00      	cmp	r3, #0
  4063d4:	d106      	bne.n	4063e4 <xQueueGenericSend+0xa0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4063d6:	f107 0314 	add.w	r3, r7, #20
  4063da:	4618      	mov	r0, r3
  4063dc:	4b2e      	ldr	r3, [pc, #184]	; (406498 <xQueueGenericSend+0x154>)
  4063de:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  4063e0:	2301      	movs	r3, #1
  4063e2:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  4063e4:	4b2b      	ldr	r3, [pc, #172]	; (406494 <xQueueGenericSend+0x150>)
  4063e6:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4063e8:	4b2c      	ldr	r3, [pc, #176]	; (40649c <xQueueGenericSend+0x158>)
  4063ea:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4063ec:	4b25      	ldr	r3, [pc, #148]	; (406484 <xQueueGenericSend+0x140>)
  4063ee:	4798      	blx	r3
  4063f0:	68fb      	ldr	r3, [r7, #12]
  4063f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4063f4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4063f8:	d102      	bne.n	406400 <xQueueGenericSend+0xbc>
  4063fa:	68fb      	ldr	r3, [r7, #12]
  4063fc:	2200      	movs	r2, #0
  4063fe:	645a      	str	r2, [r3, #68]	; 0x44
  406400:	68fb      	ldr	r3, [r7, #12]
  406402:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406404:	f1b3 3fff 	cmp.w	r3, #4294967295
  406408:	d102      	bne.n	406410 <xQueueGenericSend+0xcc>
  40640a:	68fb      	ldr	r3, [r7, #12]
  40640c:	2200      	movs	r2, #0
  40640e:	649a      	str	r2, [r3, #72]	; 0x48
  406410:	4b20      	ldr	r3, [pc, #128]	; (406494 <xQueueGenericSend+0x150>)
  406412:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  406414:	f107 0214 	add.w	r2, r7, #20
  406418:	1d3b      	adds	r3, r7, #4
  40641a:	4610      	mov	r0, r2
  40641c:	4619      	mov	r1, r3
  40641e:	4b20      	ldr	r3, [pc, #128]	; (4064a0 <xQueueGenericSend+0x15c>)
  406420:	4798      	blx	r3
  406422:	4603      	mov	r3, r0
  406424:	2b00      	cmp	r3, #0
  406426:	d11e      	bne.n	406466 <xQueueGenericSend+0x122>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  406428:	68f8      	ldr	r0, [r7, #12]
  40642a:	4b1e      	ldr	r3, [pc, #120]	; (4064a4 <xQueueGenericSend+0x160>)
  40642c:	4798      	blx	r3
  40642e:	4603      	mov	r3, r0
  406430:	2b00      	cmp	r3, #0
  406432:	d012      	beq.n	40645a <xQueueGenericSend+0x116>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  406434:	68fb      	ldr	r3, [r7, #12]
  406436:	f103 0210 	add.w	r2, r3, #16
  40643a:	687b      	ldr	r3, [r7, #4]
  40643c:	4610      	mov	r0, r2
  40643e:	4619      	mov	r1, r3
  406440:	4b19      	ldr	r3, [pc, #100]	; (4064a8 <xQueueGenericSend+0x164>)
  406442:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  406444:	68f8      	ldr	r0, [r7, #12]
  406446:	4b19      	ldr	r3, [pc, #100]	; (4064ac <xQueueGenericSend+0x168>)
  406448:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  40644a:	4b19      	ldr	r3, [pc, #100]	; (4064b0 <xQueueGenericSend+0x16c>)
  40644c:	4798      	blx	r3
  40644e:	4603      	mov	r3, r0
  406450:	2b00      	cmp	r3, #0
  406452:	d10f      	bne.n	406474 <xQueueGenericSend+0x130>
				{
					portYIELD_WITHIN_API();
  406454:	4b0e      	ldr	r3, [pc, #56]	; (406490 <xQueueGenericSend+0x14c>)
  406456:	4798      	blx	r3
  406458:	e00c      	b.n	406474 <xQueueGenericSend+0x130>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  40645a:	68f8      	ldr	r0, [r7, #12]
  40645c:	4b13      	ldr	r3, [pc, #76]	; (4064ac <xQueueGenericSend+0x168>)
  40645e:	4798      	blx	r3
				( void ) xTaskResumeAll();
  406460:	4b13      	ldr	r3, [pc, #76]	; (4064b0 <xQueueGenericSend+0x16c>)
  406462:	4798      	blx	r3
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
  406464:	e78e      	b.n	406384 <xQueueGenericSend+0x40>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  406466:	68f8      	ldr	r0, [r7, #12]
  406468:	4b10      	ldr	r3, [pc, #64]	; (4064ac <xQueueGenericSend+0x168>)
  40646a:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40646c:	4b10      	ldr	r3, [pc, #64]	; (4064b0 <xQueueGenericSend+0x16c>)
  40646e:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  406470:	2300      	movs	r3, #0
  406472:	e000      	b.n	406476 <xQueueGenericSend+0x132>
		}
	}
  406474:	e786      	b.n	406384 <xQueueGenericSend+0x40>
}
  406476:	4618      	mov	r0, r3
  406478:	3720      	adds	r7, #32
  40647a:	46bd      	mov	sp, r7
  40647c:	bd80      	pop	{r7, pc}
  40647e:	bf00      	nop
  406480:	00405dad 	.word	0x00405dad
  406484:	00405d69 	.word	0x00405d69
  406488:	00406749 	.word	0x00406749
  40648c:	0040734d 	.word	0x0040734d
  406490:	00405d51 	.word	0x00405d51
  406494:	00405d85 	.word	0x00405d85
  406498:	00407409 	.word	0x00407409
  40649c:	00406edd 	.word	0x00406edd
  4064a0:	00407441 	.word	0x00407441
  4064a4:	00406935 	.word	0x00406935
  4064a8:	0040726d 	.word	0x0040726d
  4064ac:	00406859 	.word	0x00406859
  4064b0:	00406ef9 	.word	0x00406ef9

004064b4 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  4064b4:	b580      	push	{r7, lr}
  4064b6:	b086      	sub	sp, #24
  4064b8:	af00      	add	r7, sp, #0
  4064ba:	60f8      	str	r0, [r7, #12]
  4064bc:	60b9      	str	r1, [r7, #8]
  4064be:	607a      	str	r2, [r7, #4]
  4064c0:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  4064c2:	68fb      	ldr	r3, [r7, #12]
  4064c4:	2b00      	cmp	r3, #0
  4064c6:	d103      	bne.n	4064d0 <xQueueGenericSendFromISR+0x1c>
  4064c8:	4b25      	ldr	r3, [pc, #148]	; (406560 <xQueueGenericSendFromISR+0xac>)
  4064ca:	4798      	blx	r3
  4064cc:	bf00      	nop
  4064ce:	e7fd      	b.n	4064cc <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  4064d0:	68bb      	ldr	r3, [r7, #8]
  4064d2:	2b00      	cmp	r3, #0
  4064d4:	d103      	bne.n	4064de <xQueueGenericSendFromISR+0x2a>
  4064d6:	68fb      	ldr	r3, [r7, #12]
  4064d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4064da:	2b00      	cmp	r3, #0
  4064dc:	d101      	bne.n	4064e2 <xQueueGenericSendFromISR+0x2e>
  4064de:	2301      	movs	r3, #1
  4064e0:	e000      	b.n	4064e4 <xQueueGenericSendFromISR+0x30>
  4064e2:	2300      	movs	r3, #0
  4064e4:	2b00      	cmp	r3, #0
  4064e6:	d103      	bne.n	4064f0 <xQueueGenericSendFromISR+0x3c>
  4064e8:	4b1d      	ldr	r3, [pc, #116]	; (406560 <xQueueGenericSendFromISR+0xac>)
  4064ea:	4798      	blx	r3
  4064ec:	bf00      	nop
  4064ee:	e7fd      	b.n	4064ec <xQueueGenericSendFromISR+0x38>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  4064f0:	4b1b      	ldr	r3, [pc, #108]	; (406560 <xQueueGenericSendFromISR+0xac>)
  4064f2:	4798      	blx	r3
  4064f4:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4064f6:	68fb      	ldr	r3, [r7, #12]
  4064f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4064fa:	68fb      	ldr	r3, [r7, #12]
  4064fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4064fe:	429a      	cmp	r2, r3
  406500:	d224      	bcs.n	40654c <xQueueGenericSendFromISR+0x98>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  406502:	68f8      	ldr	r0, [r7, #12]
  406504:	68b9      	ldr	r1, [r7, #8]
  406506:	683a      	ldr	r2, [r7, #0]
  406508:	4b16      	ldr	r3, [pc, #88]	; (406564 <xQueueGenericSendFromISR+0xb0>)
  40650a:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  40650c:	68fb      	ldr	r3, [r7, #12]
  40650e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406510:	f1b3 3fff 	cmp.w	r3, #4294967295
  406514:	d112      	bne.n	40653c <xQueueGenericSendFromISR+0x88>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  406516:	68fb      	ldr	r3, [r7, #12]
  406518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40651a:	2b00      	cmp	r3, #0
  40651c:	d013      	beq.n	406546 <xQueueGenericSendFromISR+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40651e:	68fb      	ldr	r3, [r7, #12]
  406520:	3324      	adds	r3, #36	; 0x24
  406522:	4618      	mov	r0, r3
  406524:	4b10      	ldr	r3, [pc, #64]	; (406568 <xQueueGenericSendFromISR+0xb4>)
  406526:	4798      	blx	r3
  406528:	4603      	mov	r3, r0
  40652a:	2b00      	cmp	r3, #0
  40652c:	d00b      	beq.n	406546 <xQueueGenericSendFromISR+0x92>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  40652e:	687b      	ldr	r3, [r7, #4]
  406530:	2b00      	cmp	r3, #0
  406532:	d008      	beq.n	406546 <xQueueGenericSendFromISR+0x92>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  406534:	687b      	ldr	r3, [r7, #4]
  406536:	2201      	movs	r2, #1
  406538:	601a      	str	r2, [r3, #0]
  40653a:	e004      	b.n	406546 <xQueueGenericSendFromISR+0x92>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  40653c:	68fb      	ldr	r3, [r7, #12]
  40653e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406540:	1c5a      	adds	r2, r3, #1
  406542:	68fb      	ldr	r3, [r7, #12]
  406544:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  406546:	2301      	movs	r3, #1
  406548:	617b      	str	r3, [r7, #20]
  40654a:	e001      	b.n	406550 <xQueueGenericSendFromISR+0x9c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  40654c:	2300      	movs	r3, #0
  40654e:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  406550:	6938      	ldr	r0, [r7, #16]
  406552:	4b06      	ldr	r3, [pc, #24]	; (40656c <xQueueGenericSendFromISR+0xb8>)
  406554:	4798      	blx	r3

	return xReturn;
  406556:	697b      	ldr	r3, [r7, #20]
}
  406558:	4618      	mov	r0, r3
  40655a:	3718      	adds	r7, #24
  40655c:	46bd      	mov	sp, r7
  40655e:	bd80      	pop	{r7, pc}
  406560:	00405dad 	.word	0x00405dad
  406564:	00406749 	.word	0x00406749
  406568:	0040734d 	.word	0x0040734d
  40656c:	00405dc1 	.word	0x00405dc1

00406570 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  406570:	b580      	push	{r7, lr}
  406572:	b088      	sub	sp, #32
  406574:	af00      	add	r7, sp, #0
  406576:	60f8      	str	r0, [r7, #12]
  406578:	60b9      	str	r1, [r7, #8]
  40657a:	607a      	str	r2, [r7, #4]
  40657c:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  40657e:	2300      	movs	r3, #0
  406580:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  406582:	68fb      	ldr	r3, [r7, #12]
  406584:	2b00      	cmp	r3, #0
  406586:	d103      	bne.n	406590 <xQueueGenericReceive+0x20>
  406588:	4b60      	ldr	r3, [pc, #384]	; (40670c <xQueueGenericReceive+0x19c>)
  40658a:	4798      	blx	r3
  40658c:	bf00      	nop
  40658e:	e7fd      	b.n	40658c <xQueueGenericReceive+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  406590:	68bb      	ldr	r3, [r7, #8]
  406592:	2b00      	cmp	r3, #0
  406594:	d103      	bne.n	40659e <xQueueGenericReceive+0x2e>
  406596:	68fb      	ldr	r3, [r7, #12]
  406598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40659a:	2b00      	cmp	r3, #0
  40659c:	d101      	bne.n	4065a2 <xQueueGenericReceive+0x32>
  40659e:	2301      	movs	r3, #1
  4065a0:	e000      	b.n	4065a4 <xQueueGenericReceive+0x34>
  4065a2:	2300      	movs	r3, #0
  4065a4:	2b00      	cmp	r3, #0
  4065a6:	d103      	bne.n	4065b0 <xQueueGenericReceive+0x40>
  4065a8:	4b58      	ldr	r3, [pc, #352]	; (40670c <xQueueGenericReceive+0x19c>)
  4065aa:	4798      	blx	r3
  4065ac:	bf00      	nop
  4065ae:	e7fd      	b.n	4065ac <xQueueGenericReceive+0x3c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  4065b0:	4b57      	ldr	r3, [pc, #348]	; (406710 <xQueueGenericReceive+0x1a0>)
  4065b2:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  4065b4:	68fb      	ldr	r3, [r7, #12]
  4065b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4065b8:	2b00      	cmp	r3, #0
  4065ba:	d03b      	beq.n	406634 <xQueueGenericReceive+0xc4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  4065bc:	68fb      	ldr	r3, [r7, #12]
  4065be:	68db      	ldr	r3, [r3, #12]
  4065c0:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  4065c2:	68f8      	ldr	r0, [r7, #12]
  4065c4:	68b9      	ldr	r1, [r7, #8]
  4065c6:	4b53      	ldr	r3, [pc, #332]	; (406714 <xQueueGenericReceive+0x1a4>)
  4065c8:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  4065ca:	683b      	ldr	r3, [r7, #0]
  4065cc:	2b00      	cmp	r3, #0
  4065ce:	d11c      	bne.n	40660a <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  4065d0:	68fb      	ldr	r3, [r7, #12]
  4065d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4065d4:	1e5a      	subs	r2, r3, #1
  4065d6:	68fb      	ldr	r3, [r7, #12]
  4065d8:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4065da:	68fb      	ldr	r3, [r7, #12]
  4065dc:	681b      	ldr	r3, [r3, #0]
  4065de:	2b00      	cmp	r3, #0
  4065e0:	d104      	bne.n	4065ec <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  4065e2:	4b4d      	ldr	r3, [pc, #308]	; (406718 <xQueueGenericReceive+0x1a8>)
  4065e4:	4798      	blx	r3
  4065e6:	4602      	mov	r2, r0
  4065e8:	68fb      	ldr	r3, [r7, #12]
  4065ea:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4065ec:	68fb      	ldr	r3, [r7, #12]
  4065ee:	691b      	ldr	r3, [r3, #16]
  4065f0:	2b00      	cmp	r3, #0
  4065f2:	d01b      	beq.n	40662c <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4065f4:	68fb      	ldr	r3, [r7, #12]
  4065f6:	3310      	adds	r3, #16
  4065f8:	4618      	mov	r0, r3
  4065fa:	4b48      	ldr	r3, [pc, #288]	; (40671c <xQueueGenericReceive+0x1ac>)
  4065fc:	4798      	blx	r3
  4065fe:	4603      	mov	r3, r0
  406600:	2b01      	cmp	r3, #1
  406602:	d113      	bne.n	40662c <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
  406604:	4b46      	ldr	r3, [pc, #280]	; (406720 <xQueueGenericReceive+0x1b0>)
  406606:	4798      	blx	r3
  406608:	e010      	b.n	40662c <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  40660a:	68fb      	ldr	r3, [r7, #12]
  40660c:	69ba      	ldr	r2, [r7, #24]
  40660e:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  406610:	68fb      	ldr	r3, [r7, #12]
  406612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406614:	2b00      	cmp	r3, #0
  406616:	d009      	beq.n	40662c <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  406618:	68fb      	ldr	r3, [r7, #12]
  40661a:	3324      	adds	r3, #36	; 0x24
  40661c:	4618      	mov	r0, r3
  40661e:	4b3f      	ldr	r3, [pc, #252]	; (40671c <xQueueGenericReceive+0x1ac>)
  406620:	4798      	blx	r3
  406622:	4603      	mov	r3, r0
  406624:	2b00      	cmp	r3, #0
  406626:	d001      	beq.n	40662c <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  406628:	4b3d      	ldr	r3, [pc, #244]	; (406720 <xQueueGenericReceive+0x1b0>)
  40662a:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  40662c:	4b3d      	ldr	r3, [pc, #244]	; (406724 <xQueueGenericReceive+0x1b4>)
  40662e:	4798      	blx	r3
				return pdPASS;
  406630:	2301      	movs	r3, #1
  406632:	e066      	b.n	406702 <xQueueGenericReceive+0x192>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  406634:	687b      	ldr	r3, [r7, #4]
  406636:	2b00      	cmp	r3, #0
  406638:	d103      	bne.n	406642 <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  40663a:	4b3a      	ldr	r3, [pc, #232]	; (406724 <xQueueGenericReceive+0x1b4>)
  40663c:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  40663e:	2300      	movs	r3, #0
  406640:	e05f      	b.n	406702 <xQueueGenericReceive+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
  406642:	69fb      	ldr	r3, [r7, #28]
  406644:	2b00      	cmp	r3, #0
  406646:	d106      	bne.n	406656 <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  406648:	f107 0310 	add.w	r3, r7, #16
  40664c:	4618      	mov	r0, r3
  40664e:	4b36      	ldr	r3, [pc, #216]	; (406728 <xQueueGenericReceive+0x1b8>)
  406650:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  406652:	2301      	movs	r3, #1
  406654:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  406656:	4b33      	ldr	r3, [pc, #204]	; (406724 <xQueueGenericReceive+0x1b4>)
  406658:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  40665a:	4b34      	ldr	r3, [pc, #208]	; (40672c <xQueueGenericReceive+0x1bc>)
  40665c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40665e:	4b2c      	ldr	r3, [pc, #176]	; (406710 <xQueueGenericReceive+0x1a0>)
  406660:	4798      	blx	r3
  406662:	68fb      	ldr	r3, [r7, #12]
  406664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  406666:	f1b3 3fff 	cmp.w	r3, #4294967295
  40666a:	d102      	bne.n	406672 <xQueueGenericReceive+0x102>
  40666c:	68fb      	ldr	r3, [r7, #12]
  40666e:	2200      	movs	r2, #0
  406670:	645a      	str	r2, [r3, #68]	; 0x44
  406672:	68fb      	ldr	r3, [r7, #12]
  406674:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406676:	f1b3 3fff 	cmp.w	r3, #4294967295
  40667a:	d102      	bne.n	406682 <xQueueGenericReceive+0x112>
  40667c:	68fb      	ldr	r3, [r7, #12]
  40667e:	2200      	movs	r2, #0
  406680:	649a      	str	r2, [r3, #72]	; 0x48
  406682:	4b28      	ldr	r3, [pc, #160]	; (406724 <xQueueGenericReceive+0x1b4>)
  406684:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  406686:	f107 0210 	add.w	r2, r7, #16
  40668a:	1d3b      	adds	r3, r7, #4
  40668c:	4610      	mov	r0, r2
  40668e:	4619      	mov	r1, r3
  406690:	4b27      	ldr	r3, [pc, #156]	; (406730 <xQueueGenericReceive+0x1c0>)
  406692:	4798      	blx	r3
  406694:	4603      	mov	r3, r0
  406696:	2b00      	cmp	r3, #0
  406698:	d12b      	bne.n	4066f2 <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  40669a:	68f8      	ldr	r0, [r7, #12]
  40669c:	4b25      	ldr	r3, [pc, #148]	; (406734 <xQueueGenericReceive+0x1c4>)
  40669e:	4798      	blx	r3
  4066a0:	4603      	mov	r3, r0
  4066a2:	2b00      	cmp	r3, #0
  4066a4:	d01f      	beq.n	4066e6 <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4066a6:	68fb      	ldr	r3, [r7, #12]
  4066a8:	681b      	ldr	r3, [r3, #0]
  4066aa:	2b00      	cmp	r3, #0
  4066ac:	d108      	bne.n	4066c0 <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
  4066ae:	4b18      	ldr	r3, [pc, #96]	; (406710 <xQueueGenericReceive+0x1a0>)
  4066b0:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  4066b2:	68fb      	ldr	r3, [r7, #12]
  4066b4:	685b      	ldr	r3, [r3, #4]
  4066b6:	4618      	mov	r0, r3
  4066b8:	4b1f      	ldr	r3, [pc, #124]	; (406738 <xQueueGenericReceive+0x1c8>)
  4066ba:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  4066bc:	4b19      	ldr	r3, [pc, #100]	; (406724 <xQueueGenericReceive+0x1b4>)
  4066be:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4066c0:	68fb      	ldr	r3, [r7, #12]
  4066c2:	f103 0224 	add.w	r2, r3, #36	; 0x24
  4066c6:	687b      	ldr	r3, [r7, #4]
  4066c8:	4610      	mov	r0, r2
  4066ca:	4619      	mov	r1, r3
  4066cc:	4b1b      	ldr	r3, [pc, #108]	; (40673c <xQueueGenericReceive+0x1cc>)
  4066ce:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4066d0:	68f8      	ldr	r0, [r7, #12]
  4066d2:	4b1b      	ldr	r3, [pc, #108]	; (406740 <xQueueGenericReceive+0x1d0>)
  4066d4:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4066d6:	4b1b      	ldr	r3, [pc, #108]	; (406744 <xQueueGenericReceive+0x1d4>)
  4066d8:	4798      	blx	r3
  4066da:	4603      	mov	r3, r0
  4066dc:	2b00      	cmp	r3, #0
  4066de:	d10f      	bne.n	406700 <xQueueGenericReceive+0x190>
				{
					portYIELD_WITHIN_API();
  4066e0:	4b0f      	ldr	r3, [pc, #60]	; (406720 <xQueueGenericReceive+0x1b0>)
  4066e2:	4798      	blx	r3
  4066e4:	e00c      	b.n	406700 <xQueueGenericReceive+0x190>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4066e6:	68f8      	ldr	r0, [r7, #12]
  4066e8:	4b15      	ldr	r3, [pc, #84]	; (406740 <xQueueGenericReceive+0x1d0>)
  4066ea:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4066ec:	4b15      	ldr	r3, [pc, #84]	; (406744 <xQueueGenericReceive+0x1d4>)
  4066ee:	4798      	blx	r3
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
  4066f0:	e75e      	b.n	4065b0 <xQueueGenericReceive+0x40>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  4066f2:	68f8      	ldr	r0, [r7, #12]
  4066f4:	4b12      	ldr	r3, [pc, #72]	; (406740 <xQueueGenericReceive+0x1d0>)
  4066f6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4066f8:	4b12      	ldr	r3, [pc, #72]	; (406744 <xQueueGenericReceive+0x1d4>)
  4066fa:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  4066fc:	2300      	movs	r3, #0
  4066fe:	e000      	b.n	406702 <xQueueGenericReceive+0x192>
		}
	}
  406700:	e756      	b.n	4065b0 <xQueueGenericReceive+0x40>
}
  406702:	4618      	mov	r0, r3
  406704:	3720      	adds	r7, #32
  406706:	46bd      	mov	sp, r7
  406708:	bd80      	pop	{r7, pc}
  40670a:	bf00      	nop
  40670c:	00405dad 	.word	0x00405dad
  406710:	00405d69 	.word	0x00405d69
  406714:	00406809 	.word	0x00406809
  406718:	004077c1 	.word	0x004077c1
  40671c:	0040734d 	.word	0x0040734d
  406720:	00405d51 	.word	0x00405d51
  406724:	00405d85 	.word	0x00405d85
  406728:	00407409 	.word	0x00407409
  40672c:	00406edd 	.word	0x00406edd
  406730:	00407441 	.word	0x00407441
  406734:	00406901 	.word	0x00406901
  406738:	0040781d 	.word	0x0040781d
  40673c:	0040726d 	.word	0x0040726d
  406740:	00406859 	.word	0x00406859
  406744:	00406ef9 	.word	0x00406ef9

00406748 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  406748:	b580      	push	{r7, lr}
  40674a:	b084      	sub	sp, #16
  40674c:	af00      	add	r7, sp, #0
  40674e:	60f8      	str	r0, [r7, #12]
  406750:	60b9      	str	r1, [r7, #8]
  406752:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  406754:	68fb      	ldr	r3, [r7, #12]
  406756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406758:	2b00      	cmp	r3, #0
  40675a:	d10c      	bne.n	406776 <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40675c:	68fb      	ldr	r3, [r7, #12]
  40675e:	681b      	ldr	r3, [r3, #0]
  406760:	2b00      	cmp	r3, #0
  406762:	d145      	bne.n	4067f0 <prvCopyDataToQueue+0xa8>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  406764:	68fb      	ldr	r3, [r7, #12]
  406766:	685b      	ldr	r3, [r3, #4]
  406768:	4618      	mov	r0, r3
  40676a:	4b25      	ldr	r3, [pc, #148]	; (406800 <prvCopyDataToQueue+0xb8>)
  40676c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40676e:	68fb      	ldr	r3, [r7, #12]
  406770:	2200      	movs	r2, #0
  406772:	605a      	str	r2, [r3, #4]
  406774:	e03c      	b.n	4067f0 <prvCopyDataToQueue+0xa8>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  406776:	687b      	ldr	r3, [r7, #4]
  406778:	2b00      	cmp	r3, #0
  40677a:	d11a      	bne.n	4067b2 <prvCopyDataToQueue+0x6a>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  40677c:	68fb      	ldr	r3, [r7, #12]
  40677e:	689a      	ldr	r2, [r3, #8]
  406780:	68fb      	ldr	r3, [r7, #12]
  406782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406784:	4610      	mov	r0, r2
  406786:	68b9      	ldr	r1, [r7, #8]
  406788:	461a      	mov	r2, r3
  40678a:	4b1e      	ldr	r3, [pc, #120]	; (406804 <prvCopyDataToQueue+0xbc>)
  40678c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40678e:	68fb      	ldr	r3, [r7, #12]
  406790:	689a      	ldr	r2, [r3, #8]
  406792:	68fb      	ldr	r3, [r7, #12]
  406794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406796:	441a      	add	r2, r3
  406798:	68fb      	ldr	r3, [r7, #12]
  40679a:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  40679c:	68fb      	ldr	r3, [r7, #12]
  40679e:	689a      	ldr	r2, [r3, #8]
  4067a0:	68fb      	ldr	r3, [r7, #12]
  4067a2:	685b      	ldr	r3, [r3, #4]
  4067a4:	429a      	cmp	r2, r3
  4067a6:	d323      	bcc.n	4067f0 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4067a8:	68fb      	ldr	r3, [r7, #12]
  4067aa:	681a      	ldr	r2, [r3, #0]
  4067ac:	68fb      	ldr	r3, [r7, #12]
  4067ae:	609a      	str	r2, [r3, #8]
  4067b0:	e01e      	b.n	4067f0 <prvCopyDataToQueue+0xa8>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  4067b2:	68fb      	ldr	r3, [r7, #12]
  4067b4:	68da      	ldr	r2, [r3, #12]
  4067b6:	68fb      	ldr	r3, [r7, #12]
  4067b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4067ba:	4610      	mov	r0, r2
  4067bc:	68b9      	ldr	r1, [r7, #8]
  4067be:	461a      	mov	r2, r3
  4067c0:	4b10      	ldr	r3, [pc, #64]	; (406804 <prvCopyDataToQueue+0xbc>)
  4067c2:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  4067c4:	68fb      	ldr	r3, [r7, #12]
  4067c6:	68da      	ldr	r2, [r3, #12]
  4067c8:	68fb      	ldr	r3, [r7, #12]
  4067ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4067cc:	425b      	negs	r3, r3
  4067ce:	441a      	add	r2, r3
  4067d0:	68fb      	ldr	r3, [r7, #12]
  4067d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  4067d4:	68fb      	ldr	r3, [r7, #12]
  4067d6:	68da      	ldr	r2, [r3, #12]
  4067d8:	68fb      	ldr	r3, [r7, #12]
  4067da:	681b      	ldr	r3, [r3, #0]
  4067dc:	429a      	cmp	r2, r3
  4067de:	d207      	bcs.n	4067f0 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4067e0:	68fb      	ldr	r3, [r7, #12]
  4067e2:	685a      	ldr	r2, [r3, #4]
  4067e4:	68fb      	ldr	r3, [r7, #12]
  4067e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4067e8:	425b      	negs	r3, r3
  4067ea:	441a      	add	r2, r3
  4067ec:	68fb      	ldr	r3, [r7, #12]
  4067ee:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4067f0:	68fb      	ldr	r3, [r7, #12]
  4067f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4067f4:	1c5a      	adds	r2, r3, #1
  4067f6:	68fb      	ldr	r3, [r7, #12]
  4067f8:	639a      	str	r2, [r3, #56]	; 0x38
}
  4067fa:	3710      	adds	r7, #16
  4067fc:	46bd      	mov	sp, r7
  4067fe:	bd80      	pop	{r7, pc}
  406800:	004078cd 	.word	0x004078cd
  406804:	0040aad1 	.word	0x0040aad1

00406808 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  406808:	b580      	push	{r7, lr}
  40680a:	b082      	sub	sp, #8
  40680c:	af00      	add	r7, sp, #0
  40680e:	6078      	str	r0, [r7, #4]
  406810:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  406812:	687b      	ldr	r3, [r7, #4]
  406814:	681b      	ldr	r3, [r3, #0]
  406816:	2b00      	cmp	r3, #0
  406818:	d019      	beq.n	40684e <prvCopyDataFromQueue+0x46>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  40681a:	687b      	ldr	r3, [r7, #4]
  40681c:	68da      	ldr	r2, [r3, #12]
  40681e:	687b      	ldr	r3, [r7, #4]
  406820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406822:	441a      	add	r2, r3
  406824:	687b      	ldr	r3, [r7, #4]
  406826:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  406828:	687b      	ldr	r3, [r7, #4]
  40682a:	68da      	ldr	r2, [r3, #12]
  40682c:	687b      	ldr	r3, [r7, #4]
  40682e:	685b      	ldr	r3, [r3, #4]
  406830:	429a      	cmp	r2, r3
  406832:	d303      	bcc.n	40683c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  406834:	687b      	ldr	r3, [r7, #4]
  406836:	681a      	ldr	r2, [r3, #0]
  406838:	687b      	ldr	r3, [r7, #4]
  40683a:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  40683c:	687b      	ldr	r3, [r7, #4]
  40683e:	68da      	ldr	r2, [r3, #12]
  406840:	687b      	ldr	r3, [r7, #4]
  406842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406844:	6838      	ldr	r0, [r7, #0]
  406846:	4611      	mov	r1, r2
  406848:	461a      	mov	r2, r3
  40684a:	4b02      	ldr	r3, [pc, #8]	; (406854 <prvCopyDataFromQueue+0x4c>)
  40684c:	4798      	blx	r3
	}
}
  40684e:	3708      	adds	r7, #8
  406850:	46bd      	mov	sp, r7
  406852:	bd80      	pop	{r7, pc}
  406854:	0040aad1 	.word	0x0040aad1

00406858 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  406858:	b580      	push	{r7, lr}
  40685a:	b082      	sub	sp, #8
  40685c:	af00      	add	r7, sp, #0
  40685e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  406860:	4b23      	ldr	r3, [pc, #140]	; (4068f0 <prvUnlockQueue+0x98>)
  406862:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  406864:	e014      	b.n	406890 <prvUnlockQueue+0x38>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  406866:	687b      	ldr	r3, [r7, #4]
  406868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40686a:	2b00      	cmp	r3, #0
  40686c:	d00f      	beq.n	40688e <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40686e:	687b      	ldr	r3, [r7, #4]
  406870:	3324      	adds	r3, #36	; 0x24
  406872:	4618      	mov	r0, r3
  406874:	4b1f      	ldr	r3, [pc, #124]	; (4068f4 <prvUnlockQueue+0x9c>)
  406876:	4798      	blx	r3
  406878:	4603      	mov	r3, r0
  40687a:	2b00      	cmp	r3, #0
  40687c:	d001      	beq.n	406882 <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  40687e:	4b1e      	ldr	r3, [pc, #120]	; (4068f8 <prvUnlockQueue+0xa0>)
  406880:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  406882:	687b      	ldr	r3, [r7, #4]
  406884:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406886:	1e5a      	subs	r2, r3, #1
  406888:	687b      	ldr	r3, [r7, #4]
  40688a:	649a      	str	r2, [r3, #72]	; 0x48
  40688c:	e000      	b.n	406890 <prvUnlockQueue+0x38>
			}
			else
			{
				break;
  40688e:	e003      	b.n	406898 <prvUnlockQueue+0x40>
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  406890:	687b      	ldr	r3, [r7, #4]
  406892:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406894:	2b00      	cmp	r3, #0
  406896:	dce6      	bgt.n	406866 <prvUnlockQueue+0xe>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  406898:	687b      	ldr	r3, [r7, #4]
  40689a:	f04f 32ff 	mov.w	r2, #4294967295
  40689e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  4068a0:	4b16      	ldr	r3, [pc, #88]	; (4068fc <prvUnlockQueue+0xa4>)
  4068a2:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  4068a4:	4b12      	ldr	r3, [pc, #72]	; (4068f0 <prvUnlockQueue+0x98>)
  4068a6:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4068a8:	e014      	b.n	4068d4 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4068aa:	687b      	ldr	r3, [r7, #4]
  4068ac:	691b      	ldr	r3, [r3, #16]
  4068ae:	2b00      	cmp	r3, #0
  4068b0:	d00f      	beq.n	4068d2 <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4068b2:	687b      	ldr	r3, [r7, #4]
  4068b4:	3310      	adds	r3, #16
  4068b6:	4618      	mov	r0, r3
  4068b8:	4b0e      	ldr	r3, [pc, #56]	; (4068f4 <prvUnlockQueue+0x9c>)
  4068ba:	4798      	blx	r3
  4068bc:	4603      	mov	r3, r0
  4068be:	2b00      	cmp	r3, #0
  4068c0:	d001      	beq.n	4068c6 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  4068c2:	4b0d      	ldr	r3, [pc, #52]	; (4068f8 <prvUnlockQueue+0xa0>)
  4068c4:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  4068c6:	687b      	ldr	r3, [r7, #4]
  4068c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4068ca:	1e5a      	subs	r2, r3, #1
  4068cc:	687b      	ldr	r3, [r7, #4]
  4068ce:	645a      	str	r2, [r3, #68]	; 0x44
  4068d0:	e000      	b.n	4068d4 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
  4068d2:	e003      	b.n	4068dc <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4068d4:	687b      	ldr	r3, [r7, #4]
  4068d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4068d8:	2b00      	cmp	r3, #0
  4068da:	dce6      	bgt.n	4068aa <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  4068dc:	687b      	ldr	r3, [r7, #4]
  4068de:	f04f 32ff 	mov.w	r2, #4294967295
  4068e2:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  4068e4:	4b05      	ldr	r3, [pc, #20]	; (4068fc <prvUnlockQueue+0xa4>)
  4068e6:	4798      	blx	r3
}
  4068e8:	3708      	adds	r7, #8
  4068ea:	46bd      	mov	sp, r7
  4068ec:	bd80      	pop	{r7, pc}
  4068ee:	bf00      	nop
  4068f0:	00405d69 	.word	0x00405d69
  4068f4:	0040734d 	.word	0x0040734d
  4068f8:	004074f5 	.word	0x004074f5
  4068fc:	00405d85 	.word	0x00405d85

00406900 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  406900:	b580      	push	{r7, lr}
  406902:	b084      	sub	sp, #16
  406904:	af00      	add	r7, sp, #0
  406906:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  406908:	4b08      	ldr	r3, [pc, #32]	; (40692c <prvIsQueueEmpty+0x2c>)
  40690a:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  40690c:	687b      	ldr	r3, [r7, #4]
  40690e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  406910:	2b00      	cmp	r3, #0
  406912:	bf14      	ite	ne
  406914:	2300      	movne	r3, #0
  406916:	2301      	moveq	r3, #1
  406918:	b2db      	uxtb	r3, r3
  40691a:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  40691c:	4b04      	ldr	r3, [pc, #16]	; (406930 <prvIsQueueEmpty+0x30>)
  40691e:	4798      	blx	r3

	return xReturn;
  406920:	68fb      	ldr	r3, [r7, #12]
}
  406922:	4618      	mov	r0, r3
  406924:	3710      	adds	r7, #16
  406926:	46bd      	mov	sp, r7
  406928:	bd80      	pop	{r7, pc}
  40692a:	bf00      	nop
  40692c:	00405d69 	.word	0x00405d69
  406930:	00405d85 	.word	0x00405d85

00406934 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  406934:	b580      	push	{r7, lr}
  406936:	b084      	sub	sp, #16
  406938:	af00      	add	r7, sp, #0
  40693a:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  40693c:	4b09      	ldr	r3, [pc, #36]	; (406964 <prvIsQueueFull+0x30>)
  40693e:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  406940:	687b      	ldr	r3, [r7, #4]
  406942:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  406944:	687b      	ldr	r3, [r7, #4]
  406946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406948:	429a      	cmp	r2, r3
  40694a:	bf14      	ite	ne
  40694c:	2300      	movne	r3, #0
  40694e:	2301      	moveq	r3, #1
  406950:	b2db      	uxtb	r3, r3
  406952:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  406954:	4b04      	ldr	r3, [pc, #16]	; (406968 <prvIsQueueFull+0x34>)
  406956:	4798      	blx	r3

	return xReturn;
  406958:	68fb      	ldr	r3, [r7, #12]
}
  40695a:	4618      	mov	r0, r3
  40695c:	3710      	adds	r7, #16
  40695e:	46bd      	mov	sp, r7
  406960:	bd80      	pop	{r7, pc}
  406962:	bf00      	nop
  406964:	00405d69 	.word	0x00405d69
  406968:	00405d85 	.word	0x00405d85

0040696c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  40696c:	b580      	push	{r7, lr}
  40696e:	b082      	sub	sp, #8
  406970:	af00      	add	r7, sp, #0
  406972:	6078      	str	r0, [r7, #4]
  406974:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  406976:	4b12      	ldr	r3, [pc, #72]	; (4069c0 <vQueueWaitForMessageRestricted+0x54>)
  406978:	4798      	blx	r3
  40697a:	687b      	ldr	r3, [r7, #4]
  40697c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40697e:	f1b3 3fff 	cmp.w	r3, #4294967295
  406982:	d102      	bne.n	40698a <vQueueWaitForMessageRestricted+0x1e>
  406984:	687b      	ldr	r3, [r7, #4]
  406986:	2200      	movs	r2, #0
  406988:	645a      	str	r2, [r3, #68]	; 0x44
  40698a:	687b      	ldr	r3, [r7, #4]
  40698c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40698e:	f1b3 3fff 	cmp.w	r3, #4294967295
  406992:	d102      	bne.n	40699a <vQueueWaitForMessageRestricted+0x2e>
  406994:	687b      	ldr	r3, [r7, #4]
  406996:	2200      	movs	r2, #0
  406998:	649a      	str	r2, [r3, #72]	; 0x48
  40699a:	4b0a      	ldr	r3, [pc, #40]	; (4069c4 <vQueueWaitForMessageRestricted+0x58>)
  40699c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  40699e:	687b      	ldr	r3, [r7, #4]
  4069a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4069a2:	2b00      	cmp	r3, #0
  4069a4:	d105      	bne.n	4069b2 <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4069a6:	687b      	ldr	r3, [r7, #4]
  4069a8:	3324      	adds	r3, #36	; 0x24
  4069aa:	4618      	mov	r0, r3
  4069ac:	6839      	ldr	r1, [r7, #0]
  4069ae:	4b06      	ldr	r3, [pc, #24]	; (4069c8 <vQueueWaitForMessageRestricted+0x5c>)
  4069b0:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  4069b2:	6878      	ldr	r0, [r7, #4]
  4069b4:	4b05      	ldr	r3, [pc, #20]	; (4069cc <vQueueWaitForMessageRestricted+0x60>)
  4069b6:	4798      	blx	r3
	}
  4069b8:	3708      	adds	r7, #8
  4069ba:	46bd      	mov	sp, r7
  4069bc:	bd80      	pop	{r7, pc}
  4069be:	bf00      	nop
  4069c0:	00405d69 	.word	0x00405d69
  4069c4:	00405d85 	.word	0x00405d85
  4069c8:	004072ed 	.word	0x004072ed
  4069cc:	00406859 	.word	0x00406859

004069d0 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  4069d0:	b590      	push	{r4, r7, lr}
  4069d2:	b08b      	sub	sp, #44	; 0x2c
  4069d4:	af02      	add	r7, sp, #8
  4069d6:	60f8      	str	r0, [r7, #12]
  4069d8:	60b9      	str	r1, [r7, #8]
  4069da:	603b      	str	r3, [r7, #0]
  4069dc:	4613      	mov	r3, r2
  4069de:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  4069e0:	68fb      	ldr	r3, [r7, #12]
  4069e2:	2b00      	cmp	r3, #0
  4069e4:	d103      	bne.n	4069ee <xTaskGenericCreate+0x1e>
  4069e6:	4b5a      	ldr	r3, [pc, #360]	; (406b50 <xTaskGenericCreate+0x180>)
  4069e8:	4798      	blx	r3
  4069ea:	bf00      	nop
  4069ec:	e7fd      	b.n	4069ea <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  4069ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4069f0:	2b05      	cmp	r3, #5
  4069f2:	d903      	bls.n	4069fc <xTaskGenericCreate+0x2c>
  4069f4:	4b56      	ldr	r3, [pc, #344]	; (406b50 <xTaskGenericCreate+0x180>)
  4069f6:	4798      	blx	r3
  4069f8:	bf00      	nop
  4069fa:	e7fd      	b.n	4069f8 <xTaskGenericCreate+0x28>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  4069fc:	88fb      	ldrh	r3, [r7, #6]
  4069fe:	4618      	mov	r0, r3
  406a00:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  406a02:	4b54      	ldr	r3, [pc, #336]	; (406b54 <xTaskGenericCreate+0x184>)
  406a04:	4798      	blx	r3
  406a06:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  406a08:	69bb      	ldr	r3, [r7, #24]
  406a0a:	2b00      	cmp	r3, #0
  406a0c:	f000 8088 	beq.w	406b20 <xTaskGenericCreate+0x150>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  406a10:	69bb      	ldr	r3, [r7, #24]
  406a12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  406a14:	88fb      	ldrh	r3, [r7, #6]
  406a16:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  406a1a:	3b01      	subs	r3, #1
  406a1c:	009b      	lsls	r3, r3, #2
  406a1e:	4413      	add	r3, r2
  406a20:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  406a22:	697b      	ldr	r3, [r7, #20]
  406a24:	f023 0307 	bic.w	r3, r3, #7
  406a28:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  406a2a:	697b      	ldr	r3, [r7, #20]
  406a2c:	f003 0307 	and.w	r3, r3, #7
  406a30:	2b00      	cmp	r3, #0
  406a32:	d003      	beq.n	406a3c <xTaskGenericCreate+0x6c>
  406a34:	4b46      	ldr	r3, [pc, #280]	; (406b50 <xTaskGenericCreate+0x180>)
  406a36:	4798      	blx	r3
  406a38:	bf00      	nop
  406a3a:	e7fd      	b.n	406a38 <xTaskGenericCreate+0x68>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  406a3c:	88fb      	ldrh	r3, [r7, #6]
  406a3e:	9300      	str	r3, [sp, #0]
  406a40:	69b8      	ldr	r0, [r7, #24]
  406a42:	68b9      	ldr	r1, [r7, #8]
  406a44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  406a46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  406a48:	4c43      	ldr	r4, [pc, #268]	; (406b58 <xTaskGenericCreate+0x188>)
  406a4a:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  406a4c:	6978      	ldr	r0, [r7, #20]
  406a4e:	68f9      	ldr	r1, [r7, #12]
  406a50:	683a      	ldr	r2, [r7, #0]
  406a52:	4b42      	ldr	r3, [pc, #264]	; (406b5c <xTaskGenericCreate+0x18c>)
  406a54:	4798      	blx	r3
  406a56:	4602      	mov	r2, r0
  406a58:	69bb      	ldr	r3, [r7, #24]
  406a5a:	601a      	str	r2, [r3, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  406a5c:	69bb      	ldr	r3, [r7, #24]
  406a5e:	681b      	ldr	r3, [r3, #0]
  406a60:	f003 0307 	and.w	r3, r3, #7
  406a64:	2b00      	cmp	r3, #0
  406a66:	d003      	beq.n	406a70 <xTaskGenericCreate+0xa0>
  406a68:	4b39      	ldr	r3, [pc, #228]	; (406b50 <xTaskGenericCreate+0x180>)
  406a6a:	4798      	blx	r3
  406a6c:	bf00      	nop
  406a6e:	e7fd      	b.n	406a6c <xTaskGenericCreate+0x9c>

		if( ( void * ) pxCreatedTask != NULL )
  406a70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  406a72:	2b00      	cmp	r3, #0
  406a74:	d002      	beq.n	406a7c <xTaskGenericCreate+0xac>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  406a76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  406a78:	69ba      	ldr	r2, [r7, #24]
  406a7a:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  406a7c:	4b38      	ldr	r3, [pc, #224]	; (406b60 <xTaskGenericCreate+0x190>)
  406a7e:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  406a80:	4b38      	ldr	r3, [pc, #224]	; (406b64 <xTaskGenericCreate+0x194>)
  406a82:	681b      	ldr	r3, [r3, #0]
  406a84:	1c5a      	adds	r2, r3, #1
  406a86:	4b37      	ldr	r3, [pc, #220]	; (406b64 <xTaskGenericCreate+0x194>)
  406a88:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
  406a8a:	4b37      	ldr	r3, [pc, #220]	; (406b68 <xTaskGenericCreate+0x198>)
  406a8c:	681b      	ldr	r3, [r3, #0]
  406a8e:	2b00      	cmp	r3, #0
  406a90:	d109      	bne.n	406aa6 <xTaskGenericCreate+0xd6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  406a92:	4b35      	ldr	r3, [pc, #212]	; (406b68 <xTaskGenericCreate+0x198>)
  406a94:	69ba      	ldr	r2, [r7, #24]
  406a96:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  406a98:	4b32      	ldr	r3, [pc, #200]	; (406b64 <xTaskGenericCreate+0x194>)
  406a9a:	681b      	ldr	r3, [r3, #0]
  406a9c:	2b01      	cmp	r3, #1
  406a9e:	d10f      	bne.n	406ac0 <xTaskGenericCreate+0xf0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  406aa0:	4b32      	ldr	r3, [pc, #200]	; (406b6c <xTaskGenericCreate+0x19c>)
  406aa2:	4798      	blx	r3
  406aa4:	e00c      	b.n	406ac0 <xTaskGenericCreate+0xf0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  406aa6:	4b32      	ldr	r3, [pc, #200]	; (406b70 <xTaskGenericCreate+0x1a0>)
  406aa8:	681b      	ldr	r3, [r3, #0]
  406aaa:	2b00      	cmp	r3, #0
  406aac:	d108      	bne.n	406ac0 <xTaskGenericCreate+0xf0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  406aae:	4b2e      	ldr	r3, [pc, #184]	; (406b68 <xTaskGenericCreate+0x198>)
  406ab0:	681b      	ldr	r3, [r3, #0]
  406ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  406ab6:	429a      	cmp	r2, r3
  406ab8:	d802      	bhi.n	406ac0 <xTaskGenericCreate+0xf0>
					{
						pxCurrentTCB = pxNewTCB;
  406aba:	4b2b      	ldr	r3, [pc, #172]	; (406b68 <xTaskGenericCreate+0x198>)
  406abc:	69ba      	ldr	r2, [r7, #24]
  406abe:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  406ac0:	69bb      	ldr	r3, [r7, #24]
  406ac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406ac4:	4b2b      	ldr	r3, [pc, #172]	; (406b74 <xTaskGenericCreate+0x1a4>)
  406ac6:	681b      	ldr	r3, [r3, #0]
  406ac8:	429a      	cmp	r2, r3
  406aca:	d903      	bls.n	406ad4 <xTaskGenericCreate+0x104>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  406acc:	69bb      	ldr	r3, [r7, #24]
  406ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406ad0:	4b28      	ldr	r3, [pc, #160]	; (406b74 <xTaskGenericCreate+0x1a4>)
  406ad2:	601a      	str	r2, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  406ad4:	4b28      	ldr	r3, [pc, #160]	; (406b78 <xTaskGenericCreate+0x1a8>)
  406ad6:	681a      	ldr	r2, [r3, #0]
  406ad8:	69bb      	ldr	r3, [r7, #24]
  406ada:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  406adc:	4b26      	ldr	r3, [pc, #152]	; (406b78 <xTaskGenericCreate+0x1a8>)
  406ade:	681b      	ldr	r3, [r3, #0]
  406ae0:	1c5a      	adds	r2, r3, #1
  406ae2:	4b25      	ldr	r3, [pc, #148]	; (406b78 <xTaskGenericCreate+0x1a8>)
  406ae4:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  406ae6:	69bb      	ldr	r3, [r7, #24]
  406ae8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406aea:	4b24      	ldr	r3, [pc, #144]	; (406b7c <xTaskGenericCreate+0x1ac>)
  406aec:	681b      	ldr	r3, [r3, #0]
  406aee:	429a      	cmp	r2, r3
  406af0:	d903      	bls.n	406afa <xTaskGenericCreate+0x12a>
  406af2:	69bb      	ldr	r3, [r7, #24]
  406af4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406af6:	4b21      	ldr	r3, [pc, #132]	; (406b7c <xTaskGenericCreate+0x1ac>)
  406af8:	601a      	str	r2, [r3, #0]
  406afa:	69bb      	ldr	r3, [r7, #24]
  406afc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406afe:	4613      	mov	r3, r2
  406b00:	009b      	lsls	r3, r3, #2
  406b02:	4413      	add	r3, r2
  406b04:	009b      	lsls	r3, r3, #2
  406b06:	4a1e      	ldr	r2, [pc, #120]	; (406b80 <xTaskGenericCreate+0x1b0>)
  406b08:	441a      	add	r2, r3
  406b0a:	69bb      	ldr	r3, [r7, #24]
  406b0c:	3304      	adds	r3, #4
  406b0e:	4610      	mov	r0, r2
  406b10:	4619      	mov	r1, r3
  406b12:	4b1c      	ldr	r3, [pc, #112]	; (406b84 <xTaskGenericCreate+0x1b4>)
  406b14:	4798      	blx	r3

			xReturn = pdPASS;
  406b16:	2301      	movs	r3, #1
  406b18:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  406b1a:	4b1b      	ldr	r3, [pc, #108]	; (406b88 <xTaskGenericCreate+0x1b8>)
  406b1c:	4798      	blx	r3
  406b1e:	e002      	b.n	406b26 <xTaskGenericCreate+0x156>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  406b20:	f04f 33ff 	mov.w	r3, #4294967295
  406b24:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  406b26:	69fb      	ldr	r3, [r7, #28]
  406b28:	2b01      	cmp	r3, #1
  406b2a:	d10b      	bne.n	406b44 <xTaskGenericCreate+0x174>
	{
		if( xSchedulerRunning != pdFALSE )
  406b2c:	4b10      	ldr	r3, [pc, #64]	; (406b70 <xTaskGenericCreate+0x1a0>)
  406b2e:	681b      	ldr	r3, [r3, #0]
  406b30:	2b00      	cmp	r3, #0
  406b32:	d007      	beq.n	406b44 <xTaskGenericCreate+0x174>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  406b34:	4b0c      	ldr	r3, [pc, #48]	; (406b68 <xTaskGenericCreate+0x198>)
  406b36:	681b      	ldr	r3, [r3, #0]
  406b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  406b3c:	429a      	cmp	r2, r3
  406b3e:	d201      	bcs.n	406b44 <xTaskGenericCreate+0x174>
			{
				portYIELD_WITHIN_API();
  406b40:	4b12      	ldr	r3, [pc, #72]	; (406b8c <xTaskGenericCreate+0x1bc>)
  406b42:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  406b44:	69fb      	ldr	r3, [r7, #28]
}
  406b46:	4618      	mov	r0, r3
  406b48:	3724      	adds	r7, #36	; 0x24
  406b4a:	46bd      	mov	sp, r7
  406b4c:	bd90      	pop	{r4, r7, pc}
  406b4e:	bf00      	nop
  406b50:	00405dad 	.word	0x00405dad
  406b54:	0040772d 	.word	0x0040772d
  406b58:	0040753d 	.word	0x0040753d
  406b5c:	00405c89 	.word	0x00405c89
  406b60:	00405d69 	.word	0x00405d69
  406b64:	20003e58 	.word	0x20003e58
  406b68:	20003d6c 	.word	0x20003d6c
  406b6c:	004075b1 	.word	0x004075b1
  406b70:	20003e68 	.word	0x20003e68
  406b74:	20003e60 	.word	0x20003e60
  406b78:	20003e7c 	.word	0x20003e7c
  406b7c:	20003e64 	.word	0x20003e64
  406b80:	20003d70 	.word	0x20003d70
  406b84:	00405ad5 	.word	0x00405ad5
  406b88:	00405d85 	.word	0x00405d85
  406b8c:	00405d51 	.word	0x00405d51

00406b90 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
  406b90:	b580      	push	{r7, lr}
  406b92:	b084      	sub	sp, #16
  406b94:	af00      	add	r7, sp, #0
  406b96:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  406b98:	4b1e      	ldr	r3, [pc, #120]	; (406c14 <vTaskDelete+0x84>)
  406b9a:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
  406b9c:	4b1e      	ldr	r3, [pc, #120]	; (406c18 <vTaskDelete+0x88>)
  406b9e:	681b      	ldr	r3, [r3, #0]
  406ba0:	687a      	ldr	r2, [r7, #4]
  406ba2:	429a      	cmp	r2, r3
  406ba4:	d101      	bne.n	406baa <vTaskDelete+0x1a>
			{
				pxTaskToDelete = NULL;
  406ba6:	2300      	movs	r3, #0
  406ba8:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
  406baa:	687b      	ldr	r3, [r7, #4]
  406bac:	2b00      	cmp	r3, #0
  406bae:	d102      	bne.n	406bb6 <vTaskDelete+0x26>
  406bb0:	4b19      	ldr	r3, [pc, #100]	; (406c18 <vTaskDelete+0x88>)
  406bb2:	681b      	ldr	r3, [r3, #0]
  406bb4:	e000      	b.n	406bb8 <vTaskDelete+0x28>
  406bb6:	687b      	ldr	r3, [r7, #4]
  406bb8:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  406bba:	68fb      	ldr	r3, [r7, #12]
  406bbc:	3304      	adds	r3, #4
  406bbe:	4618      	mov	r0, r3
  406bc0:	4b16      	ldr	r3, [pc, #88]	; (406c1c <vTaskDelete+0x8c>)
  406bc2:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  406bc4:	68fb      	ldr	r3, [r7, #12]
  406bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  406bc8:	2b00      	cmp	r3, #0
  406bca:	d004      	beq.n	406bd6 <vTaskDelete+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  406bcc:	68fb      	ldr	r3, [r7, #12]
  406bce:	3318      	adds	r3, #24
  406bd0:	4618      	mov	r0, r3
  406bd2:	4b12      	ldr	r3, [pc, #72]	; (406c1c <vTaskDelete+0x8c>)
  406bd4:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
  406bd6:	68fb      	ldr	r3, [r7, #12]
  406bd8:	3304      	adds	r3, #4
  406bda:	4811      	ldr	r0, [pc, #68]	; (406c20 <vTaskDelete+0x90>)
  406bdc:	4619      	mov	r1, r3
  406bde:	4b11      	ldr	r3, [pc, #68]	; (406c24 <vTaskDelete+0x94>)
  406be0:	4798      	blx	r3

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
  406be2:	4b11      	ldr	r3, [pc, #68]	; (406c28 <vTaskDelete+0x98>)
  406be4:	681b      	ldr	r3, [r3, #0]
  406be6:	1c5a      	adds	r2, r3, #1
  406be8:	4b0f      	ldr	r3, [pc, #60]	; (406c28 <vTaskDelete+0x98>)
  406bea:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
  406bec:	4b0f      	ldr	r3, [pc, #60]	; (406c2c <vTaskDelete+0x9c>)
  406bee:	681b      	ldr	r3, [r3, #0]
  406bf0:	1c5a      	adds	r2, r3, #1
  406bf2:	4b0e      	ldr	r3, [pc, #56]	; (406c2c <vTaskDelete+0x9c>)
  406bf4:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
  406bf6:	4b0e      	ldr	r3, [pc, #56]	; (406c30 <vTaskDelete+0xa0>)
  406bf8:	4798      	blx	r3

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
  406bfa:	4b0e      	ldr	r3, [pc, #56]	; (406c34 <vTaskDelete+0xa4>)
  406bfc:	681b      	ldr	r3, [r3, #0]
  406bfe:	2b00      	cmp	r3, #0
  406c00:	d004      	beq.n	406c0c <vTaskDelete+0x7c>
		{
			if( ( void * ) pxTaskToDelete == NULL )
  406c02:	687b      	ldr	r3, [r7, #4]
  406c04:	2b00      	cmp	r3, #0
  406c06:	d101      	bne.n	406c0c <vTaskDelete+0x7c>
			{
				portYIELD_WITHIN_API();
  406c08:	4b0b      	ldr	r3, [pc, #44]	; (406c38 <vTaskDelete+0xa8>)
  406c0a:	4798      	blx	r3
			}
		}
	}
  406c0c:	3710      	adds	r7, #16
  406c0e:	46bd      	mov	sp, r7
  406c10:	bd80      	pop	{r7, pc}
  406c12:	bf00      	nop
  406c14:	00405d69 	.word	0x00405d69
  406c18:	20003d6c 	.word	0x20003d6c
  406c1c:	00405b95 	.word	0x00405b95
  406c20:	20003e2c 	.word	0x20003e2c
  406c24:	00405ad5 	.word	0x00405ad5
  406c28:	20003e40 	.word	0x20003e40
  406c2c:	20003e7c 	.word	0x20003e7c
  406c30:	00405d85 	.word	0x00405d85
  406c34:	20003e68 	.word	0x20003e68
  406c38:	00405d51 	.word	0x00405d51

00406c3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  406c3c:	b580      	push	{r7, lr}
  406c3e:	b084      	sub	sp, #16
  406c40:	af00      	add	r7, sp, #0
  406c42:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  406c44:	2300      	movs	r3, #0
  406c46:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  406c48:	687b      	ldr	r3, [r7, #4]
  406c4a:	2b00      	cmp	r3, #0
  406c4c:	d012      	beq.n	406c74 <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
  406c4e:	4b0d      	ldr	r3, [pc, #52]	; (406c84 <vTaskDelay+0x48>)
  406c50:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  406c52:	4b0d      	ldr	r3, [pc, #52]	; (406c88 <vTaskDelay+0x4c>)
  406c54:	681a      	ldr	r2, [r3, #0]
  406c56:	687b      	ldr	r3, [r7, #4]
  406c58:	4413      	add	r3, r2
  406c5a:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  406c5c:	4b0b      	ldr	r3, [pc, #44]	; (406c8c <vTaskDelay+0x50>)
  406c5e:	681b      	ldr	r3, [r3, #0]
  406c60:	3304      	adds	r3, #4
  406c62:	4618      	mov	r0, r3
  406c64:	4b0a      	ldr	r3, [pc, #40]	; (406c90 <vTaskDelay+0x54>)
  406c66:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  406c68:	68b8      	ldr	r0, [r7, #8]
  406c6a:	4b0a      	ldr	r3, [pc, #40]	; (406c94 <vTaskDelay+0x58>)
  406c6c:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  406c6e:	4b0a      	ldr	r3, [pc, #40]	; (406c98 <vTaskDelay+0x5c>)
  406c70:	4798      	blx	r3
  406c72:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  406c74:	68fb      	ldr	r3, [r7, #12]
  406c76:	2b00      	cmp	r3, #0
  406c78:	d101      	bne.n	406c7e <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
  406c7a:	4b08      	ldr	r3, [pc, #32]	; (406c9c <vTaskDelay+0x60>)
  406c7c:	4798      	blx	r3
		}
	}
  406c7e:	3710      	adds	r7, #16
  406c80:	46bd      	mov	sp, r7
  406c82:	bd80      	pop	{r7, pc}
  406c84:	00406edd 	.word	0x00406edd
  406c88:	20003e5c 	.word	0x20003e5c
  406c8c:	20003d6c 	.word	0x20003d6c
  406c90:	00405b95 	.word	0x00405b95
  406c94:	004076bd 	.word	0x004076bd
  406c98:	00406ef9 	.word	0x00406ef9
  406c9c:	00405d51 	.word	0x00405d51

00406ca0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle pxTaskToSuspend )
	{
  406ca0:	b580      	push	{r7, lr}
  406ca2:	b084      	sub	sp, #16
  406ca4:	af00      	add	r7, sp, #0
  406ca6:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  406ca8:	4b1f      	ldr	r3, [pc, #124]	; (406d28 <vTaskSuspend+0x88>)
  406caa:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
  406cac:	4b1f      	ldr	r3, [pc, #124]	; (406d2c <vTaskSuspend+0x8c>)
  406cae:	681b      	ldr	r3, [r3, #0]
  406cb0:	687a      	ldr	r2, [r7, #4]
  406cb2:	429a      	cmp	r2, r3
  406cb4:	d101      	bne.n	406cba <vTaskSuspend+0x1a>
			{
				pxTaskToSuspend = NULL;
  406cb6:	2300      	movs	r3, #0
  406cb8:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
  406cba:	687b      	ldr	r3, [r7, #4]
  406cbc:	2b00      	cmp	r3, #0
  406cbe:	d102      	bne.n	406cc6 <vTaskSuspend+0x26>
  406cc0:	4b1a      	ldr	r3, [pc, #104]	; (406d2c <vTaskSuspend+0x8c>)
  406cc2:	681b      	ldr	r3, [r3, #0]
  406cc4:	e000      	b.n	406cc8 <vTaskSuspend+0x28>
  406cc6:	687b      	ldr	r3, [r7, #4]
  406cc8:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  406cca:	68fb      	ldr	r3, [r7, #12]
  406ccc:	3304      	adds	r3, #4
  406cce:	4618      	mov	r0, r3
  406cd0:	4b17      	ldr	r3, [pc, #92]	; (406d30 <vTaskSuspend+0x90>)
  406cd2:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  406cd4:	68fb      	ldr	r3, [r7, #12]
  406cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  406cd8:	2b00      	cmp	r3, #0
  406cda:	d004      	beq.n	406ce6 <vTaskSuspend+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  406cdc:	68fb      	ldr	r3, [r7, #12]
  406cde:	3318      	adds	r3, #24
  406ce0:	4618      	mov	r0, r3
  406ce2:	4b13      	ldr	r3, [pc, #76]	; (406d30 <vTaskSuspend+0x90>)
  406ce4:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
  406ce6:	68fb      	ldr	r3, [r7, #12]
  406ce8:	3304      	adds	r3, #4
  406cea:	4812      	ldr	r0, [pc, #72]	; (406d34 <vTaskSuspend+0x94>)
  406cec:	4619      	mov	r1, r3
  406cee:	4b12      	ldr	r3, [pc, #72]	; (406d38 <vTaskSuspend+0x98>)
  406cf0:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
  406cf2:	4b12      	ldr	r3, [pc, #72]	; (406d3c <vTaskSuspend+0x9c>)
  406cf4:	4798      	blx	r3

		if( ( void * ) pxTaskToSuspend == NULL )
  406cf6:	687b      	ldr	r3, [r7, #4]
  406cf8:	2b00      	cmp	r3, #0
  406cfa:	d112      	bne.n	406d22 <vTaskSuspend+0x82>
		{
			if( xSchedulerRunning != pdFALSE )
  406cfc:	4b10      	ldr	r3, [pc, #64]	; (406d40 <vTaskSuspend+0xa0>)
  406cfe:	681b      	ldr	r3, [r3, #0]
  406d00:	2b00      	cmp	r3, #0
  406d02:	d002      	beq.n	406d0a <vTaskSuspend+0x6a>
			{
				/* We have just suspended the current task. */
				portYIELD_WITHIN_API();
  406d04:	4b0f      	ldr	r3, [pc, #60]	; (406d44 <vTaskSuspend+0xa4>)
  406d06:	4798      	blx	r3
  406d08:	e00b      	b.n	406d22 <vTaskSuspend+0x82>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
  406d0a:	4b0a      	ldr	r3, [pc, #40]	; (406d34 <vTaskSuspend+0x94>)
  406d0c:	681a      	ldr	r2, [r3, #0]
  406d0e:	4b0e      	ldr	r3, [pc, #56]	; (406d48 <vTaskSuspend+0xa8>)
  406d10:	681b      	ldr	r3, [r3, #0]
  406d12:	429a      	cmp	r2, r3
  406d14:	d103      	bne.n	406d1e <vTaskSuspend+0x7e>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
  406d16:	4b05      	ldr	r3, [pc, #20]	; (406d2c <vTaskSuspend+0x8c>)
  406d18:	2200      	movs	r2, #0
  406d1a:	601a      	str	r2, [r3, #0]
  406d1c:	e001      	b.n	406d22 <vTaskSuspend+0x82>
				}
				else
				{
					vTaskSwitchContext();
  406d1e:	4b0b      	ldr	r3, [pc, #44]	; (406d4c <vTaskSuspend+0xac>)
  406d20:	4798      	blx	r3
				}
			}
		}
	}
  406d22:	3710      	adds	r7, #16
  406d24:	46bd      	mov	sp, r7
  406d26:	bd80      	pop	{r7, pc}
  406d28:	00405d69 	.word	0x00405d69
  406d2c:	20003d6c 	.word	0x20003d6c
  406d30:	00405b95 	.word	0x00405b95
  406d34:	20003e44 	.word	0x20003e44
  406d38:	00405ad5 	.word	0x00405ad5
  406d3c:	00405d85 	.word	0x00405d85
  406d40:	20003e68 	.word	0x20003e68
  406d44:	00405d51 	.word	0x00405d51
  406d48:	20003e58 	.word	0x20003e58
  406d4c:	004071a1 	.word	0x004071a1

00406d50 <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
  406d50:	b580      	push	{r7, lr}
  406d52:	b084      	sub	sp, #16
  406d54:	af00      	add	r7, sp, #0
  406d56:	6078      	str	r0, [r7, #4]
	portBASE_TYPE xReturn = pdFALSE;
  406d58:	2300      	movs	r3, #0
  406d5a:	60fb      	str	r3, [r7, #12]
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;
  406d5c:	687b      	ldr	r3, [r7, #4]
  406d5e:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
  406d60:	687b      	ldr	r3, [r7, #4]
  406d62:	2b00      	cmp	r3, #0
  406d64:	d103      	bne.n	406d6e <xTaskIsTaskSuspended+0x1e>
  406d66:	4b0c      	ldr	r3, [pc, #48]	; (406d98 <xTaskIsTaskSuspended+0x48>)
  406d68:	4798      	blx	r3
  406d6a:	bf00      	nop
  406d6c:	e7fd      	b.n	406d6a <xTaskIsTaskSuspended+0x1a>

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
  406d6e:	68bb      	ldr	r3, [r7, #8]
  406d70:	695a      	ldr	r2, [r3, #20]
  406d72:	4b0a      	ldr	r3, [pc, #40]	; (406d9c <xTaskIsTaskSuspended+0x4c>)
  406d74:	429a      	cmp	r2, r3
  406d76:	d10a      	bne.n	406d8e <xTaskIsTaskSuspended+0x3e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
  406d78:	68bb      	ldr	r3, [r7, #8]
  406d7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  406d7c:	4b08      	ldr	r3, [pc, #32]	; (406da0 <xTaskIsTaskSuspended+0x50>)
  406d7e:	429a      	cmp	r2, r3
  406d80:	d005      	beq.n	406d8e <xTaskIsTaskSuspended+0x3e>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
  406d82:	68bb      	ldr	r3, [r7, #8]
  406d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  406d86:	2b00      	cmp	r3, #0
  406d88:	d101      	bne.n	406d8e <xTaskIsTaskSuspended+0x3e>
				{
					xReturn = pdTRUE;
  406d8a:	2301      	movs	r3, #1
  406d8c:	60fb      	str	r3, [r7, #12]
				}
			}
		}

		return xReturn;
  406d8e:	68fb      	ldr	r3, [r7, #12]
	}
  406d90:	4618      	mov	r0, r3
  406d92:	3710      	adds	r7, #16
  406d94:	46bd      	mov	sp, r7
  406d96:	bd80      	pop	{r7, pc}
  406d98:	00405dad 	.word	0x00405dad
  406d9c:	20003e44 	.word	0x20003e44
  406da0:	20003e18 	.word	0x20003e18

00406da4 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( xTaskHandle pxTaskToResume )
	{
  406da4:	b580      	push	{r7, lr}
  406da6:	b084      	sub	sp, #16
  406da8:	af00      	add	r7, sp, #0
  406daa:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		/* It does not make sense to resume the calling task. */
		configASSERT( pxTaskToResume );
  406dac:	687b      	ldr	r3, [r7, #4]
  406dae:	2b00      	cmp	r3, #0
  406db0:	d103      	bne.n	406dba <vTaskResume+0x16>
  406db2:	4b20      	ldr	r3, [pc, #128]	; (406e34 <vTaskResume+0x90>)
  406db4:	4798      	blx	r3
  406db6:	bf00      	nop
  406db8:	e7fd      	b.n	406db6 <vTaskResume+0x12>

		/* Remove the task from whichever list it is currently in, and place
		it in the ready list. */
		pxTCB = ( tskTCB * ) pxTaskToResume;
  406dba:	687b      	ldr	r3, [r7, #4]
  406dbc:	60fb      	str	r3, [r7, #12]

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
  406dbe:	68fb      	ldr	r3, [r7, #12]
  406dc0:	2b00      	cmp	r3, #0
  406dc2:	d034      	beq.n	406e2e <vTaskResume+0x8a>
  406dc4:	4b1c      	ldr	r3, [pc, #112]	; (406e38 <vTaskResume+0x94>)
  406dc6:	681b      	ldr	r3, [r3, #0]
  406dc8:	68fa      	ldr	r2, [r7, #12]
  406dca:	429a      	cmp	r2, r3
  406dcc:	d02f      	beq.n	406e2e <vTaskResume+0x8a>
		{
			taskENTER_CRITICAL();
  406dce:	4b1b      	ldr	r3, [pc, #108]	; (406e3c <vTaskResume+0x98>)
  406dd0:	4798      	blx	r3
			{
				if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
  406dd2:	68f8      	ldr	r0, [r7, #12]
  406dd4:	4b1a      	ldr	r3, [pc, #104]	; (406e40 <vTaskResume+0x9c>)
  406dd6:	4798      	blx	r3
  406dd8:	4603      	mov	r3, r0
  406dda:	2b01      	cmp	r3, #1
  406ddc:	d125      	bne.n	406e2a <vTaskResume+0x86>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					uxListRemove(  &( pxTCB->xGenericListItem ) );
  406dde:	68fb      	ldr	r3, [r7, #12]
  406de0:	3304      	adds	r3, #4
  406de2:	4618      	mov	r0, r3
  406de4:	4b17      	ldr	r3, [pc, #92]	; (406e44 <vTaskResume+0xa0>)
  406de6:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  406de8:	68fb      	ldr	r3, [r7, #12]
  406dea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406dec:	4b16      	ldr	r3, [pc, #88]	; (406e48 <vTaskResume+0xa4>)
  406dee:	681b      	ldr	r3, [r3, #0]
  406df0:	429a      	cmp	r2, r3
  406df2:	d903      	bls.n	406dfc <vTaskResume+0x58>
  406df4:	68fb      	ldr	r3, [r7, #12]
  406df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406df8:	4b13      	ldr	r3, [pc, #76]	; (406e48 <vTaskResume+0xa4>)
  406dfa:	601a      	str	r2, [r3, #0]
  406dfc:	68fb      	ldr	r3, [r7, #12]
  406dfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406e00:	4613      	mov	r3, r2
  406e02:	009b      	lsls	r3, r3, #2
  406e04:	4413      	add	r3, r2
  406e06:	009b      	lsls	r3, r3, #2
  406e08:	4a10      	ldr	r2, [pc, #64]	; (406e4c <vTaskResume+0xa8>)
  406e0a:	441a      	add	r2, r3
  406e0c:	68fb      	ldr	r3, [r7, #12]
  406e0e:	3304      	adds	r3, #4
  406e10:	4610      	mov	r0, r2
  406e12:	4619      	mov	r1, r3
  406e14:	4b0e      	ldr	r3, [pc, #56]	; (406e50 <vTaskResume+0xac>)
  406e16:	4798      	blx	r3

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  406e18:	68fb      	ldr	r3, [r7, #12]
  406e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406e1c:	4b06      	ldr	r3, [pc, #24]	; (406e38 <vTaskResume+0x94>)
  406e1e:	681b      	ldr	r3, [r3, #0]
  406e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406e22:	429a      	cmp	r2, r3
  406e24:	d301      	bcc.n	406e2a <vTaskResume+0x86>
					{
						/* This yield may not cause the task just resumed to run, but
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
  406e26:	4b0b      	ldr	r3, [pc, #44]	; (406e54 <vTaskResume+0xb0>)
  406e28:	4798      	blx	r3
					}
				}
			}
			taskEXIT_CRITICAL();
  406e2a:	4b0b      	ldr	r3, [pc, #44]	; (406e58 <vTaskResume+0xb4>)
  406e2c:	4798      	blx	r3
		}
	}
  406e2e:	3710      	adds	r7, #16
  406e30:	46bd      	mov	sp, r7
  406e32:	bd80      	pop	{r7, pc}
  406e34:	00405dad 	.word	0x00405dad
  406e38:	20003d6c 	.word	0x20003d6c
  406e3c:	00405d69 	.word	0x00405d69
  406e40:	00406d51 	.word	0x00406d51
  406e44:	00405b95 	.word	0x00405b95
  406e48:	20003e64 	.word	0x20003e64
  406e4c:	20003d70 	.word	0x20003d70
  406e50:	00405ad5 	.word	0x00405ad5
  406e54:	00405d51 	.word	0x00405d51
  406e58:	00405d85 	.word	0x00405d85

00406e5c <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  406e5c:	b590      	push	{r4, r7, lr}
  406e5e:	b087      	sub	sp, #28
  406e60:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  406e62:	2300      	movs	r3, #0
  406e64:	9300      	str	r3, [sp, #0]
  406e66:	2300      	movs	r3, #0
  406e68:	9301      	str	r3, [sp, #4]
  406e6a:	2300      	movs	r3, #0
  406e6c:	9302      	str	r3, [sp, #8]
  406e6e:	2300      	movs	r3, #0
  406e70:	9303      	str	r3, [sp, #12]
  406e72:	4812      	ldr	r0, [pc, #72]	; (406ebc <vTaskStartScheduler+0x60>)
  406e74:	4912      	ldr	r1, [pc, #72]	; (406ec0 <vTaskStartScheduler+0x64>)
  406e76:	2246      	movs	r2, #70	; 0x46
  406e78:	2300      	movs	r3, #0
  406e7a:	4c12      	ldr	r4, [pc, #72]	; (406ec4 <vTaskStartScheduler+0x68>)
  406e7c:	47a0      	blx	r4
  406e7e:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  406e80:	687b      	ldr	r3, [r7, #4]
  406e82:	2b01      	cmp	r3, #1
  406e84:	d102      	bne.n	406e8c <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  406e86:	4b10      	ldr	r3, [pc, #64]	; (406ec8 <vTaskStartScheduler+0x6c>)
  406e88:	4798      	blx	r3
  406e8a:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  406e8c:	687b      	ldr	r3, [r7, #4]
  406e8e:	2b01      	cmp	r3, #1
  406e90:	d109      	bne.n	406ea6 <vTaskStartScheduler+0x4a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  406e92:	4b0e      	ldr	r3, [pc, #56]	; (406ecc <vTaskStartScheduler+0x70>)
  406e94:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  406e96:	4b0e      	ldr	r3, [pc, #56]	; (406ed0 <vTaskStartScheduler+0x74>)
  406e98:	2201      	movs	r2, #1
  406e9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  406e9c:	4b0d      	ldr	r3, [pc, #52]	; (406ed4 <vTaskStartScheduler+0x78>)
  406e9e:	2200      	movs	r2, #0
  406ea0:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  406ea2:	4b0d      	ldr	r3, [pc, #52]	; (406ed8 <vTaskStartScheduler+0x7c>)
  406ea4:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  406ea6:	687b      	ldr	r3, [r7, #4]
  406ea8:	2b00      	cmp	r3, #0
  406eaa:	d103      	bne.n	406eb4 <vTaskStartScheduler+0x58>
  406eac:	4b07      	ldr	r3, [pc, #28]	; (406ecc <vTaskStartScheduler+0x70>)
  406eae:	4798      	blx	r3
  406eb0:	bf00      	nop
  406eb2:	e7fd      	b.n	406eb0 <vTaskStartScheduler+0x54>
}
  406eb4:	370c      	adds	r7, #12
  406eb6:	46bd      	mov	sp, r7
  406eb8:	bd90      	pop	{r4, r7, pc}
  406eba:	bf00      	nop
  406ebc:	0040750d 	.word	0x0040750d
  406ec0:	00413030 	.word	0x00413030
  406ec4:	004069d1 	.word	0x004069d1
  406ec8:	00407951 	.word	0x00407951
  406ecc:	00405dad 	.word	0x00405dad
  406ed0:	20003e68 	.word	0x20003e68
  406ed4:	20003e5c 	.word	0x20003e5c
  406ed8:	00405d11 	.word	0x00405d11

00406edc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  406edc:	b480      	push	{r7}
  406ede:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  406ee0:	4b04      	ldr	r3, [pc, #16]	; (406ef4 <vTaskSuspendAll+0x18>)
  406ee2:	681b      	ldr	r3, [r3, #0]
  406ee4:	1c5a      	adds	r2, r3, #1
  406ee6:	4b03      	ldr	r3, [pc, #12]	; (406ef4 <vTaskSuspendAll+0x18>)
  406ee8:	601a      	str	r2, [r3, #0]
}
  406eea:	46bd      	mov	sp, r7
  406eec:	f85d 7b04 	ldr.w	r7, [sp], #4
  406ef0:	4770      	bx	lr
  406ef2:	bf00      	nop
  406ef4:	20003e6c 	.word	0x20003e6c

00406ef8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  406ef8:	b590      	push	{r4, r7, lr}
  406efa:	b083      	sub	sp, #12
  406efc:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  406efe:	2300      	movs	r3, #0
  406f00:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  406f02:	4b36      	ldr	r3, [pc, #216]	; (406fdc <xTaskResumeAll+0xe4>)
  406f04:	681b      	ldr	r3, [r3, #0]
  406f06:	2b00      	cmp	r3, #0
  406f08:	d103      	bne.n	406f12 <xTaskResumeAll+0x1a>
  406f0a:	4b35      	ldr	r3, [pc, #212]	; (406fe0 <xTaskResumeAll+0xe8>)
  406f0c:	4798      	blx	r3
  406f0e:	bf00      	nop
  406f10:	e7fd      	b.n	406f0e <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  406f12:	4b34      	ldr	r3, [pc, #208]	; (406fe4 <xTaskResumeAll+0xec>)
  406f14:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  406f16:	4b31      	ldr	r3, [pc, #196]	; (406fdc <xTaskResumeAll+0xe4>)
  406f18:	681b      	ldr	r3, [r3, #0]
  406f1a:	1e5a      	subs	r2, r3, #1
  406f1c:	4b2f      	ldr	r3, [pc, #188]	; (406fdc <xTaskResumeAll+0xe4>)
  406f1e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  406f20:	4b2e      	ldr	r3, [pc, #184]	; (406fdc <xTaskResumeAll+0xe4>)
  406f22:	681b      	ldr	r3, [r3, #0]
  406f24:	2b00      	cmp	r3, #0
  406f26:	d152      	bne.n	406fce <xTaskResumeAll+0xd6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  406f28:	4b2f      	ldr	r3, [pc, #188]	; (406fe8 <xTaskResumeAll+0xf0>)
  406f2a:	681b      	ldr	r3, [r3, #0]
  406f2c:	2b00      	cmp	r3, #0
  406f2e:	d04e      	beq.n	406fce <xTaskResumeAll+0xd6>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  406f30:	2300      	movs	r3, #0
  406f32:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  406f34:	e027      	b.n	406f86 <xTaskResumeAll+0x8e>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  406f36:	4b2d      	ldr	r3, [pc, #180]	; (406fec <xTaskResumeAll+0xf4>)
  406f38:	68db      	ldr	r3, [r3, #12]
  406f3a:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  406f3c:	f104 0318 	add.w	r3, r4, #24
  406f40:	4618      	mov	r0, r3
  406f42:	4b2b      	ldr	r3, [pc, #172]	; (406ff0 <xTaskResumeAll+0xf8>)
  406f44:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  406f46:	1d23      	adds	r3, r4, #4
  406f48:	4618      	mov	r0, r3
  406f4a:	4b29      	ldr	r3, [pc, #164]	; (406ff0 <xTaskResumeAll+0xf8>)
  406f4c:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  406f4e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  406f50:	4b28      	ldr	r3, [pc, #160]	; (406ff4 <xTaskResumeAll+0xfc>)
  406f52:	681b      	ldr	r3, [r3, #0]
  406f54:	429a      	cmp	r2, r3
  406f56:	d902      	bls.n	406f5e <xTaskResumeAll+0x66>
  406f58:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  406f5a:	4b26      	ldr	r3, [pc, #152]	; (406ff4 <xTaskResumeAll+0xfc>)
  406f5c:	601a      	str	r2, [r3, #0]
  406f5e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  406f60:	4613      	mov	r3, r2
  406f62:	009b      	lsls	r3, r3, #2
  406f64:	4413      	add	r3, r2
  406f66:	009b      	lsls	r3, r3, #2
  406f68:	4a23      	ldr	r2, [pc, #140]	; (406ff8 <xTaskResumeAll+0x100>)
  406f6a:	441a      	add	r2, r3
  406f6c:	1d23      	adds	r3, r4, #4
  406f6e:	4610      	mov	r0, r2
  406f70:	4619      	mov	r1, r3
  406f72:	4b22      	ldr	r3, [pc, #136]	; (406ffc <xTaskResumeAll+0x104>)
  406f74:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  406f76:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  406f78:	4b21      	ldr	r3, [pc, #132]	; (407000 <xTaskResumeAll+0x108>)
  406f7a:	681b      	ldr	r3, [r3, #0]
  406f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406f7e:	429a      	cmp	r2, r3
  406f80:	d301      	bcc.n	406f86 <xTaskResumeAll+0x8e>
					{
						xYieldRequired = pdTRUE;
  406f82:	2301      	movs	r3, #1
  406f84:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  406f86:	4b19      	ldr	r3, [pc, #100]	; (406fec <xTaskResumeAll+0xf4>)
  406f88:	681b      	ldr	r3, [r3, #0]
  406f8a:	2b00      	cmp	r3, #0
  406f8c:	d1d3      	bne.n	406f36 <xTaskResumeAll+0x3e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  406f8e:	4b1d      	ldr	r3, [pc, #116]	; (407004 <xTaskResumeAll+0x10c>)
  406f90:	681b      	ldr	r3, [r3, #0]
  406f92:	2b00      	cmp	r3, #0
  406f94:	d00d      	beq.n	406fb2 <xTaskResumeAll+0xba>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  406f96:	e006      	b.n	406fa6 <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  406f98:	4b1b      	ldr	r3, [pc, #108]	; (407008 <xTaskResumeAll+0x110>)
  406f9a:	4798      	blx	r3
						--uxMissedTicks;
  406f9c:	4b19      	ldr	r3, [pc, #100]	; (407004 <xTaskResumeAll+0x10c>)
  406f9e:	681b      	ldr	r3, [r3, #0]
  406fa0:	1e5a      	subs	r2, r3, #1
  406fa2:	4b18      	ldr	r3, [pc, #96]	; (407004 <xTaskResumeAll+0x10c>)
  406fa4:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  406fa6:	4b17      	ldr	r3, [pc, #92]	; (407004 <xTaskResumeAll+0x10c>)
  406fa8:	681b      	ldr	r3, [r3, #0]
  406faa:	2b00      	cmp	r3, #0
  406fac:	d1f4      	bne.n	406f98 <xTaskResumeAll+0xa0>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  406fae:	2301      	movs	r3, #1
  406fb0:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  406fb2:	683b      	ldr	r3, [r7, #0]
  406fb4:	2b01      	cmp	r3, #1
  406fb6:	d003      	beq.n	406fc0 <xTaskResumeAll+0xc8>
  406fb8:	4b14      	ldr	r3, [pc, #80]	; (40700c <xTaskResumeAll+0x114>)
  406fba:	681b      	ldr	r3, [r3, #0]
  406fbc:	2b01      	cmp	r3, #1
  406fbe:	d106      	bne.n	406fce <xTaskResumeAll+0xd6>
				{
					xAlreadyYielded = pdTRUE;
  406fc0:	2301      	movs	r3, #1
  406fc2:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  406fc4:	4b11      	ldr	r3, [pc, #68]	; (40700c <xTaskResumeAll+0x114>)
  406fc6:	2200      	movs	r2, #0
  406fc8:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  406fca:	4b11      	ldr	r3, [pc, #68]	; (407010 <xTaskResumeAll+0x118>)
  406fcc:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  406fce:	4b11      	ldr	r3, [pc, #68]	; (407014 <xTaskResumeAll+0x11c>)
  406fd0:	4798      	blx	r3

	return xAlreadyYielded;
  406fd2:	687b      	ldr	r3, [r7, #4]
}
  406fd4:	4618      	mov	r0, r3
  406fd6:	370c      	adds	r7, #12
  406fd8:	46bd      	mov	sp, r7
  406fda:	bd90      	pop	{r4, r7, pc}
  406fdc:	20003e6c 	.word	0x20003e6c
  406fe0:	00405dad 	.word	0x00405dad
  406fe4:	00405d69 	.word	0x00405d69
  406fe8:	20003e58 	.word	0x20003e58
  406fec:	20003e18 	.word	0x20003e18
  406ff0:	00405b95 	.word	0x00405b95
  406ff4:	20003e64 	.word	0x20003e64
  406ff8:	20003d70 	.word	0x20003d70
  406ffc:	00405ad5 	.word	0x00405ad5
  407000:	20003d6c 	.word	0x20003d6c
  407004:	20003e70 	.word	0x20003e70
  407008:	00407045 	.word	0x00407045
  40700c:	20003e74 	.word	0x20003e74
  407010:	00405d51 	.word	0x00405d51
  407014:	00405d85 	.word	0x00405d85

00407018 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  407018:	b580      	push	{r7, lr}
  40701a:	b082      	sub	sp, #8
  40701c:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  40701e:	4b06      	ldr	r3, [pc, #24]	; (407038 <xTaskGetTickCount+0x20>)
  407020:	4798      	blx	r3
	{
		xTicks = xTickCount;
  407022:	4b06      	ldr	r3, [pc, #24]	; (40703c <xTaskGetTickCount+0x24>)
  407024:	681b      	ldr	r3, [r3, #0]
  407026:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  407028:	4b05      	ldr	r3, [pc, #20]	; (407040 <xTaskGetTickCount+0x28>)
  40702a:	4798      	blx	r3

	return xTicks;
  40702c:	687b      	ldr	r3, [r7, #4]
}
  40702e:	4618      	mov	r0, r3
  407030:	3708      	adds	r7, #8
  407032:	46bd      	mov	sp, r7
  407034:	bd80      	pop	{r7, pc}
  407036:	bf00      	nop
  407038:	00405d69 	.word	0x00405d69
  40703c:	20003e5c 	.word	0x20003e5c
  407040:	00405d85 	.word	0x00405d85

00407044 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  407044:	b580      	push	{r7, lr}
  407046:	b084      	sub	sp, #16
  407048:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40704a:	4b48      	ldr	r3, [pc, #288]	; (40716c <vTaskIncrementTick+0x128>)
  40704c:	681b      	ldr	r3, [r3, #0]
  40704e:	2b00      	cmp	r3, #0
  407050:	d17c      	bne.n	40714c <vTaskIncrementTick+0x108>
	{
		++xTickCount;
  407052:	4b47      	ldr	r3, [pc, #284]	; (407170 <vTaskIncrementTick+0x12c>)
  407054:	681b      	ldr	r3, [r3, #0]
  407056:	1c5a      	adds	r2, r3, #1
  407058:	4b45      	ldr	r3, [pc, #276]	; (407170 <vTaskIncrementTick+0x12c>)
  40705a:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  40705c:	4b44      	ldr	r3, [pc, #272]	; (407170 <vTaskIncrementTick+0x12c>)
  40705e:	681b      	ldr	r3, [r3, #0]
  407060:	2b00      	cmp	r3, #0
  407062:	d12a      	bne.n	4070ba <vTaskIncrementTick+0x76>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  407064:	4b43      	ldr	r3, [pc, #268]	; (407174 <vTaskIncrementTick+0x130>)
  407066:	681b      	ldr	r3, [r3, #0]
  407068:	681b      	ldr	r3, [r3, #0]
  40706a:	2b00      	cmp	r3, #0
  40706c:	d003      	beq.n	407076 <vTaskIncrementTick+0x32>
  40706e:	4b42      	ldr	r3, [pc, #264]	; (407178 <vTaskIncrementTick+0x134>)
  407070:	4798      	blx	r3
  407072:	bf00      	nop
  407074:	e7fd      	b.n	407072 <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
  407076:	4b3f      	ldr	r3, [pc, #252]	; (407174 <vTaskIncrementTick+0x130>)
  407078:	681b      	ldr	r3, [r3, #0]
  40707a:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  40707c:	4b3f      	ldr	r3, [pc, #252]	; (40717c <vTaskIncrementTick+0x138>)
  40707e:	681a      	ldr	r2, [r3, #0]
  407080:	4b3c      	ldr	r3, [pc, #240]	; (407174 <vTaskIncrementTick+0x130>)
  407082:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  407084:	4b3d      	ldr	r3, [pc, #244]	; (40717c <vTaskIncrementTick+0x138>)
  407086:	68fa      	ldr	r2, [r7, #12]
  407088:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
  40708a:	4b3d      	ldr	r3, [pc, #244]	; (407180 <vTaskIncrementTick+0x13c>)
  40708c:	681b      	ldr	r3, [r3, #0]
  40708e:	1c5a      	adds	r2, r3, #1
  407090:	4b3b      	ldr	r3, [pc, #236]	; (407180 <vTaskIncrementTick+0x13c>)
  407092:	601a      	str	r2, [r3, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  407094:	4b37      	ldr	r3, [pc, #220]	; (407174 <vTaskIncrementTick+0x130>)
  407096:	681b      	ldr	r3, [r3, #0]
  407098:	681b      	ldr	r3, [r3, #0]
  40709a:	2b00      	cmp	r3, #0
  40709c:	d104      	bne.n	4070a8 <vTaskIncrementTick+0x64>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  40709e:	4b39      	ldr	r3, [pc, #228]	; (407184 <vTaskIncrementTick+0x140>)
  4070a0:	f04f 32ff 	mov.w	r2, #4294967295
  4070a4:	601a      	str	r2, [r3, #0]
  4070a6:	e008      	b.n	4070ba <vTaskIncrementTick+0x76>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4070a8:	4b32      	ldr	r3, [pc, #200]	; (407174 <vTaskIncrementTick+0x130>)
  4070aa:	681b      	ldr	r3, [r3, #0]
  4070ac:	68db      	ldr	r3, [r3, #12]
  4070ae:	68db      	ldr	r3, [r3, #12]
  4070b0:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  4070b2:	68bb      	ldr	r3, [r7, #8]
  4070b4:	685a      	ldr	r2, [r3, #4]
  4070b6:	4b33      	ldr	r3, [pc, #204]	; (407184 <vTaskIncrementTick+0x140>)
  4070b8:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  4070ba:	4b2d      	ldr	r3, [pc, #180]	; (407170 <vTaskIncrementTick+0x12c>)
  4070bc:	681a      	ldr	r2, [r3, #0]
  4070be:	4b31      	ldr	r3, [pc, #196]	; (407184 <vTaskIncrementTick+0x140>)
  4070c0:	681b      	ldr	r3, [r3, #0]
  4070c2:	429a      	cmp	r2, r3
  4070c4:	d341      	bcc.n	40714a <vTaskIncrementTick+0x106>
  4070c6:	4b2b      	ldr	r3, [pc, #172]	; (407174 <vTaskIncrementTick+0x130>)
  4070c8:	681b      	ldr	r3, [r3, #0]
  4070ca:	681b      	ldr	r3, [r3, #0]
  4070cc:	2b00      	cmp	r3, #0
  4070ce:	d104      	bne.n	4070da <vTaskIncrementTick+0x96>
  4070d0:	4b2c      	ldr	r3, [pc, #176]	; (407184 <vTaskIncrementTick+0x140>)
  4070d2:	f04f 32ff 	mov.w	r2, #4294967295
  4070d6:	601a      	str	r2, [r3, #0]
  4070d8:	e037      	b.n	40714a <vTaskIncrementTick+0x106>
  4070da:	4b26      	ldr	r3, [pc, #152]	; (407174 <vTaskIncrementTick+0x130>)
  4070dc:	681b      	ldr	r3, [r3, #0]
  4070de:	68db      	ldr	r3, [r3, #12]
  4070e0:	68db      	ldr	r3, [r3, #12]
  4070e2:	60bb      	str	r3, [r7, #8]
  4070e4:	68bb      	ldr	r3, [r7, #8]
  4070e6:	685b      	ldr	r3, [r3, #4]
  4070e8:	607b      	str	r3, [r7, #4]
  4070ea:	4b21      	ldr	r3, [pc, #132]	; (407170 <vTaskIncrementTick+0x12c>)
  4070ec:	681a      	ldr	r2, [r3, #0]
  4070ee:	687b      	ldr	r3, [r7, #4]
  4070f0:	429a      	cmp	r2, r3
  4070f2:	d203      	bcs.n	4070fc <vTaskIncrementTick+0xb8>
  4070f4:	4b23      	ldr	r3, [pc, #140]	; (407184 <vTaskIncrementTick+0x140>)
  4070f6:	687a      	ldr	r2, [r7, #4]
  4070f8:	601a      	str	r2, [r3, #0]
  4070fa:	e026      	b.n	40714a <vTaskIncrementTick+0x106>
  4070fc:	68bb      	ldr	r3, [r7, #8]
  4070fe:	3304      	adds	r3, #4
  407100:	4618      	mov	r0, r3
  407102:	4b21      	ldr	r3, [pc, #132]	; (407188 <vTaskIncrementTick+0x144>)
  407104:	4798      	blx	r3
  407106:	68bb      	ldr	r3, [r7, #8]
  407108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40710a:	2b00      	cmp	r3, #0
  40710c:	d004      	beq.n	407118 <vTaskIncrementTick+0xd4>
  40710e:	68bb      	ldr	r3, [r7, #8]
  407110:	3318      	adds	r3, #24
  407112:	4618      	mov	r0, r3
  407114:	4b1c      	ldr	r3, [pc, #112]	; (407188 <vTaskIncrementTick+0x144>)
  407116:	4798      	blx	r3
  407118:	68bb      	ldr	r3, [r7, #8]
  40711a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40711c:	4b1b      	ldr	r3, [pc, #108]	; (40718c <vTaskIncrementTick+0x148>)
  40711e:	681b      	ldr	r3, [r3, #0]
  407120:	429a      	cmp	r2, r3
  407122:	d903      	bls.n	40712c <vTaskIncrementTick+0xe8>
  407124:	68bb      	ldr	r3, [r7, #8]
  407126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407128:	4b18      	ldr	r3, [pc, #96]	; (40718c <vTaskIncrementTick+0x148>)
  40712a:	601a      	str	r2, [r3, #0]
  40712c:	68bb      	ldr	r3, [r7, #8]
  40712e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407130:	4613      	mov	r3, r2
  407132:	009b      	lsls	r3, r3, #2
  407134:	4413      	add	r3, r2
  407136:	009b      	lsls	r3, r3, #2
  407138:	4a15      	ldr	r2, [pc, #84]	; (407190 <vTaskIncrementTick+0x14c>)
  40713a:	441a      	add	r2, r3
  40713c:	68bb      	ldr	r3, [r7, #8]
  40713e:	3304      	adds	r3, #4
  407140:	4610      	mov	r0, r2
  407142:	4619      	mov	r1, r3
  407144:	4b13      	ldr	r3, [pc, #76]	; (407194 <vTaskIncrementTick+0x150>)
  407146:	4798      	blx	r3
  407148:	e7bd      	b.n	4070c6 <vTaskIncrementTick+0x82>
  40714a:	e006      	b.n	40715a <vTaskIncrementTick+0x116>
	}
	else
	{
		++uxMissedTicks;
  40714c:	4b12      	ldr	r3, [pc, #72]	; (407198 <vTaskIncrementTick+0x154>)
  40714e:	681b      	ldr	r3, [r3, #0]
  407150:	1c5a      	adds	r2, r3, #1
  407152:	4b11      	ldr	r3, [pc, #68]	; (407198 <vTaskIncrementTick+0x154>)
  407154:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  407156:	4b11      	ldr	r3, [pc, #68]	; (40719c <vTaskIncrementTick+0x158>)
  407158:	4798      	blx	r3

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
  40715a:	4b0f      	ldr	r3, [pc, #60]	; (407198 <vTaskIncrementTick+0x154>)
  40715c:	681b      	ldr	r3, [r3, #0]
  40715e:	2b00      	cmp	r3, #0
  407160:	d101      	bne.n	407166 <vTaskIncrementTick+0x122>
		{
			vApplicationTickHook();
  407162:	4b0e      	ldr	r3, [pc, #56]	; (40719c <vTaskIncrementTick+0x158>)
  407164:	4798      	blx	r3
		}
	}
	#endif
}
  407166:	3710      	adds	r7, #16
  407168:	46bd      	mov	sp, r7
  40716a:	bd80      	pop	{r7, pc}
  40716c:	20003e6c 	.word	0x20003e6c
  407170:	20003e5c 	.word	0x20003e5c
  407174:	20003e10 	.word	0x20003e10
  407178:	00405dad 	.word	0x00405dad
  40717c:	20003e14 	.word	0x20003e14
  407180:	20003e78 	.word	0x20003e78
  407184:	20000138 	.word	0x20000138
  407188:	00405b95 	.word	0x00405b95
  40718c:	20003e64 	.word	0x20003e64
  407190:	20003d70 	.word	0x20003d70
  407194:	00405ad5 	.word	0x00405ad5
  407198:	20003e70 	.word	0x20003e70
  40719c:	004084f9 	.word	0x004084f9

004071a0 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  4071a0:	b580      	push	{r7, lr}
  4071a2:	b082      	sub	sp, #8
  4071a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  4071a6:	4b2a      	ldr	r3, [pc, #168]	; (407250 <vTaskSwitchContext+0xb0>)
  4071a8:	681b      	ldr	r3, [r3, #0]
  4071aa:	2b00      	cmp	r3, #0
  4071ac:	d003      	beq.n	4071b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  4071ae:	4b29      	ldr	r3, [pc, #164]	; (407254 <vTaskSwitchContext+0xb4>)
  4071b0:	2201      	movs	r2, #1
  4071b2:	601a      	str	r2, [r3, #0]
  4071b4:	e048      	b.n	407248 <vTaskSwitchContext+0xa8>
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  4071b6:	4b28      	ldr	r3, [pc, #160]	; (407258 <vTaskSwitchContext+0xb8>)
  4071b8:	681b      	ldr	r3, [r3, #0]
  4071ba:	681a      	ldr	r2, [r3, #0]
  4071bc:	4b26      	ldr	r3, [pc, #152]	; (407258 <vTaskSwitchContext+0xb8>)
  4071be:	681b      	ldr	r3, [r3, #0]
  4071c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4071c2:	429a      	cmp	r2, r3
  4071c4:	d809      	bhi.n	4071da <vTaskSwitchContext+0x3a>
  4071c6:	4b24      	ldr	r3, [pc, #144]	; (407258 <vTaskSwitchContext+0xb8>)
  4071c8:	681a      	ldr	r2, [r3, #0]
  4071ca:	4b23      	ldr	r3, [pc, #140]	; (407258 <vTaskSwitchContext+0xb8>)
  4071cc:	681b      	ldr	r3, [r3, #0]
  4071ce:	3334      	adds	r3, #52	; 0x34
  4071d0:	4610      	mov	r0, r2
  4071d2:	4619      	mov	r1, r3
  4071d4:	4b21      	ldr	r3, [pc, #132]	; (40725c <vTaskSwitchContext+0xbc>)
  4071d6:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  4071d8:	e00d      	b.n	4071f6 <vTaskSwitchContext+0x56>
  4071da:	e00c      	b.n	4071f6 <vTaskSwitchContext+0x56>
  4071dc:	4b20      	ldr	r3, [pc, #128]	; (407260 <vTaskSwitchContext+0xc0>)
  4071de:	681b      	ldr	r3, [r3, #0]
  4071e0:	2b00      	cmp	r3, #0
  4071e2:	d103      	bne.n	4071ec <vTaskSwitchContext+0x4c>
  4071e4:	4b1f      	ldr	r3, [pc, #124]	; (407264 <vTaskSwitchContext+0xc4>)
  4071e6:	4798      	blx	r3
  4071e8:	bf00      	nop
  4071ea:	e7fd      	b.n	4071e8 <vTaskSwitchContext+0x48>
  4071ec:	4b1c      	ldr	r3, [pc, #112]	; (407260 <vTaskSwitchContext+0xc0>)
  4071ee:	681b      	ldr	r3, [r3, #0]
  4071f0:	1e5a      	subs	r2, r3, #1
  4071f2:	4b1b      	ldr	r3, [pc, #108]	; (407260 <vTaskSwitchContext+0xc0>)
  4071f4:	601a      	str	r2, [r3, #0]
  4071f6:	4b1a      	ldr	r3, [pc, #104]	; (407260 <vTaskSwitchContext+0xc0>)
  4071f8:	681a      	ldr	r2, [r3, #0]
  4071fa:	491b      	ldr	r1, [pc, #108]	; (407268 <vTaskSwitchContext+0xc8>)
  4071fc:	4613      	mov	r3, r2
  4071fe:	009b      	lsls	r3, r3, #2
  407200:	4413      	add	r3, r2
  407202:	009b      	lsls	r3, r3, #2
  407204:	440b      	add	r3, r1
  407206:	681b      	ldr	r3, [r3, #0]
  407208:	2b00      	cmp	r3, #0
  40720a:	d0e7      	beq.n	4071dc <vTaskSwitchContext+0x3c>
  40720c:	4b14      	ldr	r3, [pc, #80]	; (407260 <vTaskSwitchContext+0xc0>)
  40720e:	681a      	ldr	r2, [r3, #0]
  407210:	4613      	mov	r3, r2
  407212:	009b      	lsls	r3, r3, #2
  407214:	4413      	add	r3, r2
  407216:	009b      	lsls	r3, r3, #2
  407218:	4a13      	ldr	r2, [pc, #76]	; (407268 <vTaskSwitchContext+0xc8>)
  40721a:	4413      	add	r3, r2
  40721c:	607b      	str	r3, [r7, #4]
  40721e:	687b      	ldr	r3, [r7, #4]
  407220:	685b      	ldr	r3, [r3, #4]
  407222:	685a      	ldr	r2, [r3, #4]
  407224:	687b      	ldr	r3, [r7, #4]
  407226:	605a      	str	r2, [r3, #4]
  407228:	687b      	ldr	r3, [r7, #4]
  40722a:	685a      	ldr	r2, [r3, #4]
  40722c:	687b      	ldr	r3, [r7, #4]
  40722e:	3308      	adds	r3, #8
  407230:	429a      	cmp	r2, r3
  407232:	d104      	bne.n	40723e <vTaskSwitchContext+0x9e>
  407234:	687b      	ldr	r3, [r7, #4]
  407236:	685b      	ldr	r3, [r3, #4]
  407238:	685a      	ldr	r2, [r3, #4]
  40723a:	687b      	ldr	r3, [r7, #4]
  40723c:	605a      	str	r2, [r3, #4]
  40723e:	687b      	ldr	r3, [r7, #4]
  407240:	685b      	ldr	r3, [r3, #4]
  407242:	68da      	ldr	r2, [r3, #12]
  407244:	4b04      	ldr	r3, [pc, #16]	; (407258 <vTaskSwitchContext+0xb8>)
  407246:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();
	}
}
  407248:	3708      	adds	r7, #8
  40724a:	46bd      	mov	sp, r7
  40724c:	bd80      	pop	{r7, pc}
  40724e:	bf00      	nop
  407250:	20003e6c 	.word	0x20003e6c
  407254:	20003e74 	.word	0x20003e74
  407258:	20003d6c 	.word	0x20003d6c
  40725c:	004084c5 	.word	0x004084c5
  407260:	20003e64 	.word	0x20003e64
  407264:	00405dad 	.word	0x00405dad
  407268:	20003d70 	.word	0x20003d70

0040726c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  40726c:	b580      	push	{r7, lr}
  40726e:	b084      	sub	sp, #16
  407270:	af00      	add	r7, sp, #0
  407272:	6078      	str	r0, [r7, #4]
  407274:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  407276:	687b      	ldr	r3, [r7, #4]
  407278:	2b00      	cmp	r3, #0
  40727a:	d103      	bne.n	407284 <vTaskPlaceOnEventList+0x18>
  40727c:	4b13      	ldr	r3, [pc, #76]	; (4072cc <vTaskPlaceOnEventList+0x60>)
  40727e:	4798      	blx	r3
  407280:	bf00      	nop
  407282:	e7fd      	b.n	407280 <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  407284:	4b12      	ldr	r3, [pc, #72]	; (4072d0 <vTaskPlaceOnEventList+0x64>)
  407286:	681b      	ldr	r3, [r3, #0]
  407288:	3318      	adds	r3, #24
  40728a:	6878      	ldr	r0, [r7, #4]
  40728c:	4619      	mov	r1, r3
  40728e:	4b11      	ldr	r3, [pc, #68]	; (4072d4 <vTaskPlaceOnEventList+0x68>)
  407290:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  407292:	4b0f      	ldr	r3, [pc, #60]	; (4072d0 <vTaskPlaceOnEventList+0x64>)
  407294:	681b      	ldr	r3, [r3, #0]
  407296:	3304      	adds	r3, #4
  407298:	4618      	mov	r0, r3
  40729a:	4b0f      	ldr	r3, [pc, #60]	; (4072d8 <vTaskPlaceOnEventList+0x6c>)
  40729c:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  40729e:	683b      	ldr	r3, [r7, #0]
  4072a0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4072a4:	d107      	bne.n	4072b6 <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4072a6:	4b0a      	ldr	r3, [pc, #40]	; (4072d0 <vTaskPlaceOnEventList+0x64>)
  4072a8:	681b      	ldr	r3, [r3, #0]
  4072aa:	3304      	adds	r3, #4
  4072ac:	480b      	ldr	r0, [pc, #44]	; (4072dc <vTaskPlaceOnEventList+0x70>)
  4072ae:	4619      	mov	r1, r3
  4072b0:	4b0b      	ldr	r3, [pc, #44]	; (4072e0 <vTaskPlaceOnEventList+0x74>)
  4072b2:	4798      	blx	r3
  4072b4:	e007      	b.n	4072c6 <vTaskPlaceOnEventList+0x5a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  4072b6:	4b0b      	ldr	r3, [pc, #44]	; (4072e4 <vTaskPlaceOnEventList+0x78>)
  4072b8:	681a      	ldr	r2, [r3, #0]
  4072ba:	683b      	ldr	r3, [r7, #0]
  4072bc:	4413      	add	r3, r2
  4072be:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4072c0:	68f8      	ldr	r0, [r7, #12]
  4072c2:	4b09      	ldr	r3, [pc, #36]	; (4072e8 <vTaskPlaceOnEventList+0x7c>)
  4072c4:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  4072c6:	3710      	adds	r7, #16
  4072c8:	46bd      	mov	sp, r7
  4072ca:	bd80      	pop	{r7, pc}
  4072cc:	00405dad 	.word	0x00405dad
  4072d0:	20003d6c 	.word	0x20003d6c
  4072d4:	00405b25 	.word	0x00405b25
  4072d8:	00405b95 	.word	0x00405b95
  4072dc:	20003e44 	.word	0x20003e44
  4072e0:	00405ad5 	.word	0x00405ad5
  4072e4:	20003e5c 	.word	0x20003e5c
  4072e8:	004076bd 	.word	0x004076bd

004072ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  4072ec:	b580      	push	{r7, lr}
  4072ee:	b084      	sub	sp, #16
  4072f0:	af00      	add	r7, sp, #0
  4072f2:	6078      	str	r0, [r7, #4]
  4072f4:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  4072f6:	687b      	ldr	r3, [r7, #4]
  4072f8:	2b00      	cmp	r3, #0
  4072fa:	d103      	bne.n	407304 <vTaskPlaceOnEventListRestricted+0x18>
  4072fc:	4b0d      	ldr	r3, [pc, #52]	; (407334 <vTaskPlaceOnEventListRestricted+0x48>)
  4072fe:	4798      	blx	r3
  407300:	bf00      	nop
  407302:	e7fd      	b.n	407300 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  407304:	4b0c      	ldr	r3, [pc, #48]	; (407338 <vTaskPlaceOnEventListRestricted+0x4c>)
  407306:	681b      	ldr	r3, [r3, #0]
  407308:	3318      	adds	r3, #24
  40730a:	6878      	ldr	r0, [r7, #4]
  40730c:	4619      	mov	r1, r3
  40730e:	4b0b      	ldr	r3, [pc, #44]	; (40733c <vTaskPlaceOnEventListRestricted+0x50>)
  407310:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  407312:	4b09      	ldr	r3, [pc, #36]	; (407338 <vTaskPlaceOnEventListRestricted+0x4c>)
  407314:	681b      	ldr	r3, [r3, #0]
  407316:	3304      	adds	r3, #4
  407318:	4618      	mov	r0, r3
  40731a:	4b09      	ldr	r3, [pc, #36]	; (407340 <vTaskPlaceOnEventListRestricted+0x54>)
  40731c:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  40731e:	4b09      	ldr	r3, [pc, #36]	; (407344 <vTaskPlaceOnEventListRestricted+0x58>)
  407320:	681a      	ldr	r2, [r3, #0]
  407322:	683b      	ldr	r3, [r7, #0]
  407324:	4413      	add	r3, r2
  407326:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  407328:	68f8      	ldr	r0, [r7, #12]
  40732a:	4b07      	ldr	r3, [pc, #28]	; (407348 <vTaskPlaceOnEventListRestricted+0x5c>)
  40732c:	4798      	blx	r3
	}
  40732e:	3710      	adds	r7, #16
  407330:	46bd      	mov	sp, r7
  407332:	bd80      	pop	{r7, pc}
  407334:	00405dad 	.word	0x00405dad
  407338:	20003d6c 	.word	0x20003d6c
  40733c:	00405ad5 	.word	0x00405ad5
  407340:	00405b95 	.word	0x00405b95
  407344:	20003e5c 	.word	0x20003e5c
  407348:	004076bd 	.word	0x004076bd

0040734c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  40734c:	b580      	push	{r7, lr}
  40734e:	b084      	sub	sp, #16
  407350:	af00      	add	r7, sp, #0
  407352:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  407354:	687b      	ldr	r3, [r7, #4]
  407356:	68db      	ldr	r3, [r3, #12]
  407358:	68db      	ldr	r3, [r3, #12]
  40735a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  40735c:	68bb      	ldr	r3, [r7, #8]
  40735e:	2b00      	cmp	r3, #0
  407360:	d103      	bne.n	40736a <xTaskRemoveFromEventList+0x1e>
  407362:	4b21      	ldr	r3, [pc, #132]	; (4073e8 <xTaskRemoveFromEventList+0x9c>)
  407364:	4798      	blx	r3
  407366:	bf00      	nop
  407368:	e7fd      	b.n	407366 <xTaskRemoveFromEventList+0x1a>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  40736a:	68bb      	ldr	r3, [r7, #8]
  40736c:	3318      	adds	r3, #24
  40736e:	4618      	mov	r0, r3
  407370:	4b1e      	ldr	r3, [pc, #120]	; (4073ec <xTaskRemoveFromEventList+0xa0>)
  407372:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  407374:	4b1e      	ldr	r3, [pc, #120]	; (4073f0 <xTaskRemoveFromEventList+0xa4>)
  407376:	681b      	ldr	r3, [r3, #0]
  407378:	2b00      	cmp	r3, #0
  40737a:	d11d      	bne.n	4073b8 <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  40737c:	68bb      	ldr	r3, [r7, #8]
  40737e:	3304      	adds	r3, #4
  407380:	4618      	mov	r0, r3
  407382:	4b1a      	ldr	r3, [pc, #104]	; (4073ec <xTaskRemoveFromEventList+0xa0>)
  407384:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  407386:	68bb      	ldr	r3, [r7, #8]
  407388:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40738a:	4b1a      	ldr	r3, [pc, #104]	; (4073f4 <xTaskRemoveFromEventList+0xa8>)
  40738c:	681b      	ldr	r3, [r3, #0]
  40738e:	429a      	cmp	r2, r3
  407390:	d903      	bls.n	40739a <xTaskRemoveFromEventList+0x4e>
  407392:	68bb      	ldr	r3, [r7, #8]
  407394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407396:	4b17      	ldr	r3, [pc, #92]	; (4073f4 <xTaskRemoveFromEventList+0xa8>)
  407398:	601a      	str	r2, [r3, #0]
  40739a:	68bb      	ldr	r3, [r7, #8]
  40739c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40739e:	4613      	mov	r3, r2
  4073a0:	009b      	lsls	r3, r3, #2
  4073a2:	4413      	add	r3, r2
  4073a4:	009b      	lsls	r3, r3, #2
  4073a6:	4a14      	ldr	r2, [pc, #80]	; (4073f8 <xTaskRemoveFromEventList+0xac>)
  4073a8:	441a      	add	r2, r3
  4073aa:	68bb      	ldr	r3, [r7, #8]
  4073ac:	3304      	adds	r3, #4
  4073ae:	4610      	mov	r0, r2
  4073b0:	4619      	mov	r1, r3
  4073b2:	4b12      	ldr	r3, [pc, #72]	; (4073fc <xTaskRemoveFromEventList+0xb0>)
  4073b4:	4798      	blx	r3
  4073b6:	e005      	b.n	4073c4 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4073b8:	68bb      	ldr	r3, [r7, #8]
  4073ba:	3318      	adds	r3, #24
  4073bc:	4810      	ldr	r0, [pc, #64]	; (407400 <xTaskRemoveFromEventList+0xb4>)
  4073be:	4619      	mov	r1, r3
  4073c0:	4b0e      	ldr	r3, [pc, #56]	; (4073fc <xTaskRemoveFromEventList+0xb0>)
  4073c2:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4073c4:	68bb      	ldr	r3, [r7, #8]
  4073c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4073c8:	4b0e      	ldr	r3, [pc, #56]	; (407404 <xTaskRemoveFromEventList+0xb8>)
  4073ca:	681b      	ldr	r3, [r3, #0]
  4073cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4073ce:	429a      	cmp	r2, r3
  4073d0:	d302      	bcc.n	4073d8 <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  4073d2:	2301      	movs	r3, #1
  4073d4:	60fb      	str	r3, [r7, #12]
  4073d6:	e001      	b.n	4073dc <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  4073d8:	2300      	movs	r3, #0
  4073da:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  4073dc:	68fb      	ldr	r3, [r7, #12]
}
  4073de:	4618      	mov	r0, r3
  4073e0:	3710      	adds	r7, #16
  4073e2:	46bd      	mov	sp, r7
  4073e4:	bd80      	pop	{r7, pc}
  4073e6:	bf00      	nop
  4073e8:	00405dad 	.word	0x00405dad
  4073ec:	00405b95 	.word	0x00405b95
  4073f0:	20003e6c 	.word	0x20003e6c
  4073f4:	20003e64 	.word	0x20003e64
  4073f8:	20003d70 	.word	0x20003d70
  4073fc:	00405ad5 	.word	0x00405ad5
  407400:	20003e18 	.word	0x20003e18
  407404:	20003d6c 	.word	0x20003d6c

00407408 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  407408:	b580      	push	{r7, lr}
  40740a:	b082      	sub	sp, #8
  40740c:	af00      	add	r7, sp, #0
  40740e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  407410:	687b      	ldr	r3, [r7, #4]
  407412:	2b00      	cmp	r3, #0
  407414:	d103      	bne.n	40741e <vTaskSetTimeOutState+0x16>
  407416:	4b07      	ldr	r3, [pc, #28]	; (407434 <vTaskSetTimeOutState+0x2c>)
  407418:	4798      	blx	r3
  40741a:	bf00      	nop
  40741c:	e7fd      	b.n	40741a <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  40741e:	4b06      	ldr	r3, [pc, #24]	; (407438 <vTaskSetTimeOutState+0x30>)
  407420:	681a      	ldr	r2, [r3, #0]
  407422:	687b      	ldr	r3, [r7, #4]
  407424:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  407426:	4b05      	ldr	r3, [pc, #20]	; (40743c <vTaskSetTimeOutState+0x34>)
  407428:	681a      	ldr	r2, [r3, #0]
  40742a:	687b      	ldr	r3, [r7, #4]
  40742c:	605a      	str	r2, [r3, #4]
}
  40742e:	3708      	adds	r7, #8
  407430:	46bd      	mov	sp, r7
  407432:	bd80      	pop	{r7, pc}
  407434:	00405dad 	.word	0x00405dad
  407438:	20003e78 	.word	0x20003e78
  40743c:	20003e5c 	.word	0x20003e5c

00407440 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  407440:	b580      	push	{r7, lr}
  407442:	b084      	sub	sp, #16
  407444:	af00      	add	r7, sp, #0
  407446:	6078      	str	r0, [r7, #4]
  407448:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  40744a:	687b      	ldr	r3, [r7, #4]
  40744c:	2b00      	cmp	r3, #0
  40744e:	d103      	bne.n	407458 <xTaskCheckForTimeOut+0x18>
  407450:	4b22      	ldr	r3, [pc, #136]	; (4074dc <xTaskCheckForTimeOut+0x9c>)
  407452:	4798      	blx	r3
  407454:	bf00      	nop
  407456:	e7fd      	b.n	407454 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
  407458:	683b      	ldr	r3, [r7, #0]
  40745a:	2b00      	cmp	r3, #0
  40745c:	d103      	bne.n	407466 <xTaskCheckForTimeOut+0x26>
  40745e:	4b1f      	ldr	r3, [pc, #124]	; (4074dc <xTaskCheckForTimeOut+0x9c>)
  407460:	4798      	blx	r3
  407462:	bf00      	nop
  407464:	e7fd      	b.n	407462 <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
  407466:	4b1e      	ldr	r3, [pc, #120]	; (4074e0 <xTaskCheckForTimeOut+0xa0>)
  407468:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  40746a:	683b      	ldr	r3, [r7, #0]
  40746c:	681b      	ldr	r3, [r3, #0]
  40746e:	f1b3 3fff 	cmp.w	r3, #4294967295
  407472:	d102      	bne.n	40747a <xTaskCheckForTimeOut+0x3a>
			{
				xReturn = pdFALSE;
  407474:	2300      	movs	r3, #0
  407476:	60fb      	str	r3, [r7, #12]
  407478:	e029      	b.n	4074ce <xTaskCheckForTimeOut+0x8e>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  40747a:	687b      	ldr	r3, [r7, #4]
  40747c:	681a      	ldr	r2, [r3, #0]
  40747e:	4b19      	ldr	r3, [pc, #100]	; (4074e4 <xTaskCheckForTimeOut+0xa4>)
  407480:	681b      	ldr	r3, [r3, #0]
  407482:	429a      	cmp	r2, r3
  407484:	d008      	beq.n	407498 <xTaskCheckForTimeOut+0x58>
  407486:	687b      	ldr	r3, [r7, #4]
  407488:	685a      	ldr	r2, [r3, #4]
  40748a:	4b17      	ldr	r3, [pc, #92]	; (4074e8 <xTaskCheckForTimeOut+0xa8>)
  40748c:	681b      	ldr	r3, [r3, #0]
  40748e:	429a      	cmp	r2, r3
  407490:	d802      	bhi.n	407498 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  407492:	2301      	movs	r3, #1
  407494:	60fb      	str	r3, [r7, #12]
  407496:	e01a      	b.n	4074ce <xTaskCheckForTimeOut+0x8e>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  407498:	4b13      	ldr	r3, [pc, #76]	; (4074e8 <xTaskCheckForTimeOut+0xa8>)
  40749a:	681a      	ldr	r2, [r3, #0]
  40749c:	687b      	ldr	r3, [r7, #4]
  40749e:	685b      	ldr	r3, [r3, #4]
  4074a0:	1ad2      	subs	r2, r2, r3
  4074a2:	683b      	ldr	r3, [r7, #0]
  4074a4:	681b      	ldr	r3, [r3, #0]
  4074a6:	429a      	cmp	r2, r3
  4074a8:	d20f      	bcs.n	4074ca <xTaskCheckForTimeOut+0x8a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  4074aa:	683b      	ldr	r3, [r7, #0]
  4074ac:	681a      	ldr	r2, [r3, #0]
  4074ae:	687b      	ldr	r3, [r7, #4]
  4074b0:	6859      	ldr	r1, [r3, #4]
  4074b2:	4b0d      	ldr	r3, [pc, #52]	; (4074e8 <xTaskCheckForTimeOut+0xa8>)
  4074b4:	681b      	ldr	r3, [r3, #0]
  4074b6:	1acb      	subs	r3, r1, r3
  4074b8:	441a      	add	r2, r3
  4074ba:	683b      	ldr	r3, [r7, #0]
  4074bc:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4074be:	6878      	ldr	r0, [r7, #4]
  4074c0:	4b0a      	ldr	r3, [pc, #40]	; (4074ec <xTaskCheckForTimeOut+0xac>)
  4074c2:	4798      	blx	r3
			xReturn = pdFALSE;
  4074c4:	2300      	movs	r3, #0
  4074c6:	60fb      	str	r3, [r7, #12]
  4074c8:	e001      	b.n	4074ce <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			xReturn = pdTRUE;
  4074ca:	2301      	movs	r3, #1
  4074cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  4074ce:	4b08      	ldr	r3, [pc, #32]	; (4074f0 <xTaskCheckForTimeOut+0xb0>)
  4074d0:	4798      	blx	r3

	return xReturn;
  4074d2:	68fb      	ldr	r3, [r7, #12]
}
  4074d4:	4618      	mov	r0, r3
  4074d6:	3710      	adds	r7, #16
  4074d8:	46bd      	mov	sp, r7
  4074da:	bd80      	pop	{r7, pc}
  4074dc:	00405dad 	.word	0x00405dad
  4074e0:	00405d69 	.word	0x00405d69
  4074e4:	20003e78 	.word	0x20003e78
  4074e8:	20003e5c 	.word	0x20003e5c
  4074ec:	00407409 	.word	0x00407409
  4074f0:	00405d85 	.word	0x00405d85

004074f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  4074f4:	b480      	push	{r7}
  4074f6:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  4074f8:	4b03      	ldr	r3, [pc, #12]	; (407508 <vTaskMissedYield+0x14>)
  4074fa:	2201      	movs	r2, #1
  4074fc:	601a      	str	r2, [r3, #0]
}
  4074fe:	46bd      	mov	sp, r7
  407500:	f85d 7b04 	ldr.w	r7, [sp], #4
  407504:	4770      	bx	lr
  407506:	bf00      	nop
  407508:	20003e74 	.word	0x20003e74

0040750c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  40750c:	b580      	push	{r7, lr}
  40750e:	b082      	sub	sp, #8
  407510:	af00      	add	r7, sp, #0
  407512:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  407514:	4b05      	ldr	r3, [pc, #20]	; (40752c <prvIdleTask+0x20>)
  407516:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  407518:	4b05      	ldr	r3, [pc, #20]	; (407530 <prvIdleTask+0x24>)
  40751a:	681b      	ldr	r3, [r3, #0]
  40751c:	2b01      	cmp	r3, #1
  40751e:	d901      	bls.n	407524 <prvIdleTask+0x18>
			{
				taskYIELD();
  407520:	4b04      	ldr	r3, [pc, #16]	; (407534 <prvIdleTask+0x28>)
  407522:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  407524:	4b04      	ldr	r3, [pc, #16]	; (407538 <prvIdleTask+0x2c>)
  407526:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  407528:	e7f4      	b.n	407514 <prvIdleTask+0x8>
  40752a:	bf00      	nop
  40752c:	00407631 	.word	0x00407631
  407530:	20003d70 	.word	0x20003d70
  407534:	00405d51 	.word	0x00405d51
  407538:	004084ed 	.word	0x004084ed

0040753c <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  40753c:	b580      	push	{r7, lr}
  40753e:	b084      	sub	sp, #16
  407540:	af00      	add	r7, sp, #0
  407542:	60f8      	str	r0, [r7, #12]
  407544:	60b9      	str	r1, [r7, #8]
  407546:	607a      	str	r2, [r7, #4]
  407548:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  40754a:	68fb      	ldr	r3, [r7, #12]
  40754c:	3334      	adds	r3, #52	; 0x34
  40754e:	4618      	mov	r0, r3
  407550:	68b9      	ldr	r1, [r7, #8]
  407552:	220a      	movs	r2, #10
  407554:	4b14      	ldr	r3, [pc, #80]	; (4075a8 <prvInitialiseTCBVariables+0x6c>)
  407556:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  407558:	68fb      	ldr	r3, [r7, #12]
  40755a:	2200      	movs	r2, #0
  40755c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  407560:	687b      	ldr	r3, [r7, #4]
  407562:	2b05      	cmp	r3, #5
  407564:	d901      	bls.n	40756a <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  407566:	2305      	movs	r3, #5
  407568:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  40756a:	68fb      	ldr	r3, [r7, #12]
  40756c:	687a      	ldr	r2, [r7, #4]
  40756e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  407570:	68fb      	ldr	r3, [r7, #12]
  407572:	687a      	ldr	r2, [r7, #4]
  407574:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  407576:	68fb      	ldr	r3, [r7, #12]
  407578:	3304      	adds	r3, #4
  40757a:	4618      	mov	r0, r3
  40757c:	4b0b      	ldr	r3, [pc, #44]	; (4075ac <prvInitialiseTCBVariables+0x70>)
  40757e:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  407580:	68fb      	ldr	r3, [r7, #12]
  407582:	3318      	adds	r3, #24
  407584:	4618      	mov	r0, r3
  407586:	4b09      	ldr	r3, [pc, #36]	; (4075ac <prvInitialiseTCBVariables+0x70>)
  407588:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  40758a:	68fb      	ldr	r3, [r7, #12]
  40758c:	68fa      	ldr	r2, [r7, #12]
  40758e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  407590:	687b      	ldr	r3, [r7, #4]
  407592:	f1c3 0206 	rsb	r2, r3, #6
  407596:	68fb      	ldr	r3, [r7, #12]
  407598:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  40759a:	68fb      	ldr	r3, [r7, #12]
  40759c:	68fa      	ldr	r2, [r7, #12]
  40759e:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  4075a0:	3710      	adds	r7, #16
  4075a2:	46bd      	mov	sp, r7
  4075a4:	bd80      	pop	{r7, pc}
  4075a6:	bf00      	nop
  4075a8:	0040b1f1 	.word	0x0040b1f1
  4075ac:	00405abd 	.word	0x00405abd

004075b0 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  4075b0:	b580      	push	{r7, lr}
  4075b2:	b082      	sub	sp, #8
  4075b4:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  4075b6:	2300      	movs	r3, #0
  4075b8:	607b      	str	r3, [r7, #4]
  4075ba:	e00c      	b.n	4075d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  4075bc:	687a      	ldr	r2, [r7, #4]
  4075be:	4613      	mov	r3, r2
  4075c0:	009b      	lsls	r3, r3, #2
  4075c2:	4413      	add	r3, r2
  4075c4:	009b      	lsls	r3, r3, #2
  4075c6:	4a11      	ldr	r2, [pc, #68]	; (40760c <prvInitialiseTaskLists+0x5c>)
  4075c8:	4413      	add	r3, r2
  4075ca:	4618      	mov	r0, r3
  4075cc:	4b10      	ldr	r3, [pc, #64]	; (407610 <prvInitialiseTaskLists+0x60>)
  4075ce:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  4075d0:	687b      	ldr	r3, [r7, #4]
  4075d2:	3301      	adds	r3, #1
  4075d4:	607b      	str	r3, [r7, #4]
  4075d6:	687b      	ldr	r3, [r7, #4]
  4075d8:	2b05      	cmp	r3, #5
  4075da:	d9ef      	bls.n	4075bc <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  4075dc:	480d      	ldr	r0, [pc, #52]	; (407614 <prvInitialiseTaskLists+0x64>)
  4075de:	4b0c      	ldr	r3, [pc, #48]	; (407610 <prvInitialiseTaskLists+0x60>)
  4075e0:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  4075e2:	480d      	ldr	r0, [pc, #52]	; (407618 <prvInitialiseTaskLists+0x68>)
  4075e4:	4b0a      	ldr	r3, [pc, #40]	; (407610 <prvInitialiseTaskLists+0x60>)
  4075e6:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  4075e8:	480c      	ldr	r0, [pc, #48]	; (40761c <prvInitialiseTaskLists+0x6c>)
  4075ea:	4b09      	ldr	r3, [pc, #36]	; (407610 <prvInitialiseTaskLists+0x60>)
  4075ec:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  4075ee:	480c      	ldr	r0, [pc, #48]	; (407620 <prvInitialiseTaskLists+0x70>)
  4075f0:	4b07      	ldr	r3, [pc, #28]	; (407610 <prvInitialiseTaskLists+0x60>)
  4075f2:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  4075f4:	480b      	ldr	r0, [pc, #44]	; (407624 <prvInitialiseTaskLists+0x74>)
  4075f6:	4b06      	ldr	r3, [pc, #24]	; (407610 <prvInitialiseTaskLists+0x60>)
  4075f8:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  4075fa:	4b0b      	ldr	r3, [pc, #44]	; (407628 <prvInitialiseTaskLists+0x78>)
  4075fc:	4a05      	ldr	r2, [pc, #20]	; (407614 <prvInitialiseTaskLists+0x64>)
  4075fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  407600:	4b0a      	ldr	r3, [pc, #40]	; (40762c <prvInitialiseTaskLists+0x7c>)
  407602:	4a05      	ldr	r2, [pc, #20]	; (407618 <prvInitialiseTaskLists+0x68>)
  407604:	601a      	str	r2, [r3, #0]
}
  407606:	3708      	adds	r7, #8
  407608:	46bd      	mov	sp, r7
  40760a:	bd80      	pop	{r7, pc}
  40760c:	20003d70 	.word	0x20003d70
  407610:	00405a7d 	.word	0x00405a7d
  407614:	20003de8 	.word	0x20003de8
  407618:	20003dfc 	.word	0x20003dfc
  40761c:	20003e18 	.word	0x20003e18
  407620:	20003e2c 	.word	0x20003e2c
  407624:	20003e44 	.word	0x20003e44
  407628:	20003e10 	.word	0x20003e10
  40762c:	20003e14 	.word	0x20003e14

00407630 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  407630:	b580      	push	{r7, lr}
  407632:	b082      	sub	sp, #8
  407634:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  407636:	e028      	b.n	40768a <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  407638:	4b17      	ldr	r3, [pc, #92]	; (407698 <prvCheckTasksWaitingTermination+0x68>)
  40763a:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  40763c:	4b17      	ldr	r3, [pc, #92]	; (40769c <prvCheckTasksWaitingTermination+0x6c>)
  40763e:	681b      	ldr	r3, [r3, #0]
  407640:	2b00      	cmp	r3, #0
  407642:	bf14      	ite	ne
  407644:	2300      	movne	r3, #0
  407646:	2301      	moveq	r3, #1
  407648:	b2db      	uxtb	r3, r3
  40764a:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  40764c:	4b14      	ldr	r3, [pc, #80]	; (4076a0 <prvCheckTasksWaitingTermination+0x70>)
  40764e:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  407650:	687b      	ldr	r3, [r7, #4]
  407652:	2b00      	cmp	r3, #0
  407654:	d119      	bne.n	40768a <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  407656:	4b13      	ldr	r3, [pc, #76]	; (4076a4 <prvCheckTasksWaitingTermination+0x74>)
  407658:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  40765a:	4b10      	ldr	r3, [pc, #64]	; (40769c <prvCheckTasksWaitingTermination+0x6c>)
  40765c:	68db      	ldr	r3, [r3, #12]
  40765e:	68db      	ldr	r3, [r3, #12]
  407660:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  407662:	683b      	ldr	r3, [r7, #0]
  407664:	3304      	adds	r3, #4
  407666:	4618      	mov	r0, r3
  407668:	4b0f      	ldr	r3, [pc, #60]	; (4076a8 <prvCheckTasksWaitingTermination+0x78>)
  40766a:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  40766c:	4b0f      	ldr	r3, [pc, #60]	; (4076ac <prvCheckTasksWaitingTermination+0x7c>)
  40766e:	681b      	ldr	r3, [r3, #0]
  407670:	1e5a      	subs	r2, r3, #1
  407672:	4b0e      	ldr	r3, [pc, #56]	; (4076ac <prvCheckTasksWaitingTermination+0x7c>)
  407674:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
  407676:	4b0e      	ldr	r3, [pc, #56]	; (4076b0 <prvCheckTasksWaitingTermination+0x80>)
  407678:	681b      	ldr	r3, [r3, #0]
  40767a:	1e5a      	subs	r2, r3, #1
  40767c:	4b0c      	ldr	r3, [pc, #48]	; (4076b0 <prvCheckTasksWaitingTermination+0x80>)
  40767e:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
  407680:	4b0c      	ldr	r3, [pc, #48]	; (4076b4 <prvCheckTasksWaitingTermination+0x84>)
  407682:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  407684:	6838      	ldr	r0, [r7, #0]
  407686:	4b0c      	ldr	r3, [pc, #48]	; (4076b8 <prvCheckTasksWaitingTermination+0x88>)
  407688:	4798      	blx	r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  40768a:	4b09      	ldr	r3, [pc, #36]	; (4076b0 <prvCheckTasksWaitingTermination+0x80>)
  40768c:	681b      	ldr	r3, [r3, #0]
  40768e:	2b00      	cmp	r3, #0
  407690:	d1d2      	bne.n	407638 <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif
}
  407692:	3708      	adds	r7, #8
  407694:	46bd      	mov	sp, r7
  407696:	bd80      	pop	{r7, pc}
  407698:	00406edd 	.word	0x00406edd
  40769c:	20003e2c 	.word	0x20003e2c
  4076a0:	00406ef9 	.word	0x00406ef9
  4076a4:	00405d69 	.word	0x00405d69
  4076a8:	00405b95 	.word	0x00405b95
  4076ac:	20003e58 	.word	0x20003e58
  4076b0:	20003e40 	.word	0x20003e40
  4076b4:	00405d85 	.word	0x00405d85
  4076b8:	0040779d 	.word	0x0040779d

004076bc <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  4076bc:	b580      	push	{r7, lr}
  4076be:	b082      	sub	sp, #8
  4076c0:	af00      	add	r7, sp, #0
  4076c2:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  4076c4:	4b13      	ldr	r3, [pc, #76]	; (407714 <prvAddCurrentTaskToDelayedList+0x58>)
  4076c6:	681b      	ldr	r3, [r3, #0]
  4076c8:	687a      	ldr	r2, [r7, #4]
  4076ca:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  4076cc:	4b12      	ldr	r3, [pc, #72]	; (407718 <prvAddCurrentTaskToDelayedList+0x5c>)
  4076ce:	681b      	ldr	r3, [r3, #0]
  4076d0:	687a      	ldr	r2, [r7, #4]
  4076d2:	429a      	cmp	r2, r3
  4076d4:	d209      	bcs.n	4076ea <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4076d6:	4b11      	ldr	r3, [pc, #68]	; (40771c <prvAddCurrentTaskToDelayedList+0x60>)
  4076d8:	681a      	ldr	r2, [r3, #0]
  4076da:	4b0e      	ldr	r3, [pc, #56]	; (407714 <prvAddCurrentTaskToDelayedList+0x58>)
  4076dc:	681b      	ldr	r3, [r3, #0]
  4076de:	3304      	adds	r3, #4
  4076e0:	4610      	mov	r0, r2
  4076e2:	4619      	mov	r1, r3
  4076e4:	4b0e      	ldr	r3, [pc, #56]	; (407720 <prvAddCurrentTaskToDelayedList+0x64>)
  4076e6:	4798      	blx	r3
  4076e8:	e010      	b.n	40770c <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4076ea:	4b0e      	ldr	r3, [pc, #56]	; (407724 <prvAddCurrentTaskToDelayedList+0x68>)
  4076ec:	681a      	ldr	r2, [r3, #0]
  4076ee:	4b09      	ldr	r3, [pc, #36]	; (407714 <prvAddCurrentTaskToDelayedList+0x58>)
  4076f0:	681b      	ldr	r3, [r3, #0]
  4076f2:	3304      	adds	r3, #4
  4076f4:	4610      	mov	r0, r2
  4076f6:	4619      	mov	r1, r3
  4076f8:	4b09      	ldr	r3, [pc, #36]	; (407720 <prvAddCurrentTaskToDelayedList+0x64>)
  4076fa:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  4076fc:	4b0a      	ldr	r3, [pc, #40]	; (407728 <prvAddCurrentTaskToDelayedList+0x6c>)
  4076fe:	681b      	ldr	r3, [r3, #0]
  407700:	687a      	ldr	r2, [r7, #4]
  407702:	429a      	cmp	r2, r3
  407704:	d202      	bcs.n	40770c <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
  407706:	4b08      	ldr	r3, [pc, #32]	; (407728 <prvAddCurrentTaskToDelayedList+0x6c>)
  407708:	687a      	ldr	r2, [r7, #4]
  40770a:	601a      	str	r2, [r3, #0]
		}
	}
}
  40770c:	3708      	adds	r7, #8
  40770e:	46bd      	mov	sp, r7
  407710:	bd80      	pop	{r7, pc}
  407712:	bf00      	nop
  407714:	20003d6c 	.word	0x20003d6c
  407718:	20003e5c 	.word	0x20003e5c
  40771c:	20003e14 	.word	0x20003e14
  407720:	00405b25 	.word	0x00405b25
  407724:	20003e10 	.word	0x20003e10
  407728:	20000138 	.word	0x20000138

0040772c <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  40772c:	b580      	push	{r7, lr}
  40772e:	b084      	sub	sp, #16
  407730:	af00      	add	r7, sp, #0
  407732:	4603      	mov	r3, r0
  407734:	6039      	str	r1, [r7, #0]
  407736:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  407738:	204c      	movs	r0, #76	; 0x4c
  40773a:	4b15      	ldr	r3, [pc, #84]	; (407790 <prvAllocateTCBAndStack+0x64>)
  40773c:	4798      	blx	r3
  40773e:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  407740:	68fb      	ldr	r3, [r7, #12]
  407742:	2b00      	cmp	r3, #0
  407744:	d01f      	beq.n	407786 <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  407746:	683b      	ldr	r3, [r7, #0]
  407748:	2b00      	cmp	r3, #0
  40774a:	d106      	bne.n	40775a <prvAllocateTCBAndStack+0x2e>
  40774c:	88fb      	ldrh	r3, [r7, #6]
  40774e:	009b      	lsls	r3, r3, #2
  407750:	4618      	mov	r0, r3
  407752:	4b0f      	ldr	r3, [pc, #60]	; (407790 <prvAllocateTCBAndStack+0x64>)
  407754:	4798      	blx	r3
  407756:	4603      	mov	r3, r0
  407758:	e000      	b.n	40775c <prvAllocateTCBAndStack+0x30>
  40775a:	683b      	ldr	r3, [r7, #0]
  40775c:	68fa      	ldr	r2, [r7, #12]
  40775e:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  407760:	68fb      	ldr	r3, [r7, #12]
  407762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  407764:	2b00      	cmp	r3, #0
  407766:	d105      	bne.n	407774 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  407768:	68f8      	ldr	r0, [r7, #12]
  40776a:	4b0a      	ldr	r3, [pc, #40]	; (407794 <prvAllocateTCBAndStack+0x68>)
  40776c:	4798      	blx	r3
			pxNewTCB = NULL;
  40776e:	2300      	movs	r3, #0
  407770:	60fb      	str	r3, [r7, #12]
  407772:	e008      	b.n	407786 <prvAllocateTCBAndStack+0x5a>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  407774:	68fb      	ldr	r3, [r7, #12]
  407776:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  407778:	88fb      	ldrh	r3, [r7, #6]
  40777a:	009b      	lsls	r3, r3, #2
  40777c:	4610      	mov	r0, r2
  40777e:	21a5      	movs	r1, #165	; 0xa5
  407780:	461a      	mov	r2, r3
  407782:	4b05      	ldr	r3, [pc, #20]	; (407798 <prvAllocateTCBAndStack+0x6c>)
  407784:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  407786:	68fb      	ldr	r3, [r7, #12]
}
  407788:	4618      	mov	r0, r3
  40778a:	3710      	adds	r7, #16
  40778c:	46bd      	mov	sp, r7
  40778e:	bd80      	pop	{r7, pc}
  407790:	00405e61 	.word	0x00405e61
  407794:	00405f69 	.word	0x00405f69
  407798:	0040abbd 	.word	0x0040abbd

0040779c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  40779c:	b580      	push	{r7, lr}
  40779e:	b082      	sub	sp, #8
  4077a0:	af00      	add	r7, sp, #0
  4077a2:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  4077a4:	687b      	ldr	r3, [r7, #4]
  4077a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4077a8:	4618      	mov	r0, r3
  4077aa:	4b04      	ldr	r3, [pc, #16]	; (4077bc <prvDeleteTCB+0x20>)
  4077ac:	4798      	blx	r3
		vPortFree( pxTCB );
  4077ae:	6878      	ldr	r0, [r7, #4]
  4077b0:	4b02      	ldr	r3, [pc, #8]	; (4077bc <prvDeleteTCB+0x20>)
  4077b2:	4798      	blx	r3
	}
  4077b4:	3708      	adds	r7, #8
  4077b6:	46bd      	mov	sp, r7
  4077b8:	bd80      	pop	{r7, pc}
  4077ba:	bf00      	nop
  4077bc:	00405f69 	.word	0x00405f69

004077c0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  4077c0:	b480      	push	{r7}
  4077c2:	b083      	sub	sp, #12
  4077c4:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  4077c6:	4b05      	ldr	r3, [pc, #20]	; (4077dc <xTaskGetCurrentTaskHandle+0x1c>)
  4077c8:	681b      	ldr	r3, [r3, #0]
  4077ca:	607b      	str	r3, [r7, #4]

		return xReturn;
  4077cc:	687b      	ldr	r3, [r7, #4]
	}
  4077ce:	4618      	mov	r0, r3
  4077d0:	370c      	adds	r7, #12
  4077d2:	46bd      	mov	sp, r7
  4077d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4077d8:	4770      	bx	lr
  4077da:	bf00      	nop
  4077dc:	20003d6c 	.word	0x20003d6c

004077e0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  4077e0:	b480      	push	{r7}
  4077e2:	b083      	sub	sp, #12
  4077e4:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  4077e6:	4b0b      	ldr	r3, [pc, #44]	; (407814 <xTaskGetSchedulerState+0x34>)
  4077e8:	681b      	ldr	r3, [r3, #0]
  4077ea:	2b00      	cmp	r3, #0
  4077ec:	d102      	bne.n	4077f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  4077ee:	2300      	movs	r3, #0
  4077f0:	607b      	str	r3, [r7, #4]
  4077f2:	e008      	b.n	407806 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4077f4:	4b08      	ldr	r3, [pc, #32]	; (407818 <xTaskGetSchedulerState+0x38>)
  4077f6:	681b      	ldr	r3, [r3, #0]
  4077f8:	2b00      	cmp	r3, #0
  4077fa:	d102      	bne.n	407802 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  4077fc:	2301      	movs	r3, #1
  4077fe:	607b      	str	r3, [r7, #4]
  407800:	e001      	b.n	407806 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  407802:	2302      	movs	r3, #2
  407804:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  407806:	687b      	ldr	r3, [r7, #4]
	}
  407808:	4618      	mov	r0, r3
  40780a:	370c      	adds	r7, #12
  40780c:	46bd      	mov	sp, r7
  40780e:	f85d 7b04 	ldr.w	r7, [sp], #4
  407812:	4770      	bx	lr
  407814:	20003e68 	.word	0x20003e68
  407818:	20003e6c 	.word	0x20003e6c

0040781c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  40781c:	b580      	push	{r7, lr}
  40781e:	b084      	sub	sp, #16
  407820:	af00      	add	r7, sp, #0
  407822:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  407824:	687b      	ldr	r3, [r7, #4]
  407826:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  407828:	687b      	ldr	r3, [r7, #4]
  40782a:	2b00      	cmp	r3, #0
  40782c:	d041      	beq.n	4078b2 <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  40782e:	68fb      	ldr	r3, [r7, #12]
  407830:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407832:	4b21      	ldr	r3, [pc, #132]	; (4078b8 <vTaskPriorityInherit+0x9c>)
  407834:	681b      	ldr	r3, [r3, #0]
  407836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407838:	429a      	cmp	r2, r3
  40783a:	d23a      	bcs.n	4078b2 <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  40783c:	4b1e      	ldr	r3, [pc, #120]	; (4078b8 <vTaskPriorityInherit+0x9c>)
  40783e:	681b      	ldr	r3, [r3, #0]
  407840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407842:	f1c3 0206 	rsb	r2, r3, #6
  407846:	68fb      	ldr	r3, [r7, #12]
  407848:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  40784a:	68fb      	ldr	r3, [r7, #12]
  40784c:	6959      	ldr	r1, [r3, #20]
  40784e:	68fb      	ldr	r3, [r7, #12]
  407850:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407852:	4613      	mov	r3, r2
  407854:	009b      	lsls	r3, r3, #2
  407856:	4413      	add	r3, r2
  407858:	009b      	lsls	r3, r3, #2
  40785a:	4a18      	ldr	r2, [pc, #96]	; (4078bc <vTaskPriorityInherit+0xa0>)
  40785c:	4413      	add	r3, r2
  40785e:	4299      	cmp	r1, r3
  407860:	d122      	bne.n	4078a8 <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  407862:	68fb      	ldr	r3, [r7, #12]
  407864:	3304      	adds	r3, #4
  407866:	4618      	mov	r0, r3
  407868:	4b15      	ldr	r3, [pc, #84]	; (4078c0 <vTaskPriorityInherit+0xa4>)
  40786a:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40786c:	4b12      	ldr	r3, [pc, #72]	; (4078b8 <vTaskPriorityInherit+0x9c>)
  40786e:	681b      	ldr	r3, [r3, #0]
  407870:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407872:	68fb      	ldr	r3, [r7, #12]
  407874:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  407876:	68fb      	ldr	r3, [r7, #12]
  407878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40787a:	4b12      	ldr	r3, [pc, #72]	; (4078c4 <vTaskPriorityInherit+0xa8>)
  40787c:	681b      	ldr	r3, [r3, #0]
  40787e:	429a      	cmp	r2, r3
  407880:	d903      	bls.n	40788a <vTaskPriorityInherit+0x6e>
  407882:	68fb      	ldr	r3, [r7, #12]
  407884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407886:	4b0f      	ldr	r3, [pc, #60]	; (4078c4 <vTaskPriorityInherit+0xa8>)
  407888:	601a      	str	r2, [r3, #0]
  40788a:	68fb      	ldr	r3, [r7, #12]
  40788c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40788e:	4613      	mov	r3, r2
  407890:	009b      	lsls	r3, r3, #2
  407892:	4413      	add	r3, r2
  407894:	009b      	lsls	r3, r3, #2
  407896:	4a09      	ldr	r2, [pc, #36]	; (4078bc <vTaskPriorityInherit+0xa0>)
  407898:	441a      	add	r2, r3
  40789a:	68fb      	ldr	r3, [r7, #12]
  40789c:	3304      	adds	r3, #4
  40789e:	4610      	mov	r0, r2
  4078a0:	4619      	mov	r1, r3
  4078a2:	4b09      	ldr	r3, [pc, #36]	; (4078c8 <vTaskPriorityInherit+0xac>)
  4078a4:	4798      	blx	r3
  4078a6:	e004      	b.n	4078b2 <vTaskPriorityInherit+0x96>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4078a8:	4b03      	ldr	r3, [pc, #12]	; (4078b8 <vTaskPriorityInherit+0x9c>)
  4078aa:	681b      	ldr	r3, [r3, #0]
  4078ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4078ae:	68fb      	ldr	r3, [r7, #12]
  4078b0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  4078b2:	3710      	adds	r7, #16
  4078b4:	46bd      	mov	sp, r7
  4078b6:	bd80      	pop	{r7, pc}
  4078b8:	20003d6c 	.word	0x20003d6c
  4078bc:	20003d70 	.word	0x20003d70
  4078c0:	00405b95 	.word	0x00405b95
  4078c4:	20003e64 	.word	0x20003e64
  4078c8:	00405ad5 	.word	0x00405ad5

004078cc <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  4078cc:	b580      	push	{r7, lr}
  4078ce:	b084      	sub	sp, #16
  4078d0:	af00      	add	r7, sp, #0
  4078d2:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  4078d4:	687b      	ldr	r3, [r7, #4]
  4078d6:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  4078d8:	687b      	ldr	r3, [r7, #4]
  4078da:	2b00      	cmp	r3, #0
  4078dc:	d02c      	beq.n	407938 <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  4078de:	68fb      	ldr	r3, [r7, #12]
  4078e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4078e2:	68fb      	ldr	r3, [r7, #12]
  4078e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4078e6:	429a      	cmp	r2, r3
  4078e8:	d026      	beq.n	407938 <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  4078ea:	68fb      	ldr	r3, [r7, #12]
  4078ec:	3304      	adds	r3, #4
  4078ee:	4618      	mov	r0, r3
  4078f0:	4b13      	ldr	r3, [pc, #76]	; (407940 <vTaskPriorityDisinherit+0x74>)
  4078f2:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  4078f4:	68fb      	ldr	r3, [r7, #12]
  4078f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  4078f8:	68fb      	ldr	r3, [r7, #12]
  4078fa:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  4078fc:	68fb      	ldr	r3, [r7, #12]
  4078fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407900:	f1c3 0206 	rsb	r2, r3, #6
  407904:	68fb      	ldr	r3, [r7, #12]
  407906:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  407908:	68fb      	ldr	r3, [r7, #12]
  40790a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40790c:	4b0d      	ldr	r3, [pc, #52]	; (407944 <vTaskPriorityDisinherit+0x78>)
  40790e:	681b      	ldr	r3, [r3, #0]
  407910:	429a      	cmp	r2, r3
  407912:	d903      	bls.n	40791c <vTaskPriorityDisinherit+0x50>
  407914:	68fb      	ldr	r3, [r7, #12]
  407916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407918:	4b0a      	ldr	r3, [pc, #40]	; (407944 <vTaskPriorityDisinherit+0x78>)
  40791a:	601a      	str	r2, [r3, #0]
  40791c:	68fb      	ldr	r3, [r7, #12]
  40791e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407920:	4613      	mov	r3, r2
  407922:	009b      	lsls	r3, r3, #2
  407924:	4413      	add	r3, r2
  407926:	009b      	lsls	r3, r3, #2
  407928:	4a07      	ldr	r2, [pc, #28]	; (407948 <vTaskPriorityDisinherit+0x7c>)
  40792a:	441a      	add	r2, r3
  40792c:	68fb      	ldr	r3, [r7, #12]
  40792e:	3304      	adds	r3, #4
  407930:	4610      	mov	r0, r2
  407932:	4619      	mov	r1, r3
  407934:	4b05      	ldr	r3, [pc, #20]	; (40794c <vTaskPriorityDisinherit+0x80>)
  407936:	4798      	blx	r3
			}
		}
	}
  407938:	3710      	adds	r7, #16
  40793a:	46bd      	mov	sp, r7
  40793c:	bd80      	pop	{r7, pc}
  40793e:	bf00      	nop
  407940:	00405b95 	.word	0x00405b95
  407944:	20003e64 	.word	0x20003e64
  407948:	20003d70 	.word	0x20003d70
  40794c:	00405ad5 	.word	0x00405ad5

00407950 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  407950:	b590      	push	{r4, r7, lr}
  407952:	b087      	sub	sp, #28
  407954:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  407956:	2300      	movs	r3, #0
  407958:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  40795a:	4b10      	ldr	r3, [pc, #64]	; (40799c <xTimerCreateTimerTask+0x4c>)
  40795c:	4798      	blx	r3

	if( xTimerQueue != NULL )
  40795e:	4b10      	ldr	r3, [pc, #64]	; (4079a0 <xTimerCreateTimerTask+0x50>)
  407960:	681b      	ldr	r3, [r3, #0]
  407962:	2b00      	cmp	r3, #0
  407964:	d00e      	beq.n	407984 <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  407966:	2305      	movs	r3, #5
  407968:	9300      	str	r3, [sp, #0]
  40796a:	2300      	movs	r3, #0
  40796c:	9301      	str	r3, [sp, #4]
  40796e:	2300      	movs	r3, #0
  407970:	9302      	str	r3, [sp, #8]
  407972:	2300      	movs	r3, #0
  407974:	9303      	str	r3, [sp, #12]
  407976:	480b      	ldr	r0, [pc, #44]	; (4079a4 <xTimerCreateTimerTask+0x54>)
  407978:	490b      	ldr	r1, [pc, #44]	; (4079a8 <xTimerCreateTimerTask+0x58>)
  40797a:	228c      	movs	r2, #140	; 0x8c
  40797c:	2300      	movs	r3, #0
  40797e:	4c0b      	ldr	r4, [pc, #44]	; (4079ac <xTimerCreateTimerTask+0x5c>)
  407980:	47a0      	blx	r4
  407982:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  407984:	687b      	ldr	r3, [r7, #4]
  407986:	2b00      	cmp	r3, #0
  407988:	d103      	bne.n	407992 <xTimerCreateTimerTask+0x42>
  40798a:	4b09      	ldr	r3, [pc, #36]	; (4079b0 <xTimerCreateTimerTask+0x60>)
  40798c:	4798      	blx	r3
  40798e:	bf00      	nop
  407990:	e7fd      	b.n	40798e <xTimerCreateTimerTask+0x3e>
	return xReturn;
  407992:	687b      	ldr	r3, [r7, #4]
}
  407994:	4618      	mov	r0, r3
  407996:	370c      	adds	r7, #12
  407998:	46bd      	mov	sp, r7
  40799a:	bd90      	pop	{r4, r7, pc}
  40799c:	00407ef9 	.word	0x00407ef9
  4079a0:	20003eb0 	.word	0x20003eb0
  4079a4:	00407b4d 	.word	0x00407b4d
  4079a8:	00413050 	.word	0x00413050
  4079ac:	004069d1 	.word	0x004069d1
  4079b0:	00405dad 	.word	0x00405dad

004079b4 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  4079b4:	b580      	push	{r7, lr}
  4079b6:	b086      	sub	sp, #24
  4079b8:	af00      	add	r7, sp, #0
  4079ba:	60f8      	str	r0, [r7, #12]
  4079bc:	60b9      	str	r1, [r7, #8]
  4079be:	607a      	str	r2, [r7, #4]
  4079c0:	603b      	str	r3, [r7, #0]
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  4079c2:	68bb      	ldr	r3, [r7, #8]
  4079c4:	2b00      	cmp	r3, #0
  4079c6:	d108      	bne.n	4079da <xTimerCreate+0x26>
	{
		pxNewTimer = NULL;
  4079c8:	2300      	movs	r3, #0
  4079ca:	617b      	str	r3, [r7, #20]
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  4079cc:	68bb      	ldr	r3, [r7, #8]
  4079ce:	2b00      	cmp	r3, #0
  4079d0:	d120      	bne.n	407a14 <xTimerCreate+0x60>
  4079d2:	4b13      	ldr	r3, [pc, #76]	; (407a20 <xTimerCreate+0x6c>)
  4079d4:	4798      	blx	r3
  4079d6:	bf00      	nop
  4079d8:	e7fd      	b.n	4079d6 <xTimerCreate+0x22>
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  4079da:	2028      	movs	r0, #40	; 0x28
  4079dc:	4b11      	ldr	r3, [pc, #68]	; (407a24 <xTimerCreate+0x70>)
  4079de:	4798      	blx	r3
  4079e0:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
  4079e2:	697b      	ldr	r3, [r7, #20]
  4079e4:	2b00      	cmp	r3, #0
  4079e6:	d015      	beq.n	407a14 <xTimerCreate+0x60>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  4079e8:	4b0f      	ldr	r3, [pc, #60]	; (407a28 <xTimerCreate+0x74>)
  4079ea:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  4079ec:	697b      	ldr	r3, [r7, #20]
  4079ee:	68fa      	ldr	r2, [r7, #12]
  4079f0:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  4079f2:	697b      	ldr	r3, [r7, #20]
  4079f4:	68ba      	ldr	r2, [r7, #8]
  4079f6:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  4079f8:	697b      	ldr	r3, [r7, #20]
  4079fa:	687a      	ldr	r2, [r7, #4]
  4079fc:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  4079fe:	697b      	ldr	r3, [r7, #20]
  407a00:	683a      	ldr	r2, [r7, #0]
  407a02:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  407a04:	697b      	ldr	r3, [r7, #20]
  407a06:	6a3a      	ldr	r2, [r7, #32]
  407a08:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  407a0a:	697b      	ldr	r3, [r7, #20]
  407a0c:	3304      	adds	r3, #4
  407a0e:	4618      	mov	r0, r3
  407a10:	4b06      	ldr	r3, [pc, #24]	; (407a2c <xTimerCreate+0x78>)
  407a12:	4798      	blx	r3
		{
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
  407a14:	697b      	ldr	r3, [r7, #20]
}
  407a16:	4618      	mov	r0, r3
  407a18:	3718      	adds	r7, #24
  407a1a:	46bd      	mov	sp, r7
  407a1c:	bd80      	pop	{r7, pc}
  407a1e:	bf00      	nop
  407a20:	00405dad 	.word	0x00405dad
  407a24:	00405e61 	.word	0x00405e61
  407a28:	00407ef9 	.word	0x00407ef9
  407a2c:	00405abd 	.word	0x00405abd

00407a30 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  407a30:	b590      	push	{r4, r7, lr}
  407a32:	b089      	sub	sp, #36	; 0x24
  407a34:	af00      	add	r7, sp, #0
  407a36:	60f8      	str	r0, [r7, #12]
  407a38:	60b9      	str	r1, [r7, #8]
  407a3a:	607a      	str	r2, [r7, #4]
  407a3c:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  407a3e:	2300      	movs	r3, #0
  407a40:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  407a42:	4b1d      	ldr	r3, [pc, #116]	; (407ab8 <xTimerGenericCommand+0x88>)
  407a44:	681b      	ldr	r3, [r3, #0]
  407a46:	2b00      	cmp	r3, #0
  407a48:	d030      	beq.n	407aac <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  407a4a:	68bb      	ldr	r3, [r7, #8]
  407a4c:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  407a4e:	687b      	ldr	r3, [r7, #4]
  407a50:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  407a52:	68fb      	ldr	r3, [r7, #12]
  407a54:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  407a56:	683b      	ldr	r3, [r7, #0]
  407a58:	2b00      	cmp	r3, #0
  407a5a:	d11c      	bne.n	407a96 <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  407a5c:	4b17      	ldr	r3, [pc, #92]	; (407abc <xTimerGenericCommand+0x8c>)
  407a5e:	4798      	blx	r3
  407a60:	4603      	mov	r3, r0
  407a62:	2b01      	cmp	r3, #1
  407a64:	d10b      	bne.n	407a7e <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  407a66:	4b14      	ldr	r3, [pc, #80]	; (407ab8 <xTimerGenericCommand+0x88>)
  407a68:	681a      	ldr	r2, [r3, #0]
  407a6a:	f107 0310 	add.w	r3, r7, #16
  407a6e:	4610      	mov	r0, r2
  407a70:	4619      	mov	r1, r3
  407a72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  407a74:	2300      	movs	r3, #0
  407a76:	4c12      	ldr	r4, [pc, #72]	; (407ac0 <xTimerGenericCommand+0x90>)
  407a78:	47a0      	blx	r4
  407a7a:	61f8      	str	r0, [r7, #28]
  407a7c:	e016      	b.n	407aac <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  407a7e:	4b0e      	ldr	r3, [pc, #56]	; (407ab8 <xTimerGenericCommand+0x88>)
  407a80:	681a      	ldr	r2, [r3, #0]
  407a82:	f107 0310 	add.w	r3, r7, #16
  407a86:	4610      	mov	r0, r2
  407a88:	4619      	mov	r1, r3
  407a8a:	2200      	movs	r2, #0
  407a8c:	2300      	movs	r3, #0
  407a8e:	4c0c      	ldr	r4, [pc, #48]	; (407ac0 <xTimerGenericCommand+0x90>)
  407a90:	47a0      	blx	r4
  407a92:	61f8      	str	r0, [r7, #28]
  407a94:	e00a      	b.n	407aac <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  407a96:	4b08      	ldr	r3, [pc, #32]	; (407ab8 <xTimerGenericCommand+0x88>)
  407a98:	681a      	ldr	r2, [r3, #0]
  407a9a:	f107 0310 	add.w	r3, r7, #16
  407a9e:	4610      	mov	r0, r2
  407aa0:	4619      	mov	r1, r3
  407aa2:	683a      	ldr	r2, [r7, #0]
  407aa4:	2300      	movs	r3, #0
  407aa6:	4c07      	ldr	r4, [pc, #28]	; (407ac4 <xTimerGenericCommand+0x94>)
  407aa8:	47a0      	blx	r4
  407aaa:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  407aac:	69fb      	ldr	r3, [r7, #28]
}
  407aae:	4618      	mov	r0, r3
  407ab0:	3724      	adds	r7, #36	; 0x24
  407ab2:	46bd      	mov	sp, r7
  407ab4:	bd90      	pop	{r4, r7, pc}
  407ab6:	bf00      	nop
  407ab8:	20003eb0 	.word	0x20003eb0
  407abc:	004077e1 	.word	0x004077e1
  407ac0:	00406345 	.word	0x00406345
  407ac4:	004064b5 	.word	0x004064b5

00407ac8 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  407ac8:	b590      	push	{r4, r7, lr}
  407aca:	b087      	sub	sp, #28
  407acc:	af02      	add	r7, sp, #8
  407ace:	6078      	str	r0, [r7, #4]
  407ad0:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  407ad2:	4b19      	ldr	r3, [pc, #100]	; (407b38 <prvProcessExpiredTimer+0x70>)
  407ad4:	681b      	ldr	r3, [r3, #0]
  407ad6:	68db      	ldr	r3, [r3, #12]
  407ad8:	68db      	ldr	r3, [r3, #12]
  407ada:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  407adc:	68fb      	ldr	r3, [r7, #12]
  407ade:	3304      	adds	r3, #4
  407ae0:	4618      	mov	r0, r3
  407ae2:	4b16      	ldr	r3, [pc, #88]	; (407b3c <prvProcessExpiredTimer+0x74>)
  407ae4:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  407ae6:	68fb      	ldr	r3, [r7, #12]
  407ae8:	69db      	ldr	r3, [r3, #28]
  407aea:	2b01      	cmp	r3, #1
  407aec:	d11c      	bne.n	407b28 <prvProcessExpiredTimer+0x60>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  407aee:	68fb      	ldr	r3, [r7, #12]
  407af0:	699a      	ldr	r2, [r3, #24]
  407af2:	687b      	ldr	r3, [r7, #4]
  407af4:	4413      	add	r3, r2
  407af6:	68f8      	ldr	r0, [r7, #12]
  407af8:	4619      	mov	r1, r3
  407afa:	683a      	ldr	r2, [r7, #0]
  407afc:	687b      	ldr	r3, [r7, #4]
  407afe:	4c10      	ldr	r4, [pc, #64]	; (407b40 <prvProcessExpiredTimer+0x78>)
  407b00:	47a0      	blx	r4
  407b02:	4603      	mov	r3, r0
  407b04:	2b01      	cmp	r3, #1
  407b06:	d10f      	bne.n	407b28 <prvProcessExpiredTimer+0x60>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  407b08:	2300      	movs	r3, #0
  407b0a:	9300      	str	r3, [sp, #0]
  407b0c:	68f8      	ldr	r0, [r7, #12]
  407b0e:	2100      	movs	r1, #0
  407b10:	687a      	ldr	r2, [r7, #4]
  407b12:	2300      	movs	r3, #0
  407b14:	4c0b      	ldr	r4, [pc, #44]	; (407b44 <prvProcessExpiredTimer+0x7c>)
  407b16:	47a0      	blx	r4
  407b18:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  407b1a:	68bb      	ldr	r3, [r7, #8]
  407b1c:	2b00      	cmp	r3, #0
  407b1e:	d103      	bne.n	407b28 <prvProcessExpiredTimer+0x60>
  407b20:	4b09      	ldr	r3, [pc, #36]	; (407b48 <prvProcessExpiredTimer+0x80>)
  407b22:	4798      	blx	r3
  407b24:	bf00      	nop
  407b26:	e7fd      	b.n	407b24 <prvProcessExpiredTimer+0x5c>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  407b28:	68fb      	ldr	r3, [r7, #12]
  407b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  407b2c:	68f8      	ldr	r0, [r7, #12]
  407b2e:	4798      	blx	r3
}
  407b30:	3714      	adds	r7, #20
  407b32:	46bd      	mov	sp, r7
  407b34:	bd90      	pop	{r4, r7, pc}
  407b36:	bf00      	nop
  407b38:	20003ea8 	.word	0x20003ea8
  407b3c:	00405b95 	.word	0x00405b95
  407b40:	00407c95 	.word	0x00407c95
  407b44:	00407a31 	.word	0x00407a31
  407b48:	00405dad 	.word	0x00405dad

00407b4c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  407b4c:	b580      	push	{r7, lr}
  407b4e:	b084      	sub	sp, #16
  407b50:	af00      	add	r7, sp, #0
  407b52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  407b54:	f107 0308 	add.w	r3, r7, #8
  407b58:	4618      	mov	r0, r3
  407b5a:	4b05      	ldr	r3, [pc, #20]	; (407b70 <prvTimerTask+0x24>)
  407b5c:	4798      	blx	r3
  407b5e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  407b60:	68bb      	ldr	r3, [r7, #8]
  407b62:	68f8      	ldr	r0, [r7, #12]
  407b64:	4619      	mov	r1, r3
  407b66:	4b03      	ldr	r3, [pc, #12]	; (407b74 <prvTimerTask+0x28>)
  407b68:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  407b6a:	4b03      	ldr	r3, [pc, #12]	; (407b78 <prvTimerTask+0x2c>)
  407b6c:	4798      	blx	r3
	}
  407b6e:	e7f1      	b.n	407b54 <prvTimerTask+0x8>
  407b70:	00407c01 	.word	0x00407c01
  407b74:	00407b7d 	.word	0x00407b7d
  407b78:	00407d1d 	.word	0x00407d1d

00407b7c <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  407b7c:	b580      	push	{r7, lr}
  407b7e:	b084      	sub	sp, #16
  407b80:	af00      	add	r7, sp, #0
  407b82:	6078      	str	r0, [r7, #4]
  407b84:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  407b86:	4b17      	ldr	r3, [pc, #92]	; (407be4 <prvProcessTimerOrBlockTask+0x68>)
  407b88:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  407b8a:	f107 0308 	add.w	r3, r7, #8
  407b8e:	4618      	mov	r0, r3
  407b90:	4b15      	ldr	r3, [pc, #84]	; (407be8 <prvProcessTimerOrBlockTask+0x6c>)
  407b92:	4798      	blx	r3
  407b94:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  407b96:	68bb      	ldr	r3, [r7, #8]
  407b98:	2b00      	cmp	r3, #0
  407b9a:	d11e      	bne.n	407bda <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  407b9c:	683b      	ldr	r3, [r7, #0]
  407b9e:	2b00      	cmp	r3, #0
  407ba0:	d10a      	bne.n	407bb8 <prvProcessTimerOrBlockTask+0x3c>
  407ba2:	687a      	ldr	r2, [r7, #4]
  407ba4:	68fb      	ldr	r3, [r7, #12]
  407ba6:	429a      	cmp	r2, r3
  407ba8:	d806      	bhi.n	407bb8 <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  407baa:	4b10      	ldr	r3, [pc, #64]	; (407bec <prvProcessTimerOrBlockTask+0x70>)
  407bac:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  407bae:	6878      	ldr	r0, [r7, #4]
  407bb0:	68f9      	ldr	r1, [r7, #12]
  407bb2:	4b0f      	ldr	r3, [pc, #60]	; (407bf0 <prvProcessTimerOrBlockTask+0x74>)
  407bb4:	4798      	blx	r3
  407bb6:	e012      	b.n	407bde <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  407bb8:	4b0e      	ldr	r3, [pc, #56]	; (407bf4 <prvProcessTimerOrBlockTask+0x78>)
  407bba:	681a      	ldr	r2, [r3, #0]
  407bbc:	6879      	ldr	r1, [r7, #4]
  407bbe:	68fb      	ldr	r3, [r7, #12]
  407bc0:	1acb      	subs	r3, r1, r3
  407bc2:	4610      	mov	r0, r2
  407bc4:	4619      	mov	r1, r3
  407bc6:	4b0c      	ldr	r3, [pc, #48]	; (407bf8 <prvProcessTimerOrBlockTask+0x7c>)
  407bc8:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  407bca:	4b08      	ldr	r3, [pc, #32]	; (407bec <prvProcessTimerOrBlockTask+0x70>)
  407bcc:	4798      	blx	r3
  407bce:	4603      	mov	r3, r0
  407bd0:	2b00      	cmp	r3, #0
  407bd2:	d104      	bne.n	407bde <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  407bd4:	4b09      	ldr	r3, [pc, #36]	; (407bfc <prvProcessTimerOrBlockTask+0x80>)
  407bd6:	4798      	blx	r3
  407bd8:	e001      	b.n	407bde <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  407bda:	4b04      	ldr	r3, [pc, #16]	; (407bec <prvProcessTimerOrBlockTask+0x70>)
  407bdc:	4798      	blx	r3
		}
	}
}
  407bde:	3710      	adds	r7, #16
  407be0:	46bd      	mov	sp, r7
  407be2:	bd80      	pop	{r7, pc}
  407be4:	00406edd 	.word	0x00406edd
  407be8:	00407c49 	.word	0x00407c49
  407bec:	00406ef9 	.word	0x00406ef9
  407bf0:	00407ac9 	.word	0x00407ac9
  407bf4:	20003eb0 	.word	0x20003eb0
  407bf8:	0040696d 	.word	0x0040696d
  407bfc:	00405d51 	.word	0x00405d51

00407c00 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  407c00:	b480      	push	{r7}
  407c02:	b085      	sub	sp, #20
  407c04:	af00      	add	r7, sp, #0
  407c06:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  407c08:	4b0e      	ldr	r3, [pc, #56]	; (407c44 <prvGetNextExpireTime+0x44>)
  407c0a:	681b      	ldr	r3, [r3, #0]
  407c0c:	681b      	ldr	r3, [r3, #0]
  407c0e:	2b00      	cmp	r3, #0
  407c10:	bf14      	ite	ne
  407c12:	2300      	movne	r3, #0
  407c14:	2301      	moveq	r3, #1
  407c16:	b2db      	uxtb	r3, r3
  407c18:	461a      	mov	r2, r3
  407c1a:	687b      	ldr	r3, [r7, #4]
  407c1c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  407c1e:	687b      	ldr	r3, [r7, #4]
  407c20:	681b      	ldr	r3, [r3, #0]
  407c22:	2b00      	cmp	r3, #0
  407c24:	d105      	bne.n	407c32 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  407c26:	4b07      	ldr	r3, [pc, #28]	; (407c44 <prvGetNextExpireTime+0x44>)
  407c28:	681b      	ldr	r3, [r3, #0]
  407c2a:	68db      	ldr	r3, [r3, #12]
  407c2c:	681b      	ldr	r3, [r3, #0]
  407c2e:	60fb      	str	r3, [r7, #12]
  407c30:	e001      	b.n	407c36 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  407c32:	2300      	movs	r3, #0
  407c34:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  407c36:	68fb      	ldr	r3, [r7, #12]
}
  407c38:	4618      	mov	r0, r3
  407c3a:	3714      	adds	r7, #20
  407c3c:	46bd      	mov	sp, r7
  407c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  407c42:	4770      	bx	lr
  407c44:	20003ea8 	.word	0x20003ea8

00407c48 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  407c48:	b580      	push	{r7, lr}
  407c4a:	b084      	sub	sp, #16
  407c4c:	af00      	add	r7, sp, #0
  407c4e:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  407c50:	4b0d      	ldr	r3, [pc, #52]	; (407c88 <prvSampleTimeNow+0x40>)
  407c52:	4798      	blx	r3
  407c54:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  407c56:	4b0d      	ldr	r3, [pc, #52]	; (407c8c <prvSampleTimeNow+0x44>)
  407c58:	681b      	ldr	r3, [r3, #0]
  407c5a:	68fa      	ldr	r2, [r7, #12]
  407c5c:	429a      	cmp	r2, r3
  407c5e:	d208      	bcs.n	407c72 <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  407c60:	4b0a      	ldr	r3, [pc, #40]	; (407c8c <prvSampleTimeNow+0x44>)
  407c62:	681b      	ldr	r3, [r3, #0]
  407c64:	4618      	mov	r0, r3
  407c66:	4b0a      	ldr	r3, [pc, #40]	; (407c90 <prvSampleTimeNow+0x48>)
  407c68:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  407c6a:	687b      	ldr	r3, [r7, #4]
  407c6c:	2201      	movs	r2, #1
  407c6e:	601a      	str	r2, [r3, #0]
  407c70:	e002      	b.n	407c78 <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  407c72:	687b      	ldr	r3, [r7, #4]
  407c74:	2200      	movs	r2, #0
  407c76:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  407c78:	4b04      	ldr	r3, [pc, #16]	; (407c8c <prvSampleTimeNow+0x44>)
  407c7a:	68fa      	ldr	r2, [r7, #12]
  407c7c:	601a      	str	r2, [r3, #0]

	return xTimeNow;
  407c7e:	68fb      	ldr	r3, [r7, #12]
}
  407c80:	4618      	mov	r0, r3
  407c82:	3710      	adds	r7, #16
  407c84:	46bd      	mov	sp, r7
  407c86:	bd80      	pop	{r7, pc}
  407c88:	00407019 	.word	0x00407019
  407c8c:	20003eb4 	.word	0x20003eb4
  407c90:	00407e35 	.word	0x00407e35

00407c94 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  407c94:	b580      	push	{r7, lr}
  407c96:	b086      	sub	sp, #24
  407c98:	af00      	add	r7, sp, #0
  407c9a:	60f8      	str	r0, [r7, #12]
  407c9c:	60b9      	str	r1, [r7, #8]
  407c9e:	607a      	str	r2, [r7, #4]
  407ca0:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  407ca2:	2300      	movs	r3, #0
  407ca4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  407ca6:	68fb      	ldr	r3, [r7, #12]
  407ca8:	68ba      	ldr	r2, [r7, #8]
  407caa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  407cac:	68fb      	ldr	r3, [r7, #12]
  407cae:	68fa      	ldr	r2, [r7, #12]
  407cb0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  407cb2:	68ba      	ldr	r2, [r7, #8]
  407cb4:	687b      	ldr	r3, [r7, #4]
  407cb6:	429a      	cmp	r2, r3
  407cb8:	d812      	bhi.n	407ce0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  407cba:	687a      	ldr	r2, [r7, #4]
  407cbc:	683b      	ldr	r3, [r7, #0]
  407cbe:	1ad2      	subs	r2, r2, r3
  407cc0:	68fb      	ldr	r3, [r7, #12]
  407cc2:	699b      	ldr	r3, [r3, #24]
  407cc4:	429a      	cmp	r2, r3
  407cc6:	d302      	bcc.n	407cce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  407cc8:	2301      	movs	r3, #1
  407cca:	617b      	str	r3, [r7, #20]
  407ccc:	e01b      	b.n	407d06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  407cce:	4b10      	ldr	r3, [pc, #64]	; (407d10 <prvInsertTimerInActiveList+0x7c>)
  407cd0:	681a      	ldr	r2, [r3, #0]
  407cd2:	68fb      	ldr	r3, [r7, #12]
  407cd4:	3304      	adds	r3, #4
  407cd6:	4610      	mov	r0, r2
  407cd8:	4619      	mov	r1, r3
  407cda:	4b0e      	ldr	r3, [pc, #56]	; (407d14 <prvInsertTimerInActiveList+0x80>)
  407cdc:	4798      	blx	r3
  407cde:	e012      	b.n	407d06 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  407ce0:	687a      	ldr	r2, [r7, #4]
  407ce2:	683b      	ldr	r3, [r7, #0]
  407ce4:	429a      	cmp	r2, r3
  407ce6:	d206      	bcs.n	407cf6 <prvInsertTimerInActiveList+0x62>
  407ce8:	68ba      	ldr	r2, [r7, #8]
  407cea:	683b      	ldr	r3, [r7, #0]
  407cec:	429a      	cmp	r2, r3
  407cee:	d302      	bcc.n	407cf6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  407cf0:	2301      	movs	r3, #1
  407cf2:	617b      	str	r3, [r7, #20]
  407cf4:	e007      	b.n	407d06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  407cf6:	4b08      	ldr	r3, [pc, #32]	; (407d18 <prvInsertTimerInActiveList+0x84>)
  407cf8:	681a      	ldr	r2, [r3, #0]
  407cfa:	68fb      	ldr	r3, [r7, #12]
  407cfc:	3304      	adds	r3, #4
  407cfe:	4610      	mov	r0, r2
  407d00:	4619      	mov	r1, r3
  407d02:	4b04      	ldr	r3, [pc, #16]	; (407d14 <prvInsertTimerInActiveList+0x80>)
  407d04:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  407d06:	697b      	ldr	r3, [r7, #20]
}
  407d08:	4618      	mov	r0, r3
  407d0a:	3718      	adds	r7, #24
  407d0c:	46bd      	mov	sp, r7
  407d0e:	bd80      	pop	{r7, pc}
  407d10:	20003eac 	.word	0x20003eac
  407d14:	00405b25 	.word	0x00405b25
  407d18:	20003ea8 	.word	0x20003ea8

00407d1c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  407d1c:	b590      	push	{r4, r7, lr}
  407d1e:	b08b      	sub	sp, #44	; 0x2c
  407d20:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  407d22:	1d3b      	adds	r3, r7, #4
  407d24:	4618      	mov	r0, r3
  407d26:	4b3b      	ldr	r3, [pc, #236]	; (407e14 <prvProcessReceivedCommands+0xf8>)
  407d28:	4798      	blx	r3
  407d2a:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  407d2c:	e061      	b.n	407df2 <prvProcessReceivedCommands+0xd6>
	{
		pxTimer = xMessage.pxTimer;
  407d2e:	693b      	ldr	r3, [r7, #16]
  407d30:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  407d32:	69bb      	ldr	r3, [r7, #24]
  407d34:	2b00      	cmp	r3, #0
  407d36:	d008      	beq.n	407d4a <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  407d38:	69bb      	ldr	r3, [r7, #24]
  407d3a:	695b      	ldr	r3, [r3, #20]
  407d3c:	2b00      	cmp	r3, #0
  407d3e:	d004      	beq.n	407d4a <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  407d40:	69bb      	ldr	r3, [r7, #24]
  407d42:	3304      	adds	r3, #4
  407d44:	4618      	mov	r0, r3
  407d46:	4b34      	ldr	r3, [pc, #208]	; (407e18 <prvProcessReceivedCommands+0xfc>)
  407d48:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  407d4a:	68bb      	ldr	r3, [r7, #8]
  407d4c:	2b03      	cmp	r3, #3
  407d4e:	d84f      	bhi.n	407df0 <prvProcessReceivedCommands+0xd4>
  407d50:	a201      	add	r2, pc, #4	; (adr r2, 407d58 <prvProcessReceivedCommands+0x3c>)
  407d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  407d56:	bf00      	nop
  407d58:	00407d69 	.word	0x00407d69
  407d5c:	00407df1 	.word	0x00407df1
  407d60:	00407dbd 	.word	0x00407dbd
  407d64:	00407de9 	.word	0x00407de9
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  407d68:	68fa      	ldr	r2, [r7, #12]
  407d6a:	69bb      	ldr	r3, [r7, #24]
  407d6c:	699b      	ldr	r3, [r3, #24]
  407d6e:	441a      	add	r2, r3
  407d70:	68fb      	ldr	r3, [r7, #12]
  407d72:	69b8      	ldr	r0, [r7, #24]
  407d74:	4611      	mov	r1, r2
  407d76:	69fa      	ldr	r2, [r7, #28]
  407d78:	4c28      	ldr	r4, [pc, #160]	; (407e1c <prvProcessReceivedCommands+0x100>)
  407d7a:	47a0      	blx	r4
  407d7c:	4603      	mov	r3, r0
  407d7e:	2b01      	cmp	r3, #1
  407d80:	d11b      	bne.n	407dba <prvProcessReceivedCommands+0x9e>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  407d82:	69bb      	ldr	r3, [r7, #24]
  407d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  407d86:	69b8      	ldr	r0, [r7, #24]
  407d88:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  407d8a:	69bb      	ldr	r3, [r7, #24]
  407d8c:	69db      	ldr	r3, [r3, #28]
  407d8e:	2b01      	cmp	r3, #1
  407d90:	d113      	bne.n	407dba <prvProcessReceivedCommands+0x9e>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  407d92:	68fa      	ldr	r2, [r7, #12]
  407d94:	69bb      	ldr	r3, [r7, #24]
  407d96:	699b      	ldr	r3, [r3, #24]
  407d98:	4413      	add	r3, r2
  407d9a:	2200      	movs	r2, #0
  407d9c:	9200      	str	r2, [sp, #0]
  407d9e:	69b8      	ldr	r0, [r7, #24]
  407da0:	2100      	movs	r1, #0
  407da2:	461a      	mov	r2, r3
  407da4:	2300      	movs	r3, #0
  407da6:	4c1e      	ldr	r4, [pc, #120]	; (407e20 <prvProcessReceivedCommands+0x104>)
  407da8:	47a0      	blx	r4
  407daa:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  407dac:	697b      	ldr	r3, [r7, #20]
  407dae:	2b00      	cmp	r3, #0
  407db0:	d103      	bne.n	407dba <prvProcessReceivedCommands+0x9e>
  407db2:	4b1c      	ldr	r3, [pc, #112]	; (407e24 <prvProcessReceivedCommands+0x108>)
  407db4:	4798      	blx	r3
  407db6:	bf00      	nop
  407db8:	e7fd      	b.n	407db6 <prvProcessReceivedCommands+0x9a>
						( void ) xResult;
					}
				}
				break;
  407dba:	e01a      	b.n	407df2 <prvProcessReceivedCommands+0xd6>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  407dbc:	68fa      	ldr	r2, [r7, #12]
  407dbe:	69bb      	ldr	r3, [r7, #24]
  407dc0:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  407dc2:	69bb      	ldr	r3, [r7, #24]
  407dc4:	699b      	ldr	r3, [r3, #24]
  407dc6:	2b00      	cmp	r3, #0
  407dc8:	d103      	bne.n	407dd2 <prvProcessReceivedCommands+0xb6>
  407dca:	4b16      	ldr	r3, [pc, #88]	; (407e24 <prvProcessReceivedCommands+0x108>)
  407dcc:	4798      	blx	r3
  407dce:	bf00      	nop
  407dd0:	e7fd      	b.n	407dce <prvProcessReceivedCommands+0xb2>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  407dd2:	69bb      	ldr	r3, [r7, #24]
  407dd4:	699a      	ldr	r2, [r3, #24]
  407dd6:	69fb      	ldr	r3, [r7, #28]
  407dd8:	4413      	add	r3, r2
  407dda:	69b8      	ldr	r0, [r7, #24]
  407ddc:	4619      	mov	r1, r3
  407dde:	69fa      	ldr	r2, [r7, #28]
  407de0:	69fb      	ldr	r3, [r7, #28]
  407de2:	4c0e      	ldr	r4, [pc, #56]	; (407e1c <prvProcessReceivedCommands+0x100>)
  407de4:	47a0      	blx	r4
				break;
  407de6:	e004      	b.n	407df2 <prvProcessReceivedCommands+0xd6>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  407de8:	69b8      	ldr	r0, [r7, #24]
  407dea:	4b0f      	ldr	r3, [pc, #60]	; (407e28 <prvProcessReceivedCommands+0x10c>)
  407dec:	4798      	blx	r3
				break;
  407dee:	e000      	b.n	407df2 <prvProcessReceivedCommands+0xd6>

			default	:
				/* Don't expect to get here. */
				break;
  407df0:	bf00      	nop

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  407df2:	4b0e      	ldr	r3, [pc, #56]	; (407e2c <prvProcessReceivedCommands+0x110>)
  407df4:	681a      	ldr	r2, [r3, #0]
  407df6:	f107 0308 	add.w	r3, r7, #8
  407dfa:	4610      	mov	r0, r2
  407dfc:	4619      	mov	r1, r3
  407dfe:	2200      	movs	r2, #0
  407e00:	2300      	movs	r3, #0
  407e02:	4c0b      	ldr	r4, [pc, #44]	; (407e30 <prvProcessReceivedCommands+0x114>)
  407e04:	47a0      	blx	r4
  407e06:	4603      	mov	r3, r0
  407e08:	2b00      	cmp	r3, #0
  407e0a:	d190      	bne.n	407d2e <prvProcessReceivedCommands+0x12>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
  407e0c:	3724      	adds	r7, #36	; 0x24
  407e0e:	46bd      	mov	sp, r7
  407e10:	bd90      	pop	{r4, r7, pc}
  407e12:	bf00      	nop
  407e14:	00407c49 	.word	0x00407c49
  407e18:	00405b95 	.word	0x00405b95
  407e1c:	00407c95 	.word	0x00407c95
  407e20:	00407a31 	.word	0x00407a31
  407e24:	00405dad 	.word	0x00405dad
  407e28:	00405f69 	.word	0x00405f69
  407e2c:	20003eb0 	.word	0x20003eb0
  407e30:	00406571 	.word	0x00406571

00407e34 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  407e34:	b590      	push	{r4, r7, lr}
  407e36:	b08b      	sub	sp, #44	; 0x2c
  407e38:	af02      	add	r7, sp, #8
  407e3a:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  407e3c:	e03e      	b.n	407ebc <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  407e3e:	4b28      	ldr	r3, [pc, #160]	; (407ee0 <prvSwitchTimerLists+0xac>)
  407e40:	681b      	ldr	r3, [r3, #0]
  407e42:	68db      	ldr	r3, [r3, #12]
  407e44:	681b      	ldr	r3, [r3, #0]
  407e46:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  407e48:	4b25      	ldr	r3, [pc, #148]	; (407ee0 <prvSwitchTimerLists+0xac>)
  407e4a:	681b      	ldr	r3, [r3, #0]
  407e4c:	68db      	ldr	r3, [r3, #12]
  407e4e:	68db      	ldr	r3, [r3, #12]
  407e50:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  407e52:	69bb      	ldr	r3, [r7, #24]
  407e54:	3304      	adds	r3, #4
  407e56:	4618      	mov	r0, r3
  407e58:	4b22      	ldr	r3, [pc, #136]	; (407ee4 <prvSwitchTimerLists+0xb0>)
  407e5a:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  407e5c:	69bb      	ldr	r3, [r7, #24]
  407e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  407e60:	69b8      	ldr	r0, [r7, #24]
  407e62:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  407e64:	69bb      	ldr	r3, [r7, #24]
  407e66:	69db      	ldr	r3, [r3, #28]
  407e68:	2b01      	cmp	r3, #1
  407e6a:	d127      	bne.n	407ebc <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  407e6c:	69bb      	ldr	r3, [r7, #24]
  407e6e:	699a      	ldr	r2, [r3, #24]
  407e70:	69fb      	ldr	r3, [r7, #28]
  407e72:	4413      	add	r3, r2
  407e74:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  407e76:	697a      	ldr	r2, [r7, #20]
  407e78:	69fb      	ldr	r3, [r7, #28]
  407e7a:	429a      	cmp	r2, r3
  407e7c:	d90e      	bls.n	407e9c <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  407e7e:	69bb      	ldr	r3, [r7, #24]
  407e80:	697a      	ldr	r2, [r7, #20]
  407e82:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  407e84:	69bb      	ldr	r3, [r7, #24]
  407e86:	69ba      	ldr	r2, [r7, #24]
  407e88:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  407e8a:	4b15      	ldr	r3, [pc, #84]	; (407ee0 <prvSwitchTimerLists+0xac>)
  407e8c:	681a      	ldr	r2, [r3, #0]
  407e8e:	69bb      	ldr	r3, [r7, #24]
  407e90:	3304      	adds	r3, #4
  407e92:	4610      	mov	r0, r2
  407e94:	4619      	mov	r1, r3
  407e96:	4b14      	ldr	r3, [pc, #80]	; (407ee8 <prvSwitchTimerLists+0xb4>)
  407e98:	4798      	blx	r3
  407e9a:	e00f      	b.n	407ebc <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  407e9c:	2300      	movs	r3, #0
  407e9e:	9300      	str	r3, [sp, #0]
  407ea0:	69b8      	ldr	r0, [r7, #24]
  407ea2:	2100      	movs	r1, #0
  407ea4:	69fa      	ldr	r2, [r7, #28]
  407ea6:	2300      	movs	r3, #0
  407ea8:	4c10      	ldr	r4, [pc, #64]	; (407eec <prvSwitchTimerLists+0xb8>)
  407eaa:	47a0      	blx	r4
  407eac:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  407eae:	693b      	ldr	r3, [r7, #16]
  407eb0:	2b00      	cmp	r3, #0
  407eb2:	d103      	bne.n	407ebc <prvSwitchTimerLists+0x88>
  407eb4:	4b0e      	ldr	r3, [pc, #56]	; (407ef0 <prvSwitchTimerLists+0xbc>)
  407eb6:	4798      	blx	r3
  407eb8:	bf00      	nop
  407eba:	e7fd      	b.n	407eb8 <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  407ebc:	4b08      	ldr	r3, [pc, #32]	; (407ee0 <prvSwitchTimerLists+0xac>)
  407ebe:	681b      	ldr	r3, [r3, #0]
  407ec0:	681b      	ldr	r3, [r3, #0]
  407ec2:	2b00      	cmp	r3, #0
  407ec4:	d1bb      	bne.n	407e3e <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  407ec6:	4b06      	ldr	r3, [pc, #24]	; (407ee0 <prvSwitchTimerLists+0xac>)
  407ec8:	681b      	ldr	r3, [r3, #0]
  407eca:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  407ecc:	4b09      	ldr	r3, [pc, #36]	; (407ef4 <prvSwitchTimerLists+0xc0>)
  407ece:	681a      	ldr	r2, [r3, #0]
  407ed0:	4b03      	ldr	r3, [pc, #12]	; (407ee0 <prvSwitchTimerLists+0xac>)
  407ed2:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
  407ed4:	4b07      	ldr	r3, [pc, #28]	; (407ef4 <prvSwitchTimerLists+0xc0>)
  407ed6:	68fa      	ldr	r2, [r7, #12]
  407ed8:	601a      	str	r2, [r3, #0]
}
  407eda:	3724      	adds	r7, #36	; 0x24
  407edc:	46bd      	mov	sp, r7
  407ede:	bd90      	pop	{r4, r7, pc}
  407ee0:	20003ea8 	.word	0x20003ea8
  407ee4:	00405b95 	.word	0x00405b95
  407ee8:	00405b25 	.word	0x00405b25
  407eec:	00407a31 	.word	0x00407a31
  407ef0:	00405dad 	.word	0x00405dad
  407ef4:	20003eac 	.word	0x20003eac

00407ef8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  407ef8:	b580      	push	{r7, lr}
  407efa:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  407efc:	4b0e      	ldr	r3, [pc, #56]	; (407f38 <prvCheckForValidListAndQueue+0x40>)
  407efe:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  407f00:	4b0e      	ldr	r3, [pc, #56]	; (407f3c <prvCheckForValidListAndQueue+0x44>)
  407f02:	681b      	ldr	r3, [r3, #0]
  407f04:	2b00      	cmp	r3, #0
  407f06:	d113      	bne.n	407f30 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  407f08:	480d      	ldr	r0, [pc, #52]	; (407f40 <prvCheckForValidListAndQueue+0x48>)
  407f0a:	4b0e      	ldr	r3, [pc, #56]	; (407f44 <prvCheckForValidListAndQueue+0x4c>)
  407f0c:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  407f0e:	480e      	ldr	r0, [pc, #56]	; (407f48 <prvCheckForValidListAndQueue+0x50>)
  407f10:	4b0c      	ldr	r3, [pc, #48]	; (407f44 <prvCheckForValidListAndQueue+0x4c>)
  407f12:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  407f14:	4b0d      	ldr	r3, [pc, #52]	; (407f4c <prvCheckForValidListAndQueue+0x54>)
  407f16:	4a0a      	ldr	r2, [pc, #40]	; (407f40 <prvCheckForValidListAndQueue+0x48>)
  407f18:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  407f1a:	4b0d      	ldr	r3, [pc, #52]	; (407f50 <prvCheckForValidListAndQueue+0x58>)
  407f1c:	4a0a      	ldr	r2, [pc, #40]	; (407f48 <prvCheckForValidListAndQueue+0x50>)
  407f1e:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  407f20:	2005      	movs	r0, #5
  407f22:	210c      	movs	r1, #12
  407f24:	2200      	movs	r2, #0
  407f26:	4b0b      	ldr	r3, [pc, #44]	; (407f54 <prvCheckForValidListAndQueue+0x5c>)
  407f28:	4798      	blx	r3
  407f2a:	4602      	mov	r2, r0
  407f2c:	4b03      	ldr	r3, [pc, #12]	; (407f3c <prvCheckForValidListAndQueue+0x44>)
  407f2e:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  407f30:	4b09      	ldr	r3, [pc, #36]	; (407f58 <prvCheckForValidListAndQueue+0x60>)
  407f32:	4798      	blx	r3
}
  407f34:	bd80      	pop	{r7, pc}
  407f36:	bf00      	nop
  407f38:	00405d69 	.word	0x00405d69
  407f3c:	20003eb0 	.word	0x20003eb0
  407f40:	20003e80 	.word	0x20003e80
  407f44:	00405a7d 	.word	0x00405a7d
  407f48:	20003e94 	.word	0x20003e94
  407f4c:	20003ea8 	.word	0x20003ea8
  407f50:	20003eac 	.word	0x20003eac
  407f54:	004061c5 	.word	0x004061c5
  407f58:	00405d85 	.word	0x00405d85

00407f5c <vTimerIMU>:
uint32_t lastTickCounter = 0;
double dt = (((double)TWI_TASK_DELAY)/ ((double)configTICK_RATE_HZ));

static KalmanConst kalmanC;

static void vTimerIMU(void *pvParameters){
  407f5c:	b590      	push	{r4, r7, lr}
  407f5e:	b083      	sub	sp, #12
  407f60:	af00      	add	r7, sp, #0
  407f62:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(xSemIMUInt);
  407f64:	4b05      	ldr	r3, [pc, #20]	; (407f7c <vTimerIMU+0x20>)
  407f66:	681b      	ldr	r3, [r3, #0]
  407f68:	4618      	mov	r0, r3
  407f6a:	2100      	movs	r1, #0
  407f6c:	2200      	movs	r2, #0
  407f6e:	2300      	movs	r3, #0
  407f70:	4c03      	ldr	r4, [pc, #12]	; (407f80 <vTimerIMU+0x24>)
  407f72:	47a0      	blx	r4
}
  407f74:	370c      	adds	r7, #12
  407f76:	46bd      	mov	sp, r7
  407f78:	bd90      	pop	{r4, r7, pc}
  407f7a:	bf00      	nop
  407f7c:	20003fc8 	.word	0x20003fc8
  407f80:	00406345 	.word	0x00406345
  407f84:	00000000 	.word	0x00000000

00407f88 <IMUTask>:
	//dt = (double)(g_tickCounter - lastTickCounter)/configTICK_RATE_HZ;
	lastTickCounter = g_tickCounter;
	xSemaphoreGiveFromISR(xSemIMUInt, NULL);
}

void IMUTask(void *pvParameters){
  407f88:	b5f0      	push	{r4, r5, r6, r7, lr}
  407f8a:	b099      	sub	sp, #100	; 0x64
  407f8c:	af02      	add	r7, sp, #8
  407f8e:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	status_code_t status;
	
	vSemaphoreCreateBinary(xseIMUValues);
  407f90:	2001      	movs	r0, #1
  407f92:	2100      	movs	r1, #0
  407f94:	2203      	movs	r2, #3
  407f96:	4b90      	ldr	r3, [pc, #576]	; (4081d8 <IMUTask+0x250>)
  407f98:	4798      	blx	r3
  407f9a:	4602      	mov	r2, r0
  407f9c:	4b8f      	ldr	r3, [pc, #572]	; (4081dc <IMUTask+0x254>)
  407f9e:	601a      	str	r2, [r3, #0]
  407fa0:	4b8e      	ldr	r3, [pc, #568]	; (4081dc <IMUTask+0x254>)
  407fa2:	681b      	ldr	r3, [r3, #0]
  407fa4:	2b00      	cmp	r3, #0
  407fa6:	d007      	beq.n	407fb8 <IMUTask+0x30>
  407fa8:	4b8c      	ldr	r3, [pc, #560]	; (4081dc <IMUTask+0x254>)
  407faa:	681b      	ldr	r3, [r3, #0]
  407fac:	4618      	mov	r0, r3
  407fae:	2100      	movs	r1, #0
  407fb0:	2200      	movs	r2, #0
  407fb2:	2300      	movs	r3, #0
  407fb4:	4c8a      	ldr	r4, [pc, #552]	; (4081e0 <IMUTask+0x258>)
  407fb6:	47a0      	blx	r4
	configASSERT(xseIMUValues);
  407fb8:	4b88      	ldr	r3, [pc, #544]	; (4081dc <IMUTask+0x254>)
  407fba:	681b      	ldr	r3, [r3, #0]
  407fbc:	2b00      	cmp	r3, #0
  407fbe:	d103      	bne.n	407fc8 <IMUTask+0x40>
  407fc0:	4b88      	ldr	r3, [pc, #544]	; (4081e4 <IMUTask+0x25c>)
  407fc2:	4798      	blx	r3
  407fc4:	bf00      	nop
  407fc6:	e7fd      	b.n	407fc4 <IMUTask+0x3c>
	xSemaphoreTake(xseIMUValues, 0);
  407fc8:	4b84      	ldr	r3, [pc, #528]	; (4081dc <IMUTask+0x254>)
  407fca:	681b      	ldr	r3, [r3, #0]
  407fcc:	4618      	mov	r0, r3
  407fce:	2100      	movs	r1, #0
  407fd0:	2200      	movs	r2, #0
  407fd2:	2300      	movs	r3, #0
  407fd4:	4c84      	ldr	r4, [pc, #528]	; (4081e8 <IMUTask+0x260>)
  407fd6:	47a0      	blx	r4
	
	vSemaphoreCreateBinary(xSemIMUInt);
  407fd8:	2001      	movs	r0, #1
  407fda:	2100      	movs	r1, #0
  407fdc:	2203      	movs	r2, #3
  407fde:	4b7e      	ldr	r3, [pc, #504]	; (4081d8 <IMUTask+0x250>)
  407fe0:	4798      	blx	r3
  407fe2:	4602      	mov	r2, r0
  407fe4:	4b81      	ldr	r3, [pc, #516]	; (4081ec <IMUTask+0x264>)
  407fe6:	601a      	str	r2, [r3, #0]
  407fe8:	4b80      	ldr	r3, [pc, #512]	; (4081ec <IMUTask+0x264>)
  407fea:	681b      	ldr	r3, [r3, #0]
  407fec:	2b00      	cmp	r3, #0
  407fee:	d007      	beq.n	408000 <IMUTask+0x78>
  407ff0:	4b7e      	ldr	r3, [pc, #504]	; (4081ec <IMUTask+0x264>)
  407ff2:	681b      	ldr	r3, [r3, #0]
  407ff4:	4618      	mov	r0, r3
  407ff6:	2100      	movs	r1, #0
  407ff8:	2200      	movs	r2, #0
  407ffa:	2300      	movs	r3, #0
  407ffc:	4c78      	ldr	r4, [pc, #480]	; (4081e0 <IMUTask+0x258>)
  407ffe:	47a0      	blx	r4
	configASSERT(xSemIMUInt);
  408000:	4b7a      	ldr	r3, [pc, #488]	; (4081ec <IMUTask+0x264>)
  408002:	681b      	ldr	r3, [r3, #0]
  408004:	2b00      	cmp	r3, #0
  408006:	d103      	bne.n	408010 <IMUTask+0x88>
  408008:	4b76      	ldr	r3, [pc, #472]	; (4081e4 <IMUTask+0x25c>)
  40800a:	4798      	blx	r3
  40800c:	bf00      	nop
  40800e:	e7fd      	b.n	40800c <IMUTask+0x84>
	xSemaphoreTake(xSemIMUInt, 0);
  408010:	4b76      	ldr	r3, [pc, #472]	; (4081ec <IMUTask+0x264>)
  408012:	681b      	ldr	r3, [r3, #0]
  408014:	4618      	mov	r0, r3
  408016:	2100      	movs	r1, #0
  408018:	2200      	movs	r2, #0
  40801a:	2300      	movs	r3, #0
  40801c:	4c72      	ldr	r4, [pc, #456]	; (4081e8 <IMUTask+0x260>)
  40801e:	47a0      	blx	r4
	
#ifndef INT_PIN
	//Timer Task:
	xTimerIMU = xTimerCreate("TimerIMU", TWI_TASK_DELAY , pdTRUE, NULL, vTimerIMU);
  408020:	4b73      	ldr	r3, [pc, #460]	; (4081f0 <IMUTask+0x268>)
  408022:	9300      	str	r3, [sp, #0]
  408024:	4873      	ldr	r0, [pc, #460]	; (4081f4 <IMUTask+0x26c>)
  408026:	210a      	movs	r1, #10
  408028:	2201      	movs	r2, #1
  40802a:	2300      	movs	r3, #0
  40802c:	4c72      	ldr	r4, [pc, #456]	; (4081f8 <IMUTask+0x270>)
  40802e:	47a0      	blx	r4
  408030:	4602      	mov	r2, r0
  408032:	4b72      	ldr	r3, [pc, #456]	; (4081fc <IMUTask+0x274>)
  408034:	601a      	str	r2, [r3, #0]
	xTimerStart(xTimerIMU, 0);
  408036:	4b71      	ldr	r3, [pc, #452]	; (4081fc <IMUTask+0x274>)
  408038:	681c      	ldr	r4, [r3, #0]
  40803a:	4b71      	ldr	r3, [pc, #452]	; (408200 <IMUTask+0x278>)
  40803c:	4798      	blx	r3
  40803e:	4603      	mov	r3, r0
  408040:	2200      	movs	r2, #0
  408042:	9200      	str	r2, [sp, #0]
  408044:	4620      	mov	r0, r4
  408046:	2100      	movs	r1, #0
  408048:	461a      	mov	r2, r3
  40804a:	2300      	movs	r3, #0
  40804c:	4c6d      	ldr	r4, [pc, #436]	; (408204 <IMUTask+0x27c>)
  40804e:	47a0      	blx	r4
#endif
	
	status = configIMU();
  408050:	4b6d      	ldr	r3, [pc, #436]	; (408208 <IMUTask+0x280>)
  408052:	4798      	blx	r3
  408054:	4603      	mov	r3, r0
  408056:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	lastTickCounter = g_tickCounter;
  40805a:	4b6c      	ldr	r3, [pc, #432]	; (40820c <IMUTask+0x284>)
  40805c:	681a      	ldr	r2, [r3, #0]
  40805e:	4b6c      	ldr	r3, [pc, #432]	; (408210 <IMUTask+0x288>)
  408060:	601a      	str	r2, [r3, #0]
	if (status != STATUS_OK){
  408062:	f997 3056 	ldrsb.w	r3, [r7, #86]	; 0x56
  408066:	2b00      	cmp	r3, #0
  408068:	d008      	beq.n	40807c <IMUTask+0xf4>
		printf_mux("Error IMU!");
  40806a:	486a      	ldr	r0, [pc, #424]	; (408214 <IMUTask+0x28c>)
  40806c:	4b6a      	ldr	r3, [pc, #424]	; (408218 <IMUTask+0x290>)
  40806e:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408070:	2019      	movs	r0, #25
  408072:	4b6a      	ldr	r3, [pc, #424]	; (40821c <IMUTask+0x294>)
  408074:	4798      	blx	r3
		vTaskDelete(NULL);
  408076:	2000      	movs	r0, #0
  408078:	4b69      	ldr	r3, [pc, #420]	; (408220 <IMUTask+0x298>)
  40807a:	4798      	blx	r3
	}
	
	double acel[3];
	double gyro[3];
	double anglePure = 0;
  40807c:	f04f 0200 	mov.w	r2, #0
  408080:	f04f 0300 	mov.w	r3, #0
  408084:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double angleComplFilter = initComplFilter(ADXL_Low);
  408088:	2053      	movs	r0, #83	; 0x53
  40808a:	4b66      	ldr	r3, [pc, #408]	; (408224 <IMUTask+0x29c>)
  40808c:	4798      	blx	r3
  40808e:	4602      	mov	r2, r0
  408090:	460b      	mov	r3, r1
  408092:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double angleKalman = angleComplFilter;
  408096:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  40809a:	e9c7 2302 	strd	r2, r3, [r7, #8]
	uint8_t i = 0;
  40809e:	2300      	movs	r3, #0
  4080a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	
	//Init Kalman Constants:
	kalmanC.angleInit	=	angleKalman;
  4080a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  4080a8:	495f      	ldr	r1, [pc, #380]	; (408228 <IMUTask+0x2a0>)
  4080aa:	e9c1 2306 	strd	r2, r3, [r1, #24]
	kalmanC.bias		=	0;
  4080ae:	495e      	ldr	r1, [pc, #376]	; (408228 <IMUTask+0x2a0>)
  4080b0:	f04f 0200 	mov.w	r2, #0
  4080b4:	f04f 0300 	mov.w	r3, #0
  4080b8:	e9c1 2308 	strd	r2, r3, [r1, #32]
	kalmanC.Qangle		=	0.001;
  4080bc:	495a      	ldr	r1, [pc, #360]	; (408228 <IMUTask+0x2a0>)
  4080be:	a340      	add	r3, pc, #256	; (adr r3, 4081c0 <IMUTask+0x238>)
  4080c0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4080c4:	e9c1 2300 	strd	r2, r3, [r1]
	kalmanC.Qbias		=	0.003;
  4080c8:	4957      	ldr	r1, [pc, #348]	; (408228 <IMUTask+0x2a0>)
  4080ca:	a33f      	add	r3, pc, #252	; (adr r3, 4081c8 <IMUTask+0x240>)
  4080cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4080d0:	e9c1 2302 	strd	r2, r3, [r1, #8]
	kalmanC.Rmeasure	=	0.03;
  4080d4:	4954      	ldr	r1, [pc, #336]	; (408228 <IMUTask+0x2a0>)
  4080d6:	a33e      	add	r3, pc, #248	; (adr r3, 4081d0 <IMUTask+0x248>)
  4080d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4080dc:	e9c1 2304 	strd	r2, r3, [r1, #16]
	kalmanC.P[0][0]		=	0;
  4080e0:	4951      	ldr	r1, [pc, #324]	; (408228 <IMUTask+0x2a0>)
  4080e2:	f04f 0200 	mov.w	r2, #0
  4080e6:	f04f 0300 	mov.w	r3, #0
  4080ea:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	kalmanC.P[0][1]		=	0;
  4080ee:	494e      	ldr	r1, [pc, #312]	; (408228 <IMUTask+0x2a0>)
  4080f0:	f04f 0200 	mov.w	r2, #0
  4080f4:	f04f 0300 	mov.w	r3, #0
  4080f8:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	kalmanC.P[1][0]		=	0;
  4080fc:	494a      	ldr	r1, [pc, #296]	; (408228 <IMUTask+0x2a0>)
  4080fe:	f04f 0200 	mov.w	r2, #0
  408102:	f04f 0300 	mov.w	r3, #0
  408106:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	kalmanC.P[1][1]		=	0;
  40810a:	4947      	ldr	r1, [pc, #284]	; (408228 <IMUTask+0x2a0>)
  40810c:	f04f 0200 	mov.w	r2, #0
  408110:	f04f 0300 	mov.w	r3, #0
  408114:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	
	initKalman(&kalmanC);
  408118:	4843      	ldr	r0, [pc, #268]	; (408228 <IMUTask+0x2a0>)
  40811a:	4b44      	ldr	r3, [pc, #272]	; (40822c <IMUTask+0x2a4>)
  40811c:	4798      	blx	r3
	
	for (;;){
		xSemaphoreTake(xSemIMUInt, portMAX_DELAY);
  40811e:	4b33      	ldr	r3, [pc, #204]	; (4081ec <IMUTask+0x264>)
  408120:	681b      	ldr	r3, [r3, #0]
  408122:	4618      	mov	r0, r3
  408124:	2100      	movs	r1, #0
  408126:	f04f 32ff 	mov.w	r2, #4294967295
  40812a:	2300      	movs	r3, #0
  40812c:	4c2e      	ldr	r4, [pc, #184]	; (4081e8 <IMUTask+0x260>)
  40812e:	47a0      	blx	r4
		
		memset(acel, 0, sizeof(acel));
  408130:	f107 0338 	add.w	r3, r7, #56	; 0x38
  408134:	4618      	mov	r0, r3
  408136:	2100      	movs	r1, #0
  408138:	2218      	movs	r2, #24
  40813a:	4b3d      	ldr	r3, [pc, #244]	; (408230 <IMUTask+0x2a8>)
  40813c:	4798      	blx	r3
		getAllAcelValue(ADXL_Low, acel);
  40813e:	f107 0338 	add.w	r3, r7, #56	; 0x38
  408142:	2053      	movs	r0, #83	; 0x53
  408144:	4619      	mov	r1, r3
  408146:	4b3b      	ldr	r3, [pc, #236]	; (408234 <IMUTask+0x2ac>)
  408148:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  40814a:	2300      	movs	r3, #0
  40814c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  408150:	e01e      	b.n	408190 <IMUTask+0x208>
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
  408152:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
  408156:	4b38      	ldr	r3, [pc, #224]	; (408238 <IMUTask+0x2b0>)
  408158:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40815c:	4618      	mov	r0, r3
  40815e:	2100      	movs	r1, #0
  408160:	4b36      	ldr	r3, [pc, #216]	; (40823c <IMUTask+0x2b4>)
  408162:	4798      	blx	r3
  408164:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
  408168:	4b33      	ldr	r3, [pc, #204]	; (408238 <IMUTask+0x2b0>)
  40816a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40816e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  408172:	f107 0138 	add.w	r1, r7, #56	; 0x38
  408176:	00db      	lsls	r3, r3, #3
  408178:	440b      	add	r3, r1
  40817a:	4610      	mov	r0, r2
  40817c:	4619      	mov	r1, r3
  40817e:	2200      	movs	r2, #0
  408180:	2301      	movs	r3, #1
  408182:	4c17      	ldr	r4, [pc, #92]	; (4081e0 <IMUTask+0x258>)
  408184:	47a0      	blx	r4
	for (;;){
		xSemaphoreTake(xSemIMUInt, portMAX_DELAY);
		
		memset(acel, 0, sizeof(acel));
		getAllAcelValue(ADXL_Low, acel);
		for (i = 0; i < NUM_AXIS; i++){
  408186:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  40818a:	3301      	adds	r3, #1
  40818c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  408190:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  408194:	2b02      	cmp	r3, #2
  408196:	d9dc      	bls.n	408152 <IMUTask+0x1ca>
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
		}
		
		memset(gyro, 0, sizeof(gyro));
  408198:	f107 0320 	add.w	r3, r7, #32
  40819c:	4618      	mov	r0, r3
  40819e:	2100      	movs	r1, #0
  4081a0:	2218      	movs	r2, #24
  4081a2:	4b23      	ldr	r3, [pc, #140]	; (408230 <IMUTask+0x2a8>)
  4081a4:	4798      	blx	r3
		getAllGyroValue(ITG_Low, gyro);
  4081a6:	f107 0320 	add.w	r3, r7, #32
  4081aa:	2068      	movs	r0, #104	; 0x68
  4081ac:	4619      	mov	r1, r3
  4081ae:	4b24      	ldr	r3, [pc, #144]	; (408240 <IMUTask+0x2b8>)
  4081b0:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4081b2:	2300      	movs	r3, #0
  4081b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  4081b8:	e063      	b.n	408282 <IMUTask+0x2fa>
  4081ba:	bf00      	nop
  4081bc:	f3af 8000 	nop.w
  4081c0:	d2f1a9fc 	.word	0xd2f1a9fc
  4081c4:	3f50624d 	.word	0x3f50624d
  4081c8:	bc6a7efa 	.word	0xbc6a7efa
  4081cc:	3f689374 	.word	0x3f689374
  4081d0:	eb851eb8 	.word	0xeb851eb8
  4081d4:	3f9eb851 	.word	0x3f9eb851
  4081d8:	004061c5 	.word	0x004061c5
  4081dc:	20003f60 	.word	0x20003f60
  4081e0:	00406345 	.word	0x00406345
  4081e4:	00405dad 	.word	0x00405dad
  4081e8:	00406571 	.word	0x00406571
  4081ec:	20003fc8 	.word	0x20003fc8
  4081f0:	00407f5d 	.word	0x00407f5d
  4081f4:	00413058 	.word	0x00413058
  4081f8:	004079b5 	.word	0x004079b5
  4081fc:	20004024 	.word	0x20004024
  408200:	00407019 	.word	0x00407019
  408204:	00407a31 	.word	0x00407a31
  408208:	00400b91 	.word	0x00400b91
  40820c:	20003f64 	.word	0x20003f64
  408210:	20003eb8 	.word	0x20003eb8
  408214:	00413064 	.word	0x00413064
  408218:	00401489 	.word	0x00401489
  40821c:	00403a1d 	.word	0x00403a1d
  408220:	00406b91 	.word	0x00406b91
  408224:	004002fd 	.word	0x004002fd
  408228:	20003ec0 	.word	0x20003ec0
  40822c:	004003d9 	.word	0x004003d9
  408230:	0040abbd 	.word	0x0040abbd
  408234:	004008b9 	.word	0x004008b9
  408238:	20004018 	.word	0x20004018
  40823c:	004060fd 	.word	0x004060fd
  408240:	00400a29 	.word	0x00400a29
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
  408244:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
  408248:	4b47      	ldr	r3, [pc, #284]	; (408368 <IMUTask+0x3e0>)
  40824a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40824e:	4618      	mov	r0, r3
  408250:	2100      	movs	r1, #0
  408252:	4b46      	ldr	r3, [pc, #280]	; (40836c <IMUTask+0x3e4>)
  408254:	4798      	blx	r3
  408256:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
  40825a:	4b43      	ldr	r3, [pc, #268]	; (408368 <IMUTask+0x3e0>)
  40825c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  408260:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  408264:	f107 0120 	add.w	r1, r7, #32
  408268:	00db      	lsls	r3, r3, #3
  40826a:	440b      	add	r3, r1
  40826c:	4610      	mov	r0, r2
  40826e:	4619      	mov	r1, r3
  408270:	2200      	movs	r2, #0
  408272:	2301      	movs	r3, #1
  408274:	4c3e      	ldr	r4, [pc, #248]	; (408370 <IMUTask+0x3e8>)
  408276:	47a0      	blx	r4
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
		}
		
		memset(gyro, 0, sizeof(gyro));
		getAllGyroValue(ITG_Low, gyro);
		for (i = 0; i < NUM_AXIS; i++){
  408278:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  40827c:	3301      	adds	r3, #1
  40827e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  408282:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  408286:	2b02      	cmp	r3, #2
  408288:	d9dc      	bls.n	408244 <IMUTask+0x2bc>
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
		}
		
		anglePure = getPureAngle(acel);
  40828a:	f107 0338 	add.w	r3, r7, #56	; 0x38
  40828e:	4618      	mov	r0, r3
  408290:	4b38      	ldr	r3, [pc, #224]	; (408374 <IMUTask+0x3ec>)
  408292:	4798      	blx	r3
  408294:	4602      	mov	r2, r0
  408296:	460b      	mov	r3, r1
  408298:	e9c7 2306 	strd	r2, r3, [r7, #24]
		xQueueOverwrite(xQueueAngle[0], (void * ) &anglePure);
  40829c:	4b36      	ldr	r3, [pc, #216]	; (408378 <IMUTask+0x3f0>)
  40829e:	681b      	ldr	r3, [r3, #0]
  4082a0:	4618      	mov	r0, r3
  4082a2:	2100      	movs	r1, #0
  4082a4:	4b31      	ldr	r3, [pc, #196]	; (40836c <IMUTask+0x3e4>)
  4082a6:	4798      	blx	r3
  4082a8:	4b33      	ldr	r3, [pc, #204]	; (408378 <IMUTask+0x3f0>)
  4082aa:	681a      	ldr	r2, [r3, #0]
  4082ac:	f107 0318 	add.w	r3, r7, #24
  4082b0:	4610      	mov	r0, r2
  4082b2:	4619      	mov	r1, r3
  4082b4:	2200      	movs	r2, #0
  4082b6:	2301      	movs	r3, #1
  4082b8:	4c2d      	ldr	r4, [pc, #180]	; (408370 <IMUTask+0x3e8>)
  4082ba:	47a0      	blx	r4
		getComplFilterAngle(&angleComplFilter, acel, gyro, dt);
  4082bc:	4b2f      	ldr	r3, [pc, #188]	; (40837c <IMUTask+0x3f4>)
  4082be:	e9d3 2300 	ldrd	r2, r3, [r3]
  4082c2:	f107 0010 	add.w	r0, r7, #16
  4082c6:	f107 0138 	add.w	r1, r7, #56	; 0x38
  4082ca:	f107 0420 	add.w	r4, r7, #32
  4082ce:	e9cd 2300 	strd	r2, r3, [sp]
  4082d2:	4622      	mov	r2, r4
  4082d4:	4b2a      	ldr	r3, [pc, #168]	; (408380 <IMUTask+0x3f8>)
  4082d6:	4798      	blx	r3
		xQueueOverwrite(xQueueAngle[1], (void * ) &angleComplFilter);
  4082d8:	4b27      	ldr	r3, [pc, #156]	; (408378 <IMUTask+0x3f0>)
  4082da:	685b      	ldr	r3, [r3, #4]
  4082dc:	4618      	mov	r0, r3
  4082de:	2100      	movs	r1, #0
  4082e0:	4b22      	ldr	r3, [pc, #136]	; (40836c <IMUTask+0x3e4>)
  4082e2:	4798      	blx	r3
  4082e4:	4b24      	ldr	r3, [pc, #144]	; (408378 <IMUTask+0x3f0>)
  4082e6:	685a      	ldr	r2, [r3, #4]
  4082e8:	f107 0310 	add.w	r3, r7, #16
  4082ec:	4610      	mov	r0, r2
  4082ee:	4619      	mov	r1, r3
  4082f0:	2200      	movs	r2, #0
  4082f2:	2301      	movs	r3, #1
  4082f4:	4c1e      	ldr	r4, [pc, #120]	; (408370 <IMUTask+0x3e8>)
  4082f6:	47a0      	blx	r4
		angleKalman = getKalmanAngle(anglePure, gyro[Axis_Z], dt);
  4082f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  4082fc:	4c21      	ldr	r4, [pc, #132]	; (408384 <IMUTask+0x3fc>)
  4082fe:	4610      	mov	r0, r2
  408300:	4619      	mov	r1, r3
  408302:	47a0      	blx	r4
  408304:	4605      	mov	r5, r0
  408306:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  40830a:	4c1e      	ldr	r4, [pc, #120]	; (408384 <IMUTask+0x3fc>)
  40830c:	4610      	mov	r0, r2
  40830e:	4619      	mov	r1, r3
  408310:	47a0      	blx	r4
  408312:	4604      	mov	r4, r0
  408314:	4b19      	ldr	r3, [pc, #100]	; (40837c <IMUTask+0x3f4>)
  408316:	e9d3 2300 	ldrd	r2, r3, [r3]
  40831a:	4e1a      	ldr	r6, [pc, #104]	; (408384 <IMUTask+0x3fc>)
  40831c:	4610      	mov	r0, r2
  40831e:	4619      	mov	r1, r3
  408320:	47b0      	blx	r6
  408322:	4603      	mov	r3, r0
  408324:	4628      	mov	r0, r5
  408326:	4621      	mov	r1, r4
  408328:	461a      	mov	r2, r3
  40832a:	4b17      	ldr	r3, [pc, #92]	; (408388 <IMUTask+0x400>)
  40832c:	4798      	blx	r3
  40832e:	4602      	mov	r2, r0
  408330:	460b      	mov	r3, r1
  408332:	e9c7 2302 	strd	r2, r3, [r7, #8]
		xQueueOverwrite(xQueueAngle[2], (void * ) &angleKalman);
  408336:	4b10      	ldr	r3, [pc, #64]	; (408378 <IMUTask+0x3f0>)
  408338:	689b      	ldr	r3, [r3, #8]
  40833a:	4618      	mov	r0, r3
  40833c:	2100      	movs	r1, #0
  40833e:	4b0b      	ldr	r3, [pc, #44]	; (40836c <IMUTask+0x3e4>)
  408340:	4798      	blx	r3
  408342:	4b0d      	ldr	r3, [pc, #52]	; (408378 <IMUTask+0x3f0>)
  408344:	689a      	ldr	r2, [r3, #8]
  408346:	f107 0308 	add.w	r3, r7, #8
  40834a:	4610      	mov	r0, r2
  40834c:	4619      	mov	r1, r3
  40834e:	2200      	movs	r2, #0
  408350:	2301      	movs	r3, #1
  408352:	4c07      	ldr	r4, [pc, #28]	; (408370 <IMUTask+0x3e8>)
  408354:	47a0      	blx	r4
		
		//Give Semaphore to UART Transfer:
		xSemaphoreGive(xseIMUValues);
  408356:	4b0d      	ldr	r3, [pc, #52]	; (40838c <IMUTask+0x404>)
  408358:	681b      	ldr	r3, [r3, #0]
  40835a:	4618      	mov	r0, r3
  40835c:	2100      	movs	r1, #0
  40835e:	2200      	movs	r2, #0
  408360:	2300      	movs	r3, #0
  408362:	4c03      	ldr	r4, [pc, #12]	; (408370 <IMUTask+0x3e8>)
  408364:	47a0      	blx	r4
	}
  408366:	e6da      	b.n	40811e <IMUTask+0x196>
  408368:	20003fd8 	.word	0x20003fd8
  40836c:	004060fd 	.word	0x004060fd
  408370:	00406345 	.word	0x00406345
  408374:	00400839 	.word	0x00400839
  408378:	20003fcc 	.word	0x20003fcc
  40837c:	20000140 	.word	0x20000140
  408380:	00400339 	.word	0x00400339
  408384:	0040a359 	.word	0x0040a359
  408388:	00400471 	.word	0x00400471
  40838c:	20003f60 	.word	0x20003f60

00408390 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  408390:	b480      	push	{r7}
  408392:	b085      	sub	sp, #20
  408394:	af00      	add	r7, sp, #0
  408396:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
  408398:	687b      	ldr	r3, [r7, #4]
  40839a:	f003 0307 	and.w	r3, r3, #7
  40839e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  4083a0:	4b0c      	ldr	r3, [pc, #48]	; (4083d4 <NVIC_SetPriorityGrouping+0x44>)
  4083a2:	68db      	ldr	r3, [r3, #12]
  4083a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  4083a6:	68ba      	ldr	r2, [r7, #8]
  4083a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
  4083ac:	4013      	ands	r3, r2
  4083ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  4083b0:	68fb      	ldr	r3, [r7, #12]
  4083b2:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
  4083b4:	68bb      	ldr	r3, [r7, #8]
  4083b6:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
  4083b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  4083bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4083c0:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
  4083c2:	4b04      	ldr	r3, [pc, #16]	; (4083d4 <NVIC_SetPriorityGrouping+0x44>)
  4083c4:	68ba      	ldr	r2, [r7, #8]
  4083c6:	60da      	str	r2, [r3, #12]
}
  4083c8:	3714      	adds	r7, #20
  4083ca:	46bd      	mov	sp, r7
  4083cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4083d0:	4770      	bx	lr
  4083d2:	bf00      	nop
  4083d4:	e000ed00 	.word	0xe000ed00

004083d8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4083d8:	b480      	push	{r7}
  4083da:	b083      	sub	sp, #12
  4083dc:	af00      	add	r7, sp, #0
  4083de:	4603      	mov	r3, r0
  4083e0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4083e2:	4b08      	ldr	r3, [pc, #32]	; (408404 <NVIC_EnableIRQ+0x2c>)
  4083e4:	f997 2007 	ldrsb.w	r2, [r7, #7]
  4083e8:	0952      	lsrs	r2, r2, #5
  4083ea:	79f9      	ldrb	r1, [r7, #7]
  4083ec:	f001 011f 	and.w	r1, r1, #31
  4083f0:	2001      	movs	r0, #1
  4083f2:	fa00 f101 	lsl.w	r1, r0, r1
  4083f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4083fa:	370c      	adds	r7, #12
  4083fc:	46bd      	mov	sp, r7
  4083fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  408402:	4770      	bx	lr
  408404:	e000e100 	.word	0xe000e100

00408408 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  408408:	b480      	push	{r7}
  40840a:	b083      	sub	sp, #12
  40840c:	af00      	add	r7, sp, #0
  40840e:	4603      	mov	r3, r0
  408410:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  408412:	4b09      	ldr	r3, [pc, #36]	; (408438 <NVIC_DisableIRQ+0x30>)
  408414:	f997 2007 	ldrsb.w	r2, [r7, #7]
  408418:	0952      	lsrs	r2, r2, #5
  40841a:	79f9      	ldrb	r1, [r7, #7]
  40841c:	f001 011f 	and.w	r1, r1, #31
  408420:	2001      	movs	r0, #1
  408422:	fa00 f101 	lsl.w	r1, r0, r1
  408426:	3220      	adds	r2, #32
  408428:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40842c:	370c      	adds	r7, #12
  40842e:	46bd      	mov	sp, r7
  408430:	f85d 7b04 	ldr.w	r7, [sp], #4
  408434:	4770      	bx	lr
  408436:	bf00      	nop
  408438:	e000e100 	.word	0xe000e100

0040843c <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  40843c:	b480      	push	{r7}
  40843e:	b083      	sub	sp, #12
  408440:	af00      	add	r7, sp, #0
  408442:	4603      	mov	r3, r0
  408444:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  408446:	4b09      	ldr	r3, [pc, #36]	; (40846c <NVIC_ClearPendingIRQ+0x30>)
  408448:	f997 2007 	ldrsb.w	r2, [r7, #7]
  40844c:	0952      	lsrs	r2, r2, #5
  40844e:	79f9      	ldrb	r1, [r7, #7]
  408450:	f001 011f 	and.w	r1, r1, #31
  408454:	2001      	movs	r0, #1
  408456:	fa00 f101 	lsl.w	r1, r0, r1
  40845a:	3260      	adds	r2, #96	; 0x60
  40845c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  408460:	370c      	adds	r7, #12
  408462:	46bd      	mov	sp, r7
  408464:	f85d 7b04 	ldr.w	r7, [sp], #4
  408468:	4770      	bx	lr
  40846a:	bf00      	nop
  40846c:	e000e100 	.word	0xe000e100

00408470 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  408470:	b480      	push	{r7}
  408472:	b083      	sub	sp, #12
  408474:	af00      	add	r7, sp, #0
  408476:	4603      	mov	r3, r0
  408478:	6039      	str	r1, [r7, #0]
  40847a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40847c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  408480:	2b00      	cmp	r3, #0
  408482:	da0b      	bge.n	40849c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  408484:	490d      	ldr	r1, [pc, #52]	; (4084bc <NVIC_SetPriority+0x4c>)
  408486:	79fb      	ldrb	r3, [r7, #7]
  408488:	f003 030f 	and.w	r3, r3, #15
  40848c:	3b04      	subs	r3, #4
  40848e:	683a      	ldr	r2, [r7, #0]
  408490:	b2d2      	uxtb	r2, r2
  408492:	0112      	lsls	r2, r2, #4
  408494:	b2d2      	uxtb	r2, r2
  408496:	440b      	add	r3, r1
  408498:	761a      	strb	r2, [r3, #24]
  40849a:	e009      	b.n	4084b0 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40849c:	4908      	ldr	r1, [pc, #32]	; (4084c0 <NVIC_SetPriority+0x50>)
  40849e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4084a2:	683a      	ldr	r2, [r7, #0]
  4084a4:	b2d2      	uxtb	r2, r2
  4084a6:	0112      	lsls	r2, r2, #4
  4084a8:	b2d2      	uxtb	r2, r2
  4084aa:	440b      	add	r3, r1
  4084ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4084b0:	370c      	adds	r7, #12
  4084b2:	46bd      	mov	sp, r7
  4084b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4084b8:	4770      	bx	lr
  4084ba:	bf00      	nop
  4084bc:	e000ed00 	.word	0xe000ed00
  4084c0:	e000e100 	.word	0xe000e100

004084c4 <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  4084c4:	b580      	push	{r7, lr}
  4084c6:	b082      	sub	sp, #8
  4084c8:	af00      	add	r7, sp, #0
  4084ca:	6078      	str	r0, [r7, #4]
  4084cc:	6039      	str	r1, [r7, #0]
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  4084ce:	4804      	ldr	r0, [pc, #16]	; (4084e0 <vApplicationStackOverflowHook+0x1c>)
  4084d0:	6879      	ldr	r1, [r7, #4]
  4084d2:	683a      	ldr	r2, [r7, #0]
  4084d4:	4b03      	ldr	r3, [pc, #12]	; (4084e4 <vApplicationStackOverflowHook+0x20>)
  4084d6:	4798      	blx	r3
	/* If the parameters have been corrupted then inspect pxCurrentTCB to
	 * identify which task has overflowed its stack.
	 */
	for (;;) {
		LED_On(LED2_GPIO);
  4084d8:	2019      	movs	r0, #25
  4084da:	4b03      	ldr	r3, [pc, #12]	; (4084e8 <vApplicationStackOverflowHook+0x24>)
  4084dc:	4798      	blx	r3
	}
  4084de:	e7fb      	b.n	4084d8 <vApplicationStackOverflowHook+0x14>
  4084e0:	00413070 	.word	0x00413070
  4084e4:	0040aa41 	.word	0x0040aa41
  4084e8:	00403a1d 	.word	0x00403a1d

004084ec <vApplicationIdleHook>:

/**
 * \brief This function is called by FreeRTOS idle task
 */
extern void vApplicationIdleHook(void)
{
  4084ec:	b480      	push	{r7}
  4084ee:	af00      	add	r7, sp, #0
}
  4084f0:	46bd      	mov	sp, r7
  4084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4084f6:	4770      	bx	lr

004084f8 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  4084f8:	b480      	push	{r7}
  4084fa:	af00      	add	r7, sp, #0
	g_tickCounter++;
  4084fc:	4b04      	ldr	r3, [pc, #16]	; (408510 <vApplicationTickHook+0x18>)
  4084fe:	681b      	ldr	r3, [r3, #0]
  408500:	1c5a      	adds	r2, r3, #1
  408502:	4b03      	ldr	r3, [pc, #12]	; (408510 <vApplicationTickHook+0x18>)
  408504:	601a      	str	r2, [r3, #0]
}
  408506:	46bd      	mov	sp, r7
  408508:	f85d 7b04 	ldr.w	r7, [sp], #4
  40850c:	4770      	bx	lr
  40850e:	bf00      	nop
  408510:	20003f64 	.word	0x20003f64

00408514 <vApplicationMallocFailedHook>:

void vApplicationMallocFailedHook(void)
{
  408514:	b580      	push	{r7, lr}
  408516:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
  408518:	4b01      	ldr	r3, [pc, #4]	; (408520 <vApplicationMallocFailedHook+0xc>)
  40851a:	4798      	blx	r3
	for (;;) {
	}
  40851c:	e7fe      	b.n	40851c <vApplicationMallocFailedHook+0x8>
  40851e:	bf00      	nop
  408520:	00405dad 	.word	0x00405dad

00408524 <task_led0>:
		printf_mux("Free Heap: %u\n", freeHeap);
	}
}

static void task_led0(void *pvParameters)
{
  408524:	b580      	push	{r7, lr}
  408526:	b082      	sub	sp, #8
  408528:	af00      	add	r7, sp, #0
  40852a:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	for (;;) {
		LED_Toggle(LED0_GPIO);
  40852c:	2017      	movs	r0, #23
  40852e:	4b03      	ldr	r3, [pc, #12]	; (40853c <task_led0+0x18>)
  408530:	4798      	blx	r3
		vTaskDelay(DELAY_500MS);
  408532:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  408536:	4b02      	ldr	r3, [pc, #8]	; (408540 <task_led0+0x1c>)
  408538:	4798      	blx	r3
	}
  40853a:	e7f7      	b.n	40852c <task_led0+0x8>
  40853c:	00404991 	.word	0x00404991
  408540:	00406c3d 	.word	0x00406c3d

00408544 <button_handler>:
}

void button_handler(uint32_t id, uint32_t mask){
  408544:	b590      	push	{r4, r7, lr}
  408546:	b083      	sub	sp, #12
  408548:	af00      	add	r7, sp, #0
  40854a:	6078      	str	r0, [r7, #4]
  40854c:	6039      	str	r1, [r7, #0]
	xSemaphoreGiveFromISR(xseMonitor, NULL);
  40854e:	4b05      	ldr	r3, [pc, #20]	; (408564 <button_handler+0x20>)
  408550:	681b      	ldr	r3, [r3, #0]
  408552:	4618      	mov	r0, r3
  408554:	2100      	movs	r1, #0
  408556:	2200      	movs	r2, #0
  408558:	2300      	movs	r3, #0
  40855a:	4c03      	ldr	r4, [pc, #12]	; (408568 <button_handler+0x24>)
  40855c:	47a0      	blx	r4
}
  40855e:	370c      	adds	r7, #12
  408560:	46bd      	mov	sp, r7
  408562:	bd90      	pop	{r4, r7, pc}
  408564:	20004028 	.word	0x20004028
  408568:	004064b5 	.word	0x004064b5

0040856c <config_interrupt>:

void config_interrupt(){
  40856c:	b590      	push	{r4, r7, lr}
  40856e:	b083      	sub	sp, #12
  408570:	af02      	add	r7, sp, #8
	//The GPIO was already configured by board_init().
	pio_handler_set(PIOA, ID_PIOA, PIN_PUSHBUTTON_1_MASK, PIO_IT_FALL_EDGE, button_handler);
  408572:	4b21      	ldr	r3, [pc, #132]	; (4085f8 <config_interrupt+0x8c>)
  408574:	9300      	str	r3, [sp, #0]
  408576:	4821      	ldr	r0, [pc, #132]	; (4085fc <config_interrupt+0x90>)
  408578:	210b      	movs	r1, #11
  40857a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40857e:	2350      	movs	r3, #80	; 0x50
  408580:	4c1f      	ldr	r4, [pc, #124]	; (408600 <config_interrupt+0x94>)
  408582:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, PIN_PUSHBUTTON_1_MASK);
  408584:	481d      	ldr	r0, [pc, #116]	; (4085fc <config_interrupt+0x90>)
  408586:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  40858a:	4b1e      	ldr	r3, [pc, #120]	; (408604 <config_interrupt+0x98>)
  40858c:	4798      	blx	r3
		pio_pull_down(PIOA, INT_PIN, ENABLE);
		pio_handler_set(PIOA, ID_PIOA, INT_PIN, PIO_IT_RISE_EDGE, intpin_handler);
		pio_enable_interrupt(PIOA,INT_PIN);
	#endif
	
	NVIC_DisableIRQ(PIOA_IRQn);
  40858e:	200b      	movs	r0, #11
  408590:	4b1d      	ldr	r3, [pc, #116]	; (408608 <config_interrupt+0x9c>)
  408592:	4798      	blx	r3
	NVIC_ClearPendingIRQ(PIOA_IRQn);
  408594:	200b      	movs	r0, #11
  408596:	4b1d      	ldr	r3, [pc, #116]	; (40860c <config_interrupt+0xa0>)
  408598:	4798      	blx	r3
	NVIC_SetPriority(PIOA_IRQn, 0);
  40859a:	200b      	movs	r0, #11
  40859c:	2100      	movs	r1, #0
  40859e:	4b1c      	ldr	r3, [pc, #112]	; (408610 <config_interrupt+0xa4>)
  4085a0:	4798      	blx	r3
	NVIC_EnableIRQ(PIOA_IRQn);
  4085a2:	200b      	movs	r0, #11
  4085a4:	4b1b      	ldr	r3, [pc, #108]	; (408614 <config_interrupt+0xa8>)
  4085a6:	4798      	blx	r3
	
	//Semaphore for Monitor:
	vSemaphoreCreateBinary(xseMonitor);
  4085a8:	2001      	movs	r0, #1
  4085aa:	2100      	movs	r1, #0
  4085ac:	2203      	movs	r2, #3
  4085ae:	4b1a      	ldr	r3, [pc, #104]	; (408618 <config_interrupt+0xac>)
  4085b0:	4798      	blx	r3
  4085b2:	4602      	mov	r2, r0
  4085b4:	4b19      	ldr	r3, [pc, #100]	; (40861c <config_interrupt+0xb0>)
  4085b6:	601a      	str	r2, [r3, #0]
  4085b8:	4b18      	ldr	r3, [pc, #96]	; (40861c <config_interrupt+0xb0>)
  4085ba:	681b      	ldr	r3, [r3, #0]
  4085bc:	2b00      	cmp	r3, #0
  4085be:	d007      	beq.n	4085d0 <config_interrupt+0x64>
  4085c0:	4b16      	ldr	r3, [pc, #88]	; (40861c <config_interrupt+0xb0>)
  4085c2:	681b      	ldr	r3, [r3, #0]
  4085c4:	4618      	mov	r0, r3
  4085c6:	2100      	movs	r1, #0
  4085c8:	2200      	movs	r2, #0
  4085ca:	2300      	movs	r3, #0
  4085cc:	4c14      	ldr	r4, [pc, #80]	; (408620 <config_interrupt+0xb4>)
  4085ce:	47a0      	blx	r4
	configASSERT(xseMonitor);
  4085d0:	4b12      	ldr	r3, [pc, #72]	; (40861c <config_interrupt+0xb0>)
  4085d2:	681b      	ldr	r3, [r3, #0]
  4085d4:	2b00      	cmp	r3, #0
  4085d6:	d103      	bne.n	4085e0 <config_interrupt+0x74>
  4085d8:	4b12      	ldr	r3, [pc, #72]	; (408624 <config_interrupt+0xb8>)
  4085da:	4798      	blx	r3
  4085dc:	bf00      	nop
  4085de:	e7fd      	b.n	4085dc <config_interrupt+0x70>
	xSemaphoreTake(xseMonitor, 0);
  4085e0:	4b0e      	ldr	r3, [pc, #56]	; (40861c <config_interrupt+0xb0>)
  4085e2:	681b      	ldr	r3, [r3, #0]
  4085e4:	4618      	mov	r0, r3
  4085e6:	2100      	movs	r1, #0
  4085e8:	2200      	movs	r2, #0
  4085ea:	2300      	movs	r3, #0
  4085ec:	4c0e      	ldr	r4, [pc, #56]	; (408628 <config_interrupt+0xbc>)
  4085ee:	47a0      	blx	r4
}
  4085f0:	3704      	adds	r7, #4
  4085f2:	46bd      	mov	sp, r7
  4085f4:	bd90      	pop	{r4, r7, pc}
  4085f6:	bf00      	nop
  4085f8:	00408545 	.word	0x00408545
  4085fc:	400e0e00 	.word	0x400e0e00
  408600:	00404d99 	.word	0x00404d99
  408604:	004048cd 	.word	0x004048cd
  408608:	00408409 	.word	0x00408409
  40860c:	0040843d 	.word	0x0040843d
  408610:	00408471 	.word	0x00408471
  408614:	004083d9 	.word	0x004083d9
  408618:	004061c5 	.word	0x004061c5
  40861c:	20004028 	.word	0x20004028
  408620:	00406345 	.word	0x00406345
  408624:	00405dad 	.word	0x00405dad
  408628:	00406571 	.word	0x00406571

0040862c <main>:

int main (void)
{
  40862c:	b590      	push	{r4, r7, lr}
  40862e:	b085      	sub	sp, #20
  408630:	af04      	add	r7, sp, #16
	/* Initialize Board and Clock */
	sysclk_init();
  408632:	4b4d      	ldr	r3, [pc, #308]	; (408768 <main+0x13c>)
  408634:	4798      	blx	r3
	NVIC_SetPriorityGrouping(0);
  408636:	2000      	movs	r0, #0
  408638:	4b4c      	ldr	r3, [pc, #304]	; (40876c <main+0x140>)
  40863a:	4798      	blx	r3
	board_init();
  40863c:	4b4c      	ldr	r3, [pc, #304]	; (408770 <main+0x144>)
  40863e:	4798      	blx	r3
	g_tickCounter = 0;
  408640:	4b4c      	ldr	r3, [pc, #304]	; (408774 <main+0x148>)
  408642:	2200      	movs	r2, #0
  408644:	601a      	str	r2, [r3, #0]

	/* Initialize the console uart */
	configure_console();
  408646:	4b4c      	ldr	r3, [pc, #304]	; (408778 <main+0x14c>)
  408648:	4798      	blx	r3
	printf("Console OK!\n");
  40864a:	484c      	ldr	r0, [pc, #304]	; (40877c <main+0x150>)
  40864c:	4b4c      	ldr	r3, [pc, #304]	; (408780 <main+0x154>)
  40864e:	4798      	blx	r3
	
	config_lcd();
  408650:	4b4c      	ldr	r3, [pc, #304]	; (408784 <main+0x158>)
  408652:	4798      	blx	r3
	
	config_interrupt();
  408654:	4b4c      	ldr	r3, [pc, #304]	; (408788 <main+0x15c>)
  408656:	4798      	blx	r3
		printf("Failed to create Monitor task\r\n");
		LED_On(LED2_GPIO);
	}
#endif
	
	if (xTaskCreate(task_led0, "Led0", TASK_LED_STACK_SIZE, NULL,
  408658:	2301      	movs	r3, #1
  40865a:	9300      	str	r3, [sp, #0]
  40865c:	2300      	movs	r3, #0
  40865e:	9301      	str	r3, [sp, #4]
  408660:	2300      	movs	r3, #0
  408662:	9302      	str	r3, [sp, #8]
  408664:	2300      	movs	r3, #0
  408666:	9303      	str	r3, [sp, #12]
  408668:	4848      	ldr	r0, [pc, #288]	; (40878c <main+0x160>)
  40866a:	4949      	ldr	r1, [pc, #292]	; (408790 <main+0x164>)
  40866c:	2246      	movs	r2, #70	; 0x46
  40866e:	2300      	movs	r3, #0
  408670:	4c48      	ldr	r4, [pc, #288]	; (408794 <main+0x168>)
  408672:	47a0      	blx	r4
  408674:	4603      	mov	r3, r0
  408676:	2b01      	cmp	r3, #1
  408678:	d005      	beq.n	408686 <main+0x5a>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  40867a:	4847      	ldr	r0, [pc, #284]	; (408798 <main+0x16c>)
  40867c:	4b40      	ldr	r3, [pc, #256]	; (408780 <main+0x154>)
  40867e:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408680:	2019      	movs	r0, #25
  408682:	4b46      	ldr	r3, [pc, #280]	; (40879c <main+0x170>)
  408684:	4798      	blx	r3
	}
	
	if (xTaskCreate(IMUTask, "IMU_T", TASK_IMU_STACK_SIZE, NULL,
  408686:	2304      	movs	r3, #4
  408688:	9300      	str	r3, [sp, #0]
  40868a:	2300      	movs	r3, #0
  40868c:	9301      	str	r3, [sp, #4]
  40868e:	2300      	movs	r3, #0
  408690:	9302      	str	r3, [sp, #8]
  408692:	2300      	movs	r3, #0
  408694:	9303      	str	r3, [sp, #12]
  408696:	4842      	ldr	r0, [pc, #264]	; (4087a0 <main+0x174>)
  408698:	4942      	ldr	r1, [pc, #264]	; (4087a4 <main+0x178>)
  40869a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40869e:	2300      	movs	r3, #0
  4086a0:	4c3c      	ldr	r4, [pc, #240]	; (408794 <main+0x168>)
  4086a2:	47a0      	blx	r4
  4086a4:	4603      	mov	r3, r0
  4086a6:	2b01      	cmp	r3, #1
  4086a8:	d005      	beq.n	4086b6 <main+0x8a>
	TASK_IMU_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test IMUTask\r\n");
  4086aa:	483f      	ldr	r0, [pc, #252]	; (4087a8 <main+0x17c>)
  4086ac:	4b34      	ldr	r3, [pc, #208]	; (408780 <main+0x154>)
  4086ae:	4798      	blx	r3
		LED_On(LED2_GPIO);
  4086b0:	2019      	movs	r0, #25
  4086b2:	4b3a      	ldr	r3, [pc, #232]	; (40879c <main+0x170>)
  4086b4:	4798      	blx	r3
	}

	if (xTaskCreate(LCDTask, "LCD_T", TASK_LCD_STACK_SIZE, NULL,
  4086b6:	2302      	movs	r3, #2
  4086b8:	9300      	str	r3, [sp, #0]
  4086ba:	2300      	movs	r3, #0
  4086bc:	9301      	str	r3, [sp, #4]
  4086be:	2300      	movs	r3, #0
  4086c0:	9302      	str	r3, [sp, #8]
  4086c2:	2300      	movs	r3, #0
  4086c4:	9303      	str	r3, [sp, #12]
  4086c6:	4839      	ldr	r0, [pc, #228]	; (4087ac <main+0x180>)
  4086c8:	4939      	ldr	r1, [pc, #228]	; (4087b0 <main+0x184>)
  4086ca:	f44f 7280 	mov.w	r2, #256	; 0x100
  4086ce:	2300      	movs	r3, #0
  4086d0:	4c30      	ldr	r4, [pc, #192]	; (408794 <main+0x168>)
  4086d2:	47a0      	blx	r4
  4086d4:	4603      	mov	r3, r0
  4086d6:	2b01      	cmp	r3, #1
  4086d8:	d005      	beq.n	4086e6 <main+0xba>
	TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test LCDTask\r\n");
  4086da:	4836      	ldr	r0, [pc, #216]	; (4087b4 <main+0x188>)
  4086dc:	4b28      	ldr	r3, [pc, #160]	; (408780 <main+0x154>)
  4086de:	4798      	blx	r3
		LED_On(LED2_GPIO);
  4086e0:	2019      	movs	r0, #25
  4086e2:	4b2e      	ldr	r3, [pc, #184]	; (40879c <main+0x170>)
  4086e4:	4798      	blx	r3
	}
	
	if (xTaskCreate(UARTTXTask, "TX_T", TASK_UART_STACK_SIZE, NULL,
  4086e6:	2303      	movs	r3, #3
  4086e8:	9300      	str	r3, [sp, #0]
  4086ea:	4b33      	ldr	r3, [pc, #204]	; (4087b8 <main+0x18c>)
  4086ec:	9301      	str	r3, [sp, #4]
  4086ee:	2300      	movs	r3, #0
  4086f0:	9302      	str	r3, [sp, #8]
  4086f2:	2300      	movs	r3, #0
  4086f4:	9303      	str	r3, [sp, #12]
  4086f6:	4831      	ldr	r0, [pc, #196]	; (4087bc <main+0x190>)
  4086f8:	4931      	ldr	r1, [pc, #196]	; (4087c0 <main+0x194>)
  4086fa:	f44f 7200 	mov.w	r2, #512	; 0x200
  4086fe:	2300      	movs	r3, #0
  408700:	4c24      	ldr	r4, [pc, #144]	; (408794 <main+0x168>)
  408702:	47a0      	blx	r4
  408704:	4603      	mov	r3, r0
  408706:	2b01      	cmp	r3, #1
  408708:	d006      	beq.n	408718 <main+0xec>
	TASK_UART_STACK_PRIORITY, &xTXHandler) != pdPASS) {
		printf("Failed to create test TX_Task\r\n");
  40870a:	482e      	ldr	r0, [pc, #184]	; (4087c4 <main+0x198>)
  40870c:	4b1c      	ldr	r3, [pc, #112]	; (408780 <main+0x154>)
  40870e:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408710:	2019      	movs	r0, #25
  408712:	4b22      	ldr	r3, [pc, #136]	; (40879c <main+0x170>)
  408714:	4798      	blx	r3
  408716:	e004      	b.n	408722 <main+0xf6>
	} else {
		//Starts Suspend (Commands by UART will control the resume):
		vTaskSuspend(xTXHandler);
  408718:	4b27      	ldr	r3, [pc, #156]	; (4087b8 <main+0x18c>)
  40871a:	681b      	ldr	r3, [r3, #0]
  40871c:	4618      	mov	r0, r3
  40871e:	4b2a      	ldr	r3, [pc, #168]	; (4087c8 <main+0x19c>)
  408720:	4798      	blx	r3
	}
	
	if (xTaskCreate(UARTRXTask, "RX_T", TASK_UART_STACK_SIZE, NULL,
  408722:	2303      	movs	r3, #3
  408724:	9300      	str	r3, [sp, #0]
  408726:	2300      	movs	r3, #0
  408728:	9301      	str	r3, [sp, #4]
  40872a:	2300      	movs	r3, #0
  40872c:	9302      	str	r3, [sp, #8]
  40872e:	2300      	movs	r3, #0
  408730:	9303      	str	r3, [sp, #12]
  408732:	4826      	ldr	r0, [pc, #152]	; (4087cc <main+0x1a0>)
  408734:	4926      	ldr	r1, [pc, #152]	; (4087d0 <main+0x1a4>)
  408736:	f44f 7200 	mov.w	r2, #512	; 0x200
  40873a:	2300      	movs	r3, #0
  40873c:	4c15      	ldr	r4, [pc, #84]	; (408794 <main+0x168>)
  40873e:	47a0      	blx	r4
  408740:	4603      	mov	r3, r0
  408742:	2b01      	cmp	r3, #1
  408744:	d005      	beq.n	408752 <main+0x126>
	TASK_UART_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test RX_Task\r\n");
  408746:	4823      	ldr	r0, [pc, #140]	; (4087d4 <main+0x1a8>)
  408748:	4b0d      	ldr	r3, [pc, #52]	; (408780 <main+0x154>)
  40874a:	4798      	blx	r3
		LED_On(LED2_GPIO);
  40874c:	2019      	movs	r0, #25
  40874e:	4b13      	ldr	r3, [pc, #76]	; (40879c <main+0x170>)
  408750:	4798      	blx	r3
	}
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  408752:	4b21      	ldr	r3, [pc, #132]	; (4087d8 <main+0x1ac>)
  408754:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	LED_On(LED2_GPIO);
  408756:	2019      	movs	r0, #25
  408758:	4b10      	ldr	r3, [pc, #64]	; (40879c <main+0x170>)
  40875a:	4798      	blx	r3
	return 0;
  40875c:	2300      	movs	r3, #0
}
  40875e:	4618      	mov	r0, r3
  408760:	3704      	adds	r7, #4
  408762:	46bd      	mov	sp, r7
  408764:	bd90      	pop	{r4, r7, pc}
  408766:	bf00      	nop
  408768:	00401d75 	.word	0x00401d75
  40876c:	00408391 	.word	0x00408391
  408770:	00403911 	.word	0x00403911
  408774:	20003f64 	.word	0x20003f64
  408778:	004014e5 	.word	0x004014e5
  40877c:	004130d4 	.word	0x004130d4
  408780:	0040aa41 	.word	0x0040aa41
  408784:	00400fc1 	.word	0x00400fc1
  408788:	0040856d 	.word	0x0040856d
  40878c:	00408525 	.word	0x00408525
  408790:	004130e4 	.word	0x004130e4
  408794:	004069d1 	.word	0x004069d1
  408798:	004130ec 	.word	0x004130ec
  40879c:	00403a1d 	.word	0x00403a1d
  4087a0:	00407f89 	.word	0x00407f89
  4087a4:	00413110 	.word	0x00413110
  4087a8:	00413118 	.word	0x00413118
  4087ac:	004010b9 	.word	0x004010b9
  4087b0:	00413138 	.word	0x00413138
  4087b4:	00413140 	.word	0x00413140
  4087b8:	20003f3c 	.word	0x20003f3c
  4087bc:	0040174d 	.word	0x0040174d
  4087c0:	00413160 	.word	0x00413160
  4087c4:	00413168 	.word	0x00413168
  4087c8:	00406ca1 	.word	0x00406ca1
  4087cc:	004019b1 	.word	0x004019b1
  4087d0:	00413188 	.word	0x00413188
  4087d4:	00413190 	.word	0x00413190
  4087d8:	00406e5d 	.word	0x00406e5d

004087dc <sin>:
  4087dc:	b570      	push	{r4, r5, r6, lr}
  4087de:	4e22      	ldr	r6, [pc, #136]	; (408868 <sin+0x8c>)
  4087e0:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  4087e4:	42b4      	cmp	r4, r6
  4087e6:	b086      	sub	sp, #24
  4087e8:	4602      	mov	r2, r0
  4087ea:	460b      	mov	r3, r1
  4087ec:	dd1a      	ble.n	408824 <sin+0x48>
  4087ee:	4d1f      	ldr	r5, [pc, #124]	; (40886c <sin+0x90>)
  4087f0:	42ac      	cmp	r4, r5
  4087f2:	dd03      	ble.n	4087fc <sin+0x20>
  4087f4:	f001 f93a 	bl	409a6c <__aeabi_dsub>
  4087f8:	b006      	add	sp, #24
  4087fa:	bd70      	pop	{r4, r5, r6, pc}
  4087fc:	aa02      	add	r2, sp, #8
  4087fe:	f000 f837 	bl	408870 <__ieee754_rem_pio2>
  408802:	f000 0003 	and.w	r0, r0, #3
  408806:	2801      	cmp	r0, #1
  408808:	d01d      	beq.n	408846 <sin+0x6a>
  40880a:	2802      	cmp	r0, #2
  40880c:	d012      	beq.n	408834 <sin+0x58>
  40880e:	b308      	cbz	r0, 408854 <sin+0x78>
  408810:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408814:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408818:	f000 fa4a 	bl	408cb0 <__kernel_cos>
  40881c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  408820:	b006      	add	sp, #24
  408822:	bd70      	pop	{r4, r5, r6, pc}
  408824:	2300      	movs	r3, #0
  408826:	9300      	str	r3, [sp, #0]
  408828:	2200      	movs	r2, #0
  40882a:	2300      	movs	r3, #0
  40882c:	f000 ff44 	bl	4096b8 <__kernel_sin>
  408830:	b006      	add	sp, #24
  408832:	bd70      	pop	{r4, r5, r6, pc}
  408834:	2301      	movs	r3, #1
  408836:	9300      	str	r3, [sp, #0]
  408838:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40883c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408840:	f000 ff3a 	bl	4096b8 <__kernel_sin>
  408844:	e7ea      	b.n	40881c <sin+0x40>
  408846:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40884a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40884e:	f000 fa2f 	bl	408cb0 <__kernel_cos>
  408852:	e7d1      	b.n	4087f8 <sin+0x1c>
  408854:	2301      	movs	r3, #1
  408856:	9300      	str	r3, [sp, #0]
  408858:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40885c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408860:	f000 ff2a 	bl	4096b8 <__kernel_sin>
  408864:	e7c8      	b.n	4087f8 <sin+0x1c>
  408866:	bf00      	nop
  408868:	3fe921fb 	.word	0x3fe921fb
  40886c:	7fefffff 	.word	0x7fefffff

00408870 <__ieee754_rem_pio2>:
  408870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408874:	4b96      	ldr	r3, [pc, #600]	; (408ad0 <__ieee754_rem_pio2+0x260>)
  408876:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  40887a:	429e      	cmp	r6, r3
  40887c:	b091      	sub	sp, #68	; 0x44
  40887e:	4604      	mov	r4, r0
  408880:	460d      	mov	r5, r1
  408882:	468b      	mov	fp, r1
  408884:	4690      	mov	r8, r2
  408886:	f340 8081 	ble.w	40898c <__ieee754_rem_pio2+0x11c>
  40888a:	4b92      	ldr	r3, [pc, #584]	; (408ad4 <__ieee754_rem_pio2+0x264>)
  40888c:	429e      	cmp	r6, r3
  40888e:	dc26      	bgt.n	4088de <__ieee754_rem_pio2+0x6e>
  408890:	a385      	add	r3, pc, #532	; (adr r3, 408aa8 <__ieee754_rem_pio2+0x238>)
  408892:	e9d3 2300 	ldrd	r2, r3, [r3]
  408896:	2900      	cmp	r1, #0
  408898:	f340 81a0 	ble.w	408bdc <__ieee754_rem_pio2+0x36c>
  40889c:	f001 f8e6 	bl	409a6c <__aeabi_dsub>
  4088a0:	4b8d      	ldr	r3, [pc, #564]	; (408ad8 <__ieee754_rem_pio2+0x268>)
  4088a2:	4604      	mov	r4, r0
  4088a4:	429e      	cmp	r6, r3
  4088a6:	460d      	mov	r5, r1
  4088a8:	f000 8085 	beq.w	4089b6 <__ieee754_rem_pio2+0x146>
  4088ac:	a380      	add	r3, pc, #512	; (adr r3, 408ab0 <__ieee754_rem_pio2+0x240>)
  4088ae:	e9d3 2300 	ldrd	r2, r3, [r3]
  4088b2:	f001 f8db 	bl	409a6c <__aeabi_dsub>
  4088b6:	4602      	mov	r2, r0
  4088b8:	460b      	mov	r3, r1
  4088ba:	e9c8 2300 	strd	r2, r3, [r8]
  4088be:	4620      	mov	r0, r4
  4088c0:	4629      	mov	r1, r5
  4088c2:	f001 f8d3 	bl	409a6c <__aeabi_dsub>
  4088c6:	a37a      	add	r3, pc, #488	; (adr r3, 408ab0 <__ieee754_rem_pio2+0x240>)
  4088c8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4088cc:	f001 f8ce 	bl	409a6c <__aeabi_dsub>
  4088d0:	2701      	movs	r7, #1
  4088d2:	e9c8 0102 	strd	r0, r1, [r8, #8]
  4088d6:	4638      	mov	r0, r7
  4088d8:	b011      	add	sp, #68	; 0x44
  4088da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4088de:	4b7f      	ldr	r3, [pc, #508]	; (408adc <__ieee754_rem_pio2+0x26c>)
  4088e0:	429e      	cmp	r6, r3
  4088e2:	f340 8085 	ble.w	4089f0 <__ieee754_rem_pio2+0x180>
  4088e6:	4b7e      	ldr	r3, [pc, #504]	; (408ae0 <__ieee754_rem_pio2+0x270>)
  4088e8:	429e      	cmp	r6, r3
  4088ea:	dc5a      	bgt.n	4089a2 <__ieee754_rem_pio2+0x132>
  4088ec:	ea4f 5926 	mov.w	r9, r6, asr #20
  4088f0:	f2a9 4916 	subw	r9, r9, #1046	; 0x416
  4088f4:	eba6 5509 	sub.w	r5, r6, r9, lsl #20
  4088f8:	4629      	mov	r1, r5
  4088fa:	4604      	mov	r4, r0
  4088fc:	f001 fd04 	bl	40a308 <__aeabi_d2iz>
  408900:	f001 fa02 	bl	409d08 <__aeabi_i2d>
  408904:	4606      	mov	r6, r0
  408906:	460f      	mov	r7, r1
  408908:	4602      	mov	r2, r0
  40890a:	460b      	mov	r3, r1
  40890c:	4620      	mov	r0, r4
  40890e:	4629      	mov	r1, r5
  408910:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  408914:	f001 f8aa 	bl	409a6c <__aeabi_dsub>
  408918:	2200      	movs	r2, #0
  40891a:	4b72      	ldr	r3, [pc, #456]	; (408ae4 <__ieee754_rem_pio2+0x274>)
  40891c:	f001 fa5a 	bl	409dd4 <__aeabi_dmul>
  408920:	460f      	mov	r7, r1
  408922:	4606      	mov	r6, r0
  408924:	f001 fcf0 	bl	40a308 <__aeabi_d2iz>
  408928:	f001 f9ee 	bl	409d08 <__aeabi_i2d>
  40892c:	4602      	mov	r2, r0
  40892e:	460b      	mov	r3, r1
  408930:	4604      	mov	r4, r0
  408932:	460d      	mov	r5, r1
  408934:	4630      	mov	r0, r6
  408936:	4639      	mov	r1, r7
  408938:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  40893c:	f001 f896 	bl	409a6c <__aeabi_dsub>
  408940:	2200      	movs	r2, #0
  408942:	4b68      	ldr	r3, [pc, #416]	; (408ae4 <__ieee754_rem_pio2+0x274>)
  408944:	f001 fa46 	bl	409dd4 <__aeabi_dmul>
  408948:	2200      	movs	r2, #0
  40894a:	2300      	movs	r3, #0
  40894c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  408950:	f001 fca8 	bl	40a2a4 <__aeabi_dcmpeq>
  408954:	2800      	cmp	r0, #0
  408956:	f000 816d 	beq.w	408c34 <__ieee754_rem_pio2+0x3c4>
  40895a:	2300      	movs	r3, #0
  40895c:	4620      	mov	r0, r4
  40895e:	4629      	mov	r1, r5
  408960:	2200      	movs	r2, #0
  408962:	f001 fc9f 	bl	40a2a4 <__aeabi_dcmpeq>
  408966:	2800      	cmp	r0, #0
  408968:	bf14      	ite	ne
  40896a:	2301      	movne	r3, #1
  40896c:	2302      	moveq	r3, #2
  40896e:	485e      	ldr	r0, [pc, #376]	; (408ae8 <__ieee754_rem_pio2+0x278>)
  408970:	2102      	movs	r1, #2
  408972:	9001      	str	r0, [sp, #4]
  408974:	9100      	str	r1, [sp, #0]
  408976:	464a      	mov	r2, r9
  408978:	a80a      	add	r0, sp, #40	; 0x28
  40897a:	4641      	mov	r1, r8
  40897c:	f000 fabc 	bl	408ef8 <__kernel_rem_pio2>
  408980:	f1bb 0f00 	cmp.w	fp, #0
  408984:	f2c0 8148 	blt.w	408c18 <__ieee754_rem_pio2+0x3a8>
  408988:	4607      	mov	r7, r0
  40898a:	e006      	b.n	40899a <__ieee754_rem_pio2+0x12a>
  40898c:	2200      	movs	r2, #0
  40898e:	2300      	movs	r3, #0
  408990:	e9c8 4500 	strd	r4, r5, [r8]
  408994:	e9c8 2302 	strd	r2, r3, [r8, #8]
  408998:	2700      	movs	r7, #0
  40899a:	4638      	mov	r0, r7
  40899c:	b011      	add	sp, #68	; 0x44
  40899e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4089a2:	4602      	mov	r2, r0
  4089a4:	460b      	mov	r3, r1
  4089a6:	f001 f861 	bl	409a6c <__aeabi_dsub>
  4089aa:	2700      	movs	r7, #0
  4089ac:	e9c8 0102 	strd	r0, r1, [r8, #8]
  4089b0:	e9c8 0100 	strd	r0, r1, [r8]
  4089b4:	e7f1      	b.n	40899a <__ieee754_rem_pio2+0x12a>
  4089b6:	a340      	add	r3, pc, #256	; (adr r3, 408ab8 <__ieee754_rem_pio2+0x248>)
  4089b8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4089bc:	f001 f856 	bl	409a6c <__aeabi_dsub>
  4089c0:	a33f      	add	r3, pc, #252	; (adr r3, 408ac0 <__ieee754_rem_pio2+0x250>)
  4089c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4089c6:	4604      	mov	r4, r0
  4089c8:	460d      	mov	r5, r1
  4089ca:	f001 f84f 	bl	409a6c <__aeabi_dsub>
  4089ce:	4602      	mov	r2, r0
  4089d0:	460b      	mov	r3, r1
  4089d2:	e9c8 2300 	strd	r2, r3, [r8]
  4089d6:	4620      	mov	r0, r4
  4089d8:	4629      	mov	r1, r5
  4089da:	f001 f847 	bl	409a6c <__aeabi_dsub>
  4089de:	a338      	add	r3, pc, #224	; (adr r3, 408ac0 <__ieee754_rem_pio2+0x250>)
  4089e0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4089e4:	f001 f842 	bl	409a6c <__aeabi_dsub>
  4089e8:	2701      	movs	r7, #1
  4089ea:	e9c8 0102 	strd	r0, r1, [r8, #8]
  4089ee:	e7d4      	b.n	40899a <__ieee754_rem_pio2+0x12a>
  4089f0:	f000 ff1a 	bl	409828 <fabs>
  4089f4:	a334      	add	r3, pc, #208	; (adr r3, 408ac8 <__ieee754_rem_pio2+0x258>)
  4089f6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4089fa:	4604      	mov	r4, r0
  4089fc:	460d      	mov	r5, r1
  4089fe:	f001 f9e9 	bl	409dd4 <__aeabi_dmul>
  408a02:	2200      	movs	r2, #0
  408a04:	4b39      	ldr	r3, [pc, #228]	; (408aec <__ieee754_rem_pio2+0x27c>)
  408a06:	f001 f833 	bl	409a70 <__adddf3>
  408a0a:	f001 fc7d 	bl	40a308 <__aeabi_d2iz>
  408a0e:	4607      	mov	r7, r0
  408a10:	f001 f97a 	bl	409d08 <__aeabi_i2d>
  408a14:	a324      	add	r3, pc, #144	; (adr r3, 408aa8 <__ieee754_rem_pio2+0x238>)
  408a16:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a1a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  408a1e:	f001 f9d9 	bl	409dd4 <__aeabi_dmul>
  408a22:	4602      	mov	r2, r0
  408a24:	460b      	mov	r3, r1
  408a26:	4620      	mov	r0, r4
  408a28:	4629      	mov	r1, r5
  408a2a:	f001 f81f 	bl	409a6c <__aeabi_dsub>
  408a2e:	a320      	add	r3, pc, #128	; (adr r3, 408ab0 <__ieee754_rem_pio2+0x240>)
  408a30:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a34:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408a38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  408a3c:	f001 f9ca 	bl	409dd4 <__aeabi_dmul>
  408a40:	2f1f      	cmp	r7, #31
  408a42:	e9cd 0104 	strd	r0, r1, [sp, #16]
  408a46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408a4a:	dc53      	bgt.n	408af4 <__ieee754_rem_pio2+0x284>
  408a4c:	4b28      	ldr	r3, [pc, #160]	; (408af0 <__ieee754_rem_pio2+0x280>)
  408a4e:	1e7a      	subs	r2, r7, #1
  408a50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  408a54:	42b3      	cmp	r3, r6
  408a56:	d04d      	beq.n	408af4 <__ieee754_rem_pio2+0x284>
  408a58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408a5c:	f001 f806 	bl	409a6c <__aeabi_dsub>
  408a60:	4604      	mov	r4, r0
  408a62:	460d      	mov	r5, r1
  408a64:	e9c8 4500 	strd	r4, r5, [r8]
  408a68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408a6c:	4622      	mov	r2, r4
  408a6e:	462b      	mov	r3, r5
  408a70:	f000 fffc 	bl	409a6c <__aeabi_dsub>
  408a74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408a78:	f000 fff8 	bl	409a6c <__aeabi_dsub>
  408a7c:	f1bb 0f00 	cmp.w	fp, #0
  408a80:	e9c8 0102 	strd	r0, r1, [r8, #8]
  408a84:	da89      	bge.n	40899a <__ieee754_rem_pio2+0x12a>
  408a86:	4626      	mov	r6, r4
  408a88:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  408a8c:	f105 4400 	add.w	r4, r5, #2147483648	; 0x80000000
  408a90:	427f      	negs	r7, r7
  408a92:	f8c8 6000 	str.w	r6, [r8]
  408a96:	f8c8 4004 	str.w	r4, [r8, #4]
  408a9a:	f8c8 0008 	str.w	r0, [r8, #8]
  408a9e:	f8c8 300c 	str.w	r3, [r8, #12]
  408aa2:	e77a      	b.n	40899a <__ieee754_rem_pio2+0x12a>
  408aa4:	f3af 8000 	nop.w
  408aa8:	54400000 	.word	0x54400000
  408aac:	3ff921fb 	.word	0x3ff921fb
  408ab0:	1a626331 	.word	0x1a626331
  408ab4:	3dd0b461 	.word	0x3dd0b461
  408ab8:	1a600000 	.word	0x1a600000
  408abc:	3dd0b461 	.word	0x3dd0b461
  408ac0:	2e037073 	.word	0x2e037073
  408ac4:	3ba3198a 	.word	0x3ba3198a
  408ac8:	6dc9c883 	.word	0x6dc9c883
  408acc:	3fe45f30 	.word	0x3fe45f30
  408ad0:	3fe921fb 	.word	0x3fe921fb
  408ad4:	4002d97b 	.word	0x4002d97b
  408ad8:	3ff921fb 	.word	0x3ff921fb
  408adc:	413921fb 	.word	0x413921fb
  408ae0:	7fefffff 	.word	0x7fefffff
  408ae4:	41700000 	.word	0x41700000
  408ae8:	00413230 	.word	0x00413230
  408aec:	3fe00000 	.word	0x3fe00000
  408af0:	004131b0 	.word	0x004131b0
  408af4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408af8:	f000 ffb8 	bl	409a6c <__aeabi_dsub>
  408afc:	1536      	asrs	r6, r6, #20
  408afe:	f3c1 530a 	ubfx	r3, r1, #20, #11
  408b02:	1af3      	subs	r3, r6, r3
  408b04:	4604      	mov	r4, r0
  408b06:	460d      	mov	r5, r1
  408b08:	2b10      	cmp	r3, #16
  408b0a:	e9c8 4500 	strd	r4, r5, [r8]
  408b0e:	ddab      	ble.n	408a68 <__ieee754_rem_pio2+0x1f8>
  408b10:	a35b      	add	r3, pc, #364	; (adr r3, 408c80 <__ieee754_rem_pio2+0x410>)
  408b12:	e9d3 2300 	ldrd	r2, r3, [r3]
  408b16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  408b1a:	f001 f95b 	bl	409dd4 <__aeabi_dmul>
  408b1e:	4604      	mov	r4, r0
  408b20:	460d      	mov	r5, r1
  408b22:	4622      	mov	r2, r4
  408b24:	462b      	mov	r3, r5
  408b26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408b2a:	f000 ff9f 	bl	409a6c <__aeabi_dsub>
  408b2e:	e9cd 0108 	strd	r0, r1, [sp, #32]
  408b32:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  408b36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408b3a:	f000 ff97 	bl	409a6c <__aeabi_dsub>
  408b3e:	4622      	mov	r2, r4
  408b40:	462b      	mov	r3, r5
  408b42:	f000 ff93 	bl	409a6c <__aeabi_dsub>
  408b46:	a350      	add	r3, pc, #320	; (adr r3, 408c88 <__ieee754_rem_pio2+0x418>)
  408b48:	e9d3 2300 	ldrd	r2, r3, [r3]
  408b4c:	4604      	mov	r4, r0
  408b4e:	460d      	mov	r5, r1
  408b50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  408b54:	f001 f93e 	bl	409dd4 <__aeabi_dmul>
  408b58:	4622      	mov	r2, r4
  408b5a:	462b      	mov	r3, r5
  408b5c:	f000 ff86 	bl	409a6c <__aeabi_dsub>
  408b60:	e9cd 0104 	strd	r0, r1, [sp, #16]
  408b64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408b68:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408b6c:	f000 ff7e 	bl	409a6c <__aeabi_dsub>
  408b70:	f3c1 530a 	ubfx	r3, r1, #20, #11
  408b74:	1af6      	subs	r6, r6, r3
  408b76:	4604      	mov	r4, r0
  408b78:	460d      	mov	r5, r1
  408b7a:	2e31      	cmp	r6, #49	; 0x31
  408b7c:	e9c8 4500 	strd	r4, r5, [r8]
  408b80:	dd78      	ble.n	408c74 <__ieee754_rem_pio2+0x404>
  408b82:	a343      	add	r3, pc, #268	; (adr r3, 408c90 <__ieee754_rem_pio2+0x420>)
  408b84:	e9d3 2300 	ldrd	r2, r3, [r3]
  408b88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  408b8c:	f001 f922 	bl	409dd4 <__aeabi_dmul>
  408b90:	4604      	mov	r4, r0
  408b92:	460d      	mov	r5, r1
  408b94:	4622      	mov	r2, r4
  408b96:	462b      	mov	r3, r5
  408b98:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408b9c:	f000 ff66 	bl	409a6c <__aeabi_dsub>
  408ba0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408ba4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408ba8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408bac:	f000 ff5e 	bl	409a6c <__aeabi_dsub>
  408bb0:	4622      	mov	r2, r4
  408bb2:	462b      	mov	r3, r5
  408bb4:	f000 ff5a 	bl	409a6c <__aeabi_dsub>
  408bb8:	a337      	add	r3, pc, #220	; (adr r3, 408c98 <__ieee754_rem_pio2+0x428>)
  408bba:	e9d3 2300 	ldrd	r2, r3, [r3]
  408bbe:	4604      	mov	r4, r0
  408bc0:	460d      	mov	r5, r1
  408bc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  408bc6:	f001 f905 	bl	409dd4 <__aeabi_dmul>
  408bca:	4622      	mov	r2, r4
  408bcc:	462b      	mov	r3, r5
  408bce:	f000 ff4d 	bl	409a6c <__aeabi_dsub>
  408bd2:	e9cd 0104 	strd	r0, r1, [sp, #16]
  408bd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408bda:	e73d      	b.n	408a58 <__ieee754_rem_pio2+0x1e8>
  408bdc:	f000 ff48 	bl	409a70 <__adddf3>
  408be0:	4b31      	ldr	r3, [pc, #196]	; (408ca8 <__ieee754_rem_pio2+0x438>)
  408be2:	4604      	mov	r4, r0
  408be4:	429e      	cmp	r6, r3
  408be6:	460d      	mov	r5, r1
  408be8:	d026      	beq.n	408c38 <__ieee754_rem_pio2+0x3c8>
  408bea:	a32d      	add	r3, pc, #180	; (adr r3, 408ca0 <__ieee754_rem_pio2+0x430>)
  408bec:	e9d3 2300 	ldrd	r2, r3, [r3]
  408bf0:	f000 ff3e 	bl	409a70 <__adddf3>
  408bf4:	4602      	mov	r2, r0
  408bf6:	460b      	mov	r3, r1
  408bf8:	e9c8 2300 	strd	r2, r3, [r8]
  408bfc:	4620      	mov	r0, r4
  408bfe:	4629      	mov	r1, r5
  408c00:	f000 ff34 	bl	409a6c <__aeabi_dsub>
  408c04:	a326      	add	r3, pc, #152	; (adr r3, 408ca0 <__ieee754_rem_pio2+0x430>)
  408c06:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c0a:	f000 ff31 	bl	409a70 <__adddf3>
  408c0e:	f04f 37ff 	mov.w	r7, #4294967295
  408c12:	e9c8 0102 	strd	r0, r1, [r8, #8]
  408c16:	e6c0      	b.n	40899a <__ieee754_rem_pio2+0x12a>
  408c18:	f8d8 2004 	ldr.w	r2, [r8, #4]
  408c1c:	f8d8 300c 	ldr.w	r3, [r8, #12]
  408c20:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  408c24:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  408c28:	4247      	negs	r7, r0
  408c2a:	f8c8 2004 	str.w	r2, [r8, #4]
  408c2e:	f8c8 300c 	str.w	r3, [r8, #12]
  408c32:	e6b2      	b.n	40899a <__ieee754_rem_pio2+0x12a>
  408c34:	2303      	movs	r3, #3
  408c36:	e69a      	b.n	40896e <__ieee754_rem_pio2+0xfe>
  408c38:	a311      	add	r3, pc, #68	; (adr r3, 408c80 <__ieee754_rem_pio2+0x410>)
  408c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c3e:	f000 ff17 	bl	409a70 <__adddf3>
  408c42:	a311      	add	r3, pc, #68	; (adr r3, 408c88 <__ieee754_rem_pio2+0x418>)
  408c44:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c48:	4604      	mov	r4, r0
  408c4a:	460d      	mov	r5, r1
  408c4c:	f000 ff10 	bl	409a70 <__adddf3>
  408c50:	4602      	mov	r2, r0
  408c52:	460b      	mov	r3, r1
  408c54:	e9c8 2300 	strd	r2, r3, [r8]
  408c58:	4620      	mov	r0, r4
  408c5a:	4629      	mov	r1, r5
  408c5c:	f000 ff06 	bl	409a6c <__aeabi_dsub>
  408c60:	a309      	add	r3, pc, #36	; (adr r3, 408c88 <__ieee754_rem_pio2+0x418>)
  408c62:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c66:	f000 ff03 	bl	409a70 <__adddf3>
  408c6a:	f04f 37ff 	mov.w	r7, #4294967295
  408c6e:	e9c8 0102 	strd	r0, r1, [r8, #8]
  408c72:	e692      	b.n	40899a <__ieee754_rem_pio2+0x12a>
  408c74:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  408c78:	e9cd 2302 	strd	r2, r3, [sp, #8]
  408c7c:	e6f4      	b.n	408a68 <__ieee754_rem_pio2+0x1f8>
  408c7e:	bf00      	nop
  408c80:	1a600000 	.word	0x1a600000
  408c84:	3dd0b461 	.word	0x3dd0b461
  408c88:	2e037073 	.word	0x2e037073
  408c8c:	3ba3198a 	.word	0x3ba3198a
  408c90:	2e000000 	.word	0x2e000000
  408c94:	3ba3198a 	.word	0x3ba3198a
  408c98:	252049c1 	.word	0x252049c1
  408c9c:	397b839a 	.word	0x397b839a
  408ca0:	1a626331 	.word	0x1a626331
  408ca4:	3dd0b461 	.word	0x3dd0b461
  408ca8:	3ff921fb 	.word	0x3ff921fb
  408cac:	f3af 8000 	nop.w

00408cb0 <__kernel_cos>:
  408cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408cb4:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
  408cb8:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
  408cbc:	b085      	sub	sp, #20
  408cbe:	4606      	mov	r6, r0
  408cc0:	460f      	mov	r7, r1
  408cc2:	4692      	mov	sl, r2
  408cc4:	469b      	mov	fp, r3
  408cc6:	da6b      	bge.n	408da0 <__kernel_cos+0xf0>
  408cc8:	f001 fb1e 	bl	40a308 <__aeabi_d2iz>
  408ccc:	2800      	cmp	r0, #0
  408cce:	f000 80ea 	beq.w	408ea6 <__kernel_cos+0x1f6>
  408cd2:	4632      	mov	r2, r6
  408cd4:	463b      	mov	r3, r7
  408cd6:	4630      	mov	r0, r6
  408cd8:	4639      	mov	r1, r7
  408cda:	f001 f87b 	bl	409dd4 <__aeabi_dmul>
  408cde:	a374      	add	r3, pc, #464	; (adr r3, 408eb0 <__kernel_cos+0x200>)
  408ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
  408ce4:	4604      	mov	r4, r0
  408ce6:	460d      	mov	r5, r1
  408ce8:	f001 f874 	bl	409dd4 <__aeabi_dmul>
  408cec:	a372      	add	r3, pc, #456	; (adr r3, 408eb8 <__kernel_cos+0x208>)
  408cee:	e9d3 2300 	ldrd	r2, r3, [r3]
  408cf2:	f000 febd 	bl	409a70 <__adddf3>
  408cf6:	4622      	mov	r2, r4
  408cf8:	462b      	mov	r3, r5
  408cfa:	f001 f86b 	bl	409dd4 <__aeabi_dmul>
  408cfe:	a370      	add	r3, pc, #448	; (adr r3, 408ec0 <__kernel_cos+0x210>)
  408d00:	e9d3 2300 	ldrd	r2, r3, [r3]
  408d04:	f000 feb2 	bl	409a6c <__aeabi_dsub>
  408d08:	4622      	mov	r2, r4
  408d0a:	462b      	mov	r3, r5
  408d0c:	f001 f862 	bl	409dd4 <__aeabi_dmul>
  408d10:	a36d      	add	r3, pc, #436	; (adr r3, 408ec8 <__kernel_cos+0x218>)
  408d12:	e9d3 2300 	ldrd	r2, r3, [r3]
  408d16:	f000 feab 	bl	409a70 <__adddf3>
  408d1a:	4622      	mov	r2, r4
  408d1c:	462b      	mov	r3, r5
  408d1e:	f001 f859 	bl	409dd4 <__aeabi_dmul>
  408d22:	a36b      	add	r3, pc, #428	; (adr r3, 408ed0 <__kernel_cos+0x220>)
  408d24:	e9d3 2300 	ldrd	r2, r3, [r3]
  408d28:	f000 fea0 	bl	409a6c <__aeabi_dsub>
  408d2c:	4622      	mov	r2, r4
  408d2e:	462b      	mov	r3, r5
  408d30:	f001 f850 	bl	409dd4 <__aeabi_dmul>
  408d34:	a368      	add	r3, pc, #416	; (adr r3, 408ed8 <__kernel_cos+0x228>)
  408d36:	e9d3 2300 	ldrd	r2, r3, [r3]
  408d3a:	f000 fe99 	bl	409a70 <__adddf3>
  408d3e:	4622      	mov	r2, r4
  408d40:	462b      	mov	r3, r5
  408d42:	f001 f847 	bl	409dd4 <__aeabi_dmul>
  408d46:	e9cd 0100 	strd	r0, r1, [sp]
  408d4a:	4620      	mov	r0, r4
  408d4c:	4629      	mov	r1, r5
  408d4e:	2200      	movs	r2, #0
  408d50:	4b63      	ldr	r3, [pc, #396]	; (408ee0 <__kernel_cos+0x230>)
  408d52:	f001 f83f 	bl	409dd4 <__aeabi_dmul>
  408d56:	e9dd 2300 	ldrd	r2, r3, [sp]
  408d5a:	4680      	mov	r8, r0
  408d5c:	4689      	mov	r9, r1
  408d5e:	4620      	mov	r0, r4
  408d60:	4629      	mov	r1, r5
  408d62:	f001 f837 	bl	409dd4 <__aeabi_dmul>
  408d66:	4652      	mov	r2, sl
  408d68:	4604      	mov	r4, r0
  408d6a:	460d      	mov	r5, r1
  408d6c:	465b      	mov	r3, fp
  408d6e:	4630      	mov	r0, r6
  408d70:	4639      	mov	r1, r7
  408d72:	f001 f82f 	bl	409dd4 <__aeabi_dmul>
  408d76:	4602      	mov	r2, r0
  408d78:	460b      	mov	r3, r1
  408d7a:	4620      	mov	r0, r4
  408d7c:	4629      	mov	r1, r5
  408d7e:	f000 fe75 	bl	409a6c <__aeabi_dsub>
  408d82:	4602      	mov	r2, r0
  408d84:	460b      	mov	r3, r1
  408d86:	4640      	mov	r0, r8
  408d88:	4649      	mov	r1, r9
  408d8a:	f000 fe6f 	bl	409a6c <__aeabi_dsub>
  408d8e:	4602      	mov	r2, r0
  408d90:	460b      	mov	r3, r1
  408d92:	2000      	movs	r0, #0
  408d94:	4953      	ldr	r1, [pc, #332]	; (408ee4 <__kernel_cos+0x234>)
  408d96:	f000 fe69 	bl	409a6c <__aeabi_dsub>
  408d9a:	b005      	add	sp, #20
  408d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408da0:	4602      	mov	r2, r0
  408da2:	460b      	mov	r3, r1
  408da4:	f001 f816 	bl	409dd4 <__aeabi_dmul>
  408da8:	a341      	add	r3, pc, #260	; (adr r3, 408eb0 <__kernel_cos+0x200>)
  408daa:	e9d3 2300 	ldrd	r2, r3, [r3]
  408dae:	4604      	mov	r4, r0
  408db0:	460d      	mov	r5, r1
  408db2:	f001 f80f 	bl	409dd4 <__aeabi_dmul>
  408db6:	a340      	add	r3, pc, #256	; (adr r3, 408eb8 <__kernel_cos+0x208>)
  408db8:	e9d3 2300 	ldrd	r2, r3, [r3]
  408dbc:	f000 fe58 	bl	409a70 <__adddf3>
  408dc0:	4622      	mov	r2, r4
  408dc2:	462b      	mov	r3, r5
  408dc4:	f001 f806 	bl	409dd4 <__aeabi_dmul>
  408dc8:	a33d      	add	r3, pc, #244	; (adr r3, 408ec0 <__kernel_cos+0x210>)
  408dca:	e9d3 2300 	ldrd	r2, r3, [r3]
  408dce:	f000 fe4d 	bl	409a6c <__aeabi_dsub>
  408dd2:	4622      	mov	r2, r4
  408dd4:	462b      	mov	r3, r5
  408dd6:	f000 fffd 	bl	409dd4 <__aeabi_dmul>
  408dda:	a33b      	add	r3, pc, #236	; (adr r3, 408ec8 <__kernel_cos+0x218>)
  408ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
  408de0:	f000 fe46 	bl	409a70 <__adddf3>
  408de4:	4622      	mov	r2, r4
  408de6:	462b      	mov	r3, r5
  408de8:	f000 fff4 	bl	409dd4 <__aeabi_dmul>
  408dec:	a338      	add	r3, pc, #224	; (adr r3, 408ed0 <__kernel_cos+0x220>)
  408dee:	e9d3 2300 	ldrd	r2, r3, [r3]
  408df2:	f000 fe3b 	bl	409a6c <__aeabi_dsub>
  408df6:	4622      	mov	r2, r4
  408df8:	462b      	mov	r3, r5
  408dfa:	f000 ffeb 	bl	409dd4 <__aeabi_dmul>
  408dfe:	a336      	add	r3, pc, #216	; (adr r3, 408ed8 <__kernel_cos+0x228>)
  408e00:	e9d3 2300 	ldrd	r2, r3, [r3]
  408e04:	f000 fe34 	bl	409a70 <__adddf3>
  408e08:	462b      	mov	r3, r5
  408e0a:	4622      	mov	r2, r4
  408e0c:	f000 ffe2 	bl	409dd4 <__aeabi_dmul>
  408e10:	4b35      	ldr	r3, [pc, #212]	; (408ee8 <__kernel_cos+0x238>)
  408e12:	e9cd 0100 	strd	r0, r1, [sp]
  408e16:	4599      	cmp	r9, r3
  408e18:	dd97      	ble.n	408d4a <__kernel_cos+0x9a>
  408e1a:	4b34      	ldr	r3, [pc, #208]	; (408eec <__kernel_cos+0x23c>)
  408e1c:	2200      	movs	r2, #0
  408e1e:	4599      	cmp	r9, r3
  408e20:	dc39      	bgt.n	408e96 <__kernel_cos+0x1e6>
  408e22:	f5a9 1300 	sub.w	r3, r9, #2097152	; 0x200000
  408e26:	2200      	movs	r2, #0
  408e28:	2000      	movs	r0, #0
  408e2a:	492e      	ldr	r1, [pc, #184]	; (408ee4 <__kernel_cos+0x234>)
  408e2c:	4690      	mov	r8, r2
  408e2e:	4699      	mov	r9, r3
  408e30:	f000 fe1c 	bl	409a6c <__aeabi_dsub>
  408e34:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408e38:	4620      	mov	r0, r4
  408e3a:	4629      	mov	r1, r5
  408e3c:	2200      	movs	r2, #0
  408e3e:	4b28      	ldr	r3, [pc, #160]	; (408ee0 <__kernel_cos+0x230>)
  408e40:	f000 ffc8 	bl	409dd4 <__aeabi_dmul>
  408e44:	4642      	mov	r2, r8
  408e46:	464b      	mov	r3, r9
  408e48:	f000 fe10 	bl	409a6c <__aeabi_dsub>
  408e4c:	e9dd 2300 	ldrd	r2, r3, [sp]
  408e50:	4680      	mov	r8, r0
  408e52:	4689      	mov	r9, r1
  408e54:	4620      	mov	r0, r4
  408e56:	4629      	mov	r1, r5
  408e58:	f000 ffbc 	bl	409dd4 <__aeabi_dmul>
  408e5c:	4652      	mov	r2, sl
  408e5e:	4604      	mov	r4, r0
  408e60:	460d      	mov	r5, r1
  408e62:	465b      	mov	r3, fp
  408e64:	4630      	mov	r0, r6
  408e66:	4639      	mov	r1, r7
  408e68:	f000 ffb4 	bl	409dd4 <__aeabi_dmul>
  408e6c:	4602      	mov	r2, r0
  408e6e:	460b      	mov	r3, r1
  408e70:	4620      	mov	r0, r4
  408e72:	4629      	mov	r1, r5
  408e74:	f000 fdfa 	bl	409a6c <__aeabi_dsub>
  408e78:	4602      	mov	r2, r0
  408e7a:	460b      	mov	r3, r1
  408e7c:	4640      	mov	r0, r8
  408e7e:	4649      	mov	r1, r9
  408e80:	f000 fdf4 	bl	409a6c <__aeabi_dsub>
  408e84:	4602      	mov	r2, r0
  408e86:	460b      	mov	r3, r1
  408e88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408e8c:	f000 fdee 	bl	409a6c <__aeabi_dsub>
  408e90:	b005      	add	sp, #20
  408e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408e96:	4b16      	ldr	r3, [pc, #88]	; (408ef0 <__kernel_cos+0x240>)
  408e98:	f04f 0800 	mov.w	r8, #0
  408e9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  408ea0:	f8df 9050 	ldr.w	r9, [pc, #80]	; 408ef4 <__kernel_cos+0x244>
  408ea4:	e7c8      	b.n	408e38 <__kernel_cos+0x188>
  408ea6:	490f      	ldr	r1, [pc, #60]	; (408ee4 <__kernel_cos+0x234>)
  408ea8:	2000      	movs	r0, #0
  408eaa:	b005      	add	sp, #20
  408eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408eb0:	be8838d4 	.word	0xbe8838d4
  408eb4:	bda8fae9 	.word	0xbda8fae9
  408eb8:	bdb4b1c4 	.word	0xbdb4b1c4
  408ebc:	3e21ee9e 	.word	0x3e21ee9e
  408ec0:	809c52ad 	.word	0x809c52ad
  408ec4:	3e927e4f 	.word	0x3e927e4f
  408ec8:	19cb1590 	.word	0x19cb1590
  408ecc:	3efa01a0 	.word	0x3efa01a0
  408ed0:	16c15177 	.word	0x16c15177
  408ed4:	3f56c16c 	.word	0x3f56c16c
  408ed8:	5555554c 	.word	0x5555554c
  408edc:	3fa55555 	.word	0x3fa55555
  408ee0:	3fe00000 	.word	0x3fe00000
  408ee4:	3ff00000 	.word	0x3ff00000
  408ee8:	3fd33332 	.word	0x3fd33332
  408eec:	3fe90000 	.word	0x3fe90000
  408ef0:	3fe70000 	.word	0x3fe70000
  408ef4:	3fd20000 	.word	0x3fd20000

00408ef8 <__kernel_rem_pio2>:
  408ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408efc:	4d7b      	ldr	r5, [pc, #492]	; (4090ec <__kernel_rem_pio2+0x1f4>)
  408efe:	1ed4      	subs	r4, r2, #3
  408f00:	fb85 6504 	smull	r6, r5, r5, r4
  408f04:	17e4      	asrs	r4, r4, #31
  408f06:	ebc4 05a5 	rsb	r5, r4, r5, asr #2
  408f0a:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
  408f0e:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  408f12:	950e      	str	r5, [sp, #56]	; 0x38
  408f14:	4699      	mov	r9, r3
  408f16:	4c76      	ldr	r4, [pc, #472]	; (4090f0 <__kernel_rem_pio2+0x1f8>)
  408f18:	43eb      	mvns	r3, r5
  408f1a:	9da6      	ldr	r5, [sp, #664]	; 0x298
  408f1c:	f109 36ff 	add.w	r6, r9, #4294967295
  408f20:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
  408f24:	9604      	str	r6, [sp, #16]
  408f26:	940c      	str	r4, [sp, #48]	; 0x30
  408f28:	9007      	str	r0, [sp, #28]
  408f2a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  408f2c:	9d04      	ldr	r5, [sp, #16]
  408f2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  408f30:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  408f34:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  408f38:	1ba6      	subs	r6, r4, r6
  408f3a:	182c      	adds	r4, r5, r0
  408f3c:	910b      	str	r1, [sp, #44]	; 0x2c
  408f3e:	930a      	str	r3, [sp, #40]	; 0x28
  408f40:	d417      	bmi.n	408f72 <__kernel_rem_pio2+0x7a>
  408f42:	98a7      	ldr	r0, [sp, #668]	; 0x29c
  408f44:	4434      	add	r4, r6
  408f46:	3401      	adds	r4, #1
  408f48:	f10d 0888 	add.w	r8, sp, #136	; 0x88
  408f4c:	eb00 0586 	add.w	r5, r0, r6, lsl #2
  408f50:	2700      	movs	r7, #0
  408f52:	e009      	b.n	408f68 <__kernel_rem_pio2+0x70>
  408f54:	59e8      	ldr	r0, [r5, r7]
  408f56:	f000 fed7 	bl	409d08 <__aeabi_i2d>
  408f5a:	3601      	adds	r6, #1
  408f5c:	42a6      	cmp	r6, r4
  408f5e:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  408f62:	f107 0704 	add.w	r7, r7, #4
  408f66:	d004      	beq.n	408f72 <__kernel_rem_pio2+0x7a>
  408f68:	2e00      	cmp	r6, #0
  408f6a:	daf3      	bge.n	408f54 <__kernel_rem_pio2+0x5c>
  408f6c:	2000      	movs	r0, #0
  408f6e:	2100      	movs	r1, #0
  408f70:	e7f3      	b.n	408f5a <__kernel_rem_pio2+0x62>
  408f72:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  408f74:	2c00      	cmp	r4, #0
  408f76:	db2d      	blt.n	408fd4 <__kernel_rem_pio2+0xdc>
  408f78:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  408f7a:	ae74      	add	r6, sp, #464	; 0x1d0
  408f7c:	eb06 0bc5 	add.w	fp, r6, r5, lsl #3
  408f80:	a824      	add	r0, sp, #144	; 0x90
  408f82:	eb00 0ac9 	add.w	sl, r0, r9, lsl #3
  408f86:	f50d 78e4 	add.w	r8, sp, #456	; 0x1c8
  408f8a:	f8cd b00c 	str.w	fp, [sp, #12]
  408f8e:	9c04      	ldr	r4, [sp, #16]
  408f90:	2c00      	cmp	r4, #0
  408f92:	f2c0 8195 	blt.w	4092c0 <__kernel_rem_pio2+0x3c8>
  408f96:	9d07      	ldr	r5, [sp, #28]
  408f98:	4657      	mov	r7, sl
  408f9a:	f1a5 0b08 	sub.w	fp, r5, #8
  408f9e:	2400      	movs	r4, #0
  408fa0:	2500      	movs	r5, #0
  408fa2:	2600      	movs	r6, #0
  408fa4:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
  408fa8:	e9fb 0102 	ldrd	r0, r1, [fp, #8]!
  408fac:	f000 ff12 	bl	409dd4 <__aeabi_dmul>
  408fb0:	4602      	mov	r2, r0
  408fb2:	460b      	mov	r3, r1
  408fb4:	4620      	mov	r0, r4
  408fb6:	4629      	mov	r1, r5
  408fb8:	f000 fd5a 	bl	409a70 <__adddf3>
  408fbc:	3601      	adds	r6, #1
  408fbe:	454e      	cmp	r6, r9
  408fc0:	4604      	mov	r4, r0
  408fc2:	460d      	mov	r5, r1
  408fc4:	d1ee      	bne.n	408fa4 <__kernel_rem_pio2+0xac>
  408fc6:	e9e8 4502 	strd	r4, r5, [r8, #8]!
  408fca:	9c03      	ldr	r4, [sp, #12]
  408fcc:	f10a 0a08 	add.w	sl, sl, #8
  408fd0:	45a0      	cmp	r8, r4
  408fd2:	d1dc      	bne.n	408f8e <__kernel_rem_pio2+0x96>
  408fd4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  408fd6:	ac10      	add	r4, sp, #64	; 0x40
  408fd8:	eb04 0685 	add.w	r6, r4, r5, lsl #2
  408fdc:	9402      	str	r4, [sp, #8]
  408fde:	960f      	str	r6, [sp, #60]	; 0x3c
  408fe0:	9503      	str	r5, [sp, #12]
  408fe2:	9e03      	ldr	r6, [sp, #12]
  408fe4:	ab9c      	add	r3, sp, #624	; 0x270
  408fe6:	00f6      	lsls	r6, r6, #3
  408fe8:	4433      	add	r3, r6
  408fea:	9606      	str	r6, [sp, #24]
  408fec:	9e03      	ldr	r6, [sp, #12]
  408fee:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  408ff2:	2e00      	cmp	r6, #0
  408ff4:	dd2e      	ble.n	409054 <__kernel_rem_pio2+0x15c>
  408ff6:	9e06      	ldr	r6, [sp, #24]
  408ff8:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
  408ffc:	44b2      	add	sl, r6
  408ffe:	9e03      	ldr	r6, [sp, #12]
  409000:	f10d 0b3c 	add.w	fp, sp, #60	; 0x3c
  409004:	eb0b 0b86 	add.w	fp, fp, r6, lsl #2
  409008:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
  40900c:	2200      	movs	r2, #0
  40900e:	4b39      	ldr	r3, [pc, #228]	; (4090f4 <__kernel_rem_pio2+0x1fc>)
  409010:	4620      	mov	r0, r4
  409012:	4629      	mov	r1, r5
  409014:	f000 fede 	bl	409dd4 <__aeabi_dmul>
  409018:	f001 f976 	bl	40a308 <__aeabi_d2iz>
  40901c:	f000 fe74 	bl	409d08 <__aeabi_i2d>
  409020:	2200      	movs	r2, #0
  409022:	4b35      	ldr	r3, [pc, #212]	; (4090f8 <__kernel_rem_pio2+0x200>)
  409024:	4606      	mov	r6, r0
  409026:	460f      	mov	r7, r1
  409028:	f000 fed4 	bl	409dd4 <__aeabi_dmul>
  40902c:	4602      	mov	r2, r0
  40902e:	460b      	mov	r3, r1
  409030:	4620      	mov	r0, r4
  409032:	4629      	mov	r1, r5
  409034:	f000 fd1a 	bl	409a6c <__aeabi_dsub>
  409038:	f001 f966 	bl	40a308 <__aeabi_d2iz>
  40903c:	4632      	mov	r2, r6
  40903e:	f848 0f04 	str.w	r0, [r8, #4]!
  409042:	463b      	mov	r3, r7
  409044:	e97a 0102 	ldrd	r0, r1, [sl, #-8]!
  409048:	f000 fd12 	bl	409a70 <__adddf3>
  40904c:	45d8      	cmp	r8, fp
  40904e:	4604      	mov	r4, r0
  409050:	460d      	mov	r5, r1
  409052:	d1db      	bne.n	40900c <__kernel_rem_pio2+0x114>
  409054:	4620      	mov	r0, r4
  409056:	4629      	mov	r1, r5
  409058:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40905a:	f000 fc79 	bl	409950 <scalbn>
  40905e:	2200      	movs	r2, #0
  409060:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  409064:	4604      	mov	r4, r0
  409066:	460d      	mov	r5, r1
  409068:	f000 feb4 	bl	409dd4 <__aeabi_dmul>
  40906c:	f000 fbe0 	bl	409830 <floor>
  409070:	2200      	movs	r2, #0
  409072:	4b22      	ldr	r3, [pc, #136]	; (4090fc <__kernel_rem_pio2+0x204>)
  409074:	f000 feae 	bl	409dd4 <__aeabi_dmul>
  409078:	4602      	mov	r2, r0
  40907a:	460b      	mov	r3, r1
  40907c:	4620      	mov	r0, r4
  40907e:	4629      	mov	r1, r5
  409080:	f000 fcf4 	bl	409a6c <__aeabi_dsub>
  409084:	4604      	mov	r4, r0
  409086:	460d      	mov	r5, r1
  409088:	f001 f93e 	bl	40a308 <__aeabi_d2iz>
  40908c:	4682      	mov	sl, r0
  40908e:	f000 fe3b 	bl	409d08 <__aeabi_i2d>
  409092:	4602      	mov	r2, r0
  409094:	460b      	mov	r3, r1
  409096:	4620      	mov	r0, r4
  409098:	4629      	mov	r1, r5
  40909a:	f000 fce7 	bl	409a6c <__aeabi_dsub>
  40909e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4090a0:	4606      	mov	r6, r0
  4090a2:	2c00      	cmp	r4, #0
  4090a4:	460f      	mov	r7, r1
  4090a6:	f340 80f2 	ble.w	40928e <__kernel_rem_pio2+0x396>
  4090aa:	9d03      	ldr	r5, [sp, #12]
  4090ac:	a810      	add	r0, sp, #64	; 0x40
  4090ae:	1e69      	subs	r1, r5, #1
  4090b0:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
  4090b4:	f1c4 0018 	rsb	r0, r4, #24
  4090b8:	fa43 f200 	asr.w	r2, r3, r0
  4090bc:	fa02 f000 	lsl.w	r0, r2, r0
  4090c0:	f1c4 0517 	rsb	r5, r4, #23
  4090c4:	1a1b      	subs	r3, r3, r0
  4090c6:	fa43 f505 	asr.w	r5, r3, r5
  4090ca:	ac10      	add	r4, sp, #64	; 0x40
  4090cc:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  4090d0:	4492      	add	sl, r2
  4090d2:	2d00      	cmp	r5, #0
  4090d4:	dd3e      	ble.n	409154 <__kernel_rem_pio2+0x25c>
  4090d6:	9c03      	ldr	r4, [sp, #12]
  4090d8:	f10a 0a01 	add.w	sl, sl, #1
  4090dc:	2c00      	cmp	r4, #0
  4090de:	f340 80f9 	ble.w	4092d4 <__kernel_rem_pio2+0x3dc>
  4090e2:	ab10      	add	r3, sp, #64	; 0x40
  4090e4:	eb03 0184 	add.w	r1, r3, r4, lsl #2
  4090e8:	2400      	movs	r4, #0
  4090ea:	e011      	b.n	409110 <__kernel_rem_pio2+0x218>
  4090ec:	2aaaaaab 	.word	0x2aaaaaab
  4090f0:	00413338 	.word	0x00413338
  4090f4:	3e700000 	.word	0x3e700000
  4090f8:	41700000 	.word	0x41700000
  4090fc:	40200000 	.word	0x40200000
  409100:	f1c2 7080 	rsb	r0, r2, #16777216	; 0x1000000
  409104:	b112      	cbz	r2, 40910c <__kernel_rem_pio2+0x214>
  409106:	f843 0c04 	str.w	r0, [r3, #-4]
  40910a:	2401      	movs	r4, #1
  40910c:	428b      	cmp	r3, r1
  40910e:	d00d      	beq.n	40912c <__kernel_rem_pio2+0x234>
  409110:	f853 2b04 	ldr.w	r2, [r3], #4
  409114:	2c00      	cmp	r4, #0
  409116:	d0f3      	beq.n	409100 <__kernel_rem_pio2+0x208>
  409118:	f1c2 12ff 	rsb	r2, r2, #16711935	; 0xff00ff
  40911c:	f502 427f 	add.w	r2, r2, #65280	; 0xff00
  409120:	428b      	cmp	r3, r1
  409122:	f843 2c04 	str.w	r2, [r3, #-4]
  409126:	f04f 0401 	mov.w	r4, #1
  40912a:	d1f1      	bne.n	409110 <__kernel_rem_pio2+0x218>
  40912c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40912e:	2800      	cmp	r0, #0
  409130:	dd0d      	ble.n	40914e <__kernel_rem_pio2+0x256>
  409132:	2801      	cmp	r0, #1
  409134:	f000 80b3 	beq.w	40929e <__kernel_rem_pio2+0x3a6>
  409138:	2802      	cmp	r0, #2
  40913a:	d108      	bne.n	40914e <__kernel_rem_pio2+0x256>
  40913c:	9903      	ldr	r1, [sp, #12]
  40913e:	a810      	add	r0, sp, #64	; 0x40
  409140:	1e4b      	subs	r3, r1, #1
  409142:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
  409146:	f3c2 0215 	ubfx	r2, r2, #0, #22
  40914a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  40914e:	2d02      	cmp	r5, #2
  409150:	f000 8084 	beq.w	40925c <__kernel_rem_pio2+0x364>
  409154:	4630      	mov	r0, r6
  409156:	4639      	mov	r1, r7
  409158:	2200      	movs	r2, #0
  40915a:	2300      	movs	r3, #0
  40915c:	f001 f8a2 	bl	40a2a4 <__aeabi_dcmpeq>
  409160:	2800      	cmp	r0, #0
  409162:	f000 80b9 	beq.w	4092d8 <__kernel_rem_pio2+0x3e0>
  409166:	9c03      	ldr	r4, [sp, #12]
  409168:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40916a:	f104 38ff 	add.w	r8, r4, #4294967295
  40916e:	4546      	cmp	r6, r8
  409170:	dc0d      	bgt.n	40918e <__kernel_rem_pio2+0x296>
  409172:	a810      	add	r0, sp, #64	; 0x40
  409174:	eb00 0384 	add.w	r3, r0, r4, lsl #2
  409178:	980f      	ldr	r0, [sp, #60]	; 0x3c
  40917a:	2200      	movs	r2, #0
  40917c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  409180:	4283      	cmp	r3, r0
  409182:	ea42 0201 	orr.w	r2, r2, r1
  409186:	d1f9      	bne.n	40917c <__kernel_rem_pio2+0x284>
  409188:	2a00      	cmp	r2, #0
  40918a:	f040 8244 	bne.w	409616 <__kernel_rem_pio2+0x71e>
  40918e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  409190:	ad10      	add	r5, sp, #64	; 0x40
  409192:	1e62      	subs	r2, r4, #1
  409194:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
  409198:	2b00      	cmp	r3, #0
  40919a:	f040 8254 	bne.w	409646 <__kernel_rem_pio2+0x74e>
  40919e:	eb05 0282 	add.w	r2, r5, r2, lsl #2
  4091a2:	2301      	movs	r3, #1
  4091a4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  4091a8:	3301      	adds	r3, #1
  4091aa:	2900      	cmp	r1, #0
  4091ac:	d0fa      	beq.n	4091a4 <__kernel_rem_pio2+0x2ac>
  4091ae:	9e03      	ldr	r6, [sp, #12]
  4091b0:	9c03      	ldr	r4, [sp, #12]
  4091b2:	441e      	add	r6, r3
  4091b4:	1c63      	adds	r3, r4, #1
  4091b6:	42b3      	cmp	r3, r6
  4091b8:	960d      	str	r6, [sp, #52]	; 0x34
  4091ba:	dc49      	bgt.n	409250 <__kernel_rem_pio2+0x358>
  4091bc:	9d04      	ldr	r5, [sp, #16]
  4091be:	9e0e      	ldr	r6, [sp, #56]	; 0x38
  4091c0:	442b      	add	r3, r5
  4091c2:	4621      	mov	r1, r4
  4091c4:	4622      	mov	r2, r4
  4091c6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  4091c8:	4432      	add	r2, r6
  4091ca:	4449      	add	r1, r9
  4091cc:	ae24      	add	r6, sp, #144	; 0x90
  4091ce:	f103 3bff 	add.w	fp, r3, #4294967295
  4091d2:	1b2b      	subs	r3, r5, r4
  4091d4:	eb06 04c1 	add.w	r4, r6, r1, lsl #3
  4091d8:	9409      	str	r4, [sp, #36]	; 0x24
  4091da:	9da7      	ldr	r5, [sp, #668]	; 0x29c
  4091dc:	9c06      	ldr	r4, [sp, #24]
  4091de:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
  4091e2:	ae74      	add	r6, sp, #464	; 0x1d0
  4091e4:	eb05 0282 	add.w	r2, r5, r2, lsl #2
  4091e8:	00db      	lsls	r3, r3, #3
  4091ea:	4426      	add	r6, r4
  4091ec:	9203      	str	r2, [sp, #12]
  4091ee:	9308      	str	r3, [sp, #32]
  4091f0:	9606      	str	r6, [sp, #24]
  4091f2:	f04f 0800 	mov.w	r8, #0
  4091f6:	9d03      	ldr	r5, [sp, #12]
  4091f8:	f108 0808 	add.w	r8, r8, #8
  4091fc:	f855 0f04 	ldr.w	r0, [r5, #4]!
  409200:	9503      	str	r5, [sp, #12]
  409202:	f000 fd81 	bl	409d08 <__aeabi_i2d>
  409206:	9e04      	ldr	r6, [sp, #16]
  409208:	e9eb 0102 	strd	r0, r1, [fp, #8]!
  40920c:	2e00      	cmp	r6, #0
  40920e:	db22      	blt.n	409256 <__kernel_rem_pio2+0x35e>
  409210:	9c07      	ldr	r4, [sp, #28]
  409212:	9f09      	ldr	r7, [sp, #36]	; 0x24
  409214:	f1a4 0a08 	sub.w	sl, r4, #8
  409218:	4447      	add	r7, r8
  40921a:	2400      	movs	r4, #0
  40921c:	2500      	movs	r5, #0
  40921e:	2600      	movs	r6, #0
  409220:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
  409224:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
  409228:	f000 fdd4 	bl	409dd4 <__aeabi_dmul>
  40922c:	4602      	mov	r2, r0
  40922e:	460b      	mov	r3, r1
  409230:	4620      	mov	r0, r4
  409232:	4629      	mov	r1, r5
  409234:	f000 fc1c 	bl	409a70 <__adddf3>
  409238:	3601      	adds	r6, #1
  40923a:	454e      	cmp	r6, r9
  40923c:	4604      	mov	r4, r0
  40923e:	460d      	mov	r5, r1
  409240:	d1ee      	bne.n	409220 <__kernel_rem_pio2+0x328>
  409242:	9e06      	ldr	r6, [sp, #24]
  409244:	e9e6 4502 	strd	r4, r5, [r6, #8]!
  409248:	9c08      	ldr	r4, [sp, #32]
  40924a:	9606      	str	r6, [sp, #24]
  40924c:	45a0      	cmp	r8, r4
  40924e:	d1d2      	bne.n	4091f6 <__kernel_rem_pio2+0x2fe>
  409250:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  409252:	9503      	str	r5, [sp, #12]
  409254:	e6c5      	b.n	408fe2 <__kernel_rem_pio2+0xea>
  409256:	2400      	movs	r4, #0
  409258:	2500      	movs	r5, #0
  40925a:	e7f2      	b.n	409242 <__kernel_rem_pio2+0x34a>
  40925c:	4632      	mov	r2, r6
  40925e:	463b      	mov	r3, r7
  409260:	2000      	movs	r0, #0
  409262:	4992      	ldr	r1, [pc, #584]	; (4094ac <__kernel_rem_pio2+0x5b4>)
  409264:	f000 fc02 	bl	409a6c <__aeabi_dsub>
  409268:	4606      	mov	r6, r0
  40926a:	460f      	mov	r7, r1
  40926c:	2c00      	cmp	r4, #0
  40926e:	f43f af71 	beq.w	409154 <__kernel_rem_pio2+0x25c>
  409272:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409274:	2000      	movs	r0, #0
  409276:	498d      	ldr	r1, [pc, #564]	; (4094ac <__kernel_rem_pio2+0x5b4>)
  409278:	f000 fb6a 	bl	409950 <scalbn>
  40927c:	4602      	mov	r2, r0
  40927e:	460b      	mov	r3, r1
  409280:	4630      	mov	r0, r6
  409282:	4639      	mov	r1, r7
  409284:	f000 fbf2 	bl	409a6c <__aeabi_dsub>
  409288:	4606      	mov	r6, r0
  40928a:	460f      	mov	r7, r1
  40928c:	e762      	b.n	409154 <__kernel_rem_pio2+0x25c>
  40928e:	d110      	bne.n	4092b2 <__kernel_rem_pio2+0x3ba>
  409290:	9d03      	ldr	r5, [sp, #12]
  409292:	a810      	add	r0, sp, #64	; 0x40
  409294:	1e6b      	subs	r3, r5, #1
  409296:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  40929a:	15ed      	asrs	r5, r5, #23
  40929c:	e719      	b.n	4090d2 <__kernel_rem_pio2+0x1da>
  40929e:	9903      	ldr	r1, [sp, #12]
  4092a0:	a810      	add	r0, sp, #64	; 0x40
  4092a2:	1e4b      	subs	r3, r1, #1
  4092a4:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
  4092a8:	f3c2 0216 	ubfx	r2, r2, #0, #23
  4092ac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  4092b0:	e74d      	b.n	40914e <__kernel_rem_pio2+0x256>
  4092b2:	2200      	movs	r2, #0
  4092b4:	4b7e      	ldr	r3, [pc, #504]	; (4094b0 <__kernel_rem_pio2+0x5b8>)
  4092b6:	f001 f813 	bl	40a2e0 <__aeabi_dcmpge>
  4092ba:	b920      	cbnz	r0, 4092c6 <__kernel_rem_pio2+0x3ce>
  4092bc:	4605      	mov	r5, r0
  4092be:	e749      	b.n	409154 <__kernel_rem_pio2+0x25c>
  4092c0:	2400      	movs	r4, #0
  4092c2:	2500      	movs	r5, #0
  4092c4:	e67f      	b.n	408fc6 <__kernel_rem_pio2+0xce>
  4092c6:	9c03      	ldr	r4, [sp, #12]
  4092c8:	2502      	movs	r5, #2
  4092ca:	2c00      	cmp	r4, #0
  4092cc:	f10a 0a01 	add.w	sl, sl, #1
  4092d0:	f73f af07 	bgt.w	4090e2 <__kernel_rem_pio2+0x1ea>
  4092d4:	2400      	movs	r4, #0
  4092d6:	e729      	b.n	40912c <__kernel_rem_pio2+0x234>
  4092d8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4092da:	4630      	mov	r0, r6
  4092dc:	4262      	negs	r2, r4
  4092de:	4639      	mov	r1, r7
  4092e0:	9506      	str	r5, [sp, #24]
  4092e2:	f8cd a01c 	str.w	sl, [sp, #28]
  4092e6:	f000 fb33 	bl	409950 <scalbn>
  4092ea:	2200      	movs	r2, #0
  4092ec:	4b71      	ldr	r3, [pc, #452]	; (4094b4 <__kernel_rem_pio2+0x5bc>)
  4092ee:	4604      	mov	r4, r0
  4092f0:	460d      	mov	r5, r1
  4092f2:	f000 fff5 	bl	40a2e0 <__aeabi_dcmpge>
  4092f6:	2800      	cmp	r0, #0
  4092f8:	f000 81bb 	beq.w	409672 <__kernel_rem_pio2+0x77a>
  4092fc:	2200      	movs	r2, #0
  4092fe:	4b6e      	ldr	r3, [pc, #440]	; (4094b8 <__kernel_rem_pio2+0x5c0>)
  409300:	4620      	mov	r0, r4
  409302:	4629      	mov	r1, r5
  409304:	f000 fd66 	bl	409dd4 <__aeabi_dmul>
  409308:	f000 fffe 	bl	40a308 <__aeabi_d2iz>
  40930c:	4606      	mov	r6, r0
  40930e:	f000 fcfb 	bl	409d08 <__aeabi_i2d>
  409312:	2200      	movs	r2, #0
  409314:	4b67      	ldr	r3, [pc, #412]	; (4094b4 <__kernel_rem_pio2+0x5bc>)
  409316:	f000 fd5d 	bl	409dd4 <__aeabi_dmul>
  40931a:	4602      	mov	r2, r0
  40931c:	460b      	mov	r3, r1
  40931e:	4620      	mov	r0, r4
  409320:	4629      	mov	r1, r5
  409322:	f000 fba3 	bl	409a6c <__aeabi_dsub>
  409326:	f000 ffef 	bl	40a308 <__aeabi_d2iz>
  40932a:	9c03      	ldr	r4, [sp, #12]
  40932c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40932e:	a910      	add	r1, sp, #64	; 0x40
  409330:	f104 0801 	add.w	r8, r4, #1
  409334:	3518      	adds	r5, #24
  409336:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
  40933a:	950a      	str	r5, [sp, #40]	; 0x28
  40933c:	f841 6028 	str.w	r6, [r1, r8, lsl #2]
  409340:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409342:	2000      	movs	r0, #0
  409344:	4959      	ldr	r1, [pc, #356]	; (4094ac <__kernel_rem_pio2+0x5b4>)
  409346:	f000 fb03 	bl	409950 <scalbn>
  40934a:	f1b8 0f00 	cmp.w	r8, #0
  40934e:	4604      	mov	r4, r0
  409350:	460d      	mov	r5, r1
  409352:	db5a      	blt.n	40940a <__kernel_rem_pio2+0x512>
  409354:	f108 0601 	add.w	r6, r8, #1
  409358:	a810      	add	r0, sp, #64	; 0x40
  40935a:	a974      	add	r1, sp, #464	; 0x1d0
  40935c:	9603      	str	r6, [sp, #12]
  40935e:	eb00 0786 	add.w	r7, r0, r6, lsl #2
  409362:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
  409366:	f857 0d04 	ldr.w	r0, [r7, #-4]!
  40936a:	f000 fccd 	bl	409d08 <__aeabi_i2d>
  40936e:	4622      	mov	r2, r4
  409370:	462b      	mov	r3, r5
  409372:	f000 fd2f 	bl	409dd4 <__aeabi_dmul>
  409376:	2200      	movs	r2, #0
  409378:	e966 0102 	strd	r0, r1, [r6, #-8]!
  40937c:	4b4e      	ldr	r3, [pc, #312]	; (4094b8 <__kernel_rem_pio2+0x5c0>)
  40937e:	4620      	mov	r0, r4
  409380:	4629      	mov	r1, r5
  409382:	f000 fd27 	bl	409dd4 <__aeabi_dmul>
  409386:	9a02      	ldr	r2, [sp, #8]
  409388:	4604      	mov	r4, r0
  40938a:	4297      	cmp	r7, r2
  40938c:	460d      	mov	r5, r1
  40938e:	d1ea      	bne.n	409366 <__kernel_rem_pio2+0x46e>
  409390:	f108 5b00 	add.w	fp, r8, #536870912	; 0x20000000
  409394:	f10b 3bff 	add.w	fp, fp, #4294967295
  409398:	ab74      	add	r3, sp, #464	; 0x1d0
  40939a:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  40939e:	f8cd 8020 	str.w	r8, [sp, #32]
  4093a2:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  4093a6:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
  4093aa:	f04f 0900 	mov.w	r9, #0
  4093ae:	f8cd a010 	str.w	sl, [sp, #16]
  4093b2:	f1b8 0f00 	cmp.w	r8, #0
  4093b6:	f2c0 8128 	blt.w	40960a <__kernel_rem_pio2+0x712>
  4093ba:	f8df a100 	ldr.w	sl, [pc, #256]	; 4094bc <__kernel_rem_pio2+0x5c4>
  4093be:	465f      	mov	r7, fp
  4093c0:	2400      	movs	r4, #0
  4093c2:	2500      	movs	r5, #0
  4093c4:	2600      	movs	r6, #0
  4093c6:	e001      	b.n	4093cc <__kernel_rem_pio2+0x4d4>
  4093c8:	454e      	cmp	r6, r9
  4093ca:	dc10      	bgt.n	4093ee <__kernel_rem_pio2+0x4f6>
  4093cc:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
  4093d0:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
  4093d4:	f000 fcfe 	bl	409dd4 <__aeabi_dmul>
  4093d8:	4602      	mov	r2, r0
  4093da:	460b      	mov	r3, r1
  4093dc:	4620      	mov	r0, r4
  4093de:	4629      	mov	r1, r5
  4093e0:	f000 fb46 	bl	409a70 <__adddf3>
  4093e4:	3601      	adds	r6, #1
  4093e6:	45b0      	cmp	r8, r6
  4093e8:	4604      	mov	r4, r0
  4093ea:	460d      	mov	r5, r1
  4093ec:	daec      	bge.n	4093c8 <__kernel_rem_pio2+0x4d0>
  4093ee:	9e04      	ldr	r6, [sp, #16]
  4093f0:	f1ab 0b08 	sub.w	fp, fp, #8
  4093f4:	eb06 03c9 	add.w	r3, r6, r9, lsl #3
  4093f8:	e9c3 4500 	strd	r4, r5, [r3]
  4093fc:	9c03      	ldr	r4, [sp, #12]
  4093fe:	f109 0901 	add.w	r9, r9, #1
  409402:	45a1      	cmp	r9, r4
  409404:	d1d5      	bne.n	4093b2 <__kernel_rem_pio2+0x4ba>
  409406:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40940a:	9da6      	ldr	r5, [sp, #664]	; 0x298
  40940c:	2d03      	cmp	r5, #3
  40940e:	f200 8097 	bhi.w	409540 <__kernel_rem_pio2+0x648>
  409412:	e8df f015 	tbh	[pc, r5, lsl #1]
  409416:	00da      	.short	0x00da
  409418:	009c009c 	.word	0x009c009c
  40941c:	0004      	.short	0x0004
  40941e:	f1b8 0f00 	cmp.w	r8, #0
  409422:	f340 8112 	ble.w	40964a <__kernel_rem_pio2+0x752>
  409426:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  40942a:	f108 0301 	add.w	r3, r8, #1
  40942e:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
  409432:	ea4f 0bc8 	mov.w	fp, r8, lsl #3
  409436:	9303      	str	r3, [sp, #12]
  409438:	4699      	mov	r9, r3
  40943a:	eb0a 030b 	add.w	r3, sl, fp
  40943e:	f50d 7c9c 	add.w	ip, sp, #312	; 0x138
  409442:	e9d3 6700 	ldrd	r6, r7, [r3]
  409446:	e001      	b.n	40944c <__kernel_rem_pio2+0x554>
  409448:	4626      	mov	r6, r4
  40944a:	462f      	mov	r7, r5
  40944c:	e959 4504 	ldrd	r4, r5, [r9, #-16]
  409450:	4632      	mov	r2, r6
  409452:	463b      	mov	r3, r7
  409454:	4620      	mov	r0, r4
  409456:	4629      	mov	r1, r5
  409458:	f8cd c004 	str.w	ip, [sp, #4]
  40945c:	e9cd 4504 	strd	r4, r5, [sp, #16]
  409460:	f000 fb06 	bl	409a70 <__adddf3>
  409464:	4604      	mov	r4, r0
  409466:	460d      	mov	r5, r1
  409468:	4622      	mov	r2, r4
  40946a:	462b      	mov	r3, r5
  40946c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  409470:	f000 fafc 	bl	409a6c <__aeabi_dsub>
  409474:	4632      	mov	r2, r6
  409476:	463b      	mov	r3, r7
  409478:	f000 fafa 	bl	409a70 <__adddf3>
  40947c:	e969 0102 	strd	r0, r1, [r9, #-8]!
  409480:	f8dd c004 	ldr.w	ip, [sp, #4]
  409484:	e949 4502 	strd	r4, r5, [r9, #-8]
  409488:	45e1      	cmp	r9, ip
  40948a:	d1dd      	bne.n	409448 <__kernel_rem_pio2+0x550>
  40948c:	f1b8 0f01 	cmp.w	r8, #1
  409490:	f340 810d 	ble.w	4096ae <__kernel_rem_pio2+0x7b6>
  409494:	f8dd c00c 	ldr.w	ip, [sp, #12]
  409498:	eb0a 030b 	add.w	r3, sl, fp
  40949c:	f8cd a010 	str.w	sl, [sp, #16]
  4094a0:	f10a 0b10 	add.w	fp, sl, #16
  4094a4:	e9d3 4500 	ldrd	r4, r5, [r3]
  4094a8:	46e2      	mov	sl, ip
  4094aa:	e00b      	b.n	4094c4 <__kernel_rem_pio2+0x5cc>
  4094ac:	3ff00000 	.word	0x3ff00000
  4094b0:	3fe00000 	.word	0x3fe00000
  4094b4:	41700000 	.word	0x41700000
  4094b8:	3e700000 	.word	0x3e700000
  4094bc:	00413340 	.word	0x00413340
  4094c0:	4634      	mov	r4, r6
  4094c2:	463d      	mov	r5, r7
  4094c4:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
  4094c8:	4622      	mov	r2, r4
  4094ca:	462b      	mov	r3, r5
  4094cc:	4640      	mov	r0, r8
  4094ce:	4649      	mov	r1, r9
  4094d0:	f000 face 	bl	409a70 <__adddf3>
  4094d4:	4606      	mov	r6, r0
  4094d6:	460f      	mov	r7, r1
  4094d8:	4632      	mov	r2, r6
  4094da:	463b      	mov	r3, r7
  4094dc:	4640      	mov	r0, r8
  4094de:	4649      	mov	r1, r9
  4094e0:	f000 fac4 	bl	409a6c <__aeabi_dsub>
  4094e4:	4622      	mov	r2, r4
  4094e6:	462b      	mov	r3, r5
  4094e8:	f000 fac2 	bl	409a70 <__adddf3>
  4094ec:	e96a 0102 	strd	r0, r1, [sl, #-8]!
  4094f0:	45da      	cmp	sl, fp
  4094f2:	e94a 6702 	strd	r6, r7, [sl, #-8]
  4094f6:	d1e3      	bne.n	4094c0 <__kernel_rem_pio2+0x5c8>
  4094f8:	f8dd a010 	ldr.w	sl, [sp, #16]
  4094fc:	9c03      	ldr	r4, [sp, #12]
  4094fe:	2000      	movs	r0, #0
  409500:	2100      	movs	r1, #0
  409502:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  409506:	f000 fab3 	bl	409a70 <__adddf3>
  40950a:	45a3      	cmp	fp, r4
  40950c:	d1f9      	bne.n	409502 <__kernel_rem_pio2+0x60a>
  40950e:	9d06      	ldr	r5, [sp, #24]
  409510:	2d00      	cmp	r5, #0
  409512:	f000 80a2 	beq.w	40965a <__kernel_rem_pio2+0x762>
  409516:	f8da 5004 	ldr.w	r5, [sl, #4]
  40951a:	f8da 400c 	ldr.w	r4, [sl, #12]
  40951e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  409520:	f8da 2000 	ldr.w	r2, [sl]
  409524:	f8da 3008 	ldr.w	r3, [sl, #8]
  409528:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  40952c:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  409530:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  409534:	6075      	str	r5, [r6, #4]
  409536:	60f4      	str	r4, [r6, #12]
  409538:	6032      	str	r2, [r6, #0]
  40953a:	60b3      	str	r3, [r6, #8]
  40953c:	6130      	str	r0, [r6, #16]
  40953e:	6171      	str	r1, [r6, #20]
  409540:	9c07      	ldr	r4, [sp, #28]
  409542:	f004 0007 	and.w	r0, r4, #7
  409546:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  40954a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40954e:	f1b8 0f00 	cmp.w	r8, #0
  409552:	f2c0 80a7 	blt.w	4096a4 <__kernel_rem_pio2+0x7ac>
  409556:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  40955a:	f108 0401 	add.w	r4, r8, #1
  40955e:	2200      	movs	r2, #0
  409560:	2300      	movs	r3, #0
  409562:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
  409566:	4610      	mov	r0, r2
  409568:	4619      	mov	r1, r3
  40956a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  40956e:	f000 fa7f 	bl	409a70 <__adddf3>
  409572:	4554      	cmp	r4, sl
  409574:	d1f9      	bne.n	40956a <__kernel_rem_pio2+0x672>
  409576:	4602      	mov	r2, r0
  409578:	460b      	mov	r3, r1
  40957a:	9e06      	ldr	r6, [sp, #24]
  40957c:	2e00      	cmp	r6, #0
  40957e:	d047      	beq.n	409610 <__kernel_rem_pio2+0x718>
  409580:	4610      	mov	r0, r2
  409582:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
  409586:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  409588:	e9c4 0100 	strd	r0, r1, [r4]
  40958c:	e9da 0100 	ldrd	r0, r1, [sl]
  409590:	f000 fa6c 	bl	409a6c <__aeabi_dsub>
  409594:	f1b8 0f00 	cmp.w	r8, #0
  409598:	dd07      	ble.n	4095aa <__kernel_rem_pio2+0x6b2>
  40959a:	eb0a 08c8 	add.w	r8, sl, r8, lsl #3
  40959e:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  4095a2:	f000 fa65 	bl	409a70 <__adddf3>
  4095a6:	45c2      	cmp	sl, r8
  4095a8:	d1f9      	bne.n	40959e <__kernel_rem_pio2+0x6a6>
  4095aa:	9d06      	ldr	r5, [sp, #24]
  4095ac:	2d00      	cmp	r5, #0
  4095ae:	d06a      	beq.n	409686 <__kernel_rem_pio2+0x78e>
  4095b0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4095b2:	4602      	mov	r2, r0
  4095b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  4095b8:	e9c6 2302 	strd	r2, r3, [r6, #8]
  4095bc:	9c07      	ldr	r4, [sp, #28]
  4095be:	f004 0007 	and.w	r0, r4, #7
  4095c2:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  4095c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4095ca:	f1b8 0f00 	cmp.w	r8, #0
  4095ce:	db66      	blt.n	40969e <__kernel_rem_pio2+0x7a6>
  4095d0:	f108 0401 	add.w	r4, r8, #1
  4095d4:	ad4c      	add	r5, sp, #304	; 0x130
  4095d6:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
  4095da:	2000      	movs	r0, #0
  4095dc:	2100      	movs	r1, #0
  4095de:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  4095e2:	f000 fa45 	bl	409a70 <__adddf3>
  4095e6:	42ac      	cmp	r4, r5
  4095e8:	d1f9      	bne.n	4095de <__kernel_rem_pio2+0x6e6>
  4095ea:	9c06      	ldr	r4, [sp, #24]
  4095ec:	2c00      	cmp	r4, #0
  4095ee:	d050      	beq.n	409692 <__kernel_rem_pio2+0x79a>
  4095f0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4095f2:	4602      	mov	r2, r0
  4095f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  4095f8:	e9c5 2300 	strd	r2, r3, [r5]
  4095fc:	9c07      	ldr	r4, [sp, #28]
  4095fe:	f004 0007 	and.w	r0, r4, #7
  409602:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  409606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40960a:	2400      	movs	r4, #0
  40960c:	2500      	movs	r5, #0
  40960e:	e6ee      	b.n	4093ee <__kernel_rem_pio2+0x4f6>
  409610:	4610      	mov	r0, r2
  409612:	4619      	mov	r1, r3
  409614:	e7b7      	b.n	409586 <__kernel_rem_pio2+0x68e>
  409616:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  409618:	9506      	str	r5, [sp, #24]
  40961a:	ad10      	add	r5, sp, #64	; 0x40
  40961c:	f855 3028 	ldr.w	r3, [r5, r8, lsl #2]
  409620:	3e18      	subs	r6, #24
  409622:	f8cd a01c 	str.w	sl, [sp, #28]
  409626:	960a      	str	r6, [sp, #40]	; 0x28
  409628:	2b00      	cmp	r3, #0
  40962a:	f47f ae89 	bne.w	409340 <__kernel_rem_pio2+0x448>
  40962e:	eb05 0388 	add.w	r3, r5, r8, lsl #2
  409632:	4632      	mov	r2, r6
  409634:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  409638:	f108 38ff 	add.w	r8, r8, #4294967295
  40963c:	3a18      	subs	r2, #24
  40963e:	2900      	cmp	r1, #0
  409640:	d0f8      	beq.n	409634 <__kernel_rem_pio2+0x73c>
  409642:	920a      	str	r2, [sp, #40]	; 0x28
  409644:	e67c      	b.n	409340 <__kernel_rem_pio2+0x448>
  409646:	2301      	movs	r3, #1
  409648:	e5b1      	b.n	4091ae <__kernel_rem_pio2+0x2b6>
  40964a:	9d06      	ldr	r5, [sp, #24]
  40964c:	2000      	movs	r0, #0
  40964e:	2100      	movs	r1, #0
  409650:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  409654:	2d00      	cmp	r5, #0
  409656:	f47f af5e 	bne.w	409516 <__kernel_rem_pio2+0x61e>
  40965a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40965c:	e9da 2300 	ldrd	r2, r3, [sl]
  409660:	e9c6 0104 	strd	r0, r1, [r6, #16]
  409664:	e9da 0102 	ldrd	r0, r1, [sl, #8]
  409668:	e9c6 2300 	strd	r2, r3, [r6]
  40966c:	e9c6 0102 	strd	r0, r1, [r6, #8]
  409670:	e766      	b.n	409540 <__kernel_rem_pio2+0x648>
  409672:	4620      	mov	r0, r4
  409674:	4629      	mov	r1, r5
  409676:	f000 fe47 	bl	40a308 <__aeabi_d2iz>
  40967a:	f8dd 800c 	ldr.w	r8, [sp, #12]
  40967e:	aa10      	add	r2, sp, #64	; 0x40
  409680:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
  409684:	e65c      	b.n	409340 <__kernel_rem_pio2+0x448>
  409686:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  409688:	4602      	mov	r2, r0
  40968a:	460b      	mov	r3, r1
  40968c:	e9c6 2302 	strd	r2, r3, [r6, #8]
  409690:	e794      	b.n	4095bc <__kernel_rem_pio2+0x6c4>
  409692:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  409694:	4602      	mov	r2, r0
  409696:	460b      	mov	r3, r1
  409698:	e9c5 2300 	strd	r2, r3, [r5]
  40969c:	e7ae      	b.n	4095fc <__kernel_rem_pio2+0x704>
  40969e:	2000      	movs	r0, #0
  4096a0:	2100      	movs	r1, #0
  4096a2:	e7a2      	b.n	4095ea <__kernel_rem_pio2+0x6f2>
  4096a4:	2200      	movs	r2, #0
  4096a6:	2300      	movs	r3, #0
  4096a8:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  4096ac:	e765      	b.n	40957a <__kernel_rem_pio2+0x682>
  4096ae:	2000      	movs	r0, #0
  4096b0:	2100      	movs	r1, #0
  4096b2:	e72c      	b.n	40950e <__kernel_rem_pio2+0x616>
  4096b4:	0000      	movs	r0, r0
	...

004096b8 <__kernel_sin>:
  4096b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4096bc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  4096c0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  4096c4:	b085      	sub	sp, #20
  4096c6:	4604      	mov	r4, r0
  4096c8:	460d      	mov	r5, r1
  4096ca:	4690      	mov	r8, r2
  4096cc:	4699      	mov	r9, r3
  4096ce:	da04      	bge.n	4096da <__kernel_sin+0x22>
  4096d0:	f000 fe1a 	bl	40a308 <__aeabi_d2iz>
  4096d4:	2800      	cmp	r0, #0
  4096d6:	f000 8084 	beq.w	4097e2 <__kernel_sin+0x12a>
  4096da:	4622      	mov	r2, r4
  4096dc:	462b      	mov	r3, r5
  4096de:	4620      	mov	r0, r4
  4096e0:	4629      	mov	r1, r5
  4096e2:	f000 fb77 	bl	409dd4 <__aeabi_dmul>
  4096e6:	4622      	mov	r2, r4
  4096e8:	462b      	mov	r3, r5
  4096ea:	4606      	mov	r6, r0
  4096ec:	460f      	mov	r7, r1
  4096ee:	f000 fb71 	bl	409dd4 <__aeabi_dmul>
  4096f2:	a33f      	add	r3, pc, #252	; (adr r3, 4097f0 <__kernel_sin+0x138>)
  4096f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4096f8:	4682      	mov	sl, r0
  4096fa:	468b      	mov	fp, r1
  4096fc:	4630      	mov	r0, r6
  4096fe:	4639      	mov	r1, r7
  409700:	f000 fb68 	bl	409dd4 <__aeabi_dmul>
  409704:	a33c      	add	r3, pc, #240	; (adr r3, 4097f8 <__kernel_sin+0x140>)
  409706:	e9d3 2300 	ldrd	r2, r3, [r3]
  40970a:	f000 f9af 	bl	409a6c <__aeabi_dsub>
  40970e:	4632      	mov	r2, r6
  409710:	463b      	mov	r3, r7
  409712:	f000 fb5f 	bl	409dd4 <__aeabi_dmul>
  409716:	a33a      	add	r3, pc, #232	; (adr r3, 409800 <__kernel_sin+0x148>)
  409718:	e9d3 2300 	ldrd	r2, r3, [r3]
  40971c:	f000 f9a8 	bl	409a70 <__adddf3>
  409720:	4632      	mov	r2, r6
  409722:	463b      	mov	r3, r7
  409724:	f000 fb56 	bl	409dd4 <__aeabi_dmul>
  409728:	a337      	add	r3, pc, #220	; (adr r3, 409808 <__kernel_sin+0x150>)
  40972a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40972e:	f000 f99d 	bl	409a6c <__aeabi_dsub>
  409732:	4632      	mov	r2, r6
  409734:	463b      	mov	r3, r7
  409736:	f000 fb4d 	bl	409dd4 <__aeabi_dmul>
  40973a:	a335      	add	r3, pc, #212	; (adr r3, 409810 <__kernel_sin+0x158>)
  40973c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409740:	f000 f996 	bl	409a70 <__adddf3>
  409744:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  409746:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40974a:	2b00      	cmp	r3, #0
  40974c:	d033      	beq.n	4097b6 <__kernel_sin+0xfe>
  40974e:	4640      	mov	r0, r8
  409750:	4649      	mov	r1, r9
  409752:	2200      	movs	r2, #0
  409754:	4b32      	ldr	r3, [pc, #200]	; (409820 <__kernel_sin+0x168>)
  409756:	f000 fb3d 	bl	409dd4 <__aeabi_dmul>
  40975a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40975e:	e9cd 0100 	strd	r0, r1, [sp]
  409762:	4650      	mov	r0, sl
  409764:	4659      	mov	r1, fp
  409766:	f000 fb35 	bl	409dd4 <__aeabi_dmul>
  40976a:	4602      	mov	r2, r0
  40976c:	460b      	mov	r3, r1
  40976e:	e9dd 0100 	ldrd	r0, r1, [sp]
  409772:	f000 f97b 	bl	409a6c <__aeabi_dsub>
  409776:	4632      	mov	r2, r6
  409778:	463b      	mov	r3, r7
  40977a:	f000 fb2b 	bl	409dd4 <__aeabi_dmul>
  40977e:	4642      	mov	r2, r8
  409780:	464b      	mov	r3, r9
  409782:	f000 f973 	bl	409a6c <__aeabi_dsub>
  409786:	a324      	add	r3, pc, #144	; (adr r3, 409818 <__kernel_sin+0x160>)
  409788:	e9d3 2300 	ldrd	r2, r3, [r3]
  40978c:	4606      	mov	r6, r0
  40978e:	460f      	mov	r7, r1
  409790:	4650      	mov	r0, sl
  409792:	4659      	mov	r1, fp
  409794:	f000 fb1e 	bl	409dd4 <__aeabi_dmul>
  409798:	4602      	mov	r2, r0
  40979a:	460b      	mov	r3, r1
  40979c:	4630      	mov	r0, r6
  40979e:	4639      	mov	r1, r7
  4097a0:	f000 f966 	bl	409a70 <__adddf3>
  4097a4:	4602      	mov	r2, r0
  4097a6:	460b      	mov	r3, r1
  4097a8:	4620      	mov	r0, r4
  4097aa:	4629      	mov	r1, r5
  4097ac:	f000 f95e 	bl	409a6c <__aeabi_dsub>
  4097b0:	b005      	add	sp, #20
  4097b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4097b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4097ba:	4630      	mov	r0, r6
  4097bc:	4639      	mov	r1, r7
  4097be:	f000 fb09 	bl	409dd4 <__aeabi_dmul>
  4097c2:	a315      	add	r3, pc, #84	; (adr r3, 409818 <__kernel_sin+0x160>)
  4097c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4097c8:	f000 f950 	bl	409a6c <__aeabi_dsub>
  4097cc:	4652      	mov	r2, sl
  4097ce:	465b      	mov	r3, fp
  4097d0:	f000 fb00 	bl	409dd4 <__aeabi_dmul>
  4097d4:	4622      	mov	r2, r4
  4097d6:	462b      	mov	r3, r5
  4097d8:	f000 f94a 	bl	409a70 <__adddf3>
  4097dc:	b005      	add	sp, #20
  4097de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4097e2:	4620      	mov	r0, r4
  4097e4:	4629      	mov	r1, r5
  4097e6:	b005      	add	sp, #20
  4097e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4097ec:	f3af 8000 	nop.w
  4097f0:	5acfd57c 	.word	0x5acfd57c
  4097f4:	3de5d93a 	.word	0x3de5d93a
  4097f8:	8a2b9ceb 	.word	0x8a2b9ceb
  4097fc:	3e5ae5e6 	.word	0x3e5ae5e6
  409800:	57b1fe7d 	.word	0x57b1fe7d
  409804:	3ec71de3 	.word	0x3ec71de3
  409808:	19c161d5 	.word	0x19c161d5
  40980c:	3f2a01a0 	.word	0x3f2a01a0
  409810:	1110f8a6 	.word	0x1110f8a6
  409814:	3f811111 	.word	0x3f811111
  409818:	55555549 	.word	0x55555549
  40981c:	3fc55555 	.word	0x3fc55555
  409820:	3fe00000 	.word	0x3fe00000
  409824:	f3af 8000 	nop.w

00409828 <fabs>:
  409828:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40982c:	4770      	bx	lr
  40982e:	bf00      	nop

00409830 <floor>:
  409830:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409834:	f3c1 570a 	ubfx	r7, r1, #20, #11
  409838:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
  40983c:	2e13      	cmp	r6, #19
  40983e:	4602      	mov	r2, r0
  409840:	460b      	mov	r3, r1
  409842:	4604      	mov	r4, r0
  409844:	460d      	mov	r5, r1
  409846:	4689      	mov	r9, r1
  409848:	468a      	mov	sl, r1
  40984a:	4680      	mov	r8, r0
  40984c:	dc1c      	bgt.n	409888 <floor+0x58>
  40984e:	2e00      	cmp	r6, #0
  409850:	db40      	blt.n	4098d4 <floor+0xa4>
  409852:	4f3d      	ldr	r7, [pc, #244]	; (409948 <floor+0x118>)
  409854:	4137      	asrs	r7, r6
  409856:	ea07 0c01 	and.w	ip, r7, r1
  40985a:	ea5c 0c00 	orrs.w	ip, ip, r0
  40985e:	d018      	beq.n	409892 <floor+0x62>
  409860:	a337      	add	r3, pc, #220	; (adr r3, 409940 <floor+0x110>)
  409862:	e9d3 2300 	ldrd	r2, r3, [r3]
  409866:	f000 f903 	bl	409a70 <__adddf3>
  40986a:	2200      	movs	r2, #0
  40986c:	2300      	movs	r3, #0
  40986e:	f000 fd41 	bl	40a2f4 <__aeabi_dcmpgt>
  409872:	b128      	cbz	r0, 409880 <floor+0x50>
  409874:	2d00      	cmp	r5, #0
  409876:	db42      	blt.n	4098fe <floor+0xce>
  409878:	ea2a 0907 	bic.w	r9, sl, r7
  40987c:	f04f 0800 	mov.w	r8, #0
  409880:	4640      	mov	r0, r8
  409882:	4649      	mov	r1, r9
  409884:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409888:	2e33      	cmp	r6, #51	; 0x33
  40988a:	dd06      	ble.n	40989a <floor+0x6a>
  40988c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  409890:	d031      	beq.n	4098f6 <floor+0xc6>
  409892:	4610      	mov	r0, r2
  409894:	4619      	mov	r1, r3
  409896:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40989a:	f2a7 4c13 	subw	ip, r7, #1043	; 0x413
  40989e:	f04f 3bff 	mov.w	fp, #4294967295
  4098a2:	fa2b fb0c 	lsr.w	fp, fp, ip
  4098a6:	ea1b 0f00 	tst.w	fp, r0
  4098aa:	d0f2      	beq.n	409892 <floor+0x62>
  4098ac:	a324      	add	r3, pc, #144	; (adr r3, 409940 <floor+0x110>)
  4098ae:	e9d3 2300 	ldrd	r2, r3, [r3]
  4098b2:	f000 f8dd 	bl	409a70 <__adddf3>
  4098b6:	2200      	movs	r2, #0
  4098b8:	2300      	movs	r3, #0
  4098ba:	f000 fd1b 	bl	40a2f4 <__aeabi_dcmpgt>
  4098be:	2800      	cmp	r0, #0
  4098c0:	d0de      	beq.n	409880 <floor+0x50>
  4098c2:	2d00      	cmp	r5, #0
  4098c4:	db22      	blt.n	40990c <floor+0xdc>
  4098c6:	ea28 080b 	bic.w	r8, r8, fp
  4098ca:	46d1      	mov	r9, sl
  4098cc:	4640      	mov	r0, r8
  4098ce:	4649      	mov	r1, r9
  4098d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4098d4:	a31a      	add	r3, pc, #104	; (adr r3, 409940 <floor+0x110>)
  4098d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4098da:	f000 f8c9 	bl	409a70 <__adddf3>
  4098de:	2200      	movs	r2, #0
  4098e0:	2300      	movs	r3, #0
  4098e2:	f000 fd07 	bl	40a2f4 <__aeabi_dcmpgt>
  4098e6:	2800      	cmp	r0, #0
  4098e8:	d0ca      	beq.n	409880 <floor+0x50>
  4098ea:	2d00      	cmp	r5, #0
  4098ec:	db1c      	blt.n	409928 <floor+0xf8>
  4098ee:	f04f 0800 	mov.w	r8, #0
  4098f2:	46c1      	mov	r9, r8
  4098f4:	e7c4      	b.n	409880 <floor+0x50>
  4098f6:	f000 f8bb 	bl	409a70 <__adddf3>
  4098fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4098fe:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
  409902:	fa4a f606 	asr.w	r6, sl, r6
  409906:	eb06 0a05 	add.w	sl, r6, r5
  40990a:	e7b5      	b.n	409878 <floor+0x48>
  40990c:	2e14      	cmp	r6, #20
  40990e:	d014      	beq.n	40993a <floor+0x10a>
  409910:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
  409914:	2301      	movs	r3, #1
  409916:	3703      	adds	r7, #3
  409918:	fa03 f707 	lsl.w	r7, r3, r7
  40991c:	eb17 0804 	adds.w	r8, r7, r4
  409920:	bf28      	it	cs
  409922:	eb05 0a03 	addcs.w	sl, r5, r3
  409926:	e7ce      	b.n	4098c6 <floor+0x96>
  409928:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  40992c:	4b07      	ldr	r3, [pc, #28]	; (40994c <floor+0x11c>)
  40992e:	4322      	orrs	r2, r4
  409930:	bf18      	it	ne
  409932:	4699      	movne	r9, r3
  409934:	f04f 0800 	mov.w	r8, #0
  409938:	e7a2      	b.n	409880 <floor+0x50>
  40993a:	f105 0a01 	add.w	sl, r5, #1
  40993e:	e7c2      	b.n	4098c6 <floor+0x96>
  409940:	8800759c 	.word	0x8800759c
  409944:	7e37e43c 	.word	0x7e37e43c
  409948:	000fffff 	.word	0x000fffff
  40994c:	bff00000 	.word	0xbff00000

00409950 <scalbn>:
  409950:	f3c1 530a 	ubfx	r3, r1, #20, #11
  409954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409958:	4690      	mov	r8, r2
  40995a:	4606      	mov	r6, r0
  40995c:	460f      	mov	r7, r1
  40995e:	460a      	mov	r2, r1
  409960:	bb1b      	cbnz	r3, 4099aa <scalbn+0x5a>
  409962:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  409966:	4303      	orrs	r3, r0
  409968:	d034      	beq.n	4099d4 <scalbn+0x84>
  40996a:	4b35      	ldr	r3, [pc, #212]	; (409a40 <scalbn+0xf0>)
  40996c:	2200      	movs	r2, #0
  40996e:	f000 fa31 	bl	409dd4 <__aeabi_dmul>
  409972:	4b34      	ldr	r3, [pc, #208]	; (409a44 <scalbn+0xf4>)
  409974:	4606      	mov	r6, r0
  409976:	4598      	cmp	r8, r3
  409978:	460f      	mov	r7, r1
  40997a:	db3b      	blt.n	4099f4 <scalbn+0xa4>
  40997c:	f3c1 530a 	ubfx	r3, r1, #20, #11
  409980:	3b36      	subs	r3, #54	; 0x36
  409982:	460a      	mov	r2, r1
  409984:	4443      	add	r3, r8
  409986:	f240 71fe 	movw	r1, #2046	; 0x7fe
  40998a:	428b      	cmp	r3, r1
  40998c:	dd16      	ble.n	4099bc <scalbn+0x6c>
  40998e:	a128      	add	r1, pc, #160	; (adr r1, 409a30 <scalbn+0xe0>)
  409990:	e9d1 0100 	ldrd	r0, r1, [r1]
  409994:	4632      	mov	r2, r6
  409996:	463b      	mov	r3, r7
  409998:	f000 f85a 	bl	409a50 <copysign>
  40999c:	a324      	add	r3, pc, #144	; (adr r3, 409a30 <scalbn+0xe0>)
  40999e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4099a2:	f000 fa17 	bl	409dd4 <__aeabi_dmul>
  4099a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4099aa:	f240 74ff 	movw	r4, #2047	; 0x7ff
  4099ae:	42a3      	cmp	r3, r4
  4099b0:	d027      	beq.n	409a02 <scalbn+0xb2>
  4099b2:	4443      	add	r3, r8
  4099b4:	f240 71fe 	movw	r1, #2046	; 0x7fe
  4099b8:	428b      	cmp	r3, r1
  4099ba:	dce8      	bgt.n	40998e <scalbn+0x3e>
  4099bc:	2b00      	cmp	r3, #0
  4099be:	dd0b      	ble.n	4099d8 <scalbn+0x88>
  4099c0:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
  4099c4:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
  4099c8:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
  4099cc:	4630      	mov	r0, r6
  4099ce:	4639      	mov	r1, r7
  4099d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4099d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4099d8:	f113 0f35 	cmn.w	r3, #53	; 0x35
  4099dc:	da17      	bge.n	409a0e <scalbn+0xbe>
  4099de:	f24c 3350 	movw	r3, #50000	; 0xc350
  4099e2:	4598      	cmp	r8, r3
  4099e4:	dcd3      	bgt.n	40998e <scalbn+0x3e>
  4099e6:	a114      	add	r1, pc, #80	; (adr r1, 409a38 <scalbn+0xe8>)
  4099e8:	e9d1 0100 	ldrd	r0, r1, [r1]
  4099ec:	4632      	mov	r2, r6
  4099ee:	463b      	mov	r3, r7
  4099f0:	f000 f82e 	bl	409a50 <copysign>
  4099f4:	a310      	add	r3, pc, #64	; (adr r3, 409a38 <scalbn+0xe8>)
  4099f6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4099fa:	f000 f9eb 	bl	409dd4 <__aeabi_dmul>
  4099fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409a02:	4602      	mov	r2, r0
  409a04:	460b      	mov	r3, r1
  409a06:	f000 f833 	bl	409a70 <__adddf3>
  409a0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409a0e:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
  409a12:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
  409a16:	3336      	adds	r3, #54	; 0x36
  409a18:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
  409a1c:	4630      	mov	r0, r6
  409a1e:	4639      	mov	r1, r7
  409a20:	2200      	movs	r2, #0
  409a22:	4b09      	ldr	r3, [pc, #36]	; (409a48 <scalbn+0xf8>)
  409a24:	f000 f9d6 	bl	409dd4 <__aeabi_dmul>
  409a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409a2c:	f3af 8000 	nop.w
  409a30:	8800759c 	.word	0x8800759c
  409a34:	7e37e43c 	.word	0x7e37e43c
  409a38:	c2f8f359 	.word	0xc2f8f359
  409a3c:	01a56e1f 	.word	0x01a56e1f
  409a40:	43500000 	.word	0x43500000
  409a44:	ffff3cb0 	.word	0xffff3cb0
  409a48:	3c900000 	.word	0x3c900000
  409a4c:	f3af 8000 	nop.w

00409a50 <copysign>:
  409a50:	b430      	push	{r4, r5}
  409a52:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  409a56:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  409a5a:	ea43 0102 	orr.w	r1, r3, r2
  409a5e:	bc30      	pop	{r4, r5}
  409a60:	4770      	bx	lr
  409a62:	bf00      	nop

00409a64 <__aeabi_drsub>:
  409a64:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  409a68:	e002      	b.n	409a70 <__adddf3>
  409a6a:	bf00      	nop

00409a6c <__aeabi_dsub>:
  409a6c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00409a70 <__adddf3>:
  409a70:	b530      	push	{r4, r5, lr}
  409a72:	ea4f 0441 	mov.w	r4, r1, lsl #1
  409a76:	ea4f 0543 	mov.w	r5, r3, lsl #1
  409a7a:	ea94 0f05 	teq	r4, r5
  409a7e:	bf08      	it	eq
  409a80:	ea90 0f02 	teqeq	r0, r2
  409a84:	bf1f      	itttt	ne
  409a86:	ea54 0c00 	orrsne.w	ip, r4, r0
  409a8a:	ea55 0c02 	orrsne.w	ip, r5, r2
  409a8e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  409a92:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  409a96:	f000 80e2 	beq.w	409c5e <__adddf3+0x1ee>
  409a9a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  409a9e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  409aa2:	bfb8      	it	lt
  409aa4:	426d      	neglt	r5, r5
  409aa6:	dd0c      	ble.n	409ac2 <__adddf3+0x52>
  409aa8:	442c      	add	r4, r5
  409aaa:	ea80 0202 	eor.w	r2, r0, r2
  409aae:	ea81 0303 	eor.w	r3, r1, r3
  409ab2:	ea82 0000 	eor.w	r0, r2, r0
  409ab6:	ea83 0101 	eor.w	r1, r3, r1
  409aba:	ea80 0202 	eor.w	r2, r0, r2
  409abe:	ea81 0303 	eor.w	r3, r1, r3
  409ac2:	2d36      	cmp	r5, #54	; 0x36
  409ac4:	bf88      	it	hi
  409ac6:	bd30      	pophi	{r4, r5, pc}
  409ac8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409acc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  409ad0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  409ad4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  409ad8:	d002      	beq.n	409ae0 <__adddf3+0x70>
  409ada:	4240      	negs	r0, r0
  409adc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  409ae0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  409ae4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  409ae8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  409aec:	d002      	beq.n	409af4 <__adddf3+0x84>
  409aee:	4252      	negs	r2, r2
  409af0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  409af4:	ea94 0f05 	teq	r4, r5
  409af8:	f000 80a7 	beq.w	409c4a <__adddf3+0x1da>
  409afc:	f1a4 0401 	sub.w	r4, r4, #1
  409b00:	f1d5 0e20 	rsbs	lr, r5, #32
  409b04:	db0d      	blt.n	409b22 <__adddf3+0xb2>
  409b06:	fa02 fc0e 	lsl.w	ip, r2, lr
  409b0a:	fa22 f205 	lsr.w	r2, r2, r5
  409b0e:	1880      	adds	r0, r0, r2
  409b10:	f141 0100 	adc.w	r1, r1, #0
  409b14:	fa03 f20e 	lsl.w	r2, r3, lr
  409b18:	1880      	adds	r0, r0, r2
  409b1a:	fa43 f305 	asr.w	r3, r3, r5
  409b1e:	4159      	adcs	r1, r3
  409b20:	e00e      	b.n	409b40 <__adddf3+0xd0>
  409b22:	f1a5 0520 	sub.w	r5, r5, #32
  409b26:	f10e 0e20 	add.w	lr, lr, #32
  409b2a:	2a01      	cmp	r2, #1
  409b2c:	fa03 fc0e 	lsl.w	ip, r3, lr
  409b30:	bf28      	it	cs
  409b32:	f04c 0c02 	orrcs.w	ip, ip, #2
  409b36:	fa43 f305 	asr.w	r3, r3, r5
  409b3a:	18c0      	adds	r0, r0, r3
  409b3c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  409b40:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  409b44:	d507      	bpl.n	409b56 <__adddf3+0xe6>
  409b46:	f04f 0e00 	mov.w	lr, #0
  409b4a:	f1dc 0c00 	rsbs	ip, ip, #0
  409b4e:	eb7e 0000 	sbcs.w	r0, lr, r0
  409b52:	eb6e 0101 	sbc.w	r1, lr, r1
  409b56:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  409b5a:	d31b      	bcc.n	409b94 <__adddf3+0x124>
  409b5c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  409b60:	d30c      	bcc.n	409b7c <__adddf3+0x10c>
  409b62:	0849      	lsrs	r1, r1, #1
  409b64:	ea5f 0030 	movs.w	r0, r0, rrx
  409b68:	ea4f 0c3c 	mov.w	ip, ip, rrx
  409b6c:	f104 0401 	add.w	r4, r4, #1
  409b70:	ea4f 5244 	mov.w	r2, r4, lsl #21
  409b74:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  409b78:	f080 809a 	bcs.w	409cb0 <__adddf3+0x240>
  409b7c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  409b80:	bf08      	it	eq
  409b82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  409b86:	f150 0000 	adcs.w	r0, r0, #0
  409b8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  409b8e:	ea41 0105 	orr.w	r1, r1, r5
  409b92:	bd30      	pop	{r4, r5, pc}
  409b94:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  409b98:	4140      	adcs	r0, r0
  409b9a:	eb41 0101 	adc.w	r1, r1, r1
  409b9e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409ba2:	f1a4 0401 	sub.w	r4, r4, #1
  409ba6:	d1e9      	bne.n	409b7c <__adddf3+0x10c>
  409ba8:	f091 0f00 	teq	r1, #0
  409bac:	bf04      	itt	eq
  409bae:	4601      	moveq	r1, r0
  409bb0:	2000      	moveq	r0, #0
  409bb2:	fab1 f381 	clz	r3, r1
  409bb6:	bf08      	it	eq
  409bb8:	3320      	addeq	r3, #32
  409bba:	f1a3 030b 	sub.w	r3, r3, #11
  409bbe:	f1b3 0220 	subs.w	r2, r3, #32
  409bc2:	da0c      	bge.n	409bde <__adddf3+0x16e>
  409bc4:	320c      	adds	r2, #12
  409bc6:	dd08      	ble.n	409bda <__adddf3+0x16a>
  409bc8:	f102 0c14 	add.w	ip, r2, #20
  409bcc:	f1c2 020c 	rsb	r2, r2, #12
  409bd0:	fa01 f00c 	lsl.w	r0, r1, ip
  409bd4:	fa21 f102 	lsr.w	r1, r1, r2
  409bd8:	e00c      	b.n	409bf4 <__adddf3+0x184>
  409bda:	f102 0214 	add.w	r2, r2, #20
  409bde:	bfd8      	it	le
  409be0:	f1c2 0c20 	rsble	ip, r2, #32
  409be4:	fa01 f102 	lsl.w	r1, r1, r2
  409be8:	fa20 fc0c 	lsr.w	ip, r0, ip
  409bec:	bfdc      	itt	le
  409bee:	ea41 010c 	orrle.w	r1, r1, ip
  409bf2:	4090      	lslle	r0, r2
  409bf4:	1ae4      	subs	r4, r4, r3
  409bf6:	bfa2      	ittt	ge
  409bf8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  409bfc:	4329      	orrge	r1, r5
  409bfe:	bd30      	popge	{r4, r5, pc}
  409c00:	ea6f 0404 	mvn.w	r4, r4
  409c04:	3c1f      	subs	r4, #31
  409c06:	da1c      	bge.n	409c42 <__adddf3+0x1d2>
  409c08:	340c      	adds	r4, #12
  409c0a:	dc0e      	bgt.n	409c2a <__adddf3+0x1ba>
  409c0c:	f104 0414 	add.w	r4, r4, #20
  409c10:	f1c4 0220 	rsb	r2, r4, #32
  409c14:	fa20 f004 	lsr.w	r0, r0, r4
  409c18:	fa01 f302 	lsl.w	r3, r1, r2
  409c1c:	ea40 0003 	orr.w	r0, r0, r3
  409c20:	fa21 f304 	lsr.w	r3, r1, r4
  409c24:	ea45 0103 	orr.w	r1, r5, r3
  409c28:	bd30      	pop	{r4, r5, pc}
  409c2a:	f1c4 040c 	rsb	r4, r4, #12
  409c2e:	f1c4 0220 	rsb	r2, r4, #32
  409c32:	fa20 f002 	lsr.w	r0, r0, r2
  409c36:	fa01 f304 	lsl.w	r3, r1, r4
  409c3a:	ea40 0003 	orr.w	r0, r0, r3
  409c3e:	4629      	mov	r1, r5
  409c40:	bd30      	pop	{r4, r5, pc}
  409c42:	fa21 f004 	lsr.w	r0, r1, r4
  409c46:	4629      	mov	r1, r5
  409c48:	bd30      	pop	{r4, r5, pc}
  409c4a:	f094 0f00 	teq	r4, #0
  409c4e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  409c52:	bf06      	itte	eq
  409c54:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  409c58:	3401      	addeq	r4, #1
  409c5a:	3d01      	subne	r5, #1
  409c5c:	e74e      	b.n	409afc <__adddf3+0x8c>
  409c5e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  409c62:	bf18      	it	ne
  409c64:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  409c68:	d029      	beq.n	409cbe <__adddf3+0x24e>
  409c6a:	ea94 0f05 	teq	r4, r5
  409c6e:	bf08      	it	eq
  409c70:	ea90 0f02 	teqeq	r0, r2
  409c74:	d005      	beq.n	409c82 <__adddf3+0x212>
  409c76:	ea54 0c00 	orrs.w	ip, r4, r0
  409c7a:	bf04      	itt	eq
  409c7c:	4619      	moveq	r1, r3
  409c7e:	4610      	moveq	r0, r2
  409c80:	bd30      	pop	{r4, r5, pc}
  409c82:	ea91 0f03 	teq	r1, r3
  409c86:	bf1e      	ittt	ne
  409c88:	2100      	movne	r1, #0
  409c8a:	2000      	movne	r0, #0
  409c8c:	bd30      	popne	{r4, r5, pc}
  409c8e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  409c92:	d105      	bne.n	409ca0 <__adddf3+0x230>
  409c94:	0040      	lsls	r0, r0, #1
  409c96:	4149      	adcs	r1, r1
  409c98:	bf28      	it	cs
  409c9a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  409c9e:	bd30      	pop	{r4, r5, pc}
  409ca0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  409ca4:	bf3c      	itt	cc
  409ca6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  409caa:	bd30      	popcc	{r4, r5, pc}
  409cac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  409cb0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  409cb4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  409cb8:	f04f 0000 	mov.w	r0, #0
  409cbc:	bd30      	pop	{r4, r5, pc}
  409cbe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  409cc2:	bf1a      	itte	ne
  409cc4:	4619      	movne	r1, r3
  409cc6:	4610      	movne	r0, r2
  409cc8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  409ccc:	bf1c      	itt	ne
  409cce:	460b      	movne	r3, r1
  409cd0:	4602      	movne	r2, r0
  409cd2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  409cd6:	bf06      	itte	eq
  409cd8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  409cdc:	ea91 0f03 	teqeq	r1, r3
  409ce0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  409ce4:	bd30      	pop	{r4, r5, pc}
  409ce6:	bf00      	nop

00409ce8 <__aeabi_ui2d>:
  409ce8:	f090 0f00 	teq	r0, #0
  409cec:	bf04      	itt	eq
  409cee:	2100      	moveq	r1, #0
  409cf0:	4770      	bxeq	lr
  409cf2:	b530      	push	{r4, r5, lr}
  409cf4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  409cf8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  409cfc:	f04f 0500 	mov.w	r5, #0
  409d00:	f04f 0100 	mov.w	r1, #0
  409d04:	e750      	b.n	409ba8 <__adddf3+0x138>
  409d06:	bf00      	nop

00409d08 <__aeabi_i2d>:
  409d08:	f090 0f00 	teq	r0, #0
  409d0c:	bf04      	itt	eq
  409d0e:	2100      	moveq	r1, #0
  409d10:	4770      	bxeq	lr
  409d12:	b530      	push	{r4, r5, lr}
  409d14:	f44f 6480 	mov.w	r4, #1024	; 0x400
  409d18:	f104 0432 	add.w	r4, r4, #50	; 0x32
  409d1c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  409d20:	bf48      	it	mi
  409d22:	4240      	negmi	r0, r0
  409d24:	f04f 0100 	mov.w	r1, #0
  409d28:	e73e      	b.n	409ba8 <__adddf3+0x138>
  409d2a:	bf00      	nop

00409d2c <__aeabi_f2d>:
  409d2c:	0042      	lsls	r2, r0, #1
  409d2e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  409d32:	ea4f 0131 	mov.w	r1, r1, rrx
  409d36:	ea4f 7002 	mov.w	r0, r2, lsl #28
  409d3a:	bf1f      	itttt	ne
  409d3c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  409d40:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  409d44:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  409d48:	4770      	bxne	lr
  409d4a:	f092 0f00 	teq	r2, #0
  409d4e:	bf14      	ite	ne
  409d50:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  409d54:	4770      	bxeq	lr
  409d56:	b530      	push	{r4, r5, lr}
  409d58:	f44f 7460 	mov.w	r4, #896	; 0x380
  409d5c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  409d60:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  409d64:	e720      	b.n	409ba8 <__adddf3+0x138>
  409d66:	bf00      	nop

00409d68 <__aeabi_ul2d>:
  409d68:	ea50 0201 	orrs.w	r2, r0, r1
  409d6c:	bf08      	it	eq
  409d6e:	4770      	bxeq	lr
  409d70:	b530      	push	{r4, r5, lr}
  409d72:	f04f 0500 	mov.w	r5, #0
  409d76:	e00a      	b.n	409d8e <__aeabi_l2d+0x16>

00409d78 <__aeabi_l2d>:
  409d78:	ea50 0201 	orrs.w	r2, r0, r1
  409d7c:	bf08      	it	eq
  409d7e:	4770      	bxeq	lr
  409d80:	b530      	push	{r4, r5, lr}
  409d82:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  409d86:	d502      	bpl.n	409d8e <__aeabi_l2d+0x16>
  409d88:	4240      	negs	r0, r0
  409d8a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  409d8e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  409d92:	f104 0432 	add.w	r4, r4, #50	; 0x32
  409d96:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  409d9a:	f43f aedc 	beq.w	409b56 <__adddf3+0xe6>
  409d9e:	f04f 0203 	mov.w	r2, #3
  409da2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  409da6:	bf18      	it	ne
  409da8:	3203      	addne	r2, #3
  409daa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  409dae:	bf18      	it	ne
  409db0:	3203      	addne	r2, #3
  409db2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  409db6:	f1c2 0320 	rsb	r3, r2, #32
  409dba:	fa00 fc03 	lsl.w	ip, r0, r3
  409dbe:	fa20 f002 	lsr.w	r0, r0, r2
  409dc2:	fa01 fe03 	lsl.w	lr, r1, r3
  409dc6:	ea40 000e 	orr.w	r0, r0, lr
  409dca:	fa21 f102 	lsr.w	r1, r1, r2
  409dce:	4414      	add	r4, r2
  409dd0:	e6c1      	b.n	409b56 <__adddf3+0xe6>
  409dd2:	bf00      	nop

00409dd4 <__aeabi_dmul>:
  409dd4:	b570      	push	{r4, r5, r6, lr}
  409dd6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  409dda:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  409dde:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  409de2:	bf1d      	ittte	ne
  409de4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  409de8:	ea94 0f0c 	teqne	r4, ip
  409dec:	ea95 0f0c 	teqne	r5, ip
  409df0:	f000 f8de 	bleq	409fb0 <__aeabi_dmul+0x1dc>
  409df4:	442c      	add	r4, r5
  409df6:	ea81 0603 	eor.w	r6, r1, r3
  409dfa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  409dfe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  409e02:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  409e06:	bf18      	it	ne
  409e08:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  409e0c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  409e10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  409e14:	d038      	beq.n	409e88 <__aeabi_dmul+0xb4>
  409e16:	fba0 ce02 	umull	ip, lr, r0, r2
  409e1a:	f04f 0500 	mov.w	r5, #0
  409e1e:	fbe1 e502 	umlal	lr, r5, r1, r2
  409e22:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  409e26:	fbe0 e503 	umlal	lr, r5, r0, r3
  409e2a:	f04f 0600 	mov.w	r6, #0
  409e2e:	fbe1 5603 	umlal	r5, r6, r1, r3
  409e32:	f09c 0f00 	teq	ip, #0
  409e36:	bf18      	it	ne
  409e38:	f04e 0e01 	orrne.w	lr, lr, #1
  409e3c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  409e40:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  409e44:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  409e48:	d204      	bcs.n	409e54 <__aeabi_dmul+0x80>
  409e4a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  409e4e:	416d      	adcs	r5, r5
  409e50:	eb46 0606 	adc.w	r6, r6, r6
  409e54:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  409e58:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  409e5c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  409e60:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  409e64:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  409e68:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  409e6c:	bf88      	it	hi
  409e6e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  409e72:	d81e      	bhi.n	409eb2 <__aeabi_dmul+0xde>
  409e74:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  409e78:	bf08      	it	eq
  409e7a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  409e7e:	f150 0000 	adcs.w	r0, r0, #0
  409e82:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  409e86:	bd70      	pop	{r4, r5, r6, pc}
  409e88:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  409e8c:	ea46 0101 	orr.w	r1, r6, r1
  409e90:	ea40 0002 	orr.w	r0, r0, r2
  409e94:	ea81 0103 	eor.w	r1, r1, r3
  409e98:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  409e9c:	bfc2      	ittt	gt
  409e9e:	ebd4 050c 	rsbsgt	r5, r4, ip
  409ea2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  409ea6:	bd70      	popgt	{r4, r5, r6, pc}
  409ea8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  409eac:	f04f 0e00 	mov.w	lr, #0
  409eb0:	3c01      	subs	r4, #1
  409eb2:	f300 80ab 	bgt.w	40a00c <__aeabi_dmul+0x238>
  409eb6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  409eba:	bfde      	ittt	le
  409ebc:	2000      	movle	r0, #0
  409ebe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  409ec2:	bd70      	pople	{r4, r5, r6, pc}
  409ec4:	f1c4 0400 	rsb	r4, r4, #0
  409ec8:	3c20      	subs	r4, #32
  409eca:	da35      	bge.n	409f38 <__aeabi_dmul+0x164>
  409ecc:	340c      	adds	r4, #12
  409ece:	dc1b      	bgt.n	409f08 <__aeabi_dmul+0x134>
  409ed0:	f104 0414 	add.w	r4, r4, #20
  409ed4:	f1c4 0520 	rsb	r5, r4, #32
  409ed8:	fa00 f305 	lsl.w	r3, r0, r5
  409edc:	fa20 f004 	lsr.w	r0, r0, r4
  409ee0:	fa01 f205 	lsl.w	r2, r1, r5
  409ee4:	ea40 0002 	orr.w	r0, r0, r2
  409ee8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  409eec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  409ef0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  409ef4:	fa21 f604 	lsr.w	r6, r1, r4
  409ef8:	eb42 0106 	adc.w	r1, r2, r6
  409efc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  409f00:	bf08      	it	eq
  409f02:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  409f06:	bd70      	pop	{r4, r5, r6, pc}
  409f08:	f1c4 040c 	rsb	r4, r4, #12
  409f0c:	f1c4 0520 	rsb	r5, r4, #32
  409f10:	fa00 f304 	lsl.w	r3, r0, r4
  409f14:	fa20 f005 	lsr.w	r0, r0, r5
  409f18:	fa01 f204 	lsl.w	r2, r1, r4
  409f1c:	ea40 0002 	orr.w	r0, r0, r2
  409f20:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409f24:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  409f28:	f141 0100 	adc.w	r1, r1, #0
  409f2c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  409f30:	bf08      	it	eq
  409f32:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  409f36:	bd70      	pop	{r4, r5, r6, pc}
  409f38:	f1c4 0520 	rsb	r5, r4, #32
  409f3c:	fa00 f205 	lsl.w	r2, r0, r5
  409f40:	ea4e 0e02 	orr.w	lr, lr, r2
  409f44:	fa20 f304 	lsr.w	r3, r0, r4
  409f48:	fa01 f205 	lsl.w	r2, r1, r5
  409f4c:	ea43 0302 	orr.w	r3, r3, r2
  409f50:	fa21 f004 	lsr.w	r0, r1, r4
  409f54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409f58:	fa21 f204 	lsr.w	r2, r1, r4
  409f5c:	ea20 0002 	bic.w	r0, r0, r2
  409f60:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  409f64:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  409f68:	bf08      	it	eq
  409f6a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  409f6e:	bd70      	pop	{r4, r5, r6, pc}
  409f70:	f094 0f00 	teq	r4, #0
  409f74:	d10f      	bne.n	409f96 <__aeabi_dmul+0x1c2>
  409f76:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  409f7a:	0040      	lsls	r0, r0, #1
  409f7c:	eb41 0101 	adc.w	r1, r1, r1
  409f80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409f84:	bf08      	it	eq
  409f86:	3c01      	subeq	r4, #1
  409f88:	d0f7      	beq.n	409f7a <__aeabi_dmul+0x1a6>
  409f8a:	ea41 0106 	orr.w	r1, r1, r6
  409f8e:	f095 0f00 	teq	r5, #0
  409f92:	bf18      	it	ne
  409f94:	4770      	bxne	lr
  409f96:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  409f9a:	0052      	lsls	r2, r2, #1
  409f9c:	eb43 0303 	adc.w	r3, r3, r3
  409fa0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  409fa4:	bf08      	it	eq
  409fa6:	3d01      	subeq	r5, #1
  409fa8:	d0f7      	beq.n	409f9a <__aeabi_dmul+0x1c6>
  409faa:	ea43 0306 	orr.w	r3, r3, r6
  409fae:	4770      	bx	lr
  409fb0:	ea94 0f0c 	teq	r4, ip
  409fb4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  409fb8:	bf18      	it	ne
  409fba:	ea95 0f0c 	teqne	r5, ip
  409fbe:	d00c      	beq.n	409fda <__aeabi_dmul+0x206>
  409fc0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  409fc4:	bf18      	it	ne
  409fc6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  409fca:	d1d1      	bne.n	409f70 <__aeabi_dmul+0x19c>
  409fcc:	ea81 0103 	eor.w	r1, r1, r3
  409fd0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409fd4:	f04f 0000 	mov.w	r0, #0
  409fd8:	bd70      	pop	{r4, r5, r6, pc}
  409fda:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  409fde:	bf06      	itte	eq
  409fe0:	4610      	moveq	r0, r2
  409fe2:	4619      	moveq	r1, r3
  409fe4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  409fe8:	d019      	beq.n	40a01e <__aeabi_dmul+0x24a>
  409fea:	ea94 0f0c 	teq	r4, ip
  409fee:	d102      	bne.n	409ff6 <__aeabi_dmul+0x222>
  409ff0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  409ff4:	d113      	bne.n	40a01e <__aeabi_dmul+0x24a>
  409ff6:	ea95 0f0c 	teq	r5, ip
  409ffa:	d105      	bne.n	40a008 <__aeabi_dmul+0x234>
  409ffc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40a000:	bf1c      	itt	ne
  40a002:	4610      	movne	r0, r2
  40a004:	4619      	movne	r1, r3
  40a006:	d10a      	bne.n	40a01e <__aeabi_dmul+0x24a>
  40a008:	ea81 0103 	eor.w	r1, r1, r3
  40a00c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a010:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40a014:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40a018:	f04f 0000 	mov.w	r0, #0
  40a01c:	bd70      	pop	{r4, r5, r6, pc}
  40a01e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40a022:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40a026:	bd70      	pop	{r4, r5, r6, pc}

0040a028 <__aeabi_ddiv>:
  40a028:	b570      	push	{r4, r5, r6, lr}
  40a02a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a02e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40a032:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40a036:	bf1d      	ittte	ne
  40a038:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40a03c:	ea94 0f0c 	teqne	r4, ip
  40a040:	ea95 0f0c 	teqne	r5, ip
  40a044:	f000 f8a7 	bleq	40a196 <__aeabi_ddiv+0x16e>
  40a048:	eba4 0405 	sub.w	r4, r4, r5
  40a04c:	ea81 0e03 	eor.w	lr, r1, r3
  40a050:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40a054:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40a058:	f000 8088 	beq.w	40a16c <__aeabi_ddiv+0x144>
  40a05c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40a060:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40a064:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40a068:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40a06c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40a070:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40a074:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40a078:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40a07c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40a080:	429d      	cmp	r5, r3
  40a082:	bf08      	it	eq
  40a084:	4296      	cmpeq	r6, r2
  40a086:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40a08a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40a08e:	d202      	bcs.n	40a096 <__aeabi_ddiv+0x6e>
  40a090:	085b      	lsrs	r3, r3, #1
  40a092:	ea4f 0232 	mov.w	r2, r2, rrx
  40a096:	1ab6      	subs	r6, r6, r2
  40a098:	eb65 0503 	sbc.w	r5, r5, r3
  40a09c:	085b      	lsrs	r3, r3, #1
  40a09e:	ea4f 0232 	mov.w	r2, r2, rrx
  40a0a2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40a0a6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40a0aa:	ebb6 0e02 	subs.w	lr, r6, r2
  40a0ae:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a0b2:	bf22      	ittt	cs
  40a0b4:	1ab6      	subcs	r6, r6, r2
  40a0b6:	4675      	movcs	r5, lr
  40a0b8:	ea40 000c 	orrcs.w	r0, r0, ip
  40a0bc:	085b      	lsrs	r3, r3, #1
  40a0be:	ea4f 0232 	mov.w	r2, r2, rrx
  40a0c2:	ebb6 0e02 	subs.w	lr, r6, r2
  40a0c6:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a0ca:	bf22      	ittt	cs
  40a0cc:	1ab6      	subcs	r6, r6, r2
  40a0ce:	4675      	movcs	r5, lr
  40a0d0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40a0d4:	085b      	lsrs	r3, r3, #1
  40a0d6:	ea4f 0232 	mov.w	r2, r2, rrx
  40a0da:	ebb6 0e02 	subs.w	lr, r6, r2
  40a0de:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a0e2:	bf22      	ittt	cs
  40a0e4:	1ab6      	subcs	r6, r6, r2
  40a0e6:	4675      	movcs	r5, lr
  40a0e8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40a0ec:	085b      	lsrs	r3, r3, #1
  40a0ee:	ea4f 0232 	mov.w	r2, r2, rrx
  40a0f2:	ebb6 0e02 	subs.w	lr, r6, r2
  40a0f6:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a0fa:	bf22      	ittt	cs
  40a0fc:	1ab6      	subcs	r6, r6, r2
  40a0fe:	4675      	movcs	r5, lr
  40a100:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40a104:	ea55 0e06 	orrs.w	lr, r5, r6
  40a108:	d018      	beq.n	40a13c <__aeabi_ddiv+0x114>
  40a10a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40a10e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40a112:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40a116:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40a11a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40a11e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40a122:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40a126:	d1c0      	bne.n	40a0aa <__aeabi_ddiv+0x82>
  40a128:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a12c:	d10b      	bne.n	40a146 <__aeabi_ddiv+0x11e>
  40a12e:	ea41 0100 	orr.w	r1, r1, r0
  40a132:	f04f 0000 	mov.w	r0, #0
  40a136:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40a13a:	e7b6      	b.n	40a0aa <__aeabi_ddiv+0x82>
  40a13c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a140:	bf04      	itt	eq
  40a142:	4301      	orreq	r1, r0
  40a144:	2000      	moveq	r0, #0
  40a146:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40a14a:	bf88      	it	hi
  40a14c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40a150:	f63f aeaf 	bhi.w	409eb2 <__aeabi_dmul+0xde>
  40a154:	ebb5 0c03 	subs.w	ip, r5, r3
  40a158:	bf04      	itt	eq
  40a15a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40a15e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40a162:	f150 0000 	adcs.w	r0, r0, #0
  40a166:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a16a:	bd70      	pop	{r4, r5, r6, pc}
  40a16c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40a170:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40a174:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40a178:	bfc2      	ittt	gt
  40a17a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40a17e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40a182:	bd70      	popgt	{r4, r5, r6, pc}
  40a184:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a188:	f04f 0e00 	mov.w	lr, #0
  40a18c:	3c01      	subs	r4, #1
  40a18e:	e690      	b.n	409eb2 <__aeabi_dmul+0xde>
  40a190:	ea45 0e06 	orr.w	lr, r5, r6
  40a194:	e68d      	b.n	409eb2 <__aeabi_dmul+0xde>
  40a196:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40a19a:	ea94 0f0c 	teq	r4, ip
  40a19e:	bf08      	it	eq
  40a1a0:	ea95 0f0c 	teqeq	r5, ip
  40a1a4:	f43f af3b 	beq.w	40a01e <__aeabi_dmul+0x24a>
  40a1a8:	ea94 0f0c 	teq	r4, ip
  40a1ac:	d10a      	bne.n	40a1c4 <__aeabi_ddiv+0x19c>
  40a1ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40a1b2:	f47f af34 	bne.w	40a01e <__aeabi_dmul+0x24a>
  40a1b6:	ea95 0f0c 	teq	r5, ip
  40a1ba:	f47f af25 	bne.w	40a008 <__aeabi_dmul+0x234>
  40a1be:	4610      	mov	r0, r2
  40a1c0:	4619      	mov	r1, r3
  40a1c2:	e72c      	b.n	40a01e <__aeabi_dmul+0x24a>
  40a1c4:	ea95 0f0c 	teq	r5, ip
  40a1c8:	d106      	bne.n	40a1d8 <__aeabi_ddiv+0x1b0>
  40a1ca:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40a1ce:	f43f aefd 	beq.w	409fcc <__aeabi_dmul+0x1f8>
  40a1d2:	4610      	mov	r0, r2
  40a1d4:	4619      	mov	r1, r3
  40a1d6:	e722      	b.n	40a01e <__aeabi_dmul+0x24a>
  40a1d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a1dc:	bf18      	it	ne
  40a1de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a1e2:	f47f aec5 	bne.w	409f70 <__aeabi_dmul+0x19c>
  40a1e6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40a1ea:	f47f af0d 	bne.w	40a008 <__aeabi_dmul+0x234>
  40a1ee:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40a1f2:	f47f aeeb 	bne.w	409fcc <__aeabi_dmul+0x1f8>
  40a1f6:	e712      	b.n	40a01e <__aeabi_dmul+0x24a>

0040a1f8 <__gedf2>:
  40a1f8:	f04f 3cff 	mov.w	ip, #4294967295
  40a1fc:	e006      	b.n	40a20c <__cmpdf2+0x4>
  40a1fe:	bf00      	nop

0040a200 <__ledf2>:
  40a200:	f04f 0c01 	mov.w	ip, #1
  40a204:	e002      	b.n	40a20c <__cmpdf2+0x4>
  40a206:	bf00      	nop

0040a208 <__cmpdf2>:
  40a208:	f04f 0c01 	mov.w	ip, #1
  40a20c:	f84d cd04 	str.w	ip, [sp, #-4]!
  40a210:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a214:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a218:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a21c:	bf18      	it	ne
  40a21e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40a222:	d01b      	beq.n	40a25c <__cmpdf2+0x54>
  40a224:	b001      	add	sp, #4
  40a226:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40a22a:	bf0c      	ite	eq
  40a22c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40a230:	ea91 0f03 	teqne	r1, r3
  40a234:	bf02      	ittt	eq
  40a236:	ea90 0f02 	teqeq	r0, r2
  40a23a:	2000      	moveq	r0, #0
  40a23c:	4770      	bxeq	lr
  40a23e:	f110 0f00 	cmn.w	r0, #0
  40a242:	ea91 0f03 	teq	r1, r3
  40a246:	bf58      	it	pl
  40a248:	4299      	cmppl	r1, r3
  40a24a:	bf08      	it	eq
  40a24c:	4290      	cmpeq	r0, r2
  40a24e:	bf2c      	ite	cs
  40a250:	17d8      	asrcs	r0, r3, #31
  40a252:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40a256:	f040 0001 	orr.w	r0, r0, #1
  40a25a:	4770      	bx	lr
  40a25c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a260:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a264:	d102      	bne.n	40a26c <__cmpdf2+0x64>
  40a266:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40a26a:	d107      	bne.n	40a27c <__cmpdf2+0x74>
  40a26c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a270:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a274:	d1d6      	bne.n	40a224 <__cmpdf2+0x1c>
  40a276:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40a27a:	d0d3      	beq.n	40a224 <__cmpdf2+0x1c>
  40a27c:	f85d 0b04 	ldr.w	r0, [sp], #4
  40a280:	4770      	bx	lr
  40a282:	bf00      	nop

0040a284 <__aeabi_cdrcmple>:
  40a284:	4684      	mov	ip, r0
  40a286:	4610      	mov	r0, r2
  40a288:	4662      	mov	r2, ip
  40a28a:	468c      	mov	ip, r1
  40a28c:	4619      	mov	r1, r3
  40a28e:	4663      	mov	r3, ip
  40a290:	e000      	b.n	40a294 <__aeabi_cdcmpeq>
  40a292:	bf00      	nop

0040a294 <__aeabi_cdcmpeq>:
  40a294:	b501      	push	{r0, lr}
  40a296:	f7ff ffb7 	bl	40a208 <__cmpdf2>
  40a29a:	2800      	cmp	r0, #0
  40a29c:	bf48      	it	mi
  40a29e:	f110 0f00 	cmnmi.w	r0, #0
  40a2a2:	bd01      	pop	{r0, pc}

0040a2a4 <__aeabi_dcmpeq>:
  40a2a4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a2a8:	f7ff fff4 	bl	40a294 <__aeabi_cdcmpeq>
  40a2ac:	bf0c      	ite	eq
  40a2ae:	2001      	moveq	r0, #1
  40a2b0:	2000      	movne	r0, #0
  40a2b2:	f85d fb08 	ldr.w	pc, [sp], #8
  40a2b6:	bf00      	nop

0040a2b8 <__aeabi_dcmplt>:
  40a2b8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a2bc:	f7ff ffea 	bl	40a294 <__aeabi_cdcmpeq>
  40a2c0:	bf34      	ite	cc
  40a2c2:	2001      	movcc	r0, #1
  40a2c4:	2000      	movcs	r0, #0
  40a2c6:	f85d fb08 	ldr.w	pc, [sp], #8
  40a2ca:	bf00      	nop

0040a2cc <__aeabi_dcmple>:
  40a2cc:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a2d0:	f7ff ffe0 	bl	40a294 <__aeabi_cdcmpeq>
  40a2d4:	bf94      	ite	ls
  40a2d6:	2001      	movls	r0, #1
  40a2d8:	2000      	movhi	r0, #0
  40a2da:	f85d fb08 	ldr.w	pc, [sp], #8
  40a2de:	bf00      	nop

0040a2e0 <__aeabi_dcmpge>:
  40a2e0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a2e4:	f7ff ffce 	bl	40a284 <__aeabi_cdrcmple>
  40a2e8:	bf94      	ite	ls
  40a2ea:	2001      	movls	r0, #1
  40a2ec:	2000      	movhi	r0, #0
  40a2ee:	f85d fb08 	ldr.w	pc, [sp], #8
  40a2f2:	bf00      	nop

0040a2f4 <__aeabi_dcmpgt>:
  40a2f4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a2f8:	f7ff ffc4 	bl	40a284 <__aeabi_cdrcmple>
  40a2fc:	bf34      	ite	cc
  40a2fe:	2001      	movcc	r0, #1
  40a300:	2000      	movcs	r0, #0
  40a302:	f85d fb08 	ldr.w	pc, [sp], #8
  40a306:	bf00      	nop

0040a308 <__aeabi_d2iz>:
  40a308:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40a30c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a310:	d215      	bcs.n	40a33e <__aeabi_d2iz+0x36>
  40a312:	d511      	bpl.n	40a338 <__aeabi_d2iz+0x30>
  40a314:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a318:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a31c:	d912      	bls.n	40a344 <__aeabi_d2iz+0x3c>
  40a31e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a322:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a326:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a32a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a32e:	fa23 f002 	lsr.w	r0, r3, r2
  40a332:	bf18      	it	ne
  40a334:	4240      	negne	r0, r0
  40a336:	4770      	bx	lr
  40a338:	f04f 0000 	mov.w	r0, #0
  40a33c:	4770      	bx	lr
  40a33e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a342:	d105      	bne.n	40a350 <__aeabi_d2iz+0x48>
  40a344:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40a348:	bf08      	it	eq
  40a34a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40a34e:	4770      	bx	lr
  40a350:	f04f 0000 	mov.w	r0, #0
  40a354:	4770      	bx	lr
  40a356:	bf00      	nop

0040a358 <__aeabi_d2f>:
  40a358:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40a35c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40a360:	bf24      	itt	cs
  40a362:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40a366:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40a36a:	d90d      	bls.n	40a388 <__aeabi_d2f+0x30>
  40a36c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40a370:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40a374:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  40a378:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  40a37c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40a380:	bf08      	it	eq
  40a382:	f020 0001 	biceq.w	r0, r0, #1
  40a386:	4770      	bx	lr
  40a388:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  40a38c:	d121      	bne.n	40a3d2 <__aeabi_d2f+0x7a>
  40a38e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40a392:	bfbc      	itt	lt
  40a394:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  40a398:	4770      	bxlt	lr
  40a39a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a39e:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40a3a2:	f1c2 0218 	rsb	r2, r2, #24
  40a3a6:	f1c2 0c20 	rsb	ip, r2, #32
  40a3aa:	fa10 f30c 	lsls.w	r3, r0, ip
  40a3ae:	fa20 f002 	lsr.w	r0, r0, r2
  40a3b2:	bf18      	it	ne
  40a3b4:	f040 0001 	orrne.w	r0, r0, #1
  40a3b8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a3bc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40a3c0:	fa03 fc0c 	lsl.w	ip, r3, ip
  40a3c4:	ea40 000c 	orr.w	r0, r0, ip
  40a3c8:	fa23 f302 	lsr.w	r3, r3, r2
  40a3cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40a3d0:	e7cc      	b.n	40a36c <__aeabi_d2f+0x14>
  40a3d2:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40a3d6:	d107      	bne.n	40a3e8 <__aeabi_d2f+0x90>
  40a3d8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  40a3dc:	bf1e      	ittt	ne
  40a3de:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40a3e2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40a3e6:	4770      	bxne	lr
  40a3e8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  40a3ec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40a3f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a3f4:	4770      	bx	lr
  40a3f6:	bf00      	nop

0040a3f8 <__aeabi_frsub>:
  40a3f8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  40a3fc:	e002      	b.n	40a404 <__addsf3>
  40a3fe:	bf00      	nop

0040a400 <__aeabi_fsub>:
  40a400:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0040a404 <__addsf3>:
  40a404:	0042      	lsls	r2, r0, #1
  40a406:	bf1f      	itttt	ne
  40a408:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  40a40c:	ea92 0f03 	teqne	r2, r3
  40a410:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  40a414:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40a418:	d06a      	beq.n	40a4f0 <__addsf3+0xec>
  40a41a:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40a41e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40a422:	bfc1      	itttt	gt
  40a424:	18d2      	addgt	r2, r2, r3
  40a426:	4041      	eorgt	r1, r0
  40a428:	4048      	eorgt	r0, r1
  40a42a:	4041      	eorgt	r1, r0
  40a42c:	bfb8      	it	lt
  40a42e:	425b      	neglt	r3, r3
  40a430:	2b19      	cmp	r3, #25
  40a432:	bf88      	it	hi
  40a434:	4770      	bxhi	lr
  40a436:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40a43a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a43e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40a442:	bf18      	it	ne
  40a444:	4240      	negne	r0, r0
  40a446:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a44a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40a44e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40a452:	bf18      	it	ne
  40a454:	4249      	negne	r1, r1
  40a456:	ea92 0f03 	teq	r2, r3
  40a45a:	d03f      	beq.n	40a4dc <__addsf3+0xd8>
  40a45c:	f1a2 0201 	sub.w	r2, r2, #1
  40a460:	fa41 fc03 	asr.w	ip, r1, r3
  40a464:	eb10 000c 	adds.w	r0, r0, ip
  40a468:	f1c3 0320 	rsb	r3, r3, #32
  40a46c:	fa01 f103 	lsl.w	r1, r1, r3
  40a470:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40a474:	d502      	bpl.n	40a47c <__addsf3+0x78>
  40a476:	4249      	negs	r1, r1
  40a478:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  40a47c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  40a480:	d313      	bcc.n	40a4aa <__addsf3+0xa6>
  40a482:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40a486:	d306      	bcc.n	40a496 <__addsf3+0x92>
  40a488:	0840      	lsrs	r0, r0, #1
  40a48a:	ea4f 0131 	mov.w	r1, r1, rrx
  40a48e:	f102 0201 	add.w	r2, r2, #1
  40a492:	2afe      	cmp	r2, #254	; 0xfe
  40a494:	d251      	bcs.n	40a53a <__addsf3+0x136>
  40a496:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  40a49a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40a49e:	bf08      	it	eq
  40a4a0:	f020 0001 	biceq.w	r0, r0, #1
  40a4a4:	ea40 0003 	orr.w	r0, r0, r3
  40a4a8:	4770      	bx	lr
  40a4aa:	0049      	lsls	r1, r1, #1
  40a4ac:	eb40 0000 	adc.w	r0, r0, r0
  40a4b0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  40a4b4:	f1a2 0201 	sub.w	r2, r2, #1
  40a4b8:	d1ed      	bne.n	40a496 <__addsf3+0x92>
  40a4ba:	fab0 fc80 	clz	ip, r0
  40a4be:	f1ac 0c08 	sub.w	ip, ip, #8
  40a4c2:	ebb2 020c 	subs.w	r2, r2, ip
  40a4c6:	fa00 f00c 	lsl.w	r0, r0, ip
  40a4ca:	bfaa      	itet	ge
  40a4cc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  40a4d0:	4252      	neglt	r2, r2
  40a4d2:	4318      	orrge	r0, r3
  40a4d4:	bfbc      	itt	lt
  40a4d6:	40d0      	lsrlt	r0, r2
  40a4d8:	4318      	orrlt	r0, r3
  40a4da:	4770      	bx	lr
  40a4dc:	f092 0f00 	teq	r2, #0
  40a4e0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  40a4e4:	bf06      	itte	eq
  40a4e6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40a4ea:	3201      	addeq	r2, #1
  40a4ec:	3b01      	subne	r3, #1
  40a4ee:	e7b5      	b.n	40a45c <__addsf3+0x58>
  40a4f0:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40a4f4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40a4f8:	bf18      	it	ne
  40a4fa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40a4fe:	d021      	beq.n	40a544 <__addsf3+0x140>
  40a500:	ea92 0f03 	teq	r2, r3
  40a504:	d004      	beq.n	40a510 <__addsf3+0x10c>
  40a506:	f092 0f00 	teq	r2, #0
  40a50a:	bf08      	it	eq
  40a50c:	4608      	moveq	r0, r1
  40a50e:	4770      	bx	lr
  40a510:	ea90 0f01 	teq	r0, r1
  40a514:	bf1c      	itt	ne
  40a516:	2000      	movne	r0, #0
  40a518:	4770      	bxne	lr
  40a51a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40a51e:	d104      	bne.n	40a52a <__addsf3+0x126>
  40a520:	0040      	lsls	r0, r0, #1
  40a522:	bf28      	it	cs
  40a524:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  40a528:	4770      	bx	lr
  40a52a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40a52e:	bf3c      	itt	cc
  40a530:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  40a534:	4770      	bxcc	lr
  40a536:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40a53a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  40a53e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a542:	4770      	bx	lr
  40a544:	ea7f 6222 	mvns.w	r2, r2, asr #24
  40a548:	bf16      	itet	ne
  40a54a:	4608      	movne	r0, r1
  40a54c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  40a550:	4601      	movne	r1, r0
  40a552:	0242      	lsls	r2, r0, #9
  40a554:	bf06      	itte	eq
  40a556:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  40a55a:	ea90 0f01 	teqeq	r0, r1
  40a55e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40a562:	4770      	bx	lr

0040a564 <__aeabi_ui2f>:
  40a564:	f04f 0300 	mov.w	r3, #0
  40a568:	e004      	b.n	40a574 <__aeabi_i2f+0x8>
  40a56a:	bf00      	nop

0040a56c <__aeabi_i2f>:
  40a56c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  40a570:	bf48      	it	mi
  40a572:	4240      	negmi	r0, r0
  40a574:	ea5f 0c00 	movs.w	ip, r0
  40a578:	bf08      	it	eq
  40a57a:	4770      	bxeq	lr
  40a57c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  40a580:	4601      	mov	r1, r0
  40a582:	f04f 0000 	mov.w	r0, #0
  40a586:	e01c      	b.n	40a5c2 <__aeabi_l2f+0x2a>

0040a588 <__aeabi_ul2f>:
  40a588:	ea50 0201 	orrs.w	r2, r0, r1
  40a58c:	bf08      	it	eq
  40a58e:	4770      	bxeq	lr
  40a590:	f04f 0300 	mov.w	r3, #0
  40a594:	e00a      	b.n	40a5ac <__aeabi_l2f+0x14>
  40a596:	bf00      	nop

0040a598 <__aeabi_l2f>:
  40a598:	ea50 0201 	orrs.w	r2, r0, r1
  40a59c:	bf08      	it	eq
  40a59e:	4770      	bxeq	lr
  40a5a0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  40a5a4:	d502      	bpl.n	40a5ac <__aeabi_l2f+0x14>
  40a5a6:	4240      	negs	r0, r0
  40a5a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a5ac:	ea5f 0c01 	movs.w	ip, r1
  40a5b0:	bf02      	ittt	eq
  40a5b2:	4684      	moveq	ip, r0
  40a5b4:	4601      	moveq	r1, r0
  40a5b6:	2000      	moveq	r0, #0
  40a5b8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  40a5bc:	bf08      	it	eq
  40a5be:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40a5c2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40a5c6:	fabc f28c 	clz	r2, ip
  40a5ca:	3a08      	subs	r2, #8
  40a5cc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40a5d0:	db10      	blt.n	40a5f4 <__aeabi_l2f+0x5c>
  40a5d2:	fa01 fc02 	lsl.w	ip, r1, r2
  40a5d6:	4463      	add	r3, ip
  40a5d8:	fa00 fc02 	lsl.w	ip, r0, r2
  40a5dc:	f1c2 0220 	rsb	r2, r2, #32
  40a5e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40a5e4:	fa20 f202 	lsr.w	r2, r0, r2
  40a5e8:	eb43 0002 	adc.w	r0, r3, r2
  40a5ec:	bf08      	it	eq
  40a5ee:	f020 0001 	biceq.w	r0, r0, #1
  40a5f2:	4770      	bx	lr
  40a5f4:	f102 0220 	add.w	r2, r2, #32
  40a5f8:	fa01 fc02 	lsl.w	ip, r1, r2
  40a5fc:	f1c2 0220 	rsb	r2, r2, #32
  40a600:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  40a604:	fa21 f202 	lsr.w	r2, r1, r2
  40a608:	eb43 0002 	adc.w	r0, r3, r2
  40a60c:	bf08      	it	eq
  40a60e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40a612:	4770      	bx	lr

0040a614 <__aeabi_fmul>:
  40a614:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a618:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40a61c:	bf1e      	ittt	ne
  40a61e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40a622:	ea92 0f0c 	teqne	r2, ip
  40a626:	ea93 0f0c 	teqne	r3, ip
  40a62a:	d06f      	beq.n	40a70c <__aeabi_fmul+0xf8>
  40a62c:	441a      	add	r2, r3
  40a62e:	ea80 0c01 	eor.w	ip, r0, r1
  40a632:	0240      	lsls	r0, r0, #9
  40a634:	bf18      	it	ne
  40a636:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40a63a:	d01e      	beq.n	40a67a <__aeabi_fmul+0x66>
  40a63c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40a640:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  40a644:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  40a648:	fba0 3101 	umull	r3, r1, r0, r1
  40a64c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40a650:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  40a654:	bf3e      	ittt	cc
  40a656:	0049      	lslcc	r1, r1, #1
  40a658:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  40a65c:	005b      	lslcc	r3, r3, #1
  40a65e:	ea40 0001 	orr.w	r0, r0, r1
  40a662:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40a666:	2afd      	cmp	r2, #253	; 0xfd
  40a668:	d81d      	bhi.n	40a6a6 <__aeabi_fmul+0x92>
  40a66a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  40a66e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40a672:	bf08      	it	eq
  40a674:	f020 0001 	biceq.w	r0, r0, #1
  40a678:	4770      	bx	lr
  40a67a:	f090 0f00 	teq	r0, #0
  40a67e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40a682:	bf08      	it	eq
  40a684:	0249      	lsleq	r1, r1, #9
  40a686:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40a68a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40a68e:	3a7f      	subs	r2, #127	; 0x7f
  40a690:	bfc2      	ittt	gt
  40a692:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40a696:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40a69a:	4770      	bxgt	lr
  40a69c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a6a0:	f04f 0300 	mov.w	r3, #0
  40a6a4:	3a01      	subs	r2, #1
  40a6a6:	dc5d      	bgt.n	40a764 <__aeabi_fmul+0x150>
  40a6a8:	f112 0f19 	cmn.w	r2, #25
  40a6ac:	bfdc      	itt	le
  40a6ae:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40a6b2:	4770      	bxle	lr
  40a6b4:	f1c2 0200 	rsb	r2, r2, #0
  40a6b8:	0041      	lsls	r1, r0, #1
  40a6ba:	fa21 f102 	lsr.w	r1, r1, r2
  40a6be:	f1c2 0220 	rsb	r2, r2, #32
  40a6c2:	fa00 fc02 	lsl.w	ip, r0, r2
  40a6c6:	ea5f 0031 	movs.w	r0, r1, rrx
  40a6ca:	f140 0000 	adc.w	r0, r0, #0
  40a6ce:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40a6d2:	bf08      	it	eq
  40a6d4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40a6d8:	4770      	bx	lr
  40a6da:	f092 0f00 	teq	r2, #0
  40a6de:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40a6e2:	bf02      	ittt	eq
  40a6e4:	0040      	lsleq	r0, r0, #1
  40a6e6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40a6ea:	3a01      	subeq	r2, #1
  40a6ec:	d0f9      	beq.n	40a6e2 <__aeabi_fmul+0xce>
  40a6ee:	ea40 000c 	orr.w	r0, r0, ip
  40a6f2:	f093 0f00 	teq	r3, #0
  40a6f6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40a6fa:	bf02      	ittt	eq
  40a6fc:	0049      	lsleq	r1, r1, #1
  40a6fe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40a702:	3b01      	subeq	r3, #1
  40a704:	d0f9      	beq.n	40a6fa <__aeabi_fmul+0xe6>
  40a706:	ea41 010c 	orr.w	r1, r1, ip
  40a70a:	e78f      	b.n	40a62c <__aeabi_fmul+0x18>
  40a70c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40a710:	ea92 0f0c 	teq	r2, ip
  40a714:	bf18      	it	ne
  40a716:	ea93 0f0c 	teqne	r3, ip
  40a71a:	d00a      	beq.n	40a732 <__aeabi_fmul+0x11e>
  40a71c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40a720:	bf18      	it	ne
  40a722:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40a726:	d1d8      	bne.n	40a6da <__aeabi_fmul+0xc6>
  40a728:	ea80 0001 	eor.w	r0, r0, r1
  40a72c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40a730:	4770      	bx	lr
  40a732:	f090 0f00 	teq	r0, #0
  40a736:	bf17      	itett	ne
  40a738:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  40a73c:	4608      	moveq	r0, r1
  40a73e:	f091 0f00 	teqne	r1, #0
  40a742:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40a746:	d014      	beq.n	40a772 <__aeabi_fmul+0x15e>
  40a748:	ea92 0f0c 	teq	r2, ip
  40a74c:	d101      	bne.n	40a752 <__aeabi_fmul+0x13e>
  40a74e:	0242      	lsls	r2, r0, #9
  40a750:	d10f      	bne.n	40a772 <__aeabi_fmul+0x15e>
  40a752:	ea93 0f0c 	teq	r3, ip
  40a756:	d103      	bne.n	40a760 <__aeabi_fmul+0x14c>
  40a758:	024b      	lsls	r3, r1, #9
  40a75a:	bf18      	it	ne
  40a75c:	4608      	movne	r0, r1
  40a75e:	d108      	bne.n	40a772 <__aeabi_fmul+0x15e>
  40a760:	ea80 0001 	eor.w	r0, r0, r1
  40a764:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40a768:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40a76c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a770:	4770      	bx	lr
  40a772:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40a776:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40a77a:	4770      	bx	lr

0040a77c <__aeabi_fdiv>:
  40a77c:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a780:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40a784:	bf1e      	ittt	ne
  40a786:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40a78a:	ea92 0f0c 	teqne	r2, ip
  40a78e:	ea93 0f0c 	teqne	r3, ip
  40a792:	d069      	beq.n	40a868 <__aeabi_fdiv+0xec>
  40a794:	eba2 0203 	sub.w	r2, r2, r3
  40a798:	ea80 0c01 	eor.w	ip, r0, r1
  40a79c:	0249      	lsls	r1, r1, #9
  40a79e:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40a7a2:	d037      	beq.n	40a814 <__aeabi_fdiv+0x98>
  40a7a4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40a7a8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  40a7ac:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  40a7b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40a7b4:	428b      	cmp	r3, r1
  40a7b6:	bf38      	it	cc
  40a7b8:	005b      	lslcc	r3, r3, #1
  40a7ba:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  40a7be:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40a7c2:	428b      	cmp	r3, r1
  40a7c4:	bf24      	itt	cs
  40a7c6:	1a5b      	subcs	r3, r3, r1
  40a7c8:	ea40 000c 	orrcs.w	r0, r0, ip
  40a7cc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  40a7d0:	bf24      	itt	cs
  40a7d2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  40a7d6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40a7da:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  40a7de:	bf24      	itt	cs
  40a7e0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  40a7e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40a7e8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  40a7ec:	bf24      	itt	cs
  40a7ee:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40a7f2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40a7f6:	011b      	lsls	r3, r3, #4
  40a7f8:	bf18      	it	ne
  40a7fa:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  40a7fe:	d1e0      	bne.n	40a7c2 <__aeabi_fdiv+0x46>
  40a800:	2afd      	cmp	r2, #253	; 0xfd
  40a802:	f63f af50 	bhi.w	40a6a6 <__aeabi_fmul+0x92>
  40a806:	428b      	cmp	r3, r1
  40a808:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40a80c:	bf08      	it	eq
  40a80e:	f020 0001 	biceq.w	r0, r0, #1
  40a812:	4770      	bx	lr
  40a814:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40a818:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40a81c:	327f      	adds	r2, #127	; 0x7f
  40a81e:	bfc2      	ittt	gt
  40a820:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40a824:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40a828:	4770      	bxgt	lr
  40a82a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a82e:	f04f 0300 	mov.w	r3, #0
  40a832:	3a01      	subs	r2, #1
  40a834:	e737      	b.n	40a6a6 <__aeabi_fmul+0x92>
  40a836:	f092 0f00 	teq	r2, #0
  40a83a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40a83e:	bf02      	ittt	eq
  40a840:	0040      	lsleq	r0, r0, #1
  40a842:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40a846:	3a01      	subeq	r2, #1
  40a848:	d0f9      	beq.n	40a83e <__aeabi_fdiv+0xc2>
  40a84a:	ea40 000c 	orr.w	r0, r0, ip
  40a84e:	f093 0f00 	teq	r3, #0
  40a852:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40a856:	bf02      	ittt	eq
  40a858:	0049      	lsleq	r1, r1, #1
  40a85a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40a85e:	3b01      	subeq	r3, #1
  40a860:	d0f9      	beq.n	40a856 <__aeabi_fdiv+0xda>
  40a862:	ea41 010c 	orr.w	r1, r1, ip
  40a866:	e795      	b.n	40a794 <__aeabi_fdiv+0x18>
  40a868:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40a86c:	ea92 0f0c 	teq	r2, ip
  40a870:	d108      	bne.n	40a884 <__aeabi_fdiv+0x108>
  40a872:	0242      	lsls	r2, r0, #9
  40a874:	f47f af7d 	bne.w	40a772 <__aeabi_fmul+0x15e>
  40a878:	ea93 0f0c 	teq	r3, ip
  40a87c:	f47f af70 	bne.w	40a760 <__aeabi_fmul+0x14c>
  40a880:	4608      	mov	r0, r1
  40a882:	e776      	b.n	40a772 <__aeabi_fmul+0x15e>
  40a884:	ea93 0f0c 	teq	r3, ip
  40a888:	d104      	bne.n	40a894 <__aeabi_fdiv+0x118>
  40a88a:	024b      	lsls	r3, r1, #9
  40a88c:	f43f af4c 	beq.w	40a728 <__aeabi_fmul+0x114>
  40a890:	4608      	mov	r0, r1
  40a892:	e76e      	b.n	40a772 <__aeabi_fmul+0x15e>
  40a894:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40a898:	bf18      	it	ne
  40a89a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40a89e:	d1ca      	bne.n	40a836 <__aeabi_fdiv+0xba>
  40a8a0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  40a8a4:	f47f af5c 	bne.w	40a760 <__aeabi_fmul+0x14c>
  40a8a8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  40a8ac:	f47f af3c 	bne.w	40a728 <__aeabi_fmul+0x114>
  40a8b0:	e75f      	b.n	40a772 <__aeabi_fmul+0x15e>
  40a8b2:	bf00      	nop

0040a8b4 <__gesf2>:
  40a8b4:	f04f 3cff 	mov.w	ip, #4294967295
  40a8b8:	e006      	b.n	40a8c8 <__cmpsf2+0x4>
  40a8ba:	bf00      	nop

0040a8bc <__lesf2>:
  40a8bc:	f04f 0c01 	mov.w	ip, #1
  40a8c0:	e002      	b.n	40a8c8 <__cmpsf2+0x4>
  40a8c2:	bf00      	nop

0040a8c4 <__cmpsf2>:
  40a8c4:	f04f 0c01 	mov.w	ip, #1
  40a8c8:	f84d cd04 	str.w	ip, [sp, #-4]!
  40a8cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
  40a8d0:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40a8d4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40a8d8:	bf18      	it	ne
  40a8da:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40a8de:	d011      	beq.n	40a904 <__cmpsf2+0x40>
  40a8e0:	b001      	add	sp, #4
  40a8e2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  40a8e6:	bf18      	it	ne
  40a8e8:	ea90 0f01 	teqne	r0, r1
  40a8ec:	bf58      	it	pl
  40a8ee:	ebb2 0003 	subspl.w	r0, r2, r3
  40a8f2:	bf88      	it	hi
  40a8f4:	17c8      	asrhi	r0, r1, #31
  40a8f6:	bf38      	it	cc
  40a8f8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  40a8fc:	bf18      	it	ne
  40a8fe:	f040 0001 	orrne.w	r0, r0, #1
  40a902:	4770      	bx	lr
  40a904:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40a908:	d102      	bne.n	40a910 <__cmpsf2+0x4c>
  40a90a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  40a90e:	d105      	bne.n	40a91c <__cmpsf2+0x58>
  40a910:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  40a914:	d1e4      	bne.n	40a8e0 <__cmpsf2+0x1c>
  40a916:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  40a91a:	d0e1      	beq.n	40a8e0 <__cmpsf2+0x1c>
  40a91c:	f85d 0b04 	ldr.w	r0, [sp], #4
  40a920:	4770      	bx	lr
  40a922:	bf00      	nop

0040a924 <__aeabi_cfrcmple>:
  40a924:	4684      	mov	ip, r0
  40a926:	4608      	mov	r0, r1
  40a928:	4661      	mov	r1, ip
  40a92a:	e7ff      	b.n	40a92c <__aeabi_cfcmpeq>

0040a92c <__aeabi_cfcmpeq>:
  40a92c:	b50f      	push	{r0, r1, r2, r3, lr}
  40a92e:	f7ff ffc9 	bl	40a8c4 <__cmpsf2>
  40a932:	2800      	cmp	r0, #0
  40a934:	bf48      	it	mi
  40a936:	f110 0f00 	cmnmi.w	r0, #0
  40a93a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0040a93c <__aeabi_fcmpeq>:
  40a93c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a940:	f7ff fff4 	bl	40a92c <__aeabi_cfcmpeq>
  40a944:	bf0c      	ite	eq
  40a946:	2001      	moveq	r0, #1
  40a948:	2000      	movne	r0, #0
  40a94a:	f85d fb08 	ldr.w	pc, [sp], #8
  40a94e:	bf00      	nop

0040a950 <__aeabi_fcmplt>:
  40a950:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a954:	f7ff ffea 	bl	40a92c <__aeabi_cfcmpeq>
  40a958:	bf34      	ite	cc
  40a95a:	2001      	movcc	r0, #1
  40a95c:	2000      	movcs	r0, #0
  40a95e:	f85d fb08 	ldr.w	pc, [sp], #8
  40a962:	bf00      	nop

0040a964 <__aeabi_fcmple>:
  40a964:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a968:	f7ff ffe0 	bl	40a92c <__aeabi_cfcmpeq>
  40a96c:	bf94      	ite	ls
  40a96e:	2001      	movls	r0, #1
  40a970:	2000      	movhi	r0, #0
  40a972:	f85d fb08 	ldr.w	pc, [sp], #8
  40a976:	bf00      	nop

0040a978 <__aeabi_fcmpge>:
  40a978:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a97c:	f7ff ffd2 	bl	40a924 <__aeabi_cfrcmple>
  40a980:	bf94      	ite	ls
  40a982:	2001      	movls	r0, #1
  40a984:	2000      	movhi	r0, #0
  40a986:	f85d fb08 	ldr.w	pc, [sp], #8
  40a98a:	bf00      	nop

0040a98c <__aeabi_fcmpgt>:
  40a98c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a990:	f7ff ffc8 	bl	40a924 <__aeabi_cfrcmple>
  40a994:	bf34      	ite	cc
  40a996:	2001      	movcc	r0, #1
  40a998:	2000      	movcs	r0, #0
  40a99a:	f85d fb08 	ldr.w	pc, [sp], #8
  40a99e:	bf00      	nop

0040a9a0 <__aeabi_f2uiz>:
  40a9a0:	0042      	lsls	r2, r0, #1
  40a9a2:	d20e      	bcs.n	40a9c2 <__aeabi_f2uiz+0x22>
  40a9a4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  40a9a8:	d30b      	bcc.n	40a9c2 <__aeabi_f2uiz+0x22>
  40a9aa:	f04f 039e 	mov.w	r3, #158	; 0x9e
  40a9ae:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  40a9b2:	d409      	bmi.n	40a9c8 <__aeabi_f2uiz+0x28>
  40a9b4:	ea4f 2300 	mov.w	r3, r0, lsl #8
  40a9b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a9bc:	fa23 f002 	lsr.w	r0, r3, r2
  40a9c0:	4770      	bx	lr
  40a9c2:	f04f 0000 	mov.w	r0, #0
  40a9c6:	4770      	bx	lr
  40a9c8:	f112 0f61 	cmn.w	r2, #97	; 0x61
  40a9cc:	d101      	bne.n	40a9d2 <__aeabi_f2uiz+0x32>
  40a9ce:	0242      	lsls	r2, r0, #9
  40a9d0:	d102      	bne.n	40a9d8 <__aeabi_f2uiz+0x38>
  40a9d2:	f04f 30ff 	mov.w	r0, #4294967295
  40a9d6:	4770      	bx	lr
  40a9d8:	f04f 0000 	mov.w	r0, #0
  40a9dc:	4770      	bx	lr
  40a9de:	bf00      	nop

0040a9e0 <atoff>:
  40a9e0:	2100      	movs	r1, #0
  40a9e2:	f001 bbf9 	b.w	40c1d8 <strtof>
  40a9e6:	bf00      	nop

0040a9e8 <atoi>:
  40a9e8:	2100      	movs	r1, #0
  40a9ea:	220a      	movs	r2, #10
  40a9ec:	f001 bcd0 	b.w	40c390 <strtol>

0040a9f0 <__libc_init_array>:
  40a9f0:	b570      	push	{r4, r5, r6, lr}
  40a9f2:	4e0f      	ldr	r6, [pc, #60]	; (40aa30 <__libc_init_array+0x40>)
  40a9f4:	4d0f      	ldr	r5, [pc, #60]	; (40aa34 <__libc_init_array+0x44>)
  40a9f6:	1b76      	subs	r6, r6, r5
  40a9f8:	10b6      	asrs	r6, r6, #2
  40a9fa:	d007      	beq.n	40aa0c <__libc_init_array+0x1c>
  40a9fc:	3d04      	subs	r5, #4
  40a9fe:	2400      	movs	r4, #0
  40aa00:	3401      	adds	r4, #1
  40aa02:	f855 3f04 	ldr.w	r3, [r5, #4]!
  40aa06:	4798      	blx	r3
  40aa08:	42a6      	cmp	r6, r4
  40aa0a:	d1f9      	bne.n	40aa00 <__libc_init_array+0x10>
  40aa0c:	4e0a      	ldr	r6, [pc, #40]	; (40aa38 <__libc_init_array+0x48>)
  40aa0e:	4d0b      	ldr	r5, [pc, #44]	; (40aa3c <__libc_init_array+0x4c>)
  40aa10:	f008 fec0 	bl	413794 <_init>
  40aa14:	1b76      	subs	r6, r6, r5
  40aa16:	10b6      	asrs	r6, r6, #2
  40aa18:	d008      	beq.n	40aa2c <__libc_init_array+0x3c>
  40aa1a:	3d04      	subs	r5, #4
  40aa1c:	2400      	movs	r4, #0
  40aa1e:	3401      	adds	r4, #1
  40aa20:	f855 3f04 	ldr.w	r3, [r5, #4]!
  40aa24:	4798      	blx	r3
  40aa26:	42a6      	cmp	r6, r4
  40aa28:	d1f9      	bne.n	40aa1e <__libc_init_array+0x2e>
  40aa2a:	bd70      	pop	{r4, r5, r6, pc}
  40aa2c:	bd70      	pop	{r4, r5, r6, pc}
  40aa2e:	bf00      	nop
  40aa30:	004137a0 	.word	0x004137a0
  40aa34:	004137a0 	.word	0x004137a0
  40aa38:	004137a8 	.word	0x004137a8
  40aa3c:	004137a0 	.word	0x004137a0

0040aa40 <iprintf>:
  40aa40:	b40f      	push	{r0, r1, r2, r3}
  40aa42:	b510      	push	{r4, lr}
  40aa44:	4b07      	ldr	r3, [pc, #28]	; (40aa64 <iprintf+0x24>)
  40aa46:	b082      	sub	sp, #8
  40aa48:	ac04      	add	r4, sp, #16
  40aa4a:	f854 2b04 	ldr.w	r2, [r4], #4
  40aa4e:	6818      	ldr	r0, [r3, #0]
  40aa50:	4623      	mov	r3, r4
  40aa52:	6881      	ldr	r1, [r0, #8]
  40aa54:	9401      	str	r4, [sp, #4]
  40aa56:	f002 ff53 	bl	40d900 <_vfiprintf_r>
  40aa5a:	b002      	add	sp, #8
  40aa5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40aa60:	b004      	add	sp, #16
  40aa62:	4770      	bx	lr
  40aa64:	20000578 	.word	0x20000578

0040aa68 <memcmp>:
  40aa68:	2a03      	cmp	r2, #3
  40aa6a:	b470      	push	{r4, r5, r6}
  40aa6c:	d928      	bls.n	40aac0 <memcmp+0x58>
  40aa6e:	ea40 0301 	orr.w	r3, r0, r1
  40aa72:	079b      	lsls	r3, r3, #30
  40aa74:	d013      	beq.n	40aa9e <memcmp+0x36>
  40aa76:	7805      	ldrb	r5, [r0, #0]
  40aa78:	780c      	ldrb	r4, [r1, #0]
  40aa7a:	42a5      	cmp	r5, r4
  40aa7c:	d124      	bne.n	40aac8 <memcmp+0x60>
  40aa7e:	3a01      	subs	r2, #1
  40aa80:	2300      	movs	r3, #0
  40aa82:	e005      	b.n	40aa90 <memcmp+0x28>
  40aa84:	f810 5f01 	ldrb.w	r5, [r0, #1]!
  40aa88:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40aa8c:	42a5      	cmp	r5, r4
  40aa8e:	d11b      	bne.n	40aac8 <memcmp+0x60>
  40aa90:	4293      	cmp	r3, r2
  40aa92:	f103 0301 	add.w	r3, r3, #1
  40aa96:	d1f5      	bne.n	40aa84 <memcmp+0x1c>
  40aa98:	2000      	movs	r0, #0
  40aa9a:	bc70      	pop	{r4, r5, r6}
  40aa9c:	4770      	bx	lr
  40aa9e:	460c      	mov	r4, r1
  40aaa0:	4603      	mov	r3, r0
  40aaa2:	6825      	ldr	r5, [r4, #0]
  40aaa4:	681e      	ldr	r6, [r3, #0]
  40aaa6:	4621      	mov	r1, r4
  40aaa8:	42ae      	cmp	r6, r5
  40aaaa:	4618      	mov	r0, r3
  40aaac:	f104 0404 	add.w	r4, r4, #4
  40aab0:	f103 0304 	add.w	r3, r3, #4
  40aab4:	d104      	bne.n	40aac0 <memcmp+0x58>
  40aab6:	3a04      	subs	r2, #4
  40aab8:	2a03      	cmp	r2, #3
  40aaba:	4618      	mov	r0, r3
  40aabc:	4621      	mov	r1, r4
  40aabe:	d8f0      	bhi.n	40aaa2 <memcmp+0x3a>
  40aac0:	2a00      	cmp	r2, #0
  40aac2:	d1d8      	bne.n	40aa76 <memcmp+0xe>
  40aac4:	4610      	mov	r0, r2
  40aac6:	e7e8      	b.n	40aa9a <memcmp+0x32>
  40aac8:	1b28      	subs	r0, r5, r4
  40aaca:	bc70      	pop	{r4, r5, r6}
  40aacc:	4770      	bx	lr
  40aace:	bf00      	nop

0040aad0 <memcpy>:
  40aad0:	4684      	mov	ip, r0
  40aad2:	ea41 0300 	orr.w	r3, r1, r0
  40aad6:	f013 0303 	ands.w	r3, r3, #3
  40aada:	d149      	bne.n	40ab70 <memcpy+0xa0>
  40aadc:	3a40      	subs	r2, #64	; 0x40
  40aade:	d323      	bcc.n	40ab28 <memcpy+0x58>
  40aae0:	680b      	ldr	r3, [r1, #0]
  40aae2:	6003      	str	r3, [r0, #0]
  40aae4:	684b      	ldr	r3, [r1, #4]
  40aae6:	6043      	str	r3, [r0, #4]
  40aae8:	688b      	ldr	r3, [r1, #8]
  40aaea:	6083      	str	r3, [r0, #8]
  40aaec:	68cb      	ldr	r3, [r1, #12]
  40aaee:	60c3      	str	r3, [r0, #12]
  40aaf0:	690b      	ldr	r3, [r1, #16]
  40aaf2:	6103      	str	r3, [r0, #16]
  40aaf4:	694b      	ldr	r3, [r1, #20]
  40aaf6:	6143      	str	r3, [r0, #20]
  40aaf8:	698b      	ldr	r3, [r1, #24]
  40aafa:	6183      	str	r3, [r0, #24]
  40aafc:	69cb      	ldr	r3, [r1, #28]
  40aafe:	61c3      	str	r3, [r0, #28]
  40ab00:	6a0b      	ldr	r3, [r1, #32]
  40ab02:	6203      	str	r3, [r0, #32]
  40ab04:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  40ab06:	6243      	str	r3, [r0, #36]	; 0x24
  40ab08:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  40ab0a:	6283      	str	r3, [r0, #40]	; 0x28
  40ab0c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  40ab0e:	62c3      	str	r3, [r0, #44]	; 0x2c
  40ab10:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40ab12:	6303      	str	r3, [r0, #48]	; 0x30
  40ab14:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  40ab16:	6343      	str	r3, [r0, #52]	; 0x34
  40ab18:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  40ab1a:	6383      	str	r3, [r0, #56]	; 0x38
  40ab1c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  40ab1e:	63c3      	str	r3, [r0, #60]	; 0x3c
  40ab20:	3040      	adds	r0, #64	; 0x40
  40ab22:	3140      	adds	r1, #64	; 0x40
  40ab24:	3a40      	subs	r2, #64	; 0x40
  40ab26:	d2db      	bcs.n	40aae0 <memcpy+0x10>
  40ab28:	3230      	adds	r2, #48	; 0x30
  40ab2a:	d30b      	bcc.n	40ab44 <memcpy+0x74>
  40ab2c:	680b      	ldr	r3, [r1, #0]
  40ab2e:	6003      	str	r3, [r0, #0]
  40ab30:	684b      	ldr	r3, [r1, #4]
  40ab32:	6043      	str	r3, [r0, #4]
  40ab34:	688b      	ldr	r3, [r1, #8]
  40ab36:	6083      	str	r3, [r0, #8]
  40ab38:	68cb      	ldr	r3, [r1, #12]
  40ab3a:	60c3      	str	r3, [r0, #12]
  40ab3c:	3010      	adds	r0, #16
  40ab3e:	3110      	adds	r1, #16
  40ab40:	3a10      	subs	r2, #16
  40ab42:	d2f3      	bcs.n	40ab2c <memcpy+0x5c>
  40ab44:	320c      	adds	r2, #12
  40ab46:	d305      	bcc.n	40ab54 <memcpy+0x84>
  40ab48:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab4c:	f840 3b04 	str.w	r3, [r0], #4
  40ab50:	3a04      	subs	r2, #4
  40ab52:	d2f9      	bcs.n	40ab48 <memcpy+0x78>
  40ab54:	3204      	adds	r2, #4
  40ab56:	d008      	beq.n	40ab6a <memcpy+0x9a>
  40ab58:	07d2      	lsls	r2, r2, #31
  40ab5a:	bf1c      	itt	ne
  40ab5c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40ab60:	f800 3b01 	strbne.w	r3, [r0], #1
  40ab64:	d301      	bcc.n	40ab6a <memcpy+0x9a>
  40ab66:	880b      	ldrh	r3, [r1, #0]
  40ab68:	8003      	strh	r3, [r0, #0]
  40ab6a:	4660      	mov	r0, ip
  40ab6c:	4770      	bx	lr
  40ab6e:	bf00      	nop
  40ab70:	2a08      	cmp	r2, #8
  40ab72:	d313      	bcc.n	40ab9c <memcpy+0xcc>
  40ab74:	078b      	lsls	r3, r1, #30
  40ab76:	d0b1      	beq.n	40aadc <memcpy+0xc>
  40ab78:	f010 0303 	ands.w	r3, r0, #3
  40ab7c:	d0ae      	beq.n	40aadc <memcpy+0xc>
  40ab7e:	f1c3 0304 	rsb	r3, r3, #4
  40ab82:	1ad2      	subs	r2, r2, r3
  40ab84:	07db      	lsls	r3, r3, #31
  40ab86:	bf1c      	itt	ne
  40ab88:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40ab8c:	f800 3b01 	strbne.w	r3, [r0], #1
  40ab90:	d3a4      	bcc.n	40aadc <memcpy+0xc>
  40ab92:	f831 3b02 	ldrh.w	r3, [r1], #2
  40ab96:	f820 3b02 	strh.w	r3, [r0], #2
  40ab9a:	e79f      	b.n	40aadc <memcpy+0xc>
  40ab9c:	3a04      	subs	r2, #4
  40ab9e:	d3d9      	bcc.n	40ab54 <memcpy+0x84>
  40aba0:	3a01      	subs	r2, #1
  40aba2:	f811 3b01 	ldrb.w	r3, [r1], #1
  40aba6:	f800 3b01 	strb.w	r3, [r0], #1
  40abaa:	d2f9      	bcs.n	40aba0 <memcpy+0xd0>
  40abac:	780b      	ldrb	r3, [r1, #0]
  40abae:	7003      	strb	r3, [r0, #0]
  40abb0:	784b      	ldrb	r3, [r1, #1]
  40abb2:	7043      	strb	r3, [r0, #1]
  40abb4:	788b      	ldrb	r3, [r1, #2]
  40abb6:	7083      	strb	r3, [r0, #2]
  40abb8:	4660      	mov	r0, ip
  40abba:	4770      	bx	lr

0040abbc <memset>:
  40abbc:	b4f0      	push	{r4, r5, r6, r7}
  40abbe:	0784      	lsls	r4, r0, #30
  40abc0:	d043      	beq.n	40ac4a <memset+0x8e>
  40abc2:	1e54      	subs	r4, r2, #1
  40abc4:	2a00      	cmp	r2, #0
  40abc6:	d03e      	beq.n	40ac46 <memset+0x8a>
  40abc8:	b2cd      	uxtb	r5, r1
  40abca:	4603      	mov	r3, r0
  40abcc:	e003      	b.n	40abd6 <memset+0x1a>
  40abce:	1e62      	subs	r2, r4, #1
  40abd0:	2c00      	cmp	r4, #0
  40abd2:	d038      	beq.n	40ac46 <memset+0x8a>
  40abd4:	4614      	mov	r4, r2
  40abd6:	f803 5b01 	strb.w	r5, [r3], #1
  40abda:	079a      	lsls	r2, r3, #30
  40abdc:	d1f7      	bne.n	40abce <memset+0x12>
  40abde:	2c03      	cmp	r4, #3
  40abe0:	d92a      	bls.n	40ac38 <memset+0x7c>
  40abe2:	b2cd      	uxtb	r5, r1
  40abe4:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40abe8:	2c0f      	cmp	r4, #15
  40abea:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40abee:	d915      	bls.n	40ac1c <memset+0x60>
  40abf0:	f1a4 0710 	sub.w	r7, r4, #16
  40abf4:	093f      	lsrs	r7, r7, #4
  40abf6:	f103 0610 	add.w	r6, r3, #16
  40abfa:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  40abfe:	461a      	mov	r2, r3
  40ac00:	6015      	str	r5, [r2, #0]
  40ac02:	6055      	str	r5, [r2, #4]
  40ac04:	6095      	str	r5, [r2, #8]
  40ac06:	60d5      	str	r5, [r2, #12]
  40ac08:	3210      	adds	r2, #16
  40ac0a:	42b2      	cmp	r2, r6
  40ac0c:	d1f8      	bne.n	40ac00 <memset+0x44>
  40ac0e:	f004 040f 	and.w	r4, r4, #15
  40ac12:	3701      	adds	r7, #1
  40ac14:	2c03      	cmp	r4, #3
  40ac16:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  40ac1a:	d90d      	bls.n	40ac38 <memset+0x7c>
  40ac1c:	461e      	mov	r6, r3
  40ac1e:	4622      	mov	r2, r4
  40ac20:	3a04      	subs	r2, #4
  40ac22:	2a03      	cmp	r2, #3
  40ac24:	f846 5b04 	str.w	r5, [r6], #4
  40ac28:	d8fa      	bhi.n	40ac20 <memset+0x64>
  40ac2a:	1f22      	subs	r2, r4, #4
  40ac2c:	f022 0203 	bic.w	r2, r2, #3
  40ac30:	3204      	adds	r2, #4
  40ac32:	4413      	add	r3, r2
  40ac34:	f004 0403 	and.w	r4, r4, #3
  40ac38:	b12c      	cbz	r4, 40ac46 <memset+0x8a>
  40ac3a:	b2c9      	uxtb	r1, r1
  40ac3c:	441c      	add	r4, r3
  40ac3e:	f803 1b01 	strb.w	r1, [r3], #1
  40ac42:	42a3      	cmp	r3, r4
  40ac44:	d1fb      	bne.n	40ac3e <memset+0x82>
  40ac46:	bcf0      	pop	{r4, r5, r6, r7}
  40ac48:	4770      	bx	lr
  40ac4a:	4614      	mov	r4, r2
  40ac4c:	4603      	mov	r3, r0
  40ac4e:	e7c6      	b.n	40abde <memset+0x22>

0040ac50 <setbuf>:
  40ac50:	2900      	cmp	r1, #0
  40ac52:	bf0c      	ite	eq
  40ac54:	2202      	moveq	r2, #2
  40ac56:	2200      	movne	r2, #0
  40ac58:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40ac5c:	f000 b800 	b.w	40ac60 <setvbuf>

0040ac60 <setvbuf>:
  40ac60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ac64:	4d3c      	ldr	r5, [pc, #240]	; (40ad58 <setvbuf+0xf8>)
  40ac66:	4604      	mov	r4, r0
  40ac68:	682d      	ldr	r5, [r5, #0]
  40ac6a:	4688      	mov	r8, r1
  40ac6c:	4616      	mov	r6, r2
  40ac6e:	461f      	mov	r7, r3
  40ac70:	b115      	cbz	r5, 40ac78 <setvbuf+0x18>
  40ac72:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40ac74:	2b00      	cmp	r3, #0
  40ac76:	d04f      	beq.n	40ad18 <setvbuf+0xb8>
  40ac78:	2e02      	cmp	r6, #2
  40ac7a:	d830      	bhi.n	40acde <setvbuf+0x7e>
  40ac7c:	2f00      	cmp	r7, #0
  40ac7e:	db2e      	blt.n	40acde <setvbuf+0x7e>
  40ac80:	4628      	mov	r0, r5
  40ac82:	4621      	mov	r1, r4
  40ac84:	f004 fd98 	bl	40f7b8 <_fflush_r>
  40ac88:	89a3      	ldrh	r3, [r4, #12]
  40ac8a:	2200      	movs	r2, #0
  40ac8c:	6062      	str	r2, [r4, #4]
  40ac8e:	61a2      	str	r2, [r4, #24]
  40ac90:	061a      	lsls	r2, r3, #24
  40ac92:	d428      	bmi.n	40ace6 <setvbuf+0x86>
  40ac94:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40ac98:	b29b      	uxth	r3, r3
  40ac9a:	2e02      	cmp	r6, #2
  40ac9c:	81a3      	strh	r3, [r4, #12]
  40ac9e:	d02d      	beq.n	40acfc <setvbuf+0x9c>
  40aca0:	f1b8 0f00 	cmp.w	r8, #0
  40aca4:	d03c      	beq.n	40ad20 <setvbuf+0xc0>
  40aca6:	2e01      	cmp	r6, #1
  40aca8:	d013      	beq.n	40acd2 <setvbuf+0x72>
  40acaa:	b29b      	uxth	r3, r3
  40acac:	f003 0008 	and.w	r0, r3, #8
  40acb0:	4a2a      	ldr	r2, [pc, #168]	; (40ad5c <setvbuf+0xfc>)
  40acb2:	b280      	uxth	r0, r0
  40acb4:	63ea      	str	r2, [r5, #60]	; 0x3c
  40acb6:	f8c4 8000 	str.w	r8, [r4]
  40acba:	f8c4 8010 	str.w	r8, [r4, #16]
  40acbe:	6167      	str	r7, [r4, #20]
  40acc0:	b178      	cbz	r0, 40ace2 <setvbuf+0x82>
  40acc2:	f013 0f03 	tst.w	r3, #3
  40acc6:	bf18      	it	ne
  40acc8:	2700      	movne	r7, #0
  40acca:	60a7      	str	r7, [r4, #8]
  40accc:	2000      	movs	r0, #0
  40acce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40acd2:	f043 0301 	orr.w	r3, r3, #1
  40acd6:	427a      	negs	r2, r7
  40acd8:	81a3      	strh	r3, [r4, #12]
  40acda:	61a2      	str	r2, [r4, #24]
  40acdc:	e7e5      	b.n	40acaa <setvbuf+0x4a>
  40acde:	f04f 30ff 	mov.w	r0, #4294967295
  40ace2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ace6:	4628      	mov	r0, r5
  40ace8:	6921      	ldr	r1, [r4, #16]
  40acea:	f004 fec5 	bl	40fa78 <_free_r>
  40acee:	89a3      	ldrh	r3, [r4, #12]
  40acf0:	2e02      	cmp	r6, #2
  40acf2:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40acf6:	b29b      	uxth	r3, r3
  40acf8:	81a3      	strh	r3, [r4, #12]
  40acfa:	d1d1      	bne.n	40aca0 <setvbuf+0x40>
  40acfc:	2000      	movs	r0, #0
  40acfe:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40ad02:	f043 0302 	orr.w	r3, r3, #2
  40ad06:	2500      	movs	r5, #0
  40ad08:	2101      	movs	r1, #1
  40ad0a:	81a3      	strh	r3, [r4, #12]
  40ad0c:	60a5      	str	r5, [r4, #8]
  40ad0e:	6022      	str	r2, [r4, #0]
  40ad10:	6122      	str	r2, [r4, #16]
  40ad12:	6161      	str	r1, [r4, #20]
  40ad14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ad18:	4628      	mov	r0, r5
  40ad1a:	f004 fd69 	bl	40f7f0 <__sinit>
  40ad1e:	e7ab      	b.n	40ac78 <setvbuf+0x18>
  40ad20:	2f00      	cmp	r7, #0
  40ad22:	bf08      	it	eq
  40ad24:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  40ad28:	4638      	mov	r0, r7
  40ad2a:	f005 fd4f 	bl	4107cc <malloc>
  40ad2e:	4680      	mov	r8, r0
  40ad30:	b128      	cbz	r0, 40ad3e <setvbuf+0xde>
  40ad32:	89a3      	ldrh	r3, [r4, #12]
  40ad34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40ad38:	b29b      	uxth	r3, r3
  40ad3a:	81a3      	strh	r3, [r4, #12]
  40ad3c:	e7b3      	b.n	40aca6 <setvbuf+0x46>
  40ad3e:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40ad42:	f005 fd43 	bl	4107cc <malloc>
  40ad46:	4680      	mov	r8, r0
  40ad48:	b918      	cbnz	r0, 40ad52 <setvbuf+0xf2>
  40ad4a:	89a3      	ldrh	r3, [r4, #12]
  40ad4c:	f04f 30ff 	mov.w	r0, #4294967295
  40ad50:	e7d5      	b.n	40acfe <setvbuf+0x9e>
  40ad52:	f44f 6780 	mov.w	r7, #1024	; 0x400
  40ad56:	e7ec      	b.n	40ad32 <setvbuf+0xd2>
  40ad58:	20000578 	.word	0x20000578
  40ad5c:	0040f7e5 	.word	0x0040f7e5

0040ad60 <sprintf>:
  40ad60:	b40e      	push	{r1, r2, r3}
  40ad62:	b5f0      	push	{r4, r5, r6, r7, lr}
  40ad64:	b09c      	sub	sp, #112	; 0x70
  40ad66:	ac21      	add	r4, sp, #132	; 0x84
  40ad68:	f854 2b04 	ldr.w	r2, [r4], #4
  40ad6c:	490e      	ldr	r1, [pc, #56]	; (40ada8 <sprintf+0x48>)
  40ad6e:	4606      	mov	r6, r0
  40ad70:	4623      	mov	r3, r4
  40ad72:	f44f 7e02 	mov.w	lr, #520	; 0x208
  40ad76:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  40ad7a:	6808      	ldr	r0, [r1, #0]
  40ad7c:	f64f 77ff 	movw	r7, #65535	; 0xffff
  40ad80:	a902      	add	r1, sp, #8
  40ad82:	9602      	str	r6, [sp, #8]
  40ad84:	9606      	str	r6, [sp, #24]
  40ad86:	9401      	str	r4, [sp, #4]
  40ad88:	f8ad e014 	strh.w	lr, [sp, #20]
  40ad8c:	9504      	str	r5, [sp, #16]
  40ad8e:	9507      	str	r5, [sp, #28]
  40ad90:	f8ad 7016 	strh.w	r7, [sp, #22]
  40ad94:	f001 fb08 	bl	40c3a8 <_svfprintf_r>
  40ad98:	9b02      	ldr	r3, [sp, #8]
  40ad9a:	2200      	movs	r2, #0
  40ad9c:	701a      	strb	r2, [r3, #0]
  40ad9e:	b01c      	add	sp, #112	; 0x70
  40ada0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40ada4:	b003      	add	sp, #12
  40ada6:	4770      	bx	lr
  40ada8:	20000578 	.word	0x20000578

0040adac <strchr>:
  40adac:	b2c9      	uxtb	r1, r1
  40adae:	b4f0      	push	{r4, r5, r6, r7}
  40adb0:	2900      	cmp	r1, #0
  40adb2:	d047      	beq.n	40ae44 <strchr+0x98>
  40adb4:	0785      	lsls	r5, r0, #30
  40adb6:	d00f      	beq.n	40add8 <strchr+0x2c>
  40adb8:	7802      	ldrb	r2, [r0, #0]
  40adba:	2a00      	cmp	r2, #0
  40adbc:	d03f      	beq.n	40ae3e <strchr+0x92>
  40adbe:	4291      	cmp	r1, r2
  40adc0:	d03e      	beq.n	40ae40 <strchr+0x94>
  40adc2:	1c43      	adds	r3, r0, #1
  40adc4:	e005      	b.n	40add2 <strchr+0x26>
  40adc6:	f813 2b01 	ldrb.w	r2, [r3], #1
  40adca:	2a00      	cmp	r2, #0
  40adcc:	d037      	beq.n	40ae3e <strchr+0x92>
  40adce:	4291      	cmp	r1, r2
  40add0:	d036      	beq.n	40ae40 <strchr+0x94>
  40add2:	079a      	lsls	r2, r3, #30
  40add4:	4618      	mov	r0, r3
  40add6:	d1f6      	bne.n	40adc6 <strchr+0x1a>
  40add8:	6803      	ldr	r3, [r0, #0]
  40adda:	ea41 2701 	orr.w	r7, r1, r1, lsl #8
  40adde:	ea47 4707 	orr.w	r7, r7, r7, lsl #16
  40ade2:	ea83 0207 	eor.w	r2, r3, r7
  40ade6:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  40adea:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
  40adee:	ea25 0202 	bic.w	r2, r5, r2
  40adf2:	ea24 0303 	bic.w	r3, r4, r3
  40adf6:	4313      	orrs	r3, r2
  40adf8:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40adfc:	d111      	bne.n	40ae22 <strchr+0x76>
  40adfe:	1d02      	adds	r2, r0, #4
  40ae00:	4610      	mov	r0, r2
  40ae02:	f852 3b04 	ldr.w	r3, [r2], #4
  40ae06:	ea83 0407 	eor.w	r4, r3, r7
  40ae0a:	f1a4 3601 	sub.w	r6, r4, #16843009	; 0x1010101
  40ae0e:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40ae12:	ea26 0404 	bic.w	r4, r6, r4
  40ae16:	ea25 0303 	bic.w	r3, r5, r3
  40ae1a:	4323      	orrs	r3, r4
  40ae1c:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40ae20:	d0ee      	beq.n	40ae00 <strchr+0x54>
  40ae22:	7803      	ldrb	r3, [r0, #0]
  40ae24:	2b00      	cmp	r3, #0
  40ae26:	d039      	beq.n	40ae9c <strchr+0xf0>
  40ae28:	4299      	cmp	r1, r3
  40ae2a:	d009      	beq.n	40ae40 <strchr+0x94>
  40ae2c:	1c43      	adds	r3, r0, #1
  40ae2e:	e001      	b.n	40ae34 <strchr+0x88>
  40ae30:	4291      	cmp	r1, r2
  40ae32:	d005      	beq.n	40ae40 <strchr+0x94>
  40ae34:	4618      	mov	r0, r3
  40ae36:	f813 2b01 	ldrb.w	r2, [r3], #1
  40ae3a:	2a00      	cmp	r2, #0
  40ae3c:	d1f8      	bne.n	40ae30 <strchr+0x84>
  40ae3e:	4610      	mov	r0, r2
  40ae40:	bcf0      	pop	{r4, r5, r6, r7}
  40ae42:	4770      	bx	lr
  40ae44:	0784      	lsls	r4, r0, #30
  40ae46:	d00b      	beq.n	40ae60 <strchr+0xb4>
  40ae48:	7803      	ldrb	r3, [r0, #0]
  40ae4a:	2b00      	cmp	r3, #0
  40ae4c:	d0f8      	beq.n	40ae40 <strchr+0x94>
  40ae4e:	1c43      	adds	r3, r0, #1
  40ae50:	e003      	b.n	40ae5a <strchr+0xae>
  40ae52:	7802      	ldrb	r2, [r0, #0]
  40ae54:	3301      	adds	r3, #1
  40ae56:	2a00      	cmp	r2, #0
  40ae58:	d0f2      	beq.n	40ae40 <strchr+0x94>
  40ae5a:	0799      	lsls	r1, r3, #30
  40ae5c:	4618      	mov	r0, r3
  40ae5e:	d1f8      	bne.n	40ae52 <strchr+0xa6>
  40ae60:	6803      	ldr	r3, [r0, #0]
  40ae62:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40ae66:	ea22 0303 	bic.w	r3, r2, r3
  40ae6a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40ae6e:	d10a      	bne.n	40ae86 <strchr+0xda>
  40ae70:	1d03      	adds	r3, r0, #4
  40ae72:	4618      	mov	r0, r3
  40ae74:	f853 2b04 	ldr.w	r2, [r3], #4
  40ae78:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
  40ae7c:	ea21 0202 	bic.w	r2, r1, r2
  40ae80:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40ae84:	d0f5      	beq.n	40ae72 <strchr+0xc6>
  40ae86:	7803      	ldrb	r3, [r0, #0]
  40ae88:	2b00      	cmp	r3, #0
  40ae8a:	d0d9      	beq.n	40ae40 <strchr+0x94>
  40ae8c:	1c43      	adds	r3, r0, #1
  40ae8e:	781a      	ldrb	r2, [r3, #0]
  40ae90:	4618      	mov	r0, r3
  40ae92:	3301      	adds	r3, #1
  40ae94:	2a00      	cmp	r2, #0
  40ae96:	d1fa      	bne.n	40ae8e <strchr+0xe2>
  40ae98:	bcf0      	pop	{r4, r5, r6, r7}
  40ae9a:	4770      	bx	lr
  40ae9c:	4618      	mov	r0, r3
  40ae9e:	e7cf      	b.n	40ae40 <strchr+0x94>

0040aea0 <strcmp>:
  40aea0:	ea40 0c01 	orr.w	ip, r0, r1
  40aea4:	f01c 0f07 	tst.w	ip, #7
  40aea8:	d127      	bne.n	40aefa <strcmp+0x5a>
  40aeaa:	f1bd 0d10 	subs.w	sp, sp, #16
  40aeae:	e9cd 4502 	strd	r4, r5, [sp, #8]
  40aeb2:	e9cd 6700 	strd	r6, r7, [sp]
  40aeb6:	f06f 0600 	mvn.w	r6, #0
  40aeba:	f04f 0700 	mov.w	r7, #0
  40aebe:	bf00      	nop
  40aec0:	e8f0 2302 	ldrd	r2, r3, [r0], #8
  40aec4:	e8f1 4502 	ldrd	r4, r5, [r1], #8
  40aec8:	42a2      	cmp	r2, r4
  40aeca:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40aece:	ea2c 0c02 	bic.w	ip, ip, r2
  40aed2:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40aed6:	bf08      	it	eq
  40aed8:	f1bc 0f00 	cmpeq.w	ip, #0
  40aedc:	f040 80e5 	bne.w	40b0aa <strcmp+0x20a>
  40aee0:	42ab      	cmp	r3, r5
  40aee2:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40aee6:	ea2c 0c03 	bic.w	ip, ip, r3
  40aeea:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40aeee:	bf08      	it	eq
  40aef0:	f1bc 0f00 	cmpeq.w	ip, #0
  40aef4:	f040 80d6 	bne.w	40b0a4 <strcmp+0x204>
  40aef8:	e7e2      	b.n	40aec0 <strcmp+0x20>
  40aefa:	f010 0c03 	ands.w	ip, r0, #3
  40aefe:	d021      	beq.n	40af44 <strcmp+0xa4>
  40af00:	f020 0003 	bic.w	r0, r0, #3
  40af04:	f850 2b04 	ldr.w	r2, [r0], #4
  40af08:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
  40af0c:	d008      	beq.n	40af20 <strcmp+0x80>
  40af0e:	d20f      	bcs.n	40af30 <strcmp+0x90>
  40af10:	f811 cb01 	ldrb.w	ip, [r1], #1
  40af14:	fa5f f392 	uxtb.w	r3, r2, ror #8
  40af18:	ebb3 0c0c 	subs.w	ip, r3, ip
  40af1c:	d110      	bne.n	40af40 <strcmp+0xa0>
  40af1e:	b17b      	cbz	r3, 40af40 <strcmp+0xa0>
  40af20:	f811 cb01 	ldrb.w	ip, [r1], #1
  40af24:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
  40af28:	ebb3 0c0c 	subs.w	ip, r3, ip
  40af2c:	d108      	bne.n	40af40 <strcmp+0xa0>
  40af2e:	b13b      	cbz	r3, 40af40 <strcmp+0xa0>
  40af30:	f811 cb01 	ldrb.w	ip, [r1], #1
  40af34:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
  40af38:	ebb3 0c0c 	subs.w	ip, r3, ip
  40af3c:	d100      	bne.n	40af40 <strcmp+0xa0>
  40af3e:	b90b      	cbnz	r3, 40af44 <strcmp+0xa4>
  40af40:	4660      	mov	r0, ip
  40af42:	4770      	bx	lr
  40af44:	f1bd 0d10 	subs.w	sp, sp, #16
  40af48:	e9cd 4502 	strd	r4, r5, [sp, #8]
  40af4c:	e9cd 6700 	strd	r6, r7, [sp]
  40af50:	f06f 0600 	mvn.w	r6, #0
  40af54:	f04f 0700 	mov.w	r7, #0
  40af58:	f011 0c03 	ands.w	ip, r1, #3
  40af5c:	d133      	bne.n	40afc6 <strcmp+0x126>
  40af5e:	f010 0f04 	tst.w	r0, #4
  40af62:	d00f      	beq.n	40af84 <strcmp+0xe4>
  40af64:	f850 2b04 	ldr.w	r2, [r0], #4
  40af68:	f851 4b04 	ldr.w	r4, [r1], #4
  40af6c:	42a2      	cmp	r2, r4
  40af6e:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40af72:	ea2c 0c02 	bic.w	ip, ip, r2
  40af76:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40af7a:	bf08      	it	eq
  40af7c:	f1bc 0f00 	cmpeq.w	ip, #0
  40af80:	f040 8093 	bne.w	40b0aa <strcmp+0x20a>
  40af84:	f011 0f04 	tst.w	r1, #4
  40af88:	d099      	beq.n	40aebe <strcmp+0x1e>
  40af8a:	f851 5b04 	ldr.w	r5, [r1], #4
  40af8e:	bf00      	nop
  40af90:	e8f0 2302 	ldrd	r2, r3, [r0], #8
  40af94:	42aa      	cmp	r2, r5
  40af96:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40af9a:	ea2c 0c02 	bic.w	ip, ip, r2
  40af9e:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40afa2:	bf08      	it	eq
  40afa4:	f1bc 0f00 	cmpeq.w	ip, #0
  40afa8:	d179      	bne.n	40b09e <strcmp+0x1fe>
  40afaa:	e8f1 4502 	ldrd	r4, r5, [r1], #8
  40afae:	42a3      	cmp	r3, r4
  40afb0:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40afb4:	ea2c 0c03 	bic.w	ip, ip, r3
  40afb8:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40afbc:	bf08      	it	eq
  40afbe:	f1bc 0f00 	cmpeq.w	ip, #0
  40afc2:	d169      	bne.n	40b098 <strcmp+0x1f8>
  40afc4:	e7e4      	b.n	40af90 <strcmp+0xf0>
  40afc6:	f021 0103 	bic.w	r1, r1, #3
  40afca:	f1bc 0f02 	cmp.w	ip, #2
  40afce:	d020      	beq.n	40b012 <strcmp+0x172>
  40afd0:	da3f      	bge.n	40b052 <strcmp+0x1b2>
  40afd2:	f851 5b04 	ldr.w	r5, [r1], #4
  40afd6:	bf00      	nop
  40afd8:	f850 3b04 	ldr.w	r3, [r0], #4
  40afdc:	ea4f 2515 	mov.w	r5, r5, lsr #8
  40afe0:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40afe4:	ea2c 0c03 	bic.w	ip, ip, r3
  40afe8:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40afec:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
  40aff0:	ea03 2216 	and.w	r2, r3, r6, lsr #8
  40aff4:	bf08      	it	eq
  40aff6:	42aa      	cmpeq	r2, r5
  40aff8:	d151      	bne.n	40b09e <strcmp+0x1fe>
  40affa:	f851 5b04 	ldr.w	r5, [r1], #4
  40affe:	f1bc 0f00 	cmp.w	ip, #0
  40b002:	ea82 0303 	eor.w	r3, r2, r3
  40b006:	ea4f 6205 	mov.w	r2, r5, lsl #24
  40b00a:	bf08      	it	eq
  40b00c:	4293      	cmpeq	r3, r2
  40b00e:	d140      	bne.n	40b092 <strcmp+0x1f2>
  40b010:	e7e2      	b.n	40afd8 <strcmp+0x138>
  40b012:	f851 5b04 	ldr.w	r5, [r1], #4
  40b016:	bf00      	nop
  40b018:	f850 3b04 	ldr.w	r3, [r0], #4
  40b01c:	ea4f 4515 	mov.w	r5, r5, lsr #16
  40b020:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40b024:	ea2c 0c03 	bic.w	ip, ip, r3
  40b028:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40b02c:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
  40b030:	ea03 4216 	and.w	r2, r3, r6, lsr #16
  40b034:	bf08      	it	eq
  40b036:	42aa      	cmpeq	r2, r5
  40b038:	d131      	bne.n	40b09e <strcmp+0x1fe>
  40b03a:	f851 5b04 	ldr.w	r5, [r1], #4
  40b03e:	f1bc 0f00 	cmp.w	ip, #0
  40b042:	ea82 0303 	eor.w	r3, r2, r3
  40b046:	ea4f 4205 	mov.w	r2, r5, lsl #16
  40b04a:	bf08      	it	eq
  40b04c:	4293      	cmpeq	r3, r2
  40b04e:	d120      	bne.n	40b092 <strcmp+0x1f2>
  40b050:	e7e2      	b.n	40b018 <strcmp+0x178>
  40b052:	f851 5b04 	ldr.w	r5, [r1], #4
  40b056:	bf00      	nop
  40b058:	f850 3b04 	ldr.w	r3, [r0], #4
  40b05c:	ea4f 6515 	mov.w	r5, r5, lsr #24
  40b060:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40b064:	ea2c 0c03 	bic.w	ip, ip, r3
  40b068:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40b06c:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
  40b070:	ea03 6216 	and.w	r2, r3, r6, lsr #24
  40b074:	bf08      	it	eq
  40b076:	42aa      	cmpeq	r2, r5
  40b078:	d111      	bne.n	40b09e <strcmp+0x1fe>
  40b07a:	f851 5b04 	ldr.w	r5, [r1], #4
  40b07e:	f1bc 0f00 	cmp.w	ip, #0
  40b082:	ea82 0303 	eor.w	r3, r2, r3
  40b086:	ea4f 2205 	mov.w	r2, r5, lsl #8
  40b08a:	bf08      	it	eq
  40b08c:	4293      	cmpeq	r3, r2
  40b08e:	d100      	bne.n	40b092 <strcmp+0x1f2>
  40b090:	e7e2      	b.n	40b058 <strcmp+0x1b8>
  40b092:	ba19      	rev	r1, r3
  40b094:	ba12      	rev	r2, r2
  40b096:	e00a      	b.n	40b0ae <strcmp+0x20e>
  40b098:	ba19      	rev	r1, r3
  40b09a:	ba22      	rev	r2, r4
  40b09c:	e007      	b.n	40b0ae <strcmp+0x20e>
  40b09e:	ba11      	rev	r1, r2
  40b0a0:	ba2a      	rev	r2, r5
  40b0a2:	e004      	b.n	40b0ae <strcmp+0x20e>
  40b0a4:	ba19      	rev	r1, r3
  40b0a6:	ba2a      	rev	r2, r5
  40b0a8:	e001      	b.n	40b0ae <strcmp+0x20e>
  40b0aa:	ba11      	rev	r1, r2
  40b0ac:	ba22      	rev	r2, r4
  40b0ae:	fa9c f08c 	rev.w	r0, ip
  40b0b2:	e9dd 6700 	ldrd	r6, r7, [sp]
  40b0b6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  40b0ba:	f11d 0d10 	adds.w	sp, sp, #16
  40b0be:	b138      	cbz	r0, 40b0d0 <strcmp+0x230>
  40b0c0:	fab0 f080 	clz	r0, r0
  40b0c4:	f1c0 0018 	rsb	r0, r0, #24
  40b0c8:	fa21 f100 	lsr.w	r1, r1, r0
  40b0cc:	fa22 f200 	lsr.w	r2, r2, r0
  40b0d0:	2001      	movs	r0, #1
  40b0d2:	4291      	cmp	r1, r2
  40b0d4:	bf98      	it	ls
  40b0d6:	4180      	sbcls	r0, r0
  40b0d8:	4770      	bx	lr
  40b0da:	bf00      	nop

0040b0dc <strlen>:
  40b0dc:	f020 0103 	bic.w	r1, r0, #3
  40b0e0:	f010 0003 	ands.w	r0, r0, #3
  40b0e4:	f1c0 0000 	rsb	r0, r0, #0
  40b0e8:	f851 3b04 	ldr.w	r3, [r1], #4
  40b0ec:	f100 0c04 	add.w	ip, r0, #4
  40b0f0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40b0f4:	f06f 0200 	mvn.w	r2, #0
  40b0f8:	bf1c      	itt	ne
  40b0fa:	fa22 f20c 	lsrne.w	r2, r2, ip
  40b0fe:	4313      	orrne	r3, r2
  40b100:	f04f 0c01 	mov.w	ip, #1
  40b104:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  40b108:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40b10c:	eba3 020c 	sub.w	r2, r3, ip
  40b110:	ea22 0203 	bic.w	r2, r2, r3
  40b114:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  40b118:	bf04      	itt	eq
  40b11a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40b11e:	3004      	addeq	r0, #4
  40b120:	d0f4      	beq.n	40b10c <strlen+0x30>
  40b122:	f013 0fff 	tst.w	r3, #255	; 0xff
  40b126:	bf1f      	itttt	ne
  40b128:	3001      	addne	r0, #1
  40b12a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  40b12e:	3001      	addne	r0, #1
  40b130:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  40b134:	bf18      	it	ne
  40b136:	3001      	addne	r0, #1
  40b138:	4770      	bx	lr
  40b13a:	bf00      	nop

0040b13c <strncmp>:
  40b13c:	b430      	push	{r4, r5}
  40b13e:	2a00      	cmp	r2, #0
  40b140:	d04a      	beq.n	40b1d8 <strncmp+0x9c>
  40b142:	ea40 0301 	orr.w	r3, r0, r1
  40b146:	f013 0303 	ands.w	r3, r3, #3
  40b14a:	d12d      	bne.n	40b1a8 <strncmp+0x6c>
  40b14c:	2a03      	cmp	r2, #3
  40b14e:	d92b      	bls.n	40b1a8 <strncmp+0x6c>
  40b150:	6804      	ldr	r4, [r0, #0]
  40b152:	680d      	ldr	r5, [r1, #0]
  40b154:	42ac      	cmp	r4, r5
  40b156:	d127      	bne.n	40b1a8 <strncmp+0x6c>
  40b158:	3a04      	subs	r2, #4
  40b15a:	d03d      	beq.n	40b1d8 <strncmp+0x9c>
  40b15c:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  40b160:	ea25 0404 	bic.w	r4, r5, r4
  40b164:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40b168:	d13c      	bne.n	40b1e4 <strncmp+0xa8>
  40b16a:	460c      	mov	r4, r1
  40b16c:	4603      	mov	r3, r0
  40b16e:	e00e      	b.n	40b18e <strncmp+0x52>
  40b170:	685b      	ldr	r3, [r3, #4]
  40b172:	6864      	ldr	r4, [r4, #4]
  40b174:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40b178:	42a3      	cmp	r3, r4
  40b17a:	ea25 0503 	bic.w	r5, r5, r3
  40b17e:	d113      	bne.n	40b1a8 <strncmp+0x6c>
  40b180:	3a04      	subs	r2, #4
  40b182:	d029      	beq.n	40b1d8 <strncmp+0x9c>
  40b184:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  40b188:	d129      	bne.n	40b1de <strncmp+0xa2>
  40b18a:	4603      	mov	r3, r0
  40b18c:	460c      	mov	r4, r1
  40b18e:	2a03      	cmp	r2, #3
  40b190:	f100 0004 	add.w	r0, r0, #4
  40b194:	f101 0104 	add.w	r1, r1, #4
  40b198:	d8ea      	bhi.n	40b170 <strncmp+0x34>
  40b19a:	1e55      	subs	r5, r2, #1
  40b19c:	b92a      	cbnz	r2, 40b1aa <strncmp+0x6e>
  40b19e:	7918      	ldrb	r0, [r3, #4]
  40b1a0:	7922      	ldrb	r2, [r4, #4]
  40b1a2:	1a80      	subs	r0, r0, r2
  40b1a4:	bc30      	pop	{r4, r5}
  40b1a6:	4770      	bx	lr
  40b1a8:	1e55      	subs	r5, r2, #1
  40b1aa:	7803      	ldrb	r3, [r0, #0]
  40b1ac:	780a      	ldrb	r2, [r1, #0]
  40b1ae:	4293      	cmp	r3, r2
  40b1b0:	d11a      	bne.n	40b1e8 <strncmp+0xac>
  40b1b2:	b1dd      	cbz	r5, 40b1ec <strncmp+0xb0>
  40b1b4:	b1b3      	cbz	r3, 40b1e4 <strncmp+0xa8>
  40b1b6:	1c6c      	adds	r4, r5, #1
  40b1b8:	440c      	add	r4, r1
  40b1ba:	1c8b      	adds	r3, r1, #2
  40b1bc:	4601      	mov	r1, r0
  40b1be:	e004      	b.n	40b1ca <strncmp+0x8e>
  40b1c0:	42a3      	cmp	r3, r4
  40b1c2:	d00c      	beq.n	40b1de <strncmp+0xa2>
  40b1c4:	3301      	adds	r3, #1
  40b1c6:	2800      	cmp	r0, #0
  40b1c8:	d0ec      	beq.n	40b1a4 <strncmp+0x68>
  40b1ca:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  40b1ce:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40b1d2:	4290      	cmp	r0, r2
  40b1d4:	d0f4      	beq.n	40b1c0 <strncmp+0x84>
  40b1d6:	e7e4      	b.n	40b1a2 <strncmp+0x66>
  40b1d8:	4610      	mov	r0, r2
  40b1da:	bc30      	pop	{r4, r5}
  40b1dc:	4770      	bx	lr
  40b1de:	2000      	movs	r0, #0
  40b1e0:	bc30      	pop	{r4, r5}
  40b1e2:	4770      	bx	lr
  40b1e4:	4618      	mov	r0, r3
  40b1e6:	e7dd      	b.n	40b1a4 <strncmp+0x68>
  40b1e8:	4618      	mov	r0, r3
  40b1ea:	e7da      	b.n	40b1a2 <strncmp+0x66>
  40b1ec:	4628      	mov	r0, r5
  40b1ee:	e7d9      	b.n	40b1a4 <strncmp+0x68>

0040b1f0 <strncpy>:
  40b1f0:	ea40 0301 	orr.w	r3, r0, r1
  40b1f4:	079b      	lsls	r3, r3, #30
  40b1f6:	b470      	push	{r4, r5, r6}
  40b1f8:	d12a      	bne.n	40b250 <strncpy+0x60>
  40b1fa:	2a03      	cmp	r2, #3
  40b1fc:	d928      	bls.n	40b250 <strncpy+0x60>
  40b1fe:	460c      	mov	r4, r1
  40b200:	4603      	mov	r3, r0
  40b202:	4621      	mov	r1, r4
  40b204:	f854 5b04 	ldr.w	r5, [r4], #4
  40b208:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
  40b20c:	ea26 0605 	bic.w	r6, r6, r5
  40b210:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
  40b214:	d105      	bne.n	40b222 <strncpy+0x32>
  40b216:	3a04      	subs	r2, #4
  40b218:	2a03      	cmp	r2, #3
  40b21a:	f843 5b04 	str.w	r5, [r3], #4
  40b21e:	4621      	mov	r1, r4
  40b220:	d8ef      	bhi.n	40b202 <strncpy+0x12>
  40b222:	b19a      	cbz	r2, 40b24c <strncpy+0x5c>
  40b224:	780c      	ldrb	r4, [r1, #0]
  40b226:	3a01      	subs	r2, #1
  40b228:	701c      	strb	r4, [r3, #0]
  40b22a:	3301      	adds	r3, #1
  40b22c:	b13c      	cbz	r4, 40b23e <strncpy+0x4e>
  40b22e:	b16a      	cbz	r2, 40b24c <strncpy+0x5c>
  40b230:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40b234:	3a01      	subs	r2, #1
  40b236:	f803 4b01 	strb.w	r4, [r3], #1
  40b23a:	2c00      	cmp	r4, #0
  40b23c:	d1f7      	bne.n	40b22e <strncpy+0x3e>
  40b23e:	b12a      	cbz	r2, 40b24c <strncpy+0x5c>
  40b240:	441a      	add	r2, r3
  40b242:	2100      	movs	r1, #0
  40b244:	f803 1b01 	strb.w	r1, [r3], #1
  40b248:	4293      	cmp	r3, r2
  40b24a:	d1fb      	bne.n	40b244 <strncpy+0x54>
  40b24c:	bc70      	pop	{r4, r5, r6}
  40b24e:	4770      	bx	lr
  40b250:	4603      	mov	r3, r0
  40b252:	e7e6      	b.n	40b222 <strncpy+0x32>

0040b254 <sulp>:
  40b254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b258:	460d      	mov	r5, r1
  40b25a:	4690      	mov	r8, r2
  40b25c:	f006 f906 	bl	41146c <__ulp>
  40b260:	4606      	mov	r6, r0
  40b262:	460f      	mov	r7, r1
  40b264:	f1b8 0f00 	cmp.w	r8, #0
  40b268:	d00f      	beq.n	40b28a <sulp+0x36>
  40b26a:	f3c5 530a 	ubfx	r3, r5, #20, #11
  40b26e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40b272:	2b00      	cmp	r3, #0
  40b274:	dd09      	ble.n	40b28a <sulp+0x36>
  40b276:	051c      	lsls	r4, r3, #20
  40b278:	f104 537f 	add.w	r3, r4, #1069547520	; 0x3fc00000
  40b27c:	f503 1340 	add.w	r3, r3, #3145728	; 0x300000
  40b280:	2200      	movs	r2, #0
  40b282:	f7fe fda7 	bl	409dd4 <__aeabi_dmul>
  40b286:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b28a:	4630      	mov	r0, r6
  40b28c:	4639      	mov	r1, r7
  40b28e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b292:	bf00      	nop
  40b294:	0000      	movs	r0, r0
	...

0040b298 <_strtod_r>:
  40b298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b29c:	b09f      	sub	sp, #124	; 0x7c
  40b29e:	460d      	mov	r5, r1
  40b2a0:	9119      	str	r1, [sp, #100]	; 0x64
  40b2a2:	4683      	mov	fp, r0
  40b2a4:	9205      	str	r2, [sp, #20]
  40b2a6:	2000      	movs	r0, #0
  40b2a8:	460a      	mov	r2, r1
  40b2aa:	2100      	movs	r1, #0
  40b2ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b2b0:	2300      	movs	r3, #0
  40b2b2:	931a      	str	r3, [sp, #104]	; 0x68
  40b2b4:	4616      	mov	r6, r2
  40b2b6:	f812 4b01 	ldrb.w	r4, [r2], #1
  40b2ba:	2c2d      	cmp	r4, #45	; 0x2d
  40b2bc:	f200 8158 	bhi.w	40b570 <_strtod_r+0x2d8>
  40b2c0:	e8df f014 	tbh	[pc, r4, lsl #1]
  40b2c4:	01560039 	.word	0x01560039
  40b2c8:	01560156 	.word	0x01560156
  40b2cc:	01560156 	.word	0x01560156
  40b2d0:	01560156 	.word	0x01560156
  40b2d4:	007c0156 	.word	0x007c0156
  40b2d8:	007c007c 	.word	0x007c007c
  40b2dc:	007c007c 	.word	0x007c007c
  40b2e0:	01560156 	.word	0x01560156
  40b2e4:	01560156 	.word	0x01560156
  40b2e8:	01560156 	.word	0x01560156
  40b2ec:	01560156 	.word	0x01560156
  40b2f0:	01560156 	.word	0x01560156
  40b2f4:	01560156 	.word	0x01560156
  40b2f8:	01560156 	.word	0x01560156
  40b2fc:	01560156 	.word	0x01560156
  40b300:	01560156 	.word	0x01560156
  40b304:	0156007c 	.word	0x0156007c
  40b308:	01560156 	.word	0x01560156
  40b30c:	01560156 	.word	0x01560156
  40b310:	01560156 	.word	0x01560156
  40b314:	01560156 	.word	0x01560156
  40b318:	004d0156 	.word	0x004d0156
  40b31c:	007e0156 	.word	0x007e0156
  40b320:	2300      	movs	r3, #0
  40b322:	2101      	movs	r1, #1
  40b324:	469a      	mov	sl, r3
  40b326:	910b      	str	r1, [sp, #44]	; 0x2c
  40b328:	2800      	cmp	r0, #0
  40b32a:	f040 8151 	bne.w	40b5d0 <_strtod_r+0x338>
  40b32e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40b330:	2a00      	cmp	r2, #0
  40b332:	f040 814d 	bne.w	40b5d0 <_strtod_r+0x338>
  40b336:	2000      	movs	r0, #0
  40b338:	f04f 0800 	mov.w	r8, #0
  40b33c:	f04f 0900 	mov.w	r9, #0
  40b340:	9519      	str	r5, [sp, #100]	; 0x64
  40b342:	9007      	str	r0, [sp, #28]
  40b344:	9905      	ldr	r1, [sp, #20]
  40b346:	b109      	cbz	r1, 40b34c <_strtod_r+0xb4>
  40b348:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40b34a:	600b      	str	r3, [r1, #0]
  40b34c:	9a07      	ldr	r2, [sp, #28]
  40b34e:	2a00      	cmp	r2, #0
  40b350:	f040 809e 	bne.w	40b490 <_strtod_r+0x1f8>
  40b354:	4640      	mov	r0, r8
  40b356:	4649      	mov	r1, r9
  40b358:	b01f      	add	sp, #124	; 0x7c
  40b35a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b35e:	2300      	movs	r3, #0
  40b360:	9307      	str	r3, [sp, #28]
  40b362:	1c73      	adds	r3, r6, #1
  40b364:	9319      	str	r3, [sp, #100]	; 0x64
  40b366:	7874      	ldrb	r4, [r6, #1]
  40b368:	2c00      	cmp	r4, #0
  40b36a:	d0e4      	beq.n	40b336 <_strtod_r+0x9e>
  40b36c:	2c30      	cmp	r4, #48	; 0x30
  40b36e:	461e      	mov	r6, r3
  40b370:	f000 8103 	beq.w	40b57a <_strtod_r+0x2e2>
  40b374:	2300      	movs	r3, #0
  40b376:	9606      	str	r6, [sp, #24]
  40b378:	930a      	str	r3, [sp, #40]	; 0x28
  40b37a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
  40b37e:	2700      	movs	r7, #0
  40b380:	2b09      	cmp	r3, #9
  40b382:	46b9      	mov	r9, r7
  40b384:	463e      	mov	r6, r7
  40b386:	d81e      	bhi.n	40b3c6 <_strtod_r+0x12e>
  40b388:	9806      	ldr	r0, [sp, #24]
  40b38a:	1c43      	adds	r3, r0, #1
  40b38c:	e00e      	b.n	40b3ac <_strtod_r+0x114>
  40b38e:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  40b392:	eb04 0949 	add.w	r9, r4, r9, lsl #1
  40b396:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
  40b39a:	9319      	str	r3, [sp, #100]	; 0x64
  40b39c:	4698      	mov	r8, r3
  40b39e:	f813 4b01 	ldrb.w	r4, [r3], #1
  40b3a2:	3601      	adds	r6, #1
  40b3a4:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40b3a8:	2a09      	cmp	r2, #9
  40b3aa:	d80e      	bhi.n	40b3ca <_strtod_r+0x132>
  40b3ac:	2e08      	cmp	r6, #8
  40b3ae:	ddee      	ble.n	40b38e <_strtod_r+0xf6>
  40b3b0:	eb07 0787 	add.w	r7, r7, r7, lsl #2
  40b3b4:	eb04 0747 	add.w	r7, r4, r7, lsl #1
  40b3b8:	3f30      	subs	r7, #48	; 0x30
  40b3ba:	e7ee      	b.n	40b39a <_strtod_r+0x102>
  40b3bc:	9219      	str	r2, [sp, #100]	; 0x64
  40b3be:	e779      	b.n	40b2b4 <_strtod_r+0x1c>
  40b3c0:	2201      	movs	r2, #1
  40b3c2:	9207      	str	r2, [sp, #28]
  40b3c4:	e7cd      	b.n	40b362 <_strtod_r+0xca>
  40b3c6:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40b3ca:	4658      	mov	r0, fp
  40b3cc:	f005 f98a 	bl	4106e4 <_localeconv_r>
  40b3d0:	f8d0 a000 	ldr.w	sl, [r0]
  40b3d4:	4658      	mov	r0, fp
  40b3d6:	f005 f985 	bl	4106e4 <_localeconv_r>
  40b3da:	6800      	ldr	r0, [r0, #0]
  40b3dc:	f7ff fe7e 	bl	40b0dc <strlen>
  40b3e0:	4651      	mov	r1, sl
  40b3e2:	4602      	mov	r2, r0
  40b3e4:	4640      	mov	r0, r8
  40b3e6:	f7ff fea9 	bl	40b13c <strncmp>
  40b3ea:	4680      	mov	r8, r0
  40b3ec:	2800      	cmp	r0, #0
  40b3ee:	f000 8146 	beq.w	40b67e <_strtod_r+0x3e6>
  40b3f2:	2000      	movs	r0, #0
  40b3f4:	4603      	mov	r3, r0
  40b3f6:	900b      	str	r0, [sp, #44]	; 0x2c
  40b3f8:	46b2      	mov	sl, r6
  40b3fa:	f024 0220 	bic.w	r2, r4, #32
  40b3fe:	2a45      	cmp	r2, #69	; 0x45
  40b400:	f000 80e2 	beq.w	40b5c8 <_strtod_r+0x330>
  40b404:	2100      	movs	r1, #0
  40b406:	f1ba 0f00 	cmp.w	sl, #0
  40b40a:	d055      	beq.n	40b4b8 <_strtod_r+0x220>
  40b40c:	1acb      	subs	r3, r1, r3
  40b40e:	4648      	mov	r0, r9
  40b410:	9308      	str	r3, [sp, #32]
  40b412:	f7fe fc69 	bl	409ce8 <__aeabi_ui2d>
  40b416:	f1ba 0f10 	cmp.w	sl, #16
  40b41a:	bfb4      	ite	lt
  40b41c:	46d0      	movlt	r8, sl
  40b41e:	f04f 0810 	movge.w	r8, #16
  40b422:	2e00      	cmp	r6, #0
  40b424:	bf08      	it	eq
  40b426:	4656      	moveq	r6, sl
  40b428:	f1b8 0f09 	cmp.w	r8, #9
  40b42c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b430:	dd13      	ble.n	40b45a <_strtod_r+0x1c2>
  40b432:	4ba0      	ldr	r3, [pc, #640]	; (40b6b4 <_strtod_r+0x41c>)
  40b434:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40b438:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
  40b43c:	f7fe fcca 	bl	409dd4 <__aeabi_dmul>
  40b440:	4604      	mov	r4, r0
  40b442:	4638      	mov	r0, r7
  40b444:	460d      	mov	r5, r1
  40b446:	f7fe fc4f 	bl	409ce8 <__aeabi_ui2d>
  40b44a:	4602      	mov	r2, r0
  40b44c:	460b      	mov	r3, r1
  40b44e:	4620      	mov	r0, r4
  40b450:	4629      	mov	r1, r5
  40b452:	f7fe fb0d 	bl	409a70 <__adddf3>
  40b456:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b45a:	f1ba 0f0f 	cmp.w	sl, #15
  40b45e:	f300 812b 	bgt.w	40b6b8 <_strtod_r+0x420>
  40b462:	9908      	ldr	r1, [sp, #32]
  40b464:	2900      	cmp	r1, #0
  40b466:	f000 80ac 	beq.w	40b5c2 <_strtod_r+0x32a>
  40b46a:	f340 8581 	ble.w	40bf70 <_strtod_r+0xcd8>
  40b46e:	9a08      	ldr	r2, [sp, #32]
  40b470:	2a16      	cmp	r2, #22
  40b472:	f300 84f1 	bgt.w	40be58 <_strtod_r+0xbc0>
  40b476:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40b47a:	498e      	ldr	r1, [pc, #568]	; (40b6b4 <_strtod_r+0x41c>)
  40b47c:	9808      	ldr	r0, [sp, #32]
  40b47e:	eb01 0ac0 	add.w	sl, r1, r0, lsl #3
  40b482:	e9da 0100 	ldrd	r0, r1, [sl]
  40b486:	f7fe fca5 	bl	409dd4 <__aeabi_dmul>
  40b48a:	4680      	mov	r8, r0
  40b48c:	4689      	mov	r9, r1
  40b48e:	e759      	b.n	40b344 <_strtod_r+0xac>
  40b490:	4640      	mov	r0, r8
  40b492:	f109 4100 	add.w	r1, r9, #2147483648	; 0x80000000
  40b496:	b01f      	add	sp, #124	; 0x7c
  40b498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b49c:	4633      	mov	r3, r6
  40b49e:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  40b4a2:	2a08      	cmp	r2, #8
  40b4a4:	f240 833d 	bls.w	40bb22 <_strtod_r+0x88a>
  40b4a8:	f024 0220 	bic.w	r2, r4, #32
  40b4ac:	2a45      	cmp	r2, #69	; 0x45
  40b4ae:	4618      	mov	r0, r3
  40b4b0:	f43f af36 	beq.w	40b320 <_strtod_r+0x88>
  40b4b4:	2101      	movs	r1, #1
  40b4b6:	910b      	str	r1, [sp, #44]	; 0x2c
  40b4b8:	2800      	cmp	r0, #0
  40b4ba:	d171      	bne.n	40b5a0 <_strtod_r+0x308>
  40b4bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b4be:	2b00      	cmp	r3, #0
  40b4c0:	d16e      	bne.n	40b5a0 <_strtod_r+0x308>
  40b4c2:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40b4c4:	2800      	cmp	r0, #0
  40b4c6:	f47f af36 	bne.w	40b336 <_strtod_r+0x9e>
  40b4ca:	3c49      	subs	r4, #73	; 0x49
  40b4cc:	2c25      	cmp	r4, #37	; 0x25
  40b4ce:	f63f af32 	bhi.w	40b336 <_strtod_r+0x9e>
  40b4d2:	a101      	add	r1, pc, #4	; (adr r1, 40b4d8 <_strtod_r+0x240>)
  40b4d4:	f851 f024 	ldr.w	pc, [r1, r4, lsl #2]
  40b4d8:	0040bb9d 	.word	0x0040bb9d
  40b4dc:	0040b337 	.word	0x0040b337
  40b4e0:	0040b337 	.word	0x0040b337
  40b4e4:	0040b337 	.word	0x0040b337
  40b4e8:	0040b337 	.word	0x0040b337
  40b4ec:	0040bb65 	.word	0x0040bb65
  40b4f0:	0040b337 	.word	0x0040b337
  40b4f4:	0040b337 	.word	0x0040b337
  40b4f8:	0040b337 	.word	0x0040b337
  40b4fc:	0040b337 	.word	0x0040b337
  40b500:	0040b337 	.word	0x0040b337
  40b504:	0040b337 	.word	0x0040b337
  40b508:	0040b337 	.word	0x0040b337
  40b50c:	0040b337 	.word	0x0040b337
  40b510:	0040b337 	.word	0x0040b337
  40b514:	0040b337 	.word	0x0040b337
  40b518:	0040b337 	.word	0x0040b337
  40b51c:	0040b337 	.word	0x0040b337
  40b520:	0040b337 	.word	0x0040b337
  40b524:	0040b337 	.word	0x0040b337
  40b528:	0040b337 	.word	0x0040b337
  40b52c:	0040b337 	.word	0x0040b337
  40b530:	0040b337 	.word	0x0040b337
  40b534:	0040b337 	.word	0x0040b337
  40b538:	0040b337 	.word	0x0040b337
  40b53c:	0040b337 	.word	0x0040b337
  40b540:	0040b337 	.word	0x0040b337
  40b544:	0040b337 	.word	0x0040b337
  40b548:	0040b337 	.word	0x0040b337
  40b54c:	0040b337 	.word	0x0040b337
  40b550:	0040b337 	.word	0x0040b337
  40b554:	0040b337 	.word	0x0040b337
  40b558:	0040bb9d 	.word	0x0040bb9d
  40b55c:	0040b337 	.word	0x0040b337
  40b560:	0040b337 	.word	0x0040b337
  40b564:	0040b337 	.word	0x0040b337
  40b568:	0040b337 	.word	0x0040b337
  40b56c:	0040bb65 	.word	0x0040bb65
  40b570:	2000      	movs	r0, #0
  40b572:	2c30      	cmp	r4, #48	; 0x30
  40b574:	9007      	str	r0, [sp, #28]
  40b576:	f47f aefd 	bne.w	40b374 <_strtod_r+0xdc>
  40b57a:	7873      	ldrb	r3, [r6, #1]
  40b57c:	2b58      	cmp	r3, #88	; 0x58
  40b57e:	f000 8337 	beq.w	40bbf0 <_strtod_r+0x958>
  40b582:	2b78      	cmp	r3, #120	; 0x78
  40b584:	f000 8334 	beq.w	40bbf0 <_strtod_r+0x958>
  40b588:	3601      	adds	r6, #1
  40b58a:	9619      	str	r6, [sp, #100]	; 0x64
  40b58c:	4633      	mov	r3, r6
  40b58e:	f816 4b01 	ldrb.w	r4, [r6], #1
  40b592:	2c30      	cmp	r4, #48	; 0x30
  40b594:	d0f9      	beq.n	40b58a <_strtod_r+0x2f2>
  40b596:	b11c      	cbz	r4, 40b5a0 <_strtod_r+0x308>
  40b598:	9306      	str	r3, [sp, #24]
  40b59a:	2301      	movs	r3, #1
  40b59c:	930a      	str	r3, [sp, #40]	; 0x28
  40b59e:	e6ec      	b.n	40b37a <_strtod_r+0xe2>
  40b5a0:	f04f 0800 	mov.w	r8, #0
  40b5a4:	f04f 0900 	mov.w	r9, #0
  40b5a8:	e6cc      	b.n	40b344 <_strtod_r+0xac>
  40b5aa:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40b5ae:	f04f 30ff 	mov.w	r0, #4294967295
  40b5b2:	9303      	str	r3, [sp, #12]
  40b5b4:	9002      	str	r0, [sp, #8]
  40b5b6:	0722      	lsls	r2, r4, #28
  40b5b8:	bf42      	ittt	mi
  40b5ba:	9903      	ldrmi	r1, [sp, #12]
  40b5bc:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
  40b5c0:	9103      	strmi	r1, [sp, #12]
  40b5c2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40b5c6:	e6bd      	b.n	40b344 <_strtod_r+0xac>
  40b5c8:	f1ba 0f00 	cmp.w	sl, #0
  40b5cc:	f43f aeac 	beq.w	40b328 <_strtod_r+0x90>
  40b5d0:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40b5d2:	1c6a      	adds	r2, r5, #1
  40b5d4:	9219      	str	r2, [sp, #100]	; 0x64
  40b5d6:	786c      	ldrb	r4, [r5, #1]
  40b5d8:	2c2b      	cmp	r4, #43	; 0x2b
  40b5da:	f000 824b 	beq.w	40ba74 <_strtod_r+0x7dc>
  40b5de:	2c2d      	cmp	r4, #45	; 0x2d
  40b5e0:	f040 8245 	bne.w	40ba6e <_strtod_r+0x7d6>
  40b5e4:	2101      	movs	r1, #1
  40b5e6:	9108      	str	r1, [sp, #32]
  40b5e8:	1caa      	adds	r2, r5, #2
  40b5ea:	9219      	str	r2, [sp, #100]	; 0x64
  40b5ec:	78ac      	ldrb	r4, [r5, #2]
  40b5ee:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40b5f2:	2a09      	cmp	r2, #9
  40b5f4:	f200 81e5 	bhi.w	40b9c2 <_strtod_r+0x72a>
  40b5f8:	2c30      	cmp	r4, #48	; 0x30
  40b5fa:	d106      	bne.n	40b60a <_strtod_r+0x372>
  40b5fc:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40b5fe:	3201      	adds	r2, #1
  40b600:	9219      	str	r2, [sp, #100]	; 0x64
  40b602:	f812 4b01 	ldrb.w	r4, [r2], #1
  40b606:	2c30      	cmp	r4, #48	; 0x30
  40b608:	d0fa      	beq.n	40b600 <_strtod_r+0x368>
  40b60a:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  40b60e:	2a08      	cmp	r2, #8
  40b610:	f63f aef8 	bhi.w	40b404 <_strtod_r+0x16c>
  40b614:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40b616:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
  40b61a:	f102 0801 	add.w	r8, r2, #1
  40b61e:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
  40b622:	7854      	ldrb	r4, [r2, #1]
  40b624:	920e      	str	r2, [sp, #56]	; 0x38
  40b626:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40b62a:	2a09      	cmp	r2, #9
  40b62c:	d811      	bhi.n	40b652 <_strtod_r+0x3ba>
  40b62e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40b630:	f102 0c02 	add.w	ip, r2, #2
  40b634:	4662      	mov	r2, ip
  40b636:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40b63a:	9219      	str	r2, [sp, #100]	; 0x64
  40b63c:	eb04 0141 	add.w	r1, r4, r1, lsl #1
  40b640:	4690      	mov	r8, r2
  40b642:	f812 4b01 	ldrb.w	r4, [r2], #1
  40b646:	3930      	subs	r1, #48	; 0x30
  40b648:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
  40b64c:	f1bc 0f09 	cmp.w	ip, #9
  40b650:	d9f1      	bls.n	40b636 <_strtod_r+0x39e>
  40b652:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40b654:	ebc2 0808 	rsb	r8, r2, r8
  40b658:	f1b8 0f08 	cmp.w	r8, #8
  40b65c:	f300 83f4 	bgt.w	40be48 <_strtod_r+0xbb0>
  40b660:	f644 621f 	movw	r2, #19999	; 0x4e1f
  40b664:	4291      	cmp	r1, r2
  40b666:	bfa8      	it	ge
  40b668:	4611      	movge	r1, r2
  40b66a:	9a08      	ldr	r2, [sp, #32]
  40b66c:	2a00      	cmp	r2, #0
  40b66e:	f43f aeca 	beq.w	40b406 <_strtod_r+0x16e>
  40b672:	4249      	negs	r1, r1
  40b674:	f1ba 0f00 	cmp.w	sl, #0
  40b678:	f47f aec8 	bne.w	40b40c <_strtod_r+0x174>
  40b67c:	e71c      	b.n	40b4b8 <_strtod_r+0x220>
  40b67e:	4658      	mov	r0, fp
  40b680:	9c19      	ldr	r4, [sp, #100]	; 0x64
  40b682:	f005 f82f 	bl	4106e4 <_localeconv_r>
  40b686:	6800      	ldr	r0, [r0, #0]
  40b688:	f7ff fd28 	bl	40b0dc <strlen>
  40b68c:	1823      	adds	r3, r4, r0
  40b68e:	9319      	str	r3, [sp, #100]	; 0x64
  40b690:	5c24      	ldrb	r4, [r4, r0]
  40b692:	2e00      	cmp	r6, #0
  40b694:	f040 81c4 	bne.w	40ba20 <_strtod_r+0x788>
  40b698:	2c30      	cmp	r4, #48	; 0x30
  40b69a:	f47f aeff 	bne.w	40b49c <_strtod_r+0x204>
  40b69e:	461a      	mov	r2, r3
  40b6a0:	4633      	mov	r3, r6
  40b6a2:	e000      	b.n	40b6a6 <_strtod_r+0x40e>
  40b6a4:	460a      	mov	r2, r1
  40b6a6:	1c51      	adds	r1, r2, #1
  40b6a8:	9119      	str	r1, [sp, #100]	; 0x64
  40b6aa:	7854      	ldrb	r4, [r2, #1]
  40b6ac:	3301      	adds	r3, #1
  40b6ae:	2c30      	cmp	r4, #48	; 0x30
  40b6b0:	d0f8      	beq.n	40b6a4 <_strtod_r+0x40c>
  40b6b2:	e6f4      	b.n	40b49e <_strtod_r+0x206>
  40b6b4:	00413698 	.word	0x00413698
  40b6b8:	9b08      	ldr	r3, [sp, #32]
  40b6ba:	ebc8 080a 	rsb	r8, r8, sl
  40b6be:	4498      	add	r8, r3
  40b6c0:	f1b8 0f00 	cmp.w	r8, #0
  40b6c4:	f340 836b 	ble.w	40bd9e <_strtod_r+0xb06>
  40b6c8:	f018 010f 	ands.w	r1, r8, #15
  40b6cc:	d00a      	beq.n	40b6e4 <_strtod_r+0x44c>
  40b6ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40b6d2:	48a7      	ldr	r0, [pc, #668]	; (40b970 <_strtod_r+0x6d8>)
  40b6d4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  40b6d8:	e9d1 0100 	ldrd	r0, r1, [r1]
  40b6dc:	f7fe fb7a 	bl	409dd4 <__aeabi_dmul>
  40b6e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b6e4:	f038 040f 	bics.w	r4, r8, #15
  40b6e8:	f040 81ca 	bne.w	40ba80 <_strtod_r+0x7e8>
  40b6ec:	2000      	movs	r0, #0
  40b6ee:	900a      	str	r0, [sp, #40]	; 0x28
  40b6f0:	f8cd 9000 	str.w	r9, [sp]
  40b6f4:	9906      	ldr	r1, [sp, #24]
  40b6f6:	4632      	mov	r2, r6
  40b6f8:	4653      	mov	r3, sl
  40b6fa:	4658      	mov	r0, fp
  40b6fc:	f005 fc38 	bl	410f70 <__s2b>
  40b700:	900b      	str	r0, [sp, #44]	; 0x2c
  40b702:	2800      	cmp	r0, #0
  40b704:	f000 82d7 	beq.w	40bcb6 <_strtod_r+0xa1e>
  40b708:	9b08      	ldr	r3, [sp, #32]
  40b70a:	9908      	ldr	r1, [sp, #32]
  40b70c:	2000      	movs	r0, #0
  40b70e:	2b00      	cmp	r3, #0
  40b710:	f1c3 0300 	rsb	r3, r3, #0
  40b714:	bfa8      	it	ge
  40b716:	4603      	movge	r3, r0
  40b718:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  40b71c:	9006      	str	r0, [sp, #24]
  40b71e:	930e      	str	r3, [sp, #56]	; 0x38
  40b720:	910f      	str	r1, [sp, #60]	; 0x3c
  40b722:	4607      	mov	r7, r0
  40b724:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40b726:	4658      	mov	r0, fp
  40b728:	6851      	ldr	r1, [r2, #4]
  40b72a:	f005 fba7 	bl	410e7c <_Balloc>
  40b72e:	4606      	mov	r6, r0
  40b730:	2800      	cmp	r0, #0
  40b732:	f000 82ce 	beq.w	40bcd2 <_strtod_r+0xa3a>
  40b736:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40b738:	6903      	ldr	r3, [r0, #16]
  40b73a:	f106 000c 	add.w	r0, r6, #12
  40b73e:	1c9a      	adds	r2, r3, #2
  40b740:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40b742:	0092      	lsls	r2, r2, #2
  40b744:	f103 010c 	add.w	r1, r3, #12
  40b748:	f7ff f9c2 	bl	40aad0 <memcpy>
  40b74c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40b750:	e9cd 0108 	strd	r0, r1, [sp, #32]
  40b754:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  40b758:	a81b      	add	r0, sp, #108	; 0x6c
  40b75a:	a91c      	add	r1, sp, #112	; 0x70
  40b75c:	e88d 0003 	stmia.w	sp, {r0, r1}
  40b760:	4658      	mov	r0, fp
  40b762:	f005 feff 	bl	411564 <__d2b>
  40b766:	901a      	str	r0, [sp, #104]	; 0x68
  40b768:	2800      	cmp	r0, #0
  40b76a:	f000 8413 	beq.w	40bf94 <_strtod_r+0xcfc>
  40b76e:	4658      	mov	r0, fp
  40b770:	2101      	movs	r1, #1
  40b772:	f005 fc97 	bl	4110a4 <__i2b>
  40b776:	4607      	mov	r7, r0
  40b778:	2800      	cmp	r0, #0
  40b77a:	f000 82aa 	beq.w	40bcd2 <_strtod_r+0xa3a>
  40b77e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  40b780:	2b00      	cmp	r3, #0
  40b782:	f2c0 8111 	blt.w	40b9a8 <_strtod_r+0x710>
  40b786:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  40b78a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40b78c:	4499      	add	r9, r3
  40b78e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40b790:	991c      	ldr	r1, [sp, #112]	; 0x70
  40b792:	1a9b      	subs	r3, r3, r2
  40b794:	440b      	add	r3, r1
  40b796:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
  40b79a:	4293      	cmp	r3, r2
  40b79c:	f1c1 0a36 	rsb	sl, r1, #54	; 0x36
  40b7a0:	f280 80da 	bge.w	40b958 <_strtod_r+0x6c0>
  40b7a4:	1ad2      	subs	r2, r2, r3
  40b7a6:	2a1f      	cmp	r2, #31
  40b7a8:	ebc2 0a0a 	rsb	sl, r2, sl
  40b7ac:	f300 8101 	bgt.w	40b9b2 <_strtod_r+0x71a>
  40b7b0:	f04f 0801 	mov.w	r8, #1
  40b7b4:	fa08 f802 	lsl.w	r8, r8, r2
  40b7b8:	2300      	movs	r3, #0
  40b7ba:	930c      	str	r3, [sp, #48]	; 0x30
  40b7bc:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b7be:	4455      	add	r5, sl
  40b7c0:	44ca      	add	sl, r9
  40b7c2:	45ca      	cmp	sl, r9
  40b7c4:	bfb4      	ite	lt
  40b7c6:	4653      	movlt	r3, sl
  40b7c8:	464b      	movge	r3, r9
  40b7ca:	4405      	add	r5, r0
  40b7cc:	42ab      	cmp	r3, r5
  40b7ce:	bfa8      	it	ge
  40b7d0:	462b      	movge	r3, r5
  40b7d2:	2b00      	cmp	r3, #0
  40b7d4:	dd04      	ble.n	40b7e0 <_strtod_r+0x548>
  40b7d6:	ebc3 0a0a 	rsb	sl, r3, sl
  40b7da:	1aed      	subs	r5, r5, r3
  40b7dc:	ebc3 0909 	rsb	r9, r3, r9
  40b7e0:	990e      	ldr	r1, [sp, #56]	; 0x38
  40b7e2:	b1b1      	cbz	r1, 40b812 <_strtod_r+0x57a>
  40b7e4:	4639      	mov	r1, r7
  40b7e6:	4658      	mov	r0, fp
  40b7e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40b7ea:	f005 fd03 	bl	4111f4 <__pow5mult>
  40b7ee:	4607      	mov	r7, r0
  40b7f0:	2800      	cmp	r0, #0
  40b7f2:	f000 826e 	beq.w	40bcd2 <_strtod_r+0xa3a>
  40b7f6:	4658      	mov	r0, fp
  40b7f8:	4639      	mov	r1, r7
  40b7fa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40b7fc:	f005 fc5c 	bl	4110b8 <__multiply>
  40b800:	4604      	mov	r4, r0
  40b802:	2800      	cmp	r0, #0
  40b804:	f000 8265 	beq.w	40bcd2 <_strtod_r+0xa3a>
  40b808:	4658      	mov	r0, fp
  40b80a:	991a      	ldr	r1, [sp, #104]	; 0x68
  40b80c:	f005 fb5c 	bl	410ec8 <_Bfree>
  40b810:	941a      	str	r4, [sp, #104]	; 0x68
  40b812:	f1ba 0f00 	cmp.w	sl, #0
  40b816:	dd08      	ble.n	40b82a <_strtod_r+0x592>
  40b818:	4652      	mov	r2, sl
  40b81a:	4658      	mov	r0, fp
  40b81c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40b81e:	f005 fd37 	bl	411290 <__lshift>
  40b822:	901a      	str	r0, [sp, #104]	; 0x68
  40b824:	2800      	cmp	r0, #0
  40b826:	f000 83b5 	beq.w	40bf94 <_strtod_r+0xcfc>
  40b82a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b82c:	b142      	cbz	r2, 40b840 <_strtod_r+0x5a8>
  40b82e:	4631      	mov	r1, r6
  40b830:	4658      	mov	r0, fp
  40b832:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b834:	f005 fcde 	bl	4111f4 <__pow5mult>
  40b838:	4606      	mov	r6, r0
  40b83a:	2800      	cmp	r0, #0
  40b83c:	f000 8249 	beq.w	40bcd2 <_strtod_r+0xa3a>
  40b840:	2d00      	cmp	r5, #0
  40b842:	dd08      	ble.n	40b856 <_strtod_r+0x5be>
  40b844:	4631      	mov	r1, r6
  40b846:	462a      	mov	r2, r5
  40b848:	4658      	mov	r0, fp
  40b84a:	f005 fd21 	bl	411290 <__lshift>
  40b84e:	4606      	mov	r6, r0
  40b850:	2800      	cmp	r0, #0
  40b852:	f000 823e 	beq.w	40bcd2 <_strtod_r+0xa3a>
  40b856:	f1b9 0f00 	cmp.w	r9, #0
  40b85a:	dd08      	ble.n	40b86e <_strtod_r+0x5d6>
  40b85c:	4639      	mov	r1, r7
  40b85e:	464a      	mov	r2, r9
  40b860:	4658      	mov	r0, fp
  40b862:	f005 fd15 	bl	411290 <__lshift>
  40b866:	4607      	mov	r7, r0
  40b868:	2800      	cmp	r0, #0
  40b86a:	f000 8232 	beq.w	40bcd2 <_strtod_r+0xa3a>
  40b86e:	4658      	mov	r0, fp
  40b870:	991a      	ldr	r1, [sp, #104]	; 0x68
  40b872:	4632      	mov	r2, r6
  40b874:	f005 fd8e 	bl	411394 <__mdiff>
  40b878:	9006      	str	r0, [sp, #24]
  40b87a:	2800      	cmp	r0, #0
  40b87c:	f000 8229 	beq.w	40bcd2 <_strtod_r+0xa3a>
  40b880:	9906      	ldr	r1, [sp, #24]
  40b882:	2300      	movs	r3, #0
  40b884:	f8d1 a00c 	ldr.w	sl, [r1, #12]
  40b888:	60cb      	str	r3, [r1, #12]
  40b88a:	4639      	mov	r1, r7
  40b88c:	f005 fd5e 	bl	41134c <__mcmp>
  40b890:	2800      	cmp	r0, #0
  40b892:	f2c0 83cc 	blt.w	40c02e <_strtod_r+0xd96>
  40b896:	f000 8389 	beq.w	40bfac <_strtod_r+0xd14>
  40b89a:	9806      	ldr	r0, [sp, #24]
  40b89c:	4639      	mov	r1, r7
  40b89e:	f005 febf 	bl	411620 <__ratio>
  40b8a2:	2200      	movs	r2, #0
  40b8a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40b8a8:	4604      	mov	r4, r0
  40b8aa:	460d      	mov	r5, r1
  40b8ac:	f7fe fd0e 	bl	40a2cc <__aeabi_dcmple>
  40b8b0:	2800      	cmp	r0, #0
  40b8b2:	d065      	beq.n	40b980 <_strtod_r+0x6e8>
  40b8b4:	f1ba 0f00 	cmp.w	sl, #0
  40b8b8:	f000 808f 	beq.w	40b9da <_strtod_r+0x742>
  40b8bc:	4d2d      	ldr	r5, [pc, #180]	; (40b974 <_strtod_r+0x6dc>)
  40b8be:	2400      	movs	r4, #0
  40b8c0:	4622      	mov	r2, r4
  40b8c2:	462b      	mov	r3, r5
  40b8c4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  40b8c8:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40b8cc:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 40b97c <_strtod_r+0x6e4>
  40b8d0:	4b29      	ldr	r3, [pc, #164]	; (40b978 <_strtod_r+0x6e0>)
  40b8d2:	ea09 0808 	and.w	r8, r9, r8
  40b8d6:	4598      	cmp	r8, r3
  40b8d8:	f000 81c0 	beq.w	40bc5c <_strtod_r+0x9c4>
  40b8dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40b8de:	b182      	cbz	r2, 40b902 <_strtod_r+0x66a>
  40b8e0:	f1b8 6fd4 	cmp.w	r8, #111149056	; 0x6a00000
  40b8e4:	d80d      	bhi.n	40b902 <_strtod_r+0x66a>
  40b8e6:	a320      	add	r3, pc, #128	; (adr r3, 40b968 <_strtod_r+0x6d0>)
  40b8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  40b8ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40b8f0:	f7fe fcec 	bl	40a2cc <__aeabi_dcmple>
  40b8f4:	2800      	cmp	r0, #0
  40b8f6:	f040 811d 	bne.w	40bb34 <_strtod_r+0x89c>
  40b8fa:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
  40b8fe:	ebc8 0503 	rsb	r5, r8, r3
  40b902:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40b906:	f005 fdb1 	bl	41146c <__ulp>
  40b90a:	4602      	mov	r2, r0
  40b90c:	460b      	mov	r3, r1
  40b90e:	4620      	mov	r0, r4
  40b910:	4629      	mov	r1, r5
  40b912:	f7fe fa5f 	bl	409dd4 <__aeabi_dmul>
  40b916:	4602      	mov	r2, r0
  40b918:	460b      	mov	r3, r1
  40b91a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40b91e:	f7fe f8a7 	bl	409a70 <__adddf3>
  40b922:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b926:	9c03      	ldr	r4, [sp, #12]
  40b928:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b92a:	b921      	cbnz	r1, 40b936 <_strtod_r+0x69e>
  40b92c:	4b13      	ldr	r3, [pc, #76]	; (40b97c <_strtod_r+0x6e4>)
  40b92e:	4023      	ands	r3, r4
  40b930:	4598      	cmp	r8, r3
  40b932:	f000 81ee 	beq.w	40bd12 <_strtod_r+0xa7a>
  40b936:	4658      	mov	r0, fp
  40b938:	991a      	ldr	r1, [sp, #104]	; 0x68
  40b93a:	f005 fac5 	bl	410ec8 <_Bfree>
  40b93e:	4658      	mov	r0, fp
  40b940:	4631      	mov	r1, r6
  40b942:	f005 fac1 	bl	410ec8 <_Bfree>
  40b946:	4658      	mov	r0, fp
  40b948:	4639      	mov	r1, r7
  40b94a:	f005 fabd 	bl	410ec8 <_Bfree>
  40b94e:	4658      	mov	r0, fp
  40b950:	9906      	ldr	r1, [sp, #24]
  40b952:	f005 fab9 	bl	410ec8 <_Bfree>
  40b956:	e6e5      	b.n	40b724 <_strtod_r+0x48c>
  40b958:	2300      	movs	r3, #0
  40b95a:	930c      	str	r3, [sp, #48]	; 0x30
  40b95c:	f04f 0801 	mov.w	r8, #1
  40b960:	e72c      	b.n	40b7bc <_strtod_r+0x524>
  40b962:	bf00      	nop
  40b964:	f3af 8000 	nop.w
  40b968:	ffc00000 	.word	0xffc00000
  40b96c:	41dfffff 	.word	0x41dfffff
  40b970:	00413698 	.word	0x00413698
  40b974:	3ff00000 	.word	0x3ff00000
  40b978:	7fe00000 	.word	0x7fe00000
  40b97c:	7ff00000 	.word	0x7ff00000
  40b980:	4620      	mov	r0, r4
  40b982:	4629      	mov	r1, r5
  40b984:	2200      	movs	r2, #0
  40b986:	4ba8      	ldr	r3, [pc, #672]	; (40bc28 <_strtod_r+0x990>)
  40b988:	f7fe fa24 	bl	409dd4 <__aeabi_dmul>
  40b98c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40b990:	f1ba 0f00 	cmp.w	sl, #0
  40b994:	d11c      	bne.n	40b9d0 <_strtod_r+0x738>
  40b996:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40b99a:	9010      	str	r0, [sp, #64]	; 0x40
  40b99c:	9111      	str	r1, [sp, #68]	; 0x44
  40b99e:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40b9a2:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40b9a6:	e791      	b.n	40b8cc <_strtod_r+0x634>
  40b9a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40b9aa:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  40b9ae:	1acd      	subs	r5, r1, r3
  40b9b0:	e6ed      	b.n	40b78e <_strtod_r+0x4f6>
  40b9b2:	4c9e      	ldr	r4, [pc, #632]	; (40bc2c <_strtod_r+0x994>)
  40b9b4:	f04f 0801 	mov.w	r8, #1
  40b9b8:	1ae4      	subs	r4, r4, r3
  40b9ba:	fa08 f404 	lsl.w	r4, r8, r4
  40b9be:	940c      	str	r4, [sp, #48]	; 0x30
  40b9c0:	e6fc      	b.n	40b7bc <_strtod_r+0x524>
  40b9c2:	9519      	str	r5, [sp, #100]	; 0x64
  40b9c4:	2100      	movs	r1, #0
  40b9c6:	f1ba 0f00 	cmp.w	sl, #0
  40b9ca:	f47f ad1f 	bne.w	40b40c <_strtod_r+0x174>
  40b9ce:	e573      	b.n	40b4b8 <_strtod_r+0x220>
  40b9d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  40b9d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  40b9d8:	e7e1      	b.n	40b99e <_strtod_r+0x706>
  40b9da:	9b02      	ldr	r3, [sp, #8]
  40b9dc:	2b00      	cmp	r3, #0
  40b9de:	f040 8093 	bne.w	40bb08 <_strtod_r+0x870>
  40b9e2:	9803      	ldr	r0, [sp, #12]
  40b9e4:	f3c0 0313 	ubfx	r3, r0, #0, #20
  40b9e8:	4681      	mov	r9, r0
  40b9ea:	2b00      	cmp	r3, #0
  40b9ec:	f040 8092 	bne.w	40bb14 <_strtod_r+0x87c>
  40b9f0:	4620      	mov	r0, r4
  40b9f2:	4629      	mov	r1, r5
  40b9f4:	2200      	movs	r2, #0
  40b9f6:	4b8e      	ldr	r3, [pc, #568]	; (40bc30 <_strtod_r+0x998>)
  40b9f8:	f7fe fc5e 	bl	40a2b8 <__aeabi_dcmplt>
  40b9fc:	2800      	cmp	r0, #0
  40b9fe:	f040 8356 	bne.w	40c0ae <_strtod_r+0xe16>
  40ba02:	4620      	mov	r0, r4
  40ba04:	4629      	mov	r1, r5
  40ba06:	2200      	movs	r2, #0
  40ba08:	4b87      	ldr	r3, [pc, #540]	; (40bc28 <_strtod_r+0x990>)
  40ba0a:	f7fe f9e3 	bl	409dd4 <__aeabi_dmul>
  40ba0e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40ba12:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40ba16:	9016      	str	r0, [sp, #88]	; 0x58
  40ba18:	9117      	str	r1, [sp, #92]	; 0x5c
  40ba1a:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40ba1e:	e755      	b.n	40b8cc <_strtod_r+0x634>
  40ba20:	4640      	mov	r0, r8
  40ba22:	4643      	mov	r3, r8
  40ba24:	46b2      	mov	sl, r6
  40ba26:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40ba2a:	2a09      	cmp	r2, #9
  40ba2c:	d825      	bhi.n	40ba7a <_strtod_r+0x7e2>
  40ba2e:	9c19      	ldr	r4, [sp, #100]	; 0x64
  40ba30:	3001      	adds	r0, #1
  40ba32:	2a00      	cmp	r2, #0
  40ba34:	f000 81af 	beq.w	40bd96 <_strtod_r+0xafe>
  40ba38:	2801      	cmp	r0, #1
  40ba3a:	4403      	add	r3, r0
  40ba3c:	f000 81a0 	beq.w	40bd80 <_strtod_r+0xae8>
  40ba40:	4450      	add	r0, sl
  40ba42:	3801      	subs	r0, #1
  40ba44:	e006      	b.n	40ba54 <_strtod_r+0x7bc>
  40ba46:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  40ba4a:	ea4f 0949 	mov.w	r9, r9, lsl #1
  40ba4e:	4582      	cmp	sl, r0
  40ba50:	f000 8197 	beq.w	40bd82 <_strtod_r+0xaea>
  40ba54:	f10a 0a01 	add.w	sl, sl, #1
  40ba58:	f10a 31ff 	add.w	r1, sl, #4294967295
  40ba5c:	2908      	cmp	r1, #8
  40ba5e:	ddf2      	ble.n	40ba46 <_strtod_r+0x7ae>
  40ba60:	f1ba 0f10 	cmp.w	sl, #16
  40ba64:	bfdc      	itt	le
  40ba66:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  40ba6a:	007f      	lslle	r7, r7, #1
  40ba6c:	e7ef      	b.n	40ba4e <_strtod_r+0x7b6>
  40ba6e:	2200      	movs	r2, #0
  40ba70:	9208      	str	r2, [sp, #32]
  40ba72:	e5bc      	b.n	40b5ee <_strtod_r+0x356>
  40ba74:	2100      	movs	r1, #0
  40ba76:	9108      	str	r1, [sp, #32]
  40ba78:	e5b6      	b.n	40b5e8 <_strtod_r+0x350>
  40ba7a:	2201      	movs	r2, #1
  40ba7c:	920b      	str	r2, [sp, #44]	; 0x2c
  40ba7e:	e4bc      	b.n	40b3fa <_strtod_r+0x162>
  40ba80:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
  40ba84:	f300 8117 	bgt.w	40bcb6 <_strtod_r+0xa1e>
  40ba88:	1124      	asrs	r4, r4, #4
  40ba8a:	2c01      	cmp	r4, #1
  40ba8c:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 40bc58 <_strtod_r+0x9c0>
  40ba90:	f340 832a 	ble.w	40c0e8 <_strtod_r+0xe50>
  40ba94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40ba98:	4645      	mov	r5, r8
  40ba9a:	2700      	movs	r7, #0
  40ba9c:	f014 0f01 	tst.w	r4, #1
  40baa0:	f107 0701 	add.w	r7, r7, #1
  40baa4:	ea4f 0464 	mov.w	r4, r4, asr #1
  40baa8:	d003      	beq.n	40bab2 <_strtod_r+0x81a>
  40baaa:	e9d5 2300 	ldrd	r2, r3, [r5]
  40baae:	f7fe f991 	bl	409dd4 <__aeabi_dmul>
  40bab2:	2c01      	cmp	r4, #1
  40bab4:	f105 0508 	add.w	r5, r5, #8
  40bab8:	dcf0      	bgt.n	40ba9c <_strtod_r+0x804>
  40baba:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40babe:	9903      	ldr	r1, [sp, #12]
  40bac0:	eb08 07c7 	add.w	r7, r8, r7, lsl #3
  40bac4:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
  40bac8:	9103      	str	r1, [sp, #12]
  40baca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40bace:	e9d7 0100 	ldrd	r0, r1, [r7]
  40bad2:	f7fe f97f 	bl	409dd4 <__aeabi_dmul>
  40bad6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40bada:	9a03      	ldr	r2, [sp, #12]
  40badc:	9903      	ldr	r1, [sp, #12]
  40bade:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
  40bae2:	0d1b      	lsrs	r3, r3, #20
  40bae4:	4a53      	ldr	r2, [pc, #332]	; (40bc34 <_strtod_r+0x99c>)
  40bae6:	051b      	lsls	r3, r3, #20
  40bae8:	4293      	cmp	r3, r2
  40baea:	f200 80e4 	bhi.w	40bcb6 <_strtod_r+0xa1e>
  40baee:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
  40baf2:	4293      	cmp	r3, r2
  40baf4:	f240 82d4 	bls.w	40c0a0 <_strtod_r+0xe08>
  40baf8:	4b4f      	ldr	r3, [pc, #316]	; (40bc38 <_strtod_r+0x9a0>)
  40bafa:	2000      	movs	r0, #0
  40bafc:	f04f 31ff 	mov.w	r1, #4294967295
  40bb00:	9303      	str	r3, [sp, #12]
  40bb02:	900a      	str	r0, [sp, #40]	; 0x28
  40bb04:	9102      	str	r1, [sp, #8]
  40bb06:	e5f3      	b.n	40b6f0 <_strtod_r+0x458>
  40bb08:	9902      	ldr	r1, [sp, #8]
  40bb0a:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40bb0e:	2901      	cmp	r1, #1
  40bb10:	f000 81c9 	beq.w	40bea6 <_strtod_r+0xc0e>
  40bb14:	4946      	ldr	r1, [pc, #280]	; (40bc30 <_strtod_r+0x998>)
  40bb16:	2000      	movs	r0, #0
  40bb18:	2400      	movs	r4, #0
  40bb1a:	4d48      	ldr	r5, [pc, #288]	; (40bc3c <_strtod_r+0x9a4>)
  40bb1c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40bb20:	e6d4      	b.n	40b8cc <_strtod_r+0x634>
  40bb22:	9919      	ldr	r1, [sp, #100]	; 0x64
  40bb24:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40bb28:	9106      	str	r1, [sp, #24]
  40bb2a:	460c      	mov	r4, r1
  40bb2c:	f04f 0a00 	mov.w	sl, #0
  40bb30:	2001      	movs	r0, #1
  40bb32:	e77e      	b.n	40ba32 <_strtod_r+0x79a>
  40bb34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40bb38:	f006 fa98 	bl	41206c <__aeabi_d2uiz>
  40bb3c:	2800      	cmp	r0, #0
  40bb3e:	f000 81ad 	beq.w	40be9c <_strtod_r+0xc04>
  40bb42:	f7fe f8d1 	bl	409ce8 <__aeabi_ui2d>
  40bb46:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40bb4a:	f1ba 0f00 	cmp.w	sl, #0
  40bb4e:	f040 81a0 	bne.w	40be92 <_strtod_r+0xbfa>
  40bb52:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40bb54:	990c      	ldr	r1, [sp, #48]	; 0x30
  40bb56:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  40bb5a:	9114      	str	r1, [sp, #80]	; 0x50
  40bb5c:	9215      	str	r2, [sp, #84]	; 0x54
  40bb5e:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  40bb62:	e6ca      	b.n	40b8fa <_strtod_r+0x662>
  40bb64:	4836      	ldr	r0, [pc, #216]	; (40bc40 <_strtod_r+0x9a8>)
  40bb66:	9919      	ldr	r1, [sp, #100]	; 0x64
  40bb68:	e009      	b.n	40bb7e <_strtod_r+0x8e6>
  40bb6a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40bb6e:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  40bb72:	2c19      	cmp	r4, #25
  40bb74:	bf98      	it	ls
  40bb76:	3320      	addls	r3, #32
  40bb78:	4293      	cmp	r3, r2
  40bb7a:	f47f abdc 	bne.w	40b336 <_strtod_r+0x9e>
  40bb7e:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  40bb82:	2a00      	cmp	r2, #0
  40bb84:	d1f1      	bne.n	40bb6a <_strtod_r+0x8d2>
  40bb86:	1c4b      	adds	r3, r1, #1
  40bb88:	9319      	str	r3, [sp, #100]	; 0x64
  40bb8a:	784b      	ldrb	r3, [r1, #1]
  40bb8c:	2b28      	cmp	r3, #40	; 0x28
  40bb8e:	f000 82e1 	beq.w	40c154 <_strtod_r+0xebc>
  40bb92:	4a2c      	ldr	r2, [pc, #176]	; (40bc44 <_strtod_r+0x9ac>)
  40bb94:	2300      	movs	r3, #0
  40bb96:	9203      	str	r2, [sp, #12]
  40bb98:	9302      	str	r3, [sp, #8]
  40bb9a:	e512      	b.n	40b5c2 <_strtod_r+0x32a>
  40bb9c:	482a      	ldr	r0, [pc, #168]	; (40bc48 <_strtod_r+0x9b0>)
  40bb9e:	9919      	ldr	r1, [sp, #100]	; 0x64
  40bba0:	e009      	b.n	40bbb6 <_strtod_r+0x91e>
  40bba2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40bba6:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  40bbaa:	2c19      	cmp	r4, #25
  40bbac:	bf98      	it	ls
  40bbae:	3320      	addls	r3, #32
  40bbb0:	4293      	cmp	r3, r2
  40bbb2:	f47f abc0 	bne.w	40b336 <_strtod_r+0x9e>
  40bbb6:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  40bbba:	2a00      	cmp	r2, #0
  40bbbc:	d1f1      	bne.n	40bba2 <_strtod_r+0x90a>
  40bbbe:	9119      	str	r1, [sp, #100]	; 0x64
  40bbc0:	4c22      	ldr	r4, [pc, #136]	; (40bc4c <_strtod_r+0x9b4>)
  40bbc2:	4608      	mov	r0, r1
  40bbc4:	e009      	b.n	40bbda <_strtod_r+0x942>
  40bbc6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40bbca:	f1a3 0541 	sub.w	r5, r3, #65	; 0x41
  40bbce:	2d19      	cmp	r5, #25
  40bbd0:	bf98      	it	ls
  40bbd2:	3320      	addls	r3, #32
  40bbd4:	4293      	cmp	r3, r2
  40bbd6:	f040 8284 	bne.w	40c0e2 <_strtod_r+0xe4a>
  40bbda:	f814 2f01 	ldrb.w	r2, [r4, #1]!
  40bbde:	2a00      	cmp	r2, #0
  40bbe0:	d1f1      	bne.n	40bbc6 <_strtod_r+0x92e>
  40bbe2:	3001      	adds	r0, #1
  40bbe4:	9019      	str	r0, [sp, #100]	; 0x64
  40bbe6:	4a1a      	ldr	r2, [pc, #104]	; (40bc50 <_strtod_r+0x9b8>)
  40bbe8:	2300      	movs	r3, #0
  40bbea:	9203      	str	r2, [sp, #12]
  40bbec:	9302      	str	r3, [sp, #8]
  40bbee:	e4e8      	b.n	40b5c2 <_strtod_r+0x32a>
  40bbf0:	9907      	ldr	r1, [sp, #28]
  40bbf2:	ab1a      	add	r3, sp, #104	; 0x68
  40bbf4:	9101      	str	r1, [sp, #4]
  40bbf6:	9300      	str	r3, [sp, #0]
  40bbf8:	4658      	mov	r0, fp
  40bbfa:	a919      	add	r1, sp, #100	; 0x64
  40bbfc:	4a15      	ldr	r2, [pc, #84]	; (40bc54 <_strtod_r+0x9bc>)
  40bbfe:	ab1b      	add	r3, sp, #108	; 0x6c
  40bc00:	f004 fa06 	bl	410010 <__gethex>
  40bc04:	f010 0507 	ands.w	r5, r0, #7
  40bc08:	4604      	mov	r4, r0
  40bc0a:	f43f acc9 	beq.w	40b5a0 <_strtod_r+0x308>
  40bc0e:	2d06      	cmp	r5, #6
  40bc10:	f040 8157 	bne.w	40bec2 <_strtod_r+0xc2a>
  40bc14:	3601      	adds	r6, #1
  40bc16:	2200      	movs	r2, #0
  40bc18:	9619      	str	r6, [sp, #100]	; 0x64
  40bc1a:	f04f 0800 	mov.w	r8, #0
  40bc1e:	f04f 0900 	mov.w	r9, #0
  40bc22:	9207      	str	r2, [sp, #28]
  40bc24:	f7ff bb8e 	b.w	40b344 <_strtod_r+0xac>
  40bc28:	3fe00000 	.word	0x3fe00000
  40bc2c:	fffffbe3 	.word	0xfffffbe3
  40bc30:	3ff00000 	.word	0x3ff00000
  40bc34:	7ca00000 	.word	0x7ca00000
  40bc38:	7fefffff 	.word	0x7fefffff
  40bc3c:	bff00000 	.word	0xbff00000
  40bc40:	004134b3 	.word	0x004134b3
  40bc44:	fff80000 	.word	0xfff80000
  40bc48:	004134a7 	.word	0x004134a7
  40bc4c:	004134ab 	.word	0x004134ab
  40bc50:	7ff00000 	.word	0x7ff00000
  40bc54:	00413494 	.word	0x00413494
  40bc58:	00413760 	.word	0x00413760
  40bc5c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
  40bc60:	f8cd 900c 	str.w	r9, [sp, #12]
  40bc64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40bc68:	f005 fc00 	bl	41146c <__ulp>
  40bc6c:	4602      	mov	r2, r0
  40bc6e:	460b      	mov	r3, r1
  40bc70:	4620      	mov	r0, r4
  40bc72:	4629      	mov	r1, r5
  40bc74:	f7fe f8ae 	bl	409dd4 <__aeabi_dmul>
  40bc78:	4602      	mov	r2, r0
  40bc7a:	460b      	mov	r3, r1
  40bc7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40bc80:	f7fd fef6 	bl	409a70 <__adddf3>
  40bc84:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40bc88:	9903      	ldr	r1, [sp, #12]
  40bc8a:	4aad      	ldr	r2, [pc, #692]	; (40bf40 <_strtod_r+0xca8>)
  40bc8c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40bc90:	0d1b      	lsrs	r3, r3, #20
  40bc92:	051b      	lsls	r3, r3, #20
  40bc94:	4293      	cmp	r3, r2
  40bc96:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40bc9a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40bc9e:	f240 80d6 	bls.w	40be4e <_strtod_r+0xbb6>
  40bca2:	4ba8      	ldr	r3, [pc, #672]	; (40bf44 <_strtod_r+0xcac>)
  40bca4:	9913      	ldr	r1, [sp, #76]	; 0x4c
  40bca6:	4299      	cmp	r1, r3
  40bca8:	d010      	beq.n	40bccc <_strtod_r+0xa34>
  40bcaa:	4ba6      	ldr	r3, [pc, #664]	; (40bf44 <_strtod_r+0xcac>)
  40bcac:	f04f 30ff 	mov.w	r0, #4294967295
  40bcb0:	9303      	str	r3, [sp, #12]
  40bcb2:	9002      	str	r0, [sp, #8]
  40bcb4:	e63f      	b.n	40b936 <_strtod_r+0x69e>
  40bcb6:	4ba4      	ldr	r3, [pc, #656]	; (40bf48 <_strtod_r+0xcb0>)
  40bcb8:	2000      	movs	r0, #0
  40bcba:	9303      	str	r3, [sp, #12]
  40bcbc:	9002      	str	r0, [sp, #8]
  40bcbe:	2322      	movs	r3, #34	; 0x22
  40bcc0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40bcc4:	f8cb 3000 	str.w	r3, [fp]
  40bcc8:	f7ff bb3c 	b.w	40b344 <_strtod_r+0xac>
  40bccc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40bcce:	3201      	adds	r2, #1
  40bcd0:	d1eb      	bne.n	40bcaa <_strtod_r+0xa12>
  40bcd2:	46b2      	mov	sl, r6
  40bcd4:	991a      	ldr	r1, [sp, #104]	; 0x68
  40bcd6:	4a9c      	ldr	r2, [pc, #624]	; (40bf48 <_strtod_r+0xcb0>)
  40bcd8:	2322      	movs	r3, #34	; 0x22
  40bcda:	2000      	movs	r0, #0
  40bcdc:	9203      	str	r2, [sp, #12]
  40bcde:	9002      	str	r0, [sp, #8]
  40bce0:	f8cb 3000 	str.w	r3, [fp]
  40bce4:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40bce8:	4658      	mov	r0, fp
  40bcea:	f005 f8ed 	bl	410ec8 <_Bfree>
  40bcee:	4658      	mov	r0, fp
  40bcf0:	4651      	mov	r1, sl
  40bcf2:	f005 f8e9 	bl	410ec8 <_Bfree>
  40bcf6:	4658      	mov	r0, fp
  40bcf8:	4639      	mov	r1, r7
  40bcfa:	f005 f8e5 	bl	410ec8 <_Bfree>
  40bcfe:	4658      	mov	r0, fp
  40bd00:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40bd02:	f005 f8e1 	bl	410ec8 <_Bfree>
  40bd06:	4658      	mov	r0, fp
  40bd08:	9906      	ldr	r1, [sp, #24]
  40bd0a:	f005 f8dd 	bl	410ec8 <_Bfree>
  40bd0e:	f7ff bb19 	b.w	40b344 <_strtod_r+0xac>
  40bd12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40bd16:	f7fe faf7 	bl	40a308 <__aeabi_d2iz>
  40bd1a:	f7fd fff5 	bl	409d08 <__aeabi_i2d>
  40bd1e:	4602      	mov	r2, r0
  40bd20:	460b      	mov	r3, r1
  40bd22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40bd26:	f7fd fea1 	bl	409a6c <__aeabi_dsub>
  40bd2a:	4680      	mov	r8, r0
  40bd2c:	4689      	mov	r9, r1
  40bd2e:	f1ba 0f00 	cmp.w	sl, #0
  40bd32:	d111      	bne.n	40bd58 <_strtod_r+0xac0>
  40bd34:	9a02      	ldr	r2, [sp, #8]
  40bd36:	b97a      	cbnz	r2, 40bd58 <_strtod_r+0xac0>
  40bd38:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40bd3c:	b964      	cbnz	r4, 40bd58 <_strtod_r+0xac0>
  40bd3e:	a37a      	add	r3, pc, #488	; (adr r3, 40bf28 <_strtod_r+0xc90>)
  40bd40:	e9d3 2300 	ldrd	r2, r3, [r3]
  40bd44:	f7fe fab8 	bl	40a2b8 <__aeabi_dcmplt>
  40bd48:	2800      	cmp	r0, #0
  40bd4a:	f43f adf4 	beq.w	40b936 <_strtod_r+0x69e>
  40bd4e:	46b2      	mov	sl, r6
  40bd50:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40bd54:	991a      	ldr	r1, [sp, #104]	; 0x68
  40bd56:	e7c7      	b.n	40bce8 <_strtod_r+0xa50>
  40bd58:	4640      	mov	r0, r8
  40bd5a:	4649      	mov	r1, r9
  40bd5c:	a374      	add	r3, pc, #464	; (adr r3, 40bf30 <_strtod_r+0xc98>)
  40bd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40bd62:	f7fe faa9 	bl	40a2b8 <__aeabi_dcmplt>
  40bd66:	2800      	cmp	r0, #0
  40bd68:	d1f1      	bne.n	40bd4e <_strtod_r+0xab6>
  40bd6a:	4640      	mov	r0, r8
  40bd6c:	4649      	mov	r1, r9
  40bd6e:	a372      	add	r3, pc, #456	; (adr r3, 40bf38 <_strtod_r+0xca0>)
  40bd70:	e9d3 2300 	ldrd	r2, r3, [r3]
  40bd74:	f7fe fabe 	bl	40a2f4 <__aeabi_dcmpgt>
  40bd78:	2800      	cmp	r0, #0
  40bd7a:	f43f addc 	beq.w	40b936 <_strtod_r+0x69e>
  40bd7e:	e7e6      	b.n	40bd4e <_strtod_r+0xab6>
  40bd80:	4650      	mov	r0, sl
  40bd82:	2808      	cmp	r0, #8
  40bd84:	f100 0a01 	add.w	sl, r0, #1
  40bd88:	f300 8107 	bgt.w	40bf9a <_strtod_r+0xd02>
  40bd8c:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  40bd90:	eb02 0949 	add.w	r9, r2, r9, lsl #1
  40bd94:	2000      	movs	r0, #0
  40bd96:	1c62      	adds	r2, r4, #1
  40bd98:	9219      	str	r2, [sp, #100]	; 0x64
  40bd9a:	7864      	ldrb	r4, [r4, #1]
  40bd9c:	e643      	b.n	40ba26 <_strtod_r+0x78e>
  40bd9e:	f43f aca5 	beq.w	40b6ec <_strtod_r+0x454>
  40bda2:	f1c8 0400 	rsb	r4, r8, #0
  40bda6:	f014 030f 	ands.w	r3, r4, #15
  40bdaa:	d00a      	beq.n	40bdc2 <_strtod_r+0xb2a>
  40bdac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40bdb0:	4a66      	ldr	r2, [pc, #408]	; (40bf4c <_strtod_r+0xcb4>)
  40bdb2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  40bdb6:	e9d3 2300 	ldrd	r2, r3, [r3]
  40bdba:	f7fe f935 	bl	40a028 <__aeabi_ddiv>
  40bdbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40bdc2:	1124      	asrs	r4, r4, #4
  40bdc4:	f43f ac92 	beq.w	40b6ec <_strtod_r+0x454>
  40bdc8:	2c1f      	cmp	r4, #31
  40bdca:	dc34      	bgt.n	40be36 <_strtod_r+0xb9e>
  40bdcc:	f014 0f10 	tst.w	r4, #16
  40bdd0:	bf14      	ite	ne
  40bdd2:	236a      	movne	r3, #106	; 0x6a
  40bdd4:	2300      	moveq	r3, #0
  40bdd6:	2c00      	cmp	r4, #0
  40bdd8:	930a      	str	r3, [sp, #40]	; 0x28
  40bdda:	dd0e      	ble.n	40bdfa <_strtod_r+0xb62>
  40bddc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40bde0:	4d5b      	ldr	r5, [pc, #364]	; (40bf50 <_strtod_r+0xcb8>)
  40bde2:	07e3      	lsls	r3, r4, #31
  40bde4:	d503      	bpl.n	40bdee <_strtod_r+0xb56>
  40bde6:	e9d5 2300 	ldrd	r2, r3, [r5]
  40bdea:	f7fd fff3 	bl	409dd4 <__aeabi_dmul>
  40bdee:	1064      	asrs	r4, r4, #1
  40bdf0:	f105 0508 	add.w	r5, r5, #8
  40bdf4:	d1f5      	bne.n	40bde2 <_strtod_r+0xb4a>
  40bdf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40bdfa:	980a      	ldr	r0, [sp, #40]	; 0x28
  40bdfc:	b190      	cbz	r0, 40be24 <_strtod_r+0xb8c>
  40bdfe:	9903      	ldr	r1, [sp, #12]
  40be00:	f3c1 530a 	ubfx	r3, r1, #20, #11
  40be04:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40be08:	2b00      	cmp	r3, #0
  40be0a:	460a      	mov	r2, r1
  40be0c:	dd0a      	ble.n	40be24 <_strtod_r+0xb8c>
  40be0e:	2b1f      	cmp	r3, #31
  40be10:	f340 81bc 	ble.w	40c18c <_strtod_r+0xef4>
  40be14:	2000      	movs	r0, #0
  40be16:	2b34      	cmp	r3, #52	; 0x34
  40be18:	9002      	str	r0, [sp, #8]
  40be1a:	f340 81bf 	ble.w	40c19c <_strtod_r+0xf04>
  40be1e:	f04f 715c 	mov.w	r1, #57671680	; 0x3700000
  40be22:	9103      	str	r1, [sp, #12]
  40be24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40be28:	2200      	movs	r2, #0
  40be2a:	2300      	movs	r3, #0
  40be2c:	f7fe fa3a 	bl	40a2a4 <__aeabi_dcmpeq>
  40be30:	2800      	cmp	r0, #0
  40be32:	f43f ac5d 	beq.w	40b6f0 <_strtod_r+0x458>
  40be36:	2322      	movs	r3, #34	; 0x22
  40be38:	f8cb 3000 	str.w	r3, [fp]
  40be3c:	f04f 0800 	mov.w	r8, #0
  40be40:	f04f 0900 	mov.w	r9, #0
  40be44:	f7ff ba7e 	b.w	40b344 <_strtod_r+0xac>
  40be48:	f644 611f 	movw	r1, #19999	; 0x4e1f
  40be4c:	e40d      	b.n	40b66a <_strtod_r+0x3d2>
  40be4e:	9903      	ldr	r1, [sp, #12]
  40be50:	f101 7454 	add.w	r4, r1, #55574528	; 0x3500000
  40be54:	9403      	str	r4, [sp, #12]
  40be56:	e567      	b.n	40b928 <_strtod_r+0x690>
  40be58:	9908      	ldr	r1, [sp, #32]
  40be5a:	f1ca 0325 	rsb	r3, sl, #37	; 0x25
  40be5e:	4299      	cmp	r1, r3
  40be60:	f73f ac2a 	bgt.w	40b6b8 <_strtod_r+0x420>
  40be64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40be68:	4c38      	ldr	r4, [pc, #224]	; (40bf4c <_strtod_r+0xcb4>)
  40be6a:	f1ca 050f 	rsb	r5, sl, #15
  40be6e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
  40be72:	e9d1 0100 	ldrd	r0, r1, [r1]
  40be76:	f7fd ffad 	bl	409dd4 <__aeabi_dmul>
  40be7a:	9a08      	ldr	r2, [sp, #32]
  40be7c:	1b55      	subs	r5, r2, r5
  40be7e:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
  40be82:	e9d4 2300 	ldrd	r2, r3, [r4]
  40be86:	f7fd ffa5 	bl	409dd4 <__aeabi_dmul>
  40be8a:	4680      	mov	r8, r0
  40be8c:	4689      	mov	r9, r1
  40be8e:	f7ff ba59 	b.w	40b344 <_strtod_r+0xac>
  40be92:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40be96:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40be9a:	e660      	b.n	40bb5e <_strtod_r+0x8c6>
  40be9c:	492d      	ldr	r1, [pc, #180]	; (40bf54 <_strtod_r+0xcbc>)
  40be9e:	2000      	movs	r0, #0
  40bea0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40bea4:	e651      	b.n	40bb4a <_strtod_r+0x8b2>
  40bea6:	464a      	mov	r2, r9
  40bea8:	2a00      	cmp	r2, #0
  40beaa:	f47f ae33 	bne.w	40bb14 <_strtod_r+0x87c>
  40beae:	46b2      	mov	sl, r6
  40beb0:	2322      	movs	r3, #34	; 0x22
  40beb2:	f8cb 3000 	str.w	r3, [fp]
  40beb6:	991a      	ldr	r1, [sp, #104]	; 0x68
  40beb8:	f04f 0800 	mov.w	r8, #0
  40bebc:	f04f 0900 	mov.w	r9, #0
  40bec0:	e712      	b.n	40bce8 <_strtod_r+0xa50>
  40bec2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40bec4:	b13a      	cbz	r2, 40bed6 <_strtod_r+0xc3e>
  40bec6:	a81c      	add	r0, sp, #112	; 0x70
  40bec8:	2135      	movs	r1, #53	; 0x35
  40beca:	f005 fbd1 	bl	411670 <__copybits>
  40bece:	4658      	mov	r0, fp
  40bed0:	991a      	ldr	r1, [sp, #104]	; 0x68
  40bed2:	f004 fff9 	bl	410ec8 <_Bfree>
  40bed6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  40bed8:	2d06      	cmp	r5, #6
  40beda:	f63f ab6c 	bhi.w	40b5b6 <_strtod_r+0x31e>
  40bede:	a001      	add	r0, pc, #4	; (adr r0, 40bee4 <_strtod_r+0xc4c>)
  40bee0:	f850 f025 	ldr.w	pc, [r0, r5, lsl #2]
  40bee4:	0040bf19 	.word	0x0040bf19
  40bee8:	0040bf59 	.word	0x0040bf59
  40beec:	0040bf0d 	.word	0x0040bf0d
  40bef0:	0040bf01 	.word	0x0040bf01
  40bef4:	0040b5ab 	.word	0x0040b5ab
  40bef8:	0040bf59 	.word	0x0040bf59
  40befc:	0040bf19 	.word	0x0040bf19
  40bf00:	4911      	ldrne	r1, [pc, #68]	; (40bf48 <_strtod_r+0xcb0>)
  40bf02:	2200      	moveq	r2, #0
  40bf04:	9103      	streq	r1, [sp, #12]
  40bf06:	9202      	str	r2, [sp, #8]
  40bf08:	f7ff bb55 	b.w	40b5b6 <_strtod_r+0x31e>
  40bf0c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  40bf0e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40bf10:	9202      	str	r2, [sp, #8]
  40bf12:	9303      	str	r3, [sp, #12]
  40bf14:	f7ff bb4f 	b.w	40b5b6 <_strtod_r+0x31e>
  40bf18:	2100      	movs	r1, #0
  40bf1a:	9103      	str	r1, [sp, #12]
  40bf1c:	9102      	str	r1, [sp, #8]
  40bf1e:	f7ff bb4a 	b.w	40b5b6 <_strtod_r+0x31e>
  40bf22:	bf00      	nop
  40bf24:	f3af 8000 	nop.w
  40bf28:	94a03595 	.word	0x94a03595
  40bf2c:	3fcfffff 	.word	0x3fcfffff
  40bf30:	94a03595 	.word	0x94a03595
  40bf34:	3fdfffff 	.word	0x3fdfffff
  40bf38:	35afe535 	.word	0x35afe535
  40bf3c:	3fe00000 	.word	0x3fe00000
  40bf40:	7c9fffff 	.word	0x7c9fffff
  40bf44:	7fefffff 	.word	0x7fefffff
  40bf48:	7ff00000 	.word	0x7ff00000
  40bf4c:	00413698 	.word	0x00413698
  40bf50:	004134d0 	.word	0x004134d0
  40bf54:	3ff00000 	.word	0x3ff00000
  40bf58:	9a1d      	ldr	r2, [sp, #116]	; 0x74
  40bf5a:	981c      	ldr	r0, [sp, #112]	; 0x70
  40bf5c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40bf60:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  40bf64:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  40bf68:	9002      	str	r0, [sp, #8]
  40bf6a:	9203      	str	r2, [sp, #12]
  40bf6c:	f7ff bb23 	b.w	40b5b6 <_strtod_r+0x31e>
  40bf70:	9b08      	ldr	r3, [sp, #32]
  40bf72:	3316      	adds	r3, #22
  40bf74:	f6ff aba0 	blt.w	40b6b8 <_strtod_r+0x420>
  40bf78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40bf7c:	4b8d      	ldr	r3, [pc, #564]	; (40c1b4 <_strtod_r+0xf1c>)
  40bf7e:	9a08      	ldr	r2, [sp, #32]
  40bf80:	eba3 0ac2 	sub.w	sl, r3, r2, lsl #3
  40bf84:	e9da 2300 	ldrd	r2, r3, [sl]
  40bf88:	f7fe f84e 	bl	40a028 <__aeabi_ddiv>
  40bf8c:	4680      	mov	r8, r0
  40bf8e:	4689      	mov	r9, r1
  40bf90:	f7ff b9d8 	b.w	40b344 <_strtod_r+0xac>
  40bf94:	46b2      	mov	sl, r6
  40bf96:	4601      	mov	r1, r0
  40bf98:	e69d      	b.n	40bcd6 <_strtod_r+0xa3e>
  40bf9a:	f1ba 0f10 	cmp.w	sl, #16
  40bf9e:	bfdc      	itt	le
  40bfa0:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  40bfa4:	eb02 0747 	addle.w	r7, r2, r7, lsl #1
  40bfa8:	2000      	movs	r0, #0
  40bfaa:	e6f4      	b.n	40bd96 <_strtod_r+0xafe>
  40bfac:	4655      	mov	r5, sl
  40bfae:	46c4      	mov	ip, r8
  40bfb0:	46b2      	mov	sl, r6
  40bfb2:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40bfb6:	2d00      	cmp	r5, #0
  40bfb8:	f000 8082 	beq.w	40c0c0 <_strtod_r+0xe28>
  40bfbc:	9a03      	ldr	r2, [sp, #12]
  40bfbe:	4b7e      	ldr	r3, [pc, #504]	; (40c1b8 <_strtod_r+0xf20>)
  40bfc0:	f3c2 0113 	ubfx	r1, r2, #0, #20
  40bfc4:	4299      	cmp	r1, r3
  40bfc6:	f000 80a3 	beq.w	40c110 <_strtod_r+0xe78>
  40bfca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40bfcc:	2b00      	cmp	r3, #0
  40bfce:	f000 8083 	beq.w	40c0d8 <_strtod_r+0xe40>
  40bfd2:	9803      	ldr	r0, [sp, #12]
  40bfd4:	4203      	tst	r3, r0
  40bfd6:	d00f      	beq.n	40bff8 <_strtod_r+0xd60>
  40bfd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40bfdc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40bfde:	2d00      	cmp	r5, #0
  40bfe0:	f000 8084 	beq.w	40c0ec <_strtod_r+0xe54>
  40bfe4:	f7ff f936 	bl	40b254 <sulp>
  40bfe8:	4602      	mov	r2, r0
  40bfea:	460b      	mov	r3, r1
  40bfec:	4640      	mov	r0, r8
  40bfee:	4649      	mov	r1, r9
  40bff0:	f7fd fd3e 	bl	409a70 <__adddf3>
  40bff4:	4680      	mov	r8, r0
  40bff6:	4689      	mov	r9, r1
  40bff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40bffa:	b1b3      	cbz	r3, 40c02a <_strtod_r+0xd92>
  40bffc:	486f      	ldr	r0, [pc, #444]	; (40c1bc <_strtod_r+0xf24>)
  40bffe:	2200      	movs	r2, #0
  40c000:	9013      	str	r0, [sp, #76]	; 0x4c
  40c002:	9212      	str	r2, [sp, #72]	; 0x48
  40c004:	4640      	mov	r0, r8
  40c006:	4649      	mov	r1, r9
  40c008:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  40c00c:	f7fd fee2 	bl	409dd4 <__aeabi_dmul>
  40c010:	4680      	mov	r8, r0
  40c012:	4689      	mov	r9, r1
  40c014:	e9cd 8902 	strd	r8, r9, [sp, #8]
  40c018:	9b03      	ldr	r3, [sp, #12]
  40c01a:	b933      	cbnz	r3, 40c02a <_strtod_r+0xd92>
  40c01c:	9802      	ldr	r0, [sp, #8]
  40c01e:	b920      	cbnz	r0, 40c02a <_strtod_r+0xd92>
  40c020:	2322      	movs	r3, #34	; 0x22
  40c022:	991a      	ldr	r1, [sp, #104]	; 0x68
  40c024:	f8cb 3000 	str.w	r3, [fp]
  40c028:	e65e      	b.n	40bce8 <_strtod_r+0xa50>
  40c02a:	991a      	ldr	r1, [sp, #104]	; 0x68
  40c02c:	e65c      	b.n	40bce8 <_strtod_r+0xa50>
  40c02e:	4655      	mov	r5, sl
  40c030:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40c034:	46b2      	mov	sl, r6
  40c036:	2d00      	cmp	r5, #0
  40c038:	d1de      	bne.n	40bff8 <_strtod_r+0xd60>
  40c03a:	9a02      	ldr	r2, [sp, #8]
  40c03c:	2a00      	cmp	r2, #0
  40c03e:	d1db      	bne.n	40bff8 <_strtod_r+0xd60>
  40c040:	9803      	ldr	r0, [sp, #12]
  40c042:	f3c0 0313 	ubfx	r3, r0, #0, #20
  40c046:	4604      	mov	r4, r0
  40c048:	2b00      	cmp	r3, #0
  40c04a:	d1d5      	bne.n	40bff8 <_strtod_r+0xd60>
  40c04c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  40c050:	0d1b      	lsrs	r3, r3, #20
  40c052:	051b      	lsls	r3, r3, #20
  40c054:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  40c058:	d9ce      	bls.n	40bff8 <_strtod_r+0xd60>
  40c05a:	9906      	ldr	r1, [sp, #24]
  40c05c:	694b      	ldr	r3, [r1, #20]
  40c05e:	b913      	cbnz	r3, 40c066 <_strtod_r+0xdce>
  40c060:	690b      	ldr	r3, [r1, #16]
  40c062:	2b01      	cmp	r3, #1
  40c064:	ddc8      	ble.n	40bff8 <_strtod_r+0xd60>
  40c066:	9906      	ldr	r1, [sp, #24]
  40c068:	2201      	movs	r2, #1
  40c06a:	4658      	mov	r0, fp
  40c06c:	f005 f910 	bl	411290 <__lshift>
  40c070:	4639      	mov	r1, r7
  40c072:	9006      	str	r0, [sp, #24]
  40c074:	f005 f96a 	bl	41134c <__mcmp>
  40c078:	2800      	cmp	r0, #0
  40c07a:	ddbd      	ble.n	40bff8 <_strtod_r+0xd60>
  40c07c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c07e:	2b00      	cmp	r3, #0
  40c080:	d17a      	bne.n	40c178 <_strtod_r+0xee0>
  40c082:	4b4f      	ldr	r3, [pc, #316]	; (40c1c0 <_strtod_r+0xf28>)
  40c084:	4023      	ands	r3, r4
  40c086:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
  40c08a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
  40c08e:	ea6f 5003 	mvn.w	r0, r3, lsl #20
  40c092:	f04f 31ff 	mov.w	r1, #4294967295
  40c096:	9003      	str	r0, [sp, #12]
  40c098:	9102      	str	r1, [sp, #8]
  40c09a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40c09e:	e7ab      	b.n	40bff8 <_strtod_r+0xd60>
  40c0a0:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
  40c0a4:	2200      	movs	r2, #0
  40c0a6:	9103      	str	r1, [sp, #12]
  40c0a8:	920a      	str	r2, [sp, #40]	; 0x28
  40c0aa:	f7ff bb21 	b.w	40b6f0 <_strtod_r+0x458>
  40c0ae:	4b45      	ldr	r3, [pc, #276]	; (40c1c4 <_strtod_r+0xf2c>)
  40c0b0:	4945      	ldr	r1, [pc, #276]	; (40c1c8 <_strtod_r+0xf30>)
  40c0b2:	2200      	movs	r2, #0
  40c0b4:	2000      	movs	r0, #0
  40c0b6:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  40c0ba:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40c0be:	e4ac      	b.n	40ba1a <_strtod_r+0x782>
  40c0c0:	9903      	ldr	r1, [sp, #12]
  40c0c2:	f3c1 0313 	ubfx	r3, r1, #0, #20
  40c0c6:	460c      	mov	r4, r1
  40c0c8:	2b00      	cmp	r3, #0
  40c0ca:	f47f af7e 	bne.w	40bfca <_strtod_r+0xd32>
  40c0ce:	9a02      	ldr	r2, [sp, #8]
  40c0d0:	2a00      	cmp	r2, #0
  40c0d2:	f47f af7a 	bne.w	40bfca <_strtod_r+0xd32>
  40c0d6:	e7d1      	b.n	40c07c <_strtod_r+0xde4>
  40c0d8:	9902      	ldr	r1, [sp, #8]
  40c0da:	ea1c 0f01 	tst.w	ip, r1
  40c0de:	d08b      	beq.n	40bff8 <_strtod_r+0xd60>
  40c0e0:	e77a      	b.n	40bfd8 <_strtod_r+0xd40>
  40c0e2:	3101      	adds	r1, #1
  40c0e4:	9119      	str	r1, [sp, #100]	; 0x64
  40c0e6:	e57e      	b.n	40bbe6 <_strtod_r+0x94e>
  40c0e8:	2700      	movs	r7, #0
  40c0ea:	e4e8      	b.n	40babe <_strtod_r+0x826>
  40c0ec:	f7ff f8b2 	bl	40b254 <sulp>
  40c0f0:	4602      	mov	r2, r0
  40c0f2:	460b      	mov	r3, r1
  40c0f4:	4640      	mov	r0, r8
  40c0f6:	4649      	mov	r1, r9
  40c0f8:	f7fd fcb8 	bl	409a6c <__aeabi_dsub>
  40c0fc:	2200      	movs	r2, #0
  40c0fe:	2300      	movs	r3, #0
  40c100:	4680      	mov	r8, r0
  40c102:	4689      	mov	r9, r1
  40c104:	f7fe f8ce 	bl	40a2a4 <__aeabi_dcmpeq>
  40c108:	2800      	cmp	r0, #0
  40c10a:	f47f aed1 	bne.w	40beb0 <_strtod_r+0xc18>
  40c10e:	e773      	b.n	40bff8 <_strtod_r+0xd60>
  40c110:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c112:	9902      	ldr	r1, [sp, #8]
  40c114:	b1db      	cbz	r3, 40c14e <_strtod_r+0xeb6>
  40c116:	4b2a      	ldr	r3, [pc, #168]	; (40c1c0 <_strtod_r+0xf28>)
  40c118:	4013      	ands	r3, r2
  40c11a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
  40c11e:	d816      	bhi.n	40c14e <_strtod_r+0xeb6>
  40c120:	0d1b      	lsrs	r3, r3, #20
  40c122:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40c126:	f04f 30ff 	mov.w	r0, #4294967295
  40c12a:	fa00 f303 	lsl.w	r3, r0, r3
  40c12e:	4299      	cmp	r1, r3
  40c130:	f47f af4b 	bne.w	40bfca <_strtod_r+0xd32>
  40c134:	4b25      	ldr	r3, [pc, #148]	; (40c1cc <_strtod_r+0xf34>)
  40c136:	429a      	cmp	r2, r3
  40c138:	d038      	beq.n	40c1ac <_strtod_r+0xf14>
  40c13a:	4b21      	ldr	r3, [pc, #132]	; (40c1c0 <_strtod_r+0xf28>)
  40c13c:	2000      	movs	r0, #0
  40c13e:	4013      	ands	r3, r2
  40c140:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  40c144:	9303      	str	r3, [sp, #12]
  40c146:	9002      	str	r0, [sp, #8]
  40c148:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40c14c:	e754      	b.n	40bff8 <_strtod_r+0xd60>
  40c14e:	f04f 33ff 	mov.w	r3, #4294967295
  40c152:	e7ec      	b.n	40c12e <_strtod_r+0xe96>
  40c154:	a819      	add	r0, sp, #100	; 0x64
  40c156:	491e      	ldr	r1, [pc, #120]	; (40c1d0 <_strtod_r+0xf38>)
  40c158:	aa1c      	add	r2, sp, #112	; 0x70
  40c15a:	f004 f9ef 	bl	41053c <__hexnan>
  40c15e:	2805      	cmp	r0, #5
  40c160:	f47f ad17 	bne.w	40bb92 <_strtod_r+0x8fa>
  40c164:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40c166:	991c      	ldr	r1, [sp, #112]	; 0x70
  40c168:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
  40c16c:	f443 00e0 	orr.w	r0, r3, #7340032	; 0x700000
  40c170:	9003      	str	r0, [sp, #12]
  40c172:	9102      	str	r1, [sp, #8]
  40c174:	f7ff ba25 	b.w	40b5c2 <_strtod_r+0x32a>
  40c178:	4b11      	ldr	r3, [pc, #68]	; (40c1c0 <_strtod_r+0xf28>)
  40c17a:	4023      	ands	r3, r4
  40c17c:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  40c180:	d881      	bhi.n	40c086 <_strtod_r+0xdee>
  40c182:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
  40c186:	f63f af39 	bhi.w	40bffc <_strtod_r+0xd64>
  40c18a:	e691      	b.n	40beb0 <_strtod_r+0xc18>
  40c18c:	f04f 32ff 	mov.w	r2, #4294967295
  40c190:	fa02 f303 	lsl.w	r3, r2, r3
  40c194:	9a02      	ldr	r2, [sp, #8]
  40c196:	4013      	ands	r3, r2
  40c198:	9302      	str	r3, [sp, #8]
  40c19a:	e643      	b.n	40be24 <_strtod_r+0xb8c>
  40c19c:	3b20      	subs	r3, #32
  40c19e:	f04f 31ff 	mov.w	r1, #4294967295
  40c1a2:	fa01 f303 	lsl.w	r3, r1, r3
  40c1a6:	4013      	ands	r3, r2
  40c1a8:	9303      	str	r3, [sp, #12]
  40c1aa:	e63b      	b.n	40be24 <_strtod_r+0xb8c>
  40c1ac:	3101      	adds	r1, #1
  40c1ae:	d1c4      	bne.n	40c13a <_strtod_r+0xea2>
  40c1b0:	e590      	b.n	40bcd4 <_strtod_r+0xa3c>
  40c1b2:	bf00      	nop
  40c1b4:	00413698 	.word	0x00413698
  40c1b8:	000fffff 	.word	0x000fffff
  40c1bc:	39500000 	.word	0x39500000
  40c1c0:	7ff00000 	.word	0x7ff00000
  40c1c4:	bfe00000 	.word	0xbfe00000
  40c1c8:	3fe00000 	.word	0x3fe00000
  40c1cc:	7fefffff 	.word	0x7fefffff
  40c1d0:	004134b8 	.word	0x004134b8
  40c1d4:	f3af 8000 	nop.w

0040c1d8 <strtof>:
  40c1d8:	b538      	push	{r3, r4, r5, lr}
  40c1da:	4b0a      	ldr	r3, [pc, #40]	; (40c204 <strtof+0x2c>)
  40c1dc:	460a      	mov	r2, r1
  40c1de:	4601      	mov	r1, r0
  40c1e0:	6818      	ldr	r0, [r3, #0]
  40c1e2:	f7ff f859 	bl	40b298 <_strtod_r>
  40c1e6:	4604      	mov	r4, r0
  40c1e8:	460d      	mov	r5, r1
  40c1ea:	f005 fc75 	bl	411ad8 <__fpclassifyd>
  40c1ee:	b120      	cbz	r0, 40c1fa <strtof+0x22>
  40c1f0:	4620      	mov	r0, r4
  40c1f2:	4629      	mov	r1, r5
  40c1f4:	f7fe f8b0 	bl	40a358 <__aeabi_d2f>
  40c1f8:	bd38      	pop	{r3, r4, r5, pc}
  40c1fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40c1fe:	f005 bca5 	b.w	411b4c <nanf>
  40c202:	bf00      	nop
  40c204:	20000578 	.word	0x20000578

0040c208 <strtok>:
  40c208:	4a02      	ldr	r2, [pc, #8]	; (40c214 <strtok+0xc>)
  40c20a:	2301      	movs	r3, #1
  40c20c:	6812      	ldr	r2, [r2, #0]
  40c20e:	325c      	adds	r2, #92	; 0x5c
  40c210:	f000 b802 	b.w	40c218 <__strtok_r>
  40c214:	20000578 	.word	0x20000578

0040c218 <__strtok_r>:
  40c218:	b4f0      	push	{r4, r5, r6, r7}
  40c21a:	b320      	cbz	r0, 40c266 <__strtok_r+0x4e>
  40c21c:	4607      	mov	r7, r0
  40c21e:	f817 6b01 	ldrb.w	r6, [r7], #1
  40c222:	460d      	mov	r5, r1
  40c224:	e001      	b.n	40c22a <__strtok_r+0x12>
  40c226:	42a6      	cmp	r6, r4
  40c228:	d016      	beq.n	40c258 <__strtok_r+0x40>
  40c22a:	f815 4b01 	ldrb.w	r4, [r5], #1
  40c22e:	2c00      	cmp	r4, #0
  40c230:	d1f9      	bne.n	40c226 <__strtok_r+0xe>
  40c232:	b1ee      	cbz	r6, 40c270 <__strtok_r+0x58>
  40c234:	463e      	mov	r6, r7
  40c236:	f816 5b01 	ldrb.w	r5, [r6], #1
  40c23a:	460c      	mov	r4, r1
  40c23c:	e000      	b.n	40c240 <__strtok_r+0x28>
  40c23e:	b173      	cbz	r3, 40c25e <__strtok_r+0x46>
  40c240:	f814 3b01 	ldrb.w	r3, [r4], #1
  40c244:	42ab      	cmp	r3, r5
  40c246:	d1fa      	bne.n	40c23e <__strtok_r+0x26>
  40c248:	b15d      	cbz	r5, 40c262 <__strtok_r+0x4a>
  40c24a:	2300      	movs	r3, #0
  40c24c:	703b      	strb	r3, [r7, #0]
  40c24e:	6016      	str	r6, [r2, #0]
  40c250:	4606      	mov	r6, r0
  40c252:	4630      	mov	r0, r6
  40c254:	bcf0      	pop	{r4, r5, r6, r7}
  40c256:	4770      	bx	lr
  40c258:	b163      	cbz	r3, 40c274 <__strtok_r+0x5c>
  40c25a:	4638      	mov	r0, r7
  40c25c:	e7de      	b.n	40c21c <__strtok_r+0x4>
  40c25e:	4637      	mov	r7, r6
  40c260:	e7e8      	b.n	40c234 <__strtok_r+0x1c>
  40c262:	462e      	mov	r6, r5
  40c264:	e7f3      	b.n	40c24e <__strtok_r+0x36>
  40c266:	6810      	ldr	r0, [r2, #0]
  40c268:	2800      	cmp	r0, #0
  40c26a:	d1d7      	bne.n	40c21c <__strtok_r+0x4>
  40c26c:	4606      	mov	r6, r0
  40c26e:	e7f0      	b.n	40c252 <__strtok_r+0x3a>
  40c270:	6016      	str	r6, [r2, #0]
  40c272:	e7ee      	b.n	40c252 <__strtok_r+0x3a>
  40c274:	6017      	str	r7, [r2, #0]
  40c276:	4606      	mov	r6, r0
  40c278:	7003      	strb	r3, [r0, #0]
  40c27a:	e7ea      	b.n	40c252 <__strtok_r+0x3a>

0040c27c <_strtol_r>:
  40c27c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40c280:	4c42      	ldr	r4, [pc, #264]	; (40c38c <_strtol_r+0x110>)
  40c282:	b082      	sub	sp, #8
  40c284:	f8d4 c000 	ldr.w	ip, [r4]
  40c288:	9001      	str	r0, [sp, #4]
  40c28a:	460e      	mov	r6, r1
  40c28c:	e000      	b.n	40c290 <_strtol_r+0x14>
  40c28e:	4626      	mov	r6, r4
  40c290:	4634      	mov	r4, r6
  40c292:	f814 5b01 	ldrb.w	r5, [r4], #1
  40c296:	eb0c 0005 	add.w	r0, ip, r5
  40c29a:	7840      	ldrb	r0, [r0, #1]
  40c29c:	f000 0008 	and.w	r0, r0, #8
  40c2a0:	f000 0aff 	and.w	sl, r0, #255	; 0xff
  40c2a4:	2800      	cmp	r0, #0
  40c2a6:	d1f2      	bne.n	40c28e <_strtol_r+0x12>
  40c2a8:	2d2d      	cmp	r5, #45	; 0x2d
  40c2aa:	d05b      	beq.n	40c364 <_strtol_r+0xe8>
  40c2ac:	2d2b      	cmp	r5, #43	; 0x2b
  40c2ae:	bf04      	itt	eq
  40c2b0:	7875      	ldrbeq	r5, [r6, #1]
  40c2b2:	1cb4      	addeq	r4, r6, #2
  40c2b4:	f033 0010 	bics.w	r0, r3, #16
  40c2b8:	d03c      	beq.n	40c334 <_strtol_r+0xb8>
  40c2ba:	4699      	mov	r9, r3
  40c2bc:	f1ba 0f00 	cmp.w	sl, #0
  40c2c0:	bf0c      	ite	eq
  40c2c2:	f06f 4b00 	mvneq.w	fp, #2147483648	; 0x80000000
  40c2c6:	f04f 4b00 	movne.w	fp, #2147483648	; 0x80000000
  40c2ca:	fbbb f8f9 	udiv	r8, fp, r9
  40c2ce:	2700      	movs	r7, #0
  40c2d0:	fb09 bb18 	mls	fp, r9, r8, fp
  40c2d4:	4638      	mov	r0, r7
  40c2d6:	e00c      	b.n	40c2f2 <_strtol_r+0x76>
  40c2d8:	3d30      	subs	r5, #48	; 0x30
  40c2da:	42ab      	cmp	r3, r5
  40c2dc:	dd19      	ble.n	40c312 <_strtol_r+0x96>
  40c2de:	1c7e      	adds	r6, r7, #1
  40c2e0:	d005      	beq.n	40c2ee <_strtol_r+0x72>
  40c2e2:	4540      	cmp	r0, r8
  40c2e4:	d823      	bhi.n	40c32e <_strtol_r+0xb2>
  40c2e6:	d020      	beq.n	40c32a <_strtol_r+0xae>
  40c2e8:	fb09 5000 	mla	r0, r9, r0, r5
  40c2ec:	2701      	movs	r7, #1
  40c2ee:	f814 5b01 	ldrb.w	r5, [r4], #1
  40c2f2:	eb0c 0605 	add.w	r6, ip, r5
  40c2f6:	7876      	ldrb	r6, [r6, #1]
  40c2f8:	f016 0f04 	tst.w	r6, #4
  40c2fc:	d1ec      	bne.n	40c2d8 <_strtol_r+0x5c>
  40c2fe:	f016 0603 	ands.w	r6, r6, #3
  40c302:	d006      	beq.n	40c312 <_strtol_r+0x96>
  40c304:	2e01      	cmp	r6, #1
  40c306:	bf14      	ite	ne
  40c308:	2657      	movne	r6, #87	; 0x57
  40c30a:	2637      	moveq	r6, #55	; 0x37
  40c30c:	1bad      	subs	r5, r5, r6
  40c30e:	42ab      	cmp	r3, r5
  40c310:	dce5      	bgt.n	40c2de <_strtol_r+0x62>
  40c312:	1c7b      	adds	r3, r7, #1
  40c314:	d015      	beq.n	40c342 <_strtol_r+0xc6>
  40c316:	f1ba 0f00 	cmp.w	sl, #0
  40c31a:	d121      	bne.n	40c360 <_strtol_r+0xe4>
  40c31c:	b10a      	cbz	r2, 40c322 <_strtol_r+0xa6>
  40c31e:	b9ef      	cbnz	r7, 40c35c <_strtol_r+0xe0>
  40c320:	6011      	str	r1, [r2, #0]
  40c322:	b002      	add	sp, #8
  40c324:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40c328:	4770      	bx	lr
  40c32a:	455d      	cmp	r5, fp
  40c32c:	dddc      	ble.n	40c2e8 <_strtol_r+0x6c>
  40c32e:	f04f 37ff 	mov.w	r7, #4294967295
  40c332:	e7dc      	b.n	40c2ee <_strtol_r+0x72>
  40c334:	2d30      	cmp	r5, #48	; 0x30
  40c336:	d01a      	beq.n	40c36e <_strtol_r+0xf2>
  40c338:	2b00      	cmp	r3, #0
  40c33a:	d1be      	bne.n	40c2ba <_strtol_r+0x3e>
  40c33c:	230a      	movs	r3, #10
  40c33e:	4699      	mov	r9, r3
  40c340:	e7bc      	b.n	40c2bc <_strtol_r+0x40>
  40c342:	9901      	ldr	r1, [sp, #4]
  40c344:	f1ba 0f00 	cmp.w	sl, #0
  40c348:	f04f 0322 	mov.w	r3, #34	; 0x22
  40c34c:	bf0c      	ite	eq
  40c34e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40c352:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  40c356:	600b      	str	r3, [r1, #0]
  40c358:	2a00      	cmp	r2, #0
  40c35a:	d0e2      	beq.n	40c322 <_strtol_r+0xa6>
  40c35c:	1e61      	subs	r1, r4, #1
  40c35e:	e7df      	b.n	40c320 <_strtol_r+0xa4>
  40c360:	4240      	negs	r0, r0
  40c362:	e7db      	b.n	40c31c <_strtol_r+0xa0>
  40c364:	1cb4      	adds	r4, r6, #2
  40c366:	7875      	ldrb	r5, [r6, #1]
  40c368:	f04f 0a01 	mov.w	sl, #1
  40c36c:	e7a2      	b.n	40c2b4 <_strtol_r+0x38>
  40c36e:	7820      	ldrb	r0, [r4, #0]
  40c370:	f000 00df 	and.w	r0, r0, #223	; 0xdf
  40c374:	2858      	cmp	r0, #88	; 0x58
  40c376:	d003      	beq.n	40c380 <_strtol_r+0x104>
  40c378:	2b00      	cmp	r3, #0
  40c37a:	d19e      	bne.n	40c2ba <_strtol_r+0x3e>
  40c37c:	2308      	movs	r3, #8
  40c37e:	e79c      	b.n	40c2ba <_strtol_r+0x3e>
  40c380:	2310      	movs	r3, #16
  40c382:	7865      	ldrb	r5, [r4, #1]
  40c384:	4699      	mov	r9, r3
  40c386:	3402      	adds	r4, #2
  40c388:	e798      	b.n	40c2bc <_strtol_r+0x40>
  40c38a:	bf00      	nop
  40c38c:	20000148 	.word	0x20000148

0040c390 <strtol>:
  40c390:	b430      	push	{r4, r5}
  40c392:	4c04      	ldr	r4, [pc, #16]	; (40c3a4 <strtol+0x14>)
  40c394:	460d      	mov	r5, r1
  40c396:	4613      	mov	r3, r2
  40c398:	4601      	mov	r1, r0
  40c39a:	462a      	mov	r2, r5
  40c39c:	6820      	ldr	r0, [r4, #0]
  40c39e:	bc30      	pop	{r4, r5}
  40c3a0:	f7ff bf6c 	b.w	40c27c <_strtol_r>
  40c3a4:	20000578 	.word	0x20000578

0040c3a8 <_svfprintf_r>:
  40c3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c3ac:	b0c9      	sub	sp, #292	; 0x124
  40c3ae:	9310      	str	r3, [sp, #64]	; 0x40
  40c3b0:	910c      	str	r1, [sp, #48]	; 0x30
  40c3b2:	4691      	mov	r9, r2
  40c3b4:	900d      	str	r0, [sp, #52]	; 0x34
  40c3b6:	f004 f995 	bl	4106e4 <_localeconv_r>
  40c3ba:	6800      	ldr	r0, [r0, #0]
  40c3bc:	9015      	str	r0, [sp, #84]	; 0x54
  40c3be:	f7fe fe8d 	bl	40b0dc <strlen>
  40c3c2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40c3c4:	9018      	str	r0, [sp, #96]	; 0x60
  40c3c6:	89a3      	ldrh	r3, [r4, #12]
  40c3c8:	061e      	lsls	r6, r3, #24
  40c3ca:	d503      	bpl.n	40c3d4 <_svfprintf_r+0x2c>
  40c3cc:	6923      	ldr	r3, [r4, #16]
  40c3ce:	2b00      	cmp	r3, #0
  40c3d0:	f001 8081 	beq.w	40d4d6 <_svfprintf_r+0x112e>
  40c3d4:	ac38      	add	r4, sp, #224	; 0xe0
  40c3d6:	46a4      	mov	ip, r4
  40c3d8:	9408      	str	r4, [sp, #32]
  40c3da:	942b      	str	r4, [sp, #172]	; 0xac
  40c3dc:	2500      	movs	r5, #0
  40c3de:	2400      	movs	r4, #0
  40c3e0:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40c3e4:	2300      	movs	r3, #0
  40c3e6:	9311      	str	r3, [sp, #68]	; 0x44
  40c3e8:	932d      	str	r3, [sp, #180]	; 0xb4
  40c3ea:	932c      	str	r3, [sp, #176]	; 0xb0
  40c3ec:	931a      	str	r3, [sp, #104]	; 0x68
  40c3ee:	9319      	str	r3, [sp, #100]	; 0x64
  40c3f0:	930e      	str	r3, [sp, #56]	; 0x38
  40c3f2:	4666      	mov	r6, ip
  40c3f4:	f899 3000 	ldrb.w	r3, [r9]
  40c3f8:	2b00      	cmp	r3, #0
  40c3fa:	f000 80f8 	beq.w	40c5ee <_svfprintf_r+0x246>
  40c3fe:	2b25      	cmp	r3, #37	; 0x25
  40c400:	f000 80f5 	beq.w	40c5ee <_svfprintf_r+0x246>
  40c404:	f109 0201 	add.w	r2, r9, #1
  40c408:	e001      	b.n	40c40e <_svfprintf_r+0x66>
  40c40a:	2b25      	cmp	r3, #37	; 0x25
  40c40c:	d004      	beq.n	40c418 <_svfprintf_r+0x70>
  40c40e:	7813      	ldrb	r3, [r2, #0]
  40c410:	4614      	mov	r4, r2
  40c412:	3201      	adds	r2, #1
  40c414:	2b00      	cmp	r3, #0
  40c416:	d1f8      	bne.n	40c40a <_svfprintf_r+0x62>
  40c418:	ebc9 0504 	rsb	r5, r9, r4
  40c41c:	b17d      	cbz	r5, 40c43e <_svfprintf_r+0x96>
  40c41e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c420:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40c422:	3301      	adds	r3, #1
  40c424:	442a      	add	r2, r5
  40c426:	2b07      	cmp	r3, #7
  40c428:	f8c6 9000 	str.w	r9, [r6]
  40c42c:	6075      	str	r5, [r6, #4]
  40c42e:	922d      	str	r2, [sp, #180]	; 0xb4
  40c430:	932c      	str	r3, [sp, #176]	; 0xb0
  40c432:	f300 80c2 	bgt.w	40c5ba <_svfprintf_r+0x212>
  40c436:	3608      	adds	r6, #8
  40c438:	980e      	ldr	r0, [sp, #56]	; 0x38
  40c43a:	4428      	add	r0, r5
  40c43c:	900e      	str	r0, [sp, #56]	; 0x38
  40c43e:	7823      	ldrb	r3, [r4, #0]
  40c440:	2b00      	cmp	r3, #0
  40c442:	f000 80c2 	beq.w	40c5ca <_svfprintf_r+0x222>
  40c446:	2300      	movs	r3, #0
  40c448:	f894 8001 	ldrb.w	r8, [r4, #1]
  40c44c:	461a      	mov	r2, r3
  40c44e:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40c452:	930f      	str	r3, [sp, #60]	; 0x3c
  40c454:	9309      	str	r3, [sp, #36]	; 0x24
  40c456:	f104 0901 	add.w	r9, r4, #1
  40c45a:	f04f 34ff 	mov.w	r4, #4294967295
  40c45e:	940a      	str	r4, [sp, #40]	; 0x28
  40c460:	f109 0901 	add.w	r9, r9, #1
  40c464:	f1a8 0320 	sub.w	r3, r8, #32
  40c468:	2b58      	cmp	r3, #88	; 0x58
  40c46a:	f200 83c5 	bhi.w	40cbf8 <_svfprintf_r+0x850>
  40c46e:	e8df f013 	tbh	[pc, r3, lsl #1]
  40c472:	026a      	.short	0x026a
  40c474:	03c303c3 	.word	0x03c303c3
  40c478:	03c30271 	.word	0x03c30271
  40c47c:	03c303c3 	.word	0x03c303c3
  40c480:	03c303c3 	.word	0x03c303c3
  40c484:	031403c3 	.word	0x031403c3
  40c488:	03c30366 	.word	0x03c30366
  40c48c:	00c0009d 	.word	0x00c0009d
  40c490:	027803c3 	.word	0x027803c3
  40c494:	027f027f 	.word	0x027f027f
  40c498:	027f027f 	.word	0x027f027f
  40c49c:	027f027f 	.word	0x027f027f
  40c4a0:	027f027f 	.word	0x027f027f
  40c4a4:	03c3027f 	.word	0x03c3027f
  40c4a8:	03c303c3 	.word	0x03c303c3
  40c4ac:	03c303c3 	.word	0x03c303c3
  40c4b0:	03c303c3 	.word	0x03c303c3
  40c4b4:	03c303c3 	.word	0x03c303c3
  40c4b8:	029003c3 	.word	0x029003c3
  40c4bc:	03c30371 	.word	0x03c30371
  40c4c0:	03c30371 	.word	0x03c30371
  40c4c4:	03c303c3 	.word	0x03c303c3
  40c4c8:	036a03c3 	.word	0x036a03c3
  40c4cc:	03c303c3 	.word	0x03c303c3
  40c4d0:	03c30078 	.word	0x03c30078
  40c4d4:	03c303c3 	.word	0x03c303c3
  40c4d8:	03c303c3 	.word	0x03c303c3
  40c4dc:	03c30059 	.word	0x03c30059
  40c4e0:	02af03c3 	.word	0x02af03c3
  40c4e4:	03c303c3 	.word	0x03c303c3
  40c4e8:	03c303c3 	.word	0x03c303c3
  40c4ec:	03c303c3 	.word	0x03c303c3
  40c4f0:	03c303c3 	.word	0x03c303c3
  40c4f4:	03c303c3 	.word	0x03c303c3
  40c4f8:	03480337 	.word	0x03480337
  40c4fc:	03710371 	.word	0x03710371
  40c500:	02ff0371 	.word	0x02ff0371
  40c504:	03c30348 	.word	0x03c30348
  40c508:	030803c3 	.word	0x030803c3
  40c50c:	02c503c3 	.word	0x02c503c3
  40c510:	0320007c 	.word	0x0320007c
  40c514:	03c303a3 	.word	0x03c303a3
  40c518:	03c302d9 	.word	0x03c302d9
  40c51c:	03c3005f 	.word	0x03c3005f
  40c520:	00de03c3 	.word	0x00de03c3
  40c524:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c528:	f04c 0c10 	orr.w	ip, ip, #16
  40c52c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40c530:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c532:	06a2      	lsls	r2, r4, #26
  40c534:	f100 8354 	bmi.w	40cbe0 <_svfprintf_r+0x838>
  40c538:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c53a:	06e3      	lsls	r3, r4, #27
  40c53c:	f100 85bd 	bmi.w	40d0ba <_svfprintf_r+0xd12>
  40c540:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c544:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40c548:	f000 85b7 	beq.w	40d0ba <_svfprintf_r+0xd12>
  40c54c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40c550:	2500      	movs	r5, #0
  40c552:	f8bc 4000 	ldrh.w	r4, [ip]
  40c556:	f10c 0c04 	add.w	ip, ip, #4
  40c55a:	2301      	movs	r3, #1
  40c55c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40c560:	e08c      	b.n	40c67c <_svfprintf_r+0x2d4>
  40c562:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c564:	f045 0510 	orr.w	r5, r5, #16
  40c568:	9509      	str	r5, [sp, #36]	; 0x24
  40c56a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c56e:	f01c 0320 	ands.w	r3, ip, #32
  40c572:	f040 832a 	bne.w	40cbca <_svfprintf_r+0x822>
  40c576:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c57a:	f01c 0210 	ands.w	r2, ip, #16
  40c57e:	f040 85a4 	bne.w	40d0ca <_svfprintf_r+0xd22>
  40c582:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c586:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  40c58a:	f000 859e 	beq.w	40d0ca <_svfprintf_r+0xd22>
  40c58e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40c592:	4613      	mov	r3, r2
  40c594:	f8bc 4000 	ldrh.w	r4, [ip]
  40c598:	f10c 0c04 	add.w	ip, ip, #4
  40c59c:	2500      	movs	r5, #0
  40c59e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40c5a2:	e06b      	b.n	40c67c <_svfprintf_r+0x2d4>
  40c5a4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40c5a6:	9310      	str	r3, [sp, #64]	; 0x40
  40c5a8:	4264      	negs	r4, r4
  40c5aa:	940f      	str	r4, [sp, #60]	; 0x3c
  40c5ac:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c5ae:	f045 0504 	orr.w	r5, r5, #4
  40c5b2:	9509      	str	r5, [sp, #36]	; 0x24
  40c5b4:	f899 8000 	ldrb.w	r8, [r9]
  40c5b8:	e752      	b.n	40c460 <_svfprintf_r+0xb8>
  40c5ba:	980d      	ldr	r0, [sp, #52]	; 0x34
  40c5bc:	990c      	ldr	r1, [sp, #48]	; 0x30
  40c5be:	aa2b      	add	r2, sp, #172	; 0xac
  40c5c0:	f005 fb0a 	bl	411bd8 <__ssprint_r>
  40c5c4:	b940      	cbnz	r0, 40c5d8 <_svfprintf_r+0x230>
  40c5c6:	ae38      	add	r6, sp, #224	; 0xe0
  40c5c8:	e736      	b.n	40c438 <_svfprintf_r+0x90>
  40c5ca:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40c5cc:	b123      	cbz	r3, 40c5d8 <_svfprintf_r+0x230>
  40c5ce:	980d      	ldr	r0, [sp, #52]	; 0x34
  40c5d0:	990c      	ldr	r1, [sp, #48]	; 0x30
  40c5d2:	aa2b      	add	r2, sp, #172	; 0xac
  40c5d4:	f005 fb00 	bl	411bd8 <__ssprint_r>
  40c5d8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40c5da:	980e      	ldr	r0, [sp, #56]	; 0x38
  40c5dc:	89a3      	ldrh	r3, [r4, #12]
  40c5de:	f013 0f40 	tst.w	r3, #64	; 0x40
  40c5e2:	bf18      	it	ne
  40c5e4:	f04f 30ff 	movne.w	r0, #4294967295
  40c5e8:	b049      	add	sp, #292	; 0x124
  40c5ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c5ee:	464c      	mov	r4, r9
  40c5f0:	e725      	b.n	40c43e <_svfprintf_r+0x96>
  40c5f2:	f899 8000 	ldrb.w	r8, [r9]
  40c5f6:	f109 0001 	add.w	r0, r9, #1
  40c5fa:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  40c5fe:	f001 810c 	beq.w	40d81a <_svfprintf_r+0x1472>
  40c602:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40c606:	2b09      	cmp	r3, #9
  40c608:	bf98      	it	ls
  40c60a:	2100      	movls	r1, #0
  40c60c:	f201 806b 	bhi.w	40d6e6 <_svfprintf_r+0x133e>
  40c610:	f810 8b01 	ldrb.w	r8, [r0], #1
  40c614:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40c618:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40c61c:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40c620:	2b09      	cmp	r3, #9
  40c622:	d9f5      	bls.n	40c610 <_svfprintf_r+0x268>
  40c624:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  40c628:	910a      	str	r1, [sp, #40]	; 0x28
  40c62a:	4681      	mov	r9, r0
  40c62c:	e71a      	b.n	40c464 <_svfprintf_r+0xbc>
  40c62e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c630:	4ca1      	ldr	r4, [pc, #644]	; (40c8b8 <_svfprintf_r+0x510>)
  40c632:	06af      	lsls	r7, r5, #26
  40c634:	941a      	str	r4, [sp, #104]	; 0x68
  40c636:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40c63a:	f140 81d1 	bpl.w	40c9e0 <_svfprintf_r+0x638>
  40c63e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40c642:	f10c 0307 	add.w	r3, ip, #7
  40c646:	f023 0307 	bic.w	r3, r3, #7
  40c64a:	f103 0408 	add.w	r4, r3, #8
  40c64e:	9410      	str	r4, [sp, #64]	; 0x40
  40c650:	e9d3 4500 	ldrd	r4, r5, [r3]
  40c654:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c658:	f01c 0f01 	tst.w	ip, #1
  40c65c:	f000 8462 	beq.w	40cf24 <_svfprintf_r+0xb7c>
  40c660:	ea54 0005 	orrs.w	r0, r4, r5
  40c664:	f000 845e 	beq.w	40cf24 <_svfprintf_r+0xb7c>
  40c668:	2330      	movs	r3, #48	; 0x30
  40c66a:	f04c 0c02 	orr.w	ip, ip, #2
  40c66e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40c672:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40c676:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40c67a:	2302      	movs	r3, #2
  40c67c:	f04f 0a00 	mov.w	sl, #0
  40c680:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40c684:	990a      	ldr	r1, [sp, #40]	; 0x28
  40c686:	2900      	cmp	r1, #0
  40c688:	db05      	blt.n	40c696 <_svfprintf_r+0x2ee>
  40c68a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c68e:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  40c692:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40c696:	ea54 0005 	orrs.w	r0, r4, r5
  40c69a:	f040 82c5 	bne.w	40cc28 <_svfprintf_r+0x880>
  40c69e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40c6a0:	2900      	cmp	r1, #0
  40c6a2:	f040 82c1 	bne.w	40cc28 <_svfprintf_r+0x880>
  40c6a6:	2b00      	cmp	r3, #0
  40c6a8:	f040 8438 	bne.w	40cf1c <_svfprintf_r+0xb74>
  40c6ac:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c6b0:	f01c 0f01 	tst.w	ip, #1
  40c6b4:	f000 8432 	beq.w	40cf1c <_svfprintf_r+0xb74>
  40c6b8:	af48      	add	r7, sp, #288	; 0x120
  40c6ba:	2330      	movs	r3, #48	; 0x30
  40c6bc:	9d08      	ldr	r5, [sp, #32]
  40c6be:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40c6c2:	1bec      	subs	r4, r5, r7
  40c6c4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  40c6c8:	2500      	movs	r5, #0
  40c6ca:	4564      	cmp	r4, ip
  40c6cc:	bfa8      	it	ge
  40c6ce:	46a4      	movge	ip, r4
  40c6d0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40c6d4:	9514      	str	r5, [sp, #80]	; 0x50
  40c6d6:	f1ba 0f00 	cmp.w	sl, #0
  40c6da:	d002      	beq.n	40c6e2 <_svfprintf_r+0x33a>
  40c6dc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40c6de:	3501      	adds	r5, #1
  40c6e0:	950b      	str	r5, [sp, #44]	; 0x2c
  40c6e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40c6e4:	f013 0302 	ands.w	r3, r3, #2
  40c6e8:	9312      	str	r3, [sp, #72]	; 0x48
  40c6ea:	d002      	beq.n	40c6f2 <_svfprintf_r+0x34a>
  40c6ec:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40c6ee:	3502      	adds	r5, #2
  40c6f0:	950b      	str	r5, [sp, #44]	; 0x2c
  40c6f2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c6f6:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  40c6fa:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  40c6fe:	f040 8290 	bne.w	40cc22 <_svfprintf_r+0x87a>
  40c702:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40c704:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  40c708:	ebcc 0b05 	rsb	fp, ip, r5
  40c70c:	f1bb 0f00 	cmp.w	fp, #0
  40c710:	f340 8287 	ble.w	40cc22 <_svfprintf_r+0x87a>
  40c714:	f1bb 0f10 	cmp.w	fp, #16
  40c718:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40c71a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40c71c:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 40c8c0 <_svfprintf_r+0x518>
  40c720:	dd2c      	ble.n	40c77c <_svfprintf_r+0x3d4>
  40c722:	971b      	str	r7, [sp, #108]	; 0x6c
  40c724:	4630      	mov	r0, r6
  40c726:	4657      	mov	r7, sl
  40c728:	2510      	movs	r5, #16
  40c72a:	46ca      	mov	sl, r9
  40c72c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40c72e:	46a1      	mov	r9, r4
  40c730:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40c732:	e006      	b.n	40c742 <_svfprintf_r+0x39a>
  40c734:	f1ab 0b10 	sub.w	fp, fp, #16
  40c738:	f1bb 0f10 	cmp.w	fp, #16
  40c73c:	f100 0008 	add.w	r0, r0, #8
  40c740:	dd17      	ble.n	40c772 <_svfprintf_r+0x3ca>
  40c742:	3201      	adds	r2, #1
  40c744:	3110      	adds	r1, #16
  40c746:	2a07      	cmp	r2, #7
  40c748:	912d      	str	r1, [sp, #180]	; 0xb4
  40c74a:	922c      	str	r2, [sp, #176]	; 0xb0
  40c74c:	6007      	str	r7, [r0, #0]
  40c74e:	6045      	str	r5, [r0, #4]
  40c750:	ddf0      	ble.n	40c734 <_svfprintf_r+0x38c>
  40c752:	4620      	mov	r0, r4
  40c754:	4631      	mov	r1, r6
  40c756:	aa2b      	add	r2, sp, #172	; 0xac
  40c758:	f005 fa3e 	bl	411bd8 <__ssprint_r>
  40c75c:	2800      	cmp	r0, #0
  40c75e:	f47f af3b 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40c762:	f1ab 0b10 	sub.w	fp, fp, #16
  40c766:	f1bb 0f10 	cmp.w	fp, #16
  40c76a:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40c76c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40c76e:	a838      	add	r0, sp, #224	; 0xe0
  40c770:	dce7      	bgt.n	40c742 <_svfprintf_r+0x39a>
  40c772:	464c      	mov	r4, r9
  40c774:	46d1      	mov	r9, sl
  40c776:	46ba      	mov	sl, r7
  40c778:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  40c77a:	4606      	mov	r6, r0
  40c77c:	3201      	adds	r2, #1
  40c77e:	eb0b 0c01 	add.w	ip, fp, r1
  40c782:	2a07      	cmp	r2, #7
  40c784:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c788:	922c      	str	r2, [sp, #176]	; 0xb0
  40c78a:	e886 0c00 	stmia.w	r6, {sl, fp}
  40c78e:	f300 841a 	bgt.w	40cfc6 <_svfprintf_r+0xc1e>
  40c792:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40c796:	3608      	adds	r6, #8
  40c798:	f1ba 0f00 	cmp.w	sl, #0
  40c79c:	d00f      	beq.n	40c7be <_svfprintf_r+0x416>
  40c79e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c7a0:	f10c 0c01 	add.w	ip, ip, #1
  40c7a4:	3301      	adds	r3, #1
  40c7a6:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  40c7aa:	2201      	movs	r2, #1
  40c7ac:	2b07      	cmp	r3, #7
  40c7ae:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c7b2:	932c      	str	r3, [sp, #176]	; 0xb0
  40c7b4:	e886 0006 	stmia.w	r6, {r1, r2}
  40c7b8:	f300 83a4 	bgt.w	40cf04 <_svfprintf_r+0xb5c>
  40c7bc:	3608      	adds	r6, #8
  40c7be:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40c7c0:	b173      	cbz	r3, 40c7e0 <_svfprintf_r+0x438>
  40c7c2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c7c4:	f10c 0c02 	add.w	ip, ip, #2
  40c7c8:	3301      	adds	r3, #1
  40c7ca:	a924      	add	r1, sp, #144	; 0x90
  40c7cc:	2202      	movs	r2, #2
  40c7ce:	2b07      	cmp	r3, #7
  40c7d0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c7d4:	932c      	str	r3, [sp, #176]	; 0xb0
  40c7d6:	e886 0006 	stmia.w	r6, {r1, r2}
  40c7da:	f300 8387 	bgt.w	40ceec <_svfprintf_r+0xb44>
  40c7de:	3608      	adds	r6, #8
  40c7e0:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  40c7e2:	2d80      	cmp	r5, #128	; 0x80
  40c7e4:	f000 82ca 	beq.w	40cd7c <_svfprintf_r+0x9d4>
  40c7e8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40c7ea:	ebc4 0a05 	rsb	sl, r4, r5
  40c7ee:	f1ba 0f00 	cmp.w	sl, #0
  40c7f2:	dd3b      	ble.n	40c86c <_svfprintf_r+0x4c4>
  40c7f4:	f1ba 0f10 	cmp.w	sl, #16
  40c7f8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c7fa:	4d30      	ldr	r5, [pc, #192]	; (40c8bc <_svfprintf_r+0x514>)
  40c7fc:	dd2b      	ble.n	40c856 <_svfprintf_r+0x4ae>
  40c7fe:	940a      	str	r4, [sp, #40]	; 0x28
  40c800:	4632      	mov	r2, r6
  40c802:	f04f 0b10 	mov.w	fp, #16
  40c806:	462e      	mov	r6, r5
  40c808:	4661      	mov	r1, ip
  40c80a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40c80c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40c80e:	e006      	b.n	40c81e <_svfprintf_r+0x476>
  40c810:	f1aa 0a10 	sub.w	sl, sl, #16
  40c814:	f1ba 0f10 	cmp.w	sl, #16
  40c818:	f102 0208 	add.w	r2, r2, #8
  40c81c:	dd17      	ble.n	40c84e <_svfprintf_r+0x4a6>
  40c81e:	3301      	adds	r3, #1
  40c820:	3110      	adds	r1, #16
  40c822:	2b07      	cmp	r3, #7
  40c824:	912d      	str	r1, [sp, #180]	; 0xb4
  40c826:	932c      	str	r3, [sp, #176]	; 0xb0
  40c828:	e882 0840 	stmia.w	r2, {r6, fp}
  40c82c:	ddf0      	ble.n	40c810 <_svfprintf_r+0x468>
  40c82e:	4620      	mov	r0, r4
  40c830:	4629      	mov	r1, r5
  40c832:	aa2b      	add	r2, sp, #172	; 0xac
  40c834:	f005 f9d0 	bl	411bd8 <__ssprint_r>
  40c838:	2800      	cmp	r0, #0
  40c83a:	f47f aecd 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40c83e:	f1aa 0a10 	sub.w	sl, sl, #16
  40c842:	f1ba 0f10 	cmp.w	sl, #16
  40c846:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40c848:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c84a:	aa38      	add	r2, sp, #224	; 0xe0
  40c84c:	dce7      	bgt.n	40c81e <_svfprintf_r+0x476>
  40c84e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40c850:	4635      	mov	r5, r6
  40c852:	468c      	mov	ip, r1
  40c854:	4616      	mov	r6, r2
  40c856:	3301      	adds	r3, #1
  40c858:	44d4      	add	ip, sl
  40c85a:	2b07      	cmp	r3, #7
  40c85c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c860:	932c      	str	r3, [sp, #176]	; 0xb0
  40c862:	e886 0420 	stmia.w	r6, {r5, sl}
  40c866:	f300 8335 	bgt.w	40ced4 <_svfprintf_r+0xb2c>
  40c86a:	3608      	adds	r6, #8
  40c86c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c86e:	05ed      	lsls	r5, r5, #23
  40c870:	f100 8224 	bmi.w	40ccbc <_svfprintf_r+0x914>
  40c874:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c876:	44a4      	add	ip, r4
  40c878:	3301      	adds	r3, #1
  40c87a:	2b07      	cmp	r3, #7
  40c87c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c880:	6037      	str	r7, [r6, #0]
  40c882:	6074      	str	r4, [r6, #4]
  40c884:	932c      	str	r3, [sp, #176]	; 0xb0
  40c886:	f300 830f 	bgt.w	40cea8 <_svfprintf_r+0xb00>
  40c88a:	3608      	adds	r6, #8
  40c88c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c88e:	0763      	lsls	r3, r4, #29
  40c890:	d549      	bpl.n	40c926 <_svfprintf_r+0x57e>
  40c892:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40c894:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40c896:	1a2c      	subs	r4, r5, r0
  40c898:	2c00      	cmp	r4, #0
  40c89a:	dd44      	ble.n	40c926 <_svfprintf_r+0x57e>
  40c89c:	2c10      	cmp	r4, #16
  40c89e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c8a0:	f8df a01c 	ldr.w	sl, [pc, #28]	; 40c8c0 <_svfprintf_r+0x518>
  40c8a4:	dd2b      	ble.n	40c8fe <_svfprintf_r+0x556>
  40c8a6:	4657      	mov	r7, sl
  40c8a8:	2510      	movs	r5, #16
  40c8aa:	4662      	mov	r2, ip
  40c8ac:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  40c8b0:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  40c8b4:	e00b      	b.n	40c8ce <_svfprintf_r+0x526>
  40c8b6:	bf00      	nop
  40c8b8:	0041352c 	.word	0x0041352c
  40c8bc:	004134f8 	.word	0x004134f8
  40c8c0:	0041354c 	.word	0x0041354c
  40c8c4:	3c10      	subs	r4, #16
  40c8c6:	2c10      	cmp	r4, #16
  40c8c8:	f106 0608 	add.w	r6, r6, #8
  40c8cc:	dd15      	ble.n	40c8fa <_svfprintf_r+0x552>
  40c8ce:	3301      	adds	r3, #1
  40c8d0:	3210      	adds	r2, #16
  40c8d2:	2b07      	cmp	r3, #7
  40c8d4:	922d      	str	r2, [sp, #180]	; 0xb4
  40c8d6:	932c      	str	r3, [sp, #176]	; 0xb0
  40c8d8:	6037      	str	r7, [r6, #0]
  40c8da:	6075      	str	r5, [r6, #4]
  40c8dc:	ddf2      	ble.n	40c8c4 <_svfprintf_r+0x51c>
  40c8de:	4650      	mov	r0, sl
  40c8e0:	4641      	mov	r1, r8
  40c8e2:	aa2b      	add	r2, sp, #172	; 0xac
  40c8e4:	f005 f978 	bl	411bd8 <__ssprint_r>
  40c8e8:	2800      	cmp	r0, #0
  40c8ea:	f47f ae75 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40c8ee:	3c10      	subs	r4, #16
  40c8f0:	2c10      	cmp	r4, #16
  40c8f2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40c8f4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c8f6:	ae38      	add	r6, sp, #224	; 0xe0
  40c8f8:	dce9      	bgt.n	40c8ce <_svfprintf_r+0x526>
  40c8fa:	4694      	mov	ip, r2
  40c8fc:	46ba      	mov	sl, r7
  40c8fe:	3301      	adds	r3, #1
  40c900:	44a4      	add	ip, r4
  40c902:	2b07      	cmp	r3, #7
  40c904:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c908:	932c      	str	r3, [sp, #176]	; 0xb0
  40c90a:	f8c6 a000 	str.w	sl, [r6]
  40c90e:	6074      	str	r4, [r6, #4]
  40c910:	dd09      	ble.n	40c926 <_svfprintf_r+0x57e>
  40c912:	980d      	ldr	r0, [sp, #52]	; 0x34
  40c914:	990c      	ldr	r1, [sp, #48]	; 0x30
  40c916:	aa2b      	add	r2, sp, #172	; 0xac
  40c918:	f005 f95e 	bl	411bd8 <__ssprint_r>
  40c91c:	2800      	cmp	r0, #0
  40c91e:	f47f ae5b 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40c922:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40c926:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40c928:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40c92a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40c92c:	42a8      	cmp	r0, r5
  40c92e:	bfac      	ite	ge
  40c930:	1824      	addge	r4, r4, r0
  40c932:	1964      	addlt	r4, r4, r5
  40c934:	940e      	str	r4, [sp, #56]	; 0x38
  40c936:	f1bc 0f00 	cmp.w	ip, #0
  40c93a:	f040 82c1 	bne.w	40cec0 <_svfprintf_r+0xb18>
  40c93e:	2300      	movs	r3, #0
  40c940:	932c      	str	r3, [sp, #176]	; 0xb0
  40c942:	ae38      	add	r6, sp, #224	; 0xe0
  40c944:	e556      	b.n	40c3f4 <_svfprintf_r+0x4c>
  40c946:	f899 8000 	ldrb.w	r8, [r9]
  40c94a:	2a00      	cmp	r2, #0
  40c94c:	f47f ad88 	bne.w	40c460 <_svfprintf_r+0xb8>
  40c950:	2220      	movs	r2, #32
  40c952:	e585      	b.n	40c460 <_svfprintf_r+0xb8>
  40c954:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c956:	f045 0501 	orr.w	r5, r5, #1
  40c95a:	9509      	str	r5, [sp, #36]	; 0x24
  40c95c:	f899 8000 	ldrb.w	r8, [r9]
  40c960:	e57e      	b.n	40c460 <_svfprintf_r+0xb8>
  40c962:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c964:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  40c968:	9509      	str	r5, [sp, #36]	; 0x24
  40c96a:	f899 8000 	ldrb.w	r8, [r9]
  40c96e:	e577      	b.n	40c460 <_svfprintf_r+0xb8>
  40c970:	2400      	movs	r4, #0
  40c972:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40c976:	940f      	str	r4, [sp, #60]	; 0x3c
  40c978:	4621      	mov	r1, r4
  40c97a:	f819 8b01 	ldrb.w	r8, [r9], #1
  40c97e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40c982:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40c986:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40c98a:	2b09      	cmp	r3, #9
  40c98c:	d9f5      	bls.n	40c97a <_svfprintf_r+0x5d2>
  40c98e:	910f      	str	r1, [sp, #60]	; 0x3c
  40c990:	e568      	b.n	40c464 <_svfprintf_r+0xbc>
  40c992:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c996:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40c99a:	f04c 0c10 	orr.w	ip, ip, #16
  40c99e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40c9a2:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c9a4:	06a5      	lsls	r5, r4, #26
  40c9a6:	f140 80b2 	bpl.w	40cb0e <_svfprintf_r+0x766>
  40c9aa:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40c9ac:	1de9      	adds	r1, r5, #7
  40c9ae:	f021 0107 	bic.w	r1, r1, #7
  40c9b2:	e9d1 2300 	ldrd	r2, r3, [r1]
  40c9b6:	3108      	adds	r1, #8
  40c9b8:	9110      	str	r1, [sp, #64]	; 0x40
  40c9ba:	4614      	mov	r4, r2
  40c9bc:	461d      	mov	r5, r3
  40c9be:	2a00      	cmp	r2, #0
  40c9c0:	f173 0c00 	sbcs.w	ip, r3, #0
  40c9c4:	f2c0 8394 	blt.w	40d0f0 <_svfprintf_r+0xd48>
  40c9c8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40c9cc:	2301      	movs	r3, #1
  40c9ce:	e659      	b.n	40c684 <_svfprintf_r+0x2dc>
  40c9d0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c9d2:	4cb6      	ldr	r4, [pc, #728]	; (40ccac <_svfprintf_r+0x904>)
  40c9d4:	06af      	lsls	r7, r5, #26
  40c9d6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40c9da:	941a      	str	r4, [sp, #104]	; 0x68
  40c9dc:	f53f ae2f 	bmi.w	40c63e <_svfprintf_r+0x296>
  40c9e0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c9e2:	06ed      	lsls	r5, r5, #27
  40c9e4:	f140 8443 	bpl.w	40d26e <_svfprintf_r+0xec6>
  40c9e8:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40c9ec:	2500      	movs	r5, #0
  40c9ee:	f8dc 4000 	ldr.w	r4, [ip]
  40c9f2:	f10c 0c04 	add.w	ip, ip, #4
  40c9f6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40c9fa:	e62b      	b.n	40c654 <_svfprintf_r+0x2ac>
  40c9fc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40ca00:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40ca04:	f01c 0f20 	tst.w	ip, #32
  40ca08:	f000 8440 	beq.w	40d28c <_svfprintf_r+0xee4>
  40ca0c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40ca0e:	6821      	ldr	r1, [r4, #0]
  40ca10:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40ca12:	17e5      	asrs	r5, r4, #31
  40ca14:	462b      	mov	r3, r5
  40ca16:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40ca18:	4622      	mov	r2, r4
  40ca1a:	3504      	adds	r5, #4
  40ca1c:	9510      	str	r5, [sp, #64]	; 0x40
  40ca1e:	e9c1 2300 	strd	r2, r3, [r1]
  40ca22:	e4e7      	b.n	40c3f4 <_svfprintf_r+0x4c>
  40ca24:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40ca26:	f04f 0a00 	mov.w	sl, #0
  40ca2a:	6827      	ldr	r7, [r4, #0]
  40ca2c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40ca30:	1d25      	adds	r5, r4, #4
  40ca32:	2f00      	cmp	r7, #0
  40ca34:	f000 85e9 	beq.w	40d60a <_svfprintf_r+0x1262>
  40ca38:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40ca3a:	4638      	mov	r0, r7
  40ca3c:	2c00      	cmp	r4, #0
  40ca3e:	f2c0 859b 	blt.w	40d578 <_svfprintf_r+0x11d0>
  40ca42:	4651      	mov	r1, sl
  40ca44:	4622      	mov	r2, r4
  40ca46:	f004 f965 	bl	410d14 <memchr>
  40ca4a:	2800      	cmp	r0, #0
  40ca4c:	f000 8613 	beq.w	40d676 <_svfprintf_r+0x12ce>
  40ca50:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40ca52:	1bc0      	subs	r0, r0, r7
  40ca54:	42a0      	cmp	r0, r4
  40ca56:	bfb8      	it	lt
  40ca58:	4604      	movlt	r4, r0
  40ca5a:	9510      	str	r5, [sp, #64]	; 0x40
  40ca5c:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  40ca60:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40ca64:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  40ca68:	950b      	str	r5, [sp, #44]	; 0x2c
  40ca6a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40ca6e:	e632      	b.n	40c6d6 <_svfprintf_r+0x32e>
  40ca70:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40ca74:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  40ca78:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40ca7c:	f899 8000 	ldrb.w	r8, [r9]
  40ca80:	e4ee      	b.n	40c460 <_svfprintf_r+0xb8>
  40ca82:	f899 8000 	ldrb.w	r8, [r9]
  40ca86:	464b      	mov	r3, r9
  40ca88:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  40ca8c:	f000 847f 	beq.w	40d38e <_svfprintf_r+0xfe6>
  40ca90:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ca92:	f045 0510 	orr.w	r5, r5, #16
  40ca96:	9509      	str	r5, [sp, #36]	; 0x24
  40ca98:	e4e2      	b.n	40c460 <_svfprintf_r+0xb8>
  40ca9a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40ca9c:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40ca9e:	6824      	ldr	r4, [r4, #0]
  40caa0:	1d2b      	adds	r3, r5, #4
  40caa2:	2c00      	cmp	r4, #0
  40caa4:	940f      	str	r4, [sp, #60]	; 0x3c
  40caa6:	f6ff ad7d 	blt.w	40c5a4 <_svfprintf_r+0x1fc>
  40caaa:	9310      	str	r3, [sp, #64]	; 0x40
  40caac:	f899 8000 	ldrb.w	r8, [r9]
  40cab0:	e4d6      	b.n	40c460 <_svfprintf_r+0xb8>
  40cab2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40cab4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cab8:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40caba:	487d      	ldr	r0, [pc, #500]	; (40ccb0 <_svfprintf_r+0x908>)
  40cabc:	3504      	adds	r5, #4
  40cabe:	681c      	ldr	r4, [r3, #0]
  40cac0:	f04f 0878 	mov.w	r8, #120	; 0x78
  40cac4:	2330      	movs	r3, #48	; 0x30
  40cac6:	f04c 0c02 	orr.w	ip, ip, #2
  40caca:	9510      	str	r5, [sp, #64]	; 0x40
  40cacc:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40cad0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40cad4:	2500      	movs	r5, #0
  40cad6:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40cada:	901a      	str	r0, [sp, #104]	; 0x68
  40cadc:	2302      	movs	r3, #2
  40cade:	e5cd      	b.n	40c67c <_svfprintf_r+0x2d4>
  40cae0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40cae2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40cae4:	681a      	ldr	r2, [r3, #0]
  40cae6:	2401      	movs	r4, #1
  40cae8:	2300      	movs	r3, #0
  40caea:	3504      	adds	r5, #4
  40caec:	469a      	mov	sl, r3
  40caee:	940b      	str	r4, [sp, #44]	; 0x2c
  40caf0:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  40caf4:	9510      	str	r5, [sp, #64]	; 0x40
  40caf6:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40cafa:	930a      	str	r3, [sp, #40]	; 0x28
  40cafc:	9314      	str	r3, [sp, #80]	; 0x50
  40cafe:	af2e      	add	r7, sp, #184	; 0xb8
  40cb00:	e5ef      	b.n	40c6e2 <_svfprintf_r+0x33a>
  40cb02:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40cb04:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40cb08:	06a5      	lsls	r5, r4, #26
  40cb0a:	f53f af4e 	bmi.w	40c9aa <_svfprintf_r+0x602>
  40cb0e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cb12:	f01c 0f10 	tst.w	ip, #16
  40cb16:	f040 82df 	bne.w	40d0d8 <_svfprintf_r+0xd30>
  40cb1a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cb1e:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40cb22:	f000 82d9 	beq.w	40d0d8 <_svfprintf_r+0xd30>
  40cb26:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40cb2a:	f9bc 4000 	ldrsh.w	r4, [ip]
  40cb2e:	f10c 0c04 	add.w	ip, ip, #4
  40cb32:	17e5      	asrs	r5, r4, #31
  40cb34:	4622      	mov	r2, r4
  40cb36:	462b      	mov	r3, r5
  40cb38:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40cb3c:	e73f      	b.n	40c9be <_svfprintf_r+0x616>
  40cb3e:	f899 8000 	ldrb.w	r8, [r9]
  40cb42:	222b      	movs	r2, #43	; 0x2b
  40cb44:	e48c      	b.n	40c460 <_svfprintf_r+0xb8>
  40cb46:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40cb48:	f045 0508 	orr.w	r5, r5, #8
  40cb4c:	9509      	str	r5, [sp, #36]	; 0x24
  40cb4e:	f899 8000 	ldrb.w	r8, [r9]
  40cb52:	e485      	b.n	40c460 <_svfprintf_r+0xb8>
  40cb54:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40cb56:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40cb5a:	1deb      	adds	r3, r5, #7
  40cb5c:	f023 0307 	bic.w	r3, r3, #7
  40cb60:	f103 0c08 	add.w	ip, r3, #8
  40cb64:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40cb68:	e9d3 4500 	ldrd	r4, r5, [r3]
  40cb6c:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40cb70:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40cb74:	f004 ffb0 	bl	411ad8 <__fpclassifyd>
  40cb78:	2801      	cmp	r0, #1
  40cb7a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40cb7e:	f040 835c 	bne.w	40d23a <_svfprintf_r+0xe92>
  40cb82:	2200      	movs	r2, #0
  40cb84:	2300      	movs	r3, #0
  40cb86:	f7fd fb97 	bl	40a2b8 <__aeabi_dcmplt>
  40cb8a:	2800      	cmp	r0, #0
  40cb8c:	f040 8563 	bne.w	40d656 <_svfprintf_r+0x12ae>
  40cb90:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40cb94:	2503      	movs	r5, #3
  40cb96:	950b      	str	r5, [sp, #44]	; 0x2c
  40cb98:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40cb9a:	4f46      	ldr	r7, [pc, #280]	; (40ccb4 <_svfprintf_r+0x90c>)
  40cb9c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  40cba0:	4b45      	ldr	r3, [pc, #276]	; (40ccb8 <_svfprintf_r+0x910>)
  40cba2:	2400      	movs	r4, #0
  40cba4:	9509      	str	r5, [sp, #36]	; 0x24
  40cba6:	2500      	movs	r5, #0
  40cba8:	940a      	str	r4, [sp, #40]	; 0x28
  40cbaa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40cbae:	bfd8      	it	le
  40cbb0:	461f      	movle	r7, r3
  40cbb2:	2403      	movs	r4, #3
  40cbb4:	9514      	str	r5, [sp, #80]	; 0x50
  40cbb6:	e58e      	b.n	40c6d6 <_svfprintf_r+0x32e>
  40cbb8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cbbc:	f04c 0c20 	orr.w	ip, ip, #32
  40cbc0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40cbc4:	f899 8000 	ldrb.w	r8, [r9]
  40cbc8:	e44a      	b.n	40c460 <_svfprintf_r+0xb8>
  40cbca:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40cbcc:	1de3      	adds	r3, r4, #7
  40cbce:	f023 0307 	bic.w	r3, r3, #7
  40cbd2:	f103 0508 	add.w	r5, r3, #8
  40cbd6:	9510      	str	r5, [sp, #64]	; 0x40
  40cbd8:	e9d3 4500 	ldrd	r4, r5, [r3]
  40cbdc:	2300      	movs	r3, #0
  40cbde:	e54d      	b.n	40c67c <_svfprintf_r+0x2d4>
  40cbe0:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40cbe2:	1deb      	adds	r3, r5, #7
  40cbe4:	f023 0307 	bic.w	r3, r3, #7
  40cbe8:	f103 0c08 	add.w	ip, r3, #8
  40cbec:	e9d3 4500 	ldrd	r4, r5, [r3]
  40cbf0:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40cbf4:	2301      	movs	r3, #1
  40cbf6:	e541      	b.n	40c67c <_svfprintf_r+0x2d4>
  40cbf8:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40cbfc:	f1b8 0f00 	cmp.w	r8, #0
  40cc00:	f43f ace3 	beq.w	40c5ca <_svfprintf_r+0x222>
  40cc04:	2300      	movs	r3, #0
  40cc06:	f04f 0c01 	mov.w	ip, #1
  40cc0a:	469a      	mov	sl, r3
  40cc0c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40cc10:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  40cc14:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40cc18:	930a      	str	r3, [sp, #40]	; 0x28
  40cc1a:	9314      	str	r3, [sp, #80]	; 0x50
  40cc1c:	4664      	mov	r4, ip
  40cc1e:	af2e      	add	r7, sp, #184	; 0xb8
  40cc20:	e55f      	b.n	40c6e2 <_svfprintf_r+0x33a>
  40cc22:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40cc26:	e5b7      	b.n	40c798 <_svfprintf_r+0x3f0>
  40cc28:	2b01      	cmp	r3, #1
  40cc2a:	f000 80ec 	beq.w	40ce06 <_svfprintf_r+0xa5e>
  40cc2e:	2b02      	cmp	r3, #2
  40cc30:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  40cc34:	d118      	bne.n	40cc68 <_svfprintf_r+0x8c0>
  40cc36:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  40cc3a:	4619      	mov	r1, r3
  40cc3c:	f004 000f 	and.w	r0, r4, #15
  40cc40:	0922      	lsrs	r2, r4, #4
  40cc42:	f81c 0000 	ldrb.w	r0, [ip, r0]
  40cc46:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40cc4a:	092b      	lsrs	r3, r5, #4
  40cc4c:	7008      	strb	r0, [r1, #0]
  40cc4e:	ea52 0003 	orrs.w	r0, r2, r3
  40cc52:	460f      	mov	r7, r1
  40cc54:	4614      	mov	r4, r2
  40cc56:	461d      	mov	r5, r3
  40cc58:	f101 31ff 	add.w	r1, r1, #4294967295
  40cc5c:	d1ee      	bne.n	40cc3c <_svfprintf_r+0x894>
  40cc5e:	9d08      	ldr	r5, [sp, #32]
  40cc60:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  40cc64:	1bec      	subs	r4, r5, r7
  40cc66:	e52d      	b.n	40c6c4 <_svfprintf_r+0x31c>
  40cc68:	08e0      	lsrs	r0, r4, #3
  40cc6a:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40cc6e:	f004 0207 	and.w	r2, r4, #7
  40cc72:	08e9      	lsrs	r1, r5, #3
  40cc74:	3230      	adds	r2, #48	; 0x30
  40cc76:	ea50 0c01 	orrs.w	ip, r0, r1
  40cc7a:	461f      	mov	r7, r3
  40cc7c:	701a      	strb	r2, [r3, #0]
  40cc7e:	4604      	mov	r4, r0
  40cc80:	460d      	mov	r5, r1
  40cc82:	f103 33ff 	add.w	r3, r3, #4294967295
  40cc86:	d1ef      	bne.n	40cc68 <_svfprintf_r+0x8c0>
  40cc88:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40cc8a:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  40cc8e:	07e0      	lsls	r0, r4, #31
  40cc90:	4639      	mov	r1, r7
  40cc92:	f140 80c1 	bpl.w	40ce18 <_svfprintf_r+0xa70>
  40cc96:	2a30      	cmp	r2, #48	; 0x30
  40cc98:	f000 80be 	beq.w	40ce18 <_svfprintf_r+0xa70>
  40cc9c:	9d08      	ldr	r5, [sp, #32]
  40cc9e:	461f      	mov	r7, r3
  40cca0:	2330      	movs	r3, #48	; 0x30
  40cca2:	1bec      	subs	r4, r5, r7
  40cca4:	f801 3c01 	strb.w	r3, [r1, #-1]
  40cca8:	e50c      	b.n	40c6c4 <_svfprintf_r+0x31c>
  40ccaa:	bf00      	nop
  40ccac:	00413518 	.word	0x00413518
  40ccb0:	0041352c 	.word	0x0041352c
  40ccb4:	0041350c 	.word	0x0041350c
  40ccb8:	00413508 	.word	0x00413508
  40ccbc:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40ccc0:	f340 80ad 	ble.w	40ce1e <_svfprintf_r+0xa76>
  40ccc4:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40ccc8:	2200      	movs	r2, #0
  40ccca:	2300      	movs	r3, #0
  40cccc:	f8cd c01c 	str.w	ip, [sp, #28]
  40ccd0:	f7fd fae8 	bl	40a2a4 <__aeabi_dcmpeq>
  40ccd4:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40ccd8:	2800      	cmp	r0, #0
  40ccda:	f000 8126 	beq.w	40cf2a <_svfprintf_r+0xb82>
  40ccde:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cce0:	49aa      	ldr	r1, [pc, #680]	; (40cf8c <_svfprintf_r+0xbe4>)
  40cce2:	3301      	adds	r3, #1
  40cce4:	f10c 0c01 	add.w	ip, ip, #1
  40cce8:	2201      	movs	r2, #1
  40ccea:	2b07      	cmp	r3, #7
  40ccec:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40ccf0:	932c      	str	r3, [sp, #176]	; 0xb0
  40ccf2:	e886 0006 	stmia.w	r6, {r1, r2}
  40ccf6:	f300 82ed 	bgt.w	40d2d4 <_svfprintf_r+0xf2c>
  40ccfa:	3608      	adds	r6, #8
  40ccfc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40ccfe:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40cd00:	42a3      	cmp	r3, r4
  40cd02:	db03      	blt.n	40cd0c <_svfprintf_r+0x964>
  40cd04:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40cd06:	07ec      	lsls	r4, r5, #31
  40cd08:	f57f adc0 	bpl.w	40c88c <_svfprintf_r+0x4e4>
  40cd0c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cd0e:	9c18      	ldr	r4, [sp, #96]	; 0x60
  40cd10:	3301      	adds	r3, #1
  40cd12:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40cd14:	44a4      	add	ip, r4
  40cd16:	2b07      	cmp	r3, #7
  40cd18:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40cd1c:	6035      	str	r5, [r6, #0]
  40cd1e:	6074      	str	r4, [r6, #4]
  40cd20:	932c      	str	r3, [sp, #176]	; 0xb0
  40cd22:	f300 833e 	bgt.w	40d3a2 <_svfprintf_r+0xffa>
  40cd26:	3608      	adds	r6, #8
  40cd28:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40cd2a:	1e6c      	subs	r4, r5, #1
  40cd2c:	2c00      	cmp	r4, #0
  40cd2e:	f77f adad 	ble.w	40c88c <_svfprintf_r+0x4e4>
  40cd32:	2c10      	cmp	r4, #16
  40cd34:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cd36:	4d96      	ldr	r5, [pc, #600]	; (40cf90 <_svfprintf_r+0xbe8>)
  40cd38:	f340 8197 	ble.w	40d06a <_svfprintf_r+0xcc2>
  40cd3c:	2710      	movs	r7, #16
  40cd3e:	4662      	mov	r2, ip
  40cd40:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40cd44:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40cd48:	e004      	b.n	40cd54 <_svfprintf_r+0x9ac>
  40cd4a:	3608      	adds	r6, #8
  40cd4c:	3c10      	subs	r4, #16
  40cd4e:	2c10      	cmp	r4, #16
  40cd50:	f340 818a 	ble.w	40d068 <_svfprintf_r+0xcc0>
  40cd54:	3301      	adds	r3, #1
  40cd56:	3210      	adds	r2, #16
  40cd58:	2b07      	cmp	r3, #7
  40cd5a:	922d      	str	r2, [sp, #180]	; 0xb4
  40cd5c:	932c      	str	r3, [sp, #176]	; 0xb0
  40cd5e:	e886 00a0 	stmia.w	r6, {r5, r7}
  40cd62:	ddf2      	ble.n	40cd4a <_svfprintf_r+0x9a2>
  40cd64:	4640      	mov	r0, r8
  40cd66:	4651      	mov	r1, sl
  40cd68:	aa2b      	add	r2, sp, #172	; 0xac
  40cd6a:	f004 ff35 	bl	411bd8 <__ssprint_r>
  40cd6e:	2800      	cmp	r0, #0
  40cd70:	f47f ac32 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40cd74:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40cd76:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cd78:	ae38      	add	r6, sp, #224	; 0xe0
  40cd7a:	e7e7      	b.n	40cd4c <_svfprintf_r+0x9a4>
  40cd7c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40cd7e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40cd80:	ebc0 0a05 	rsb	sl, r0, r5
  40cd84:	f1ba 0f00 	cmp.w	sl, #0
  40cd88:	f77f ad2e 	ble.w	40c7e8 <_svfprintf_r+0x440>
  40cd8c:	f1ba 0f10 	cmp.w	sl, #16
  40cd90:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cd92:	4d7f      	ldr	r5, [pc, #508]	; (40cf90 <_svfprintf_r+0xbe8>)
  40cd94:	dd2b      	ble.n	40cdee <_svfprintf_r+0xa46>
  40cd96:	9412      	str	r4, [sp, #72]	; 0x48
  40cd98:	4632      	mov	r2, r6
  40cd9a:	f04f 0b10 	mov.w	fp, #16
  40cd9e:	462e      	mov	r6, r5
  40cda0:	4661      	mov	r1, ip
  40cda2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40cda4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40cda6:	e006      	b.n	40cdb6 <_svfprintf_r+0xa0e>
  40cda8:	f1aa 0a10 	sub.w	sl, sl, #16
  40cdac:	f1ba 0f10 	cmp.w	sl, #16
  40cdb0:	f102 0208 	add.w	r2, r2, #8
  40cdb4:	dd17      	ble.n	40cde6 <_svfprintf_r+0xa3e>
  40cdb6:	3301      	adds	r3, #1
  40cdb8:	3110      	adds	r1, #16
  40cdba:	2b07      	cmp	r3, #7
  40cdbc:	912d      	str	r1, [sp, #180]	; 0xb4
  40cdbe:	932c      	str	r3, [sp, #176]	; 0xb0
  40cdc0:	e882 0840 	stmia.w	r2, {r6, fp}
  40cdc4:	ddf0      	ble.n	40cda8 <_svfprintf_r+0xa00>
  40cdc6:	4620      	mov	r0, r4
  40cdc8:	4629      	mov	r1, r5
  40cdca:	aa2b      	add	r2, sp, #172	; 0xac
  40cdcc:	f004 ff04 	bl	411bd8 <__ssprint_r>
  40cdd0:	2800      	cmp	r0, #0
  40cdd2:	f47f ac01 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40cdd6:	f1aa 0a10 	sub.w	sl, sl, #16
  40cdda:	f1ba 0f10 	cmp.w	sl, #16
  40cdde:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40cde0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cde2:	aa38      	add	r2, sp, #224	; 0xe0
  40cde4:	dce7      	bgt.n	40cdb6 <_svfprintf_r+0xa0e>
  40cde6:	9c12      	ldr	r4, [sp, #72]	; 0x48
  40cde8:	4635      	mov	r5, r6
  40cdea:	468c      	mov	ip, r1
  40cdec:	4616      	mov	r6, r2
  40cdee:	3301      	adds	r3, #1
  40cdf0:	44d4      	add	ip, sl
  40cdf2:	2b07      	cmp	r3, #7
  40cdf4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40cdf8:	932c      	str	r3, [sp, #176]	; 0xb0
  40cdfa:	e886 0420 	stmia.w	r6, {r5, sl}
  40cdfe:	f300 820f 	bgt.w	40d220 <_svfprintf_r+0xe78>
  40ce02:	3608      	adds	r6, #8
  40ce04:	e4f0      	b.n	40c7e8 <_svfprintf_r+0x440>
  40ce06:	2d00      	cmp	r5, #0
  40ce08:	bf08      	it	eq
  40ce0a:	2c0a      	cmpeq	r4, #10
  40ce0c:	f080 8138 	bcs.w	40d080 <_svfprintf_r+0xcd8>
  40ce10:	3430      	adds	r4, #48	; 0x30
  40ce12:	af48      	add	r7, sp, #288	; 0x120
  40ce14:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40ce18:	9d08      	ldr	r5, [sp, #32]
  40ce1a:	1bec      	subs	r4, r5, r7
  40ce1c:	e452      	b.n	40c6c4 <_svfprintf_r+0x31c>
  40ce1e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40ce20:	2c01      	cmp	r4, #1
  40ce22:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40ce24:	f340 81d2 	ble.w	40d1cc <_svfprintf_r+0xe24>
  40ce28:	3401      	adds	r4, #1
  40ce2a:	f10c 0301 	add.w	r3, ip, #1
  40ce2e:	2201      	movs	r2, #1
  40ce30:	2c07      	cmp	r4, #7
  40ce32:	932d      	str	r3, [sp, #180]	; 0xb4
  40ce34:	6037      	str	r7, [r6, #0]
  40ce36:	942c      	str	r4, [sp, #176]	; 0xb0
  40ce38:	6072      	str	r2, [r6, #4]
  40ce3a:	f300 81d8 	bgt.w	40d1ee <_svfprintf_r+0xe46>
  40ce3e:	3608      	adds	r6, #8
  40ce40:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40ce42:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40ce46:	3401      	adds	r4, #1
  40ce48:	6035      	str	r5, [r6, #0]
  40ce4a:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40ce4c:	4498      	add	r8, r3
  40ce4e:	2c07      	cmp	r4, #7
  40ce50:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40ce54:	942c      	str	r4, [sp, #176]	; 0xb0
  40ce56:	6075      	str	r5, [r6, #4]
  40ce58:	f300 81d5 	bgt.w	40d206 <_svfprintf_r+0xe5e>
  40ce5c:	3608      	adds	r6, #8
  40ce5e:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40ce62:	2200      	movs	r2, #0
  40ce64:	2300      	movs	r3, #0
  40ce66:	f7fd fa1d 	bl	40a2a4 <__aeabi_dcmpeq>
  40ce6a:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40ce6c:	2800      	cmp	r0, #0
  40ce6e:	f040 80b9 	bne.w	40cfe4 <_svfprintf_r+0xc3c>
  40ce72:	1e6b      	subs	r3, r5, #1
  40ce74:	3401      	adds	r4, #1
  40ce76:	3701      	adds	r7, #1
  40ce78:	4498      	add	r8, r3
  40ce7a:	2c07      	cmp	r4, #7
  40ce7c:	942c      	str	r4, [sp, #176]	; 0xb0
  40ce7e:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40ce82:	6037      	str	r7, [r6, #0]
  40ce84:	6073      	str	r3, [r6, #4]
  40ce86:	f300 80e2 	bgt.w	40d04e <_svfprintf_r+0xca6>
  40ce8a:	3608      	adds	r6, #8
  40ce8c:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  40ce90:	3401      	adds	r4, #1
  40ce92:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40ce94:	44c4      	add	ip, r8
  40ce96:	ab27      	add	r3, sp, #156	; 0x9c
  40ce98:	2c07      	cmp	r4, #7
  40ce9a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40ce9e:	942c      	str	r4, [sp, #176]	; 0xb0
  40cea0:	e886 0028 	stmia.w	r6, {r3, r5}
  40cea4:	f77f acf1 	ble.w	40c88a <_svfprintf_r+0x4e2>
  40cea8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ceaa:	990c      	ldr	r1, [sp, #48]	; 0x30
  40ceac:	aa2b      	add	r2, sp, #172	; 0xac
  40ceae:	f004 fe93 	bl	411bd8 <__ssprint_r>
  40ceb2:	2800      	cmp	r0, #0
  40ceb4:	f47f ab90 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40ceb8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40cebc:	ae38      	add	r6, sp, #224	; 0xe0
  40cebe:	e4e5      	b.n	40c88c <_svfprintf_r+0x4e4>
  40cec0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cec2:	990c      	ldr	r1, [sp, #48]	; 0x30
  40cec4:	aa2b      	add	r2, sp, #172	; 0xac
  40cec6:	f004 fe87 	bl	411bd8 <__ssprint_r>
  40ceca:	2800      	cmp	r0, #0
  40cecc:	f43f ad37 	beq.w	40c93e <_svfprintf_r+0x596>
  40ced0:	f7ff bb82 	b.w	40c5d8 <_svfprintf_r+0x230>
  40ced4:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ced6:	990c      	ldr	r1, [sp, #48]	; 0x30
  40ced8:	aa2b      	add	r2, sp, #172	; 0xac
  40ceda:	f004 fe7d 	bl	411bd8 <__ssprint_r>
  40cede:	2800      	cmp	r0, #0
  40cee0:	f47f ab7a 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40cee4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40cee8:	ae38      	add	r6, sp, #224	; 0xe0
  40ceea:	e4bf      	b.n	40c86c <_svfprintf_r+0x4c4>
  40ceec:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ceee:	990c      	ldr	r1, [sp, #48]	; 0x30
  40cef0:	aa2b      	add	r2, sp, #172	; 0xac
  40cef2:	f004 fe71 	bl	411bd8 <__ssprint_r>
  40cef6:	2800      	cmp	r0, #0
  40cef8:	f47f ab6e 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40cefc:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40cf00:	ae38      	add	r6, sp, #224	; 0xe0
  40cf02:	e46d      	b.n	40c7e0 <_svfprintf_r+0x438>
  40cf04:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cf06:	990c      	ldr	r1, [sp, #48]	; 0x30
  40cf08:	aa2b      	add	r2, sp, #172	; 0xac
  40cf0a:	f004 fe65 	bl	411bd8 <__ssprint_r>
  40cf0e:	2800      	cmp	r0, #0
  40cf10:	f47f ab62 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40cf14:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40cf18:	ae38      	add	r6, sp, #224	; 0xe0
  40cf1a:	e450      	b.n	40c7be <_svfprintf_r+0x416>
  40cf1c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40cf1e:	af38      	add	r7, sp, #224	; 0xe0
  40cf20:	f7ff bbd0 	b.w	40c6c4 <_svfprintf_r+0x31c>
  40cf24:	2302      	movs	r3, #2
  40cf26:	f7ff bba9 	b.w	40c67c <_svfprintf_r+0x2d4>
  40cf2a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40cf2c:	2b00      	cmp	r3, #0
  40cf2e:	f340 81dd 	ble.w	40d2ec <_svfprintf_r+0xf44>
  40cf32:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40cf34:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40cf36:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  40cf3a:	42ac      	cmp	r4, r5
  40cf3c:	bfa8      	it	ge
  40cf3e:	462c      	movge	r4, r5
  40cf40:	2c00      	cmp	r4, #0
  40cf42:	44ba      	add	sl, r7
  40cf44:	dd0b      	ble.n	40cf5e <_svfprintf_r+0xbb6>
  40cf46:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cf48:	44a4      	add	ip, r4
  40cf4a:	3301      	adds	r3, #1
  40cf4c:	2b07      	cmp	r3, #7
  40cf4e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40cf52:	6037      	str	r7, [r6, #0]
  40cf54:	6074      	str	r4, [r6, #4]
  40cf56:	932c      	str	r3, [sp, #176]	; 0xb0
  40cf58:	f300 831e 	bgt.w	40d598 <_svfprintf_r+0x11f0>
  40cf5c:	3608      	adds	r6, #8
  40cf5e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40cf60:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  40cf64:	1b2c      	subs	r4, r5, r4
  40cf66:	2c00      	cmp	r4, #0
  40cf68:	f340 80d7 	ble.w	40d11a <_svfprintf_r+0xd72>
  40cf6c:	2c10      	cmp	r4, #16
  40cf6e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cf70:	4d07      	ldr	r5, [pc, #28]	; (40cf90 <_svfprintf_r+0xbe8>)
  40cf72:	f340 81a3 	ble.w	40d2bc <_svfprintf_r+0xf14>
  40cf76:	970a      	str	r7, [sp, #40]	; 0x28
  40cf78:	f04f 0810 	mov.w	r8, #16
  40cf7c:	462f      	mov	r7, r5
  40cf7e:	4662      	mov	r2, ip
  40cf80:	4625      	mov	r5, r4
  40cf82:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  40cf86:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40cf88:	e009      	b.n	40cf9e <_svfprintf_r+0xbf6>
  40cf8a:	bf00      	nop
  40cf8c:	00413548 	.word	0x00413548
  40cf90:	004134f8 	.word	0x004134f8
  40cf94:	3608      	adds	r6, #8
  40cf96:	3d10      	subs	r5, #16
  40cf98:	2d10      	cmp	r5, #16
  40cf9a:	f340 818b 	ble.w	40d2b4 <_svfprintf_r+0xf0c>
  40cf9e:	3301      	adds	r3, #1
  40cfa0:	3210      	adds	r2, #16
  40cfa2:	2b07      	cmp	r3, #7
  40cfa4:	922d      	str	r2, [sp, #180]	; 0xb4
  40cfa6:	932c      	str	r3, [sp, #176]	; 0xb0
  40cfa8:	e886 0180 	stmia.w	r6, {r7, r8}
  40cfac:	ddf2      	ble.n	40cf94 <_svfprintf_r+0xbec>
  40cfae:	4658      	mov	r0, fp
  40cfb0:	4621      	mov	r1, r4
  40cfb2:	aa2b      	add	r2, sp, #172	; 0xac
  40cfb4:	f004 fe10 	bl	411bd8 <__ssprint_r>
  40cfb8:	2800      	cmp	r0, #0
  40cfba:	f47f ab0d 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40cfbe:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40cfc0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cfc2:	ae38      	add	r6, sp, #224	; 0xe0
  40cfc4:	e7e7      	b.n	40cf96 <_svfprintf_r+0xbee>
  40cfc6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cfc8:	990c      	ldr	r1, [sp, #48]	; 0x30
  40cfca:	aa2b      	add	r2, sp, #172	; 0xac
  40cfcc:	f004 fe04 	bl	411bd8 <__ssprint_r>
  40cfd0:	2800      	cmp	r0, #0
  40cfd2:	f47f ab01 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40cfd6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40cfda:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40cfde:	ae38      	add	r6, sp, #224	; 0xe0
  40cfe0:	f7ff bbda 	b.w	40c798 <_svfprintf_r+0x3f0>
  40cfe4:	1e6f      	subs	r7, r5, #1
  40cfe6:	2f00      	cmp	r7, #0
  40cfe8:	f77f af50 	ble.w	40ce8c <_svfprintf_r+0xae4>
  40cfec:	2f10      	cmp	r7, #16
  40cfee:	4dae      	ldr	r5, [pc, #696]	; (40d2a8 <_svfprintf_r+0xf00>)
  40cff0:	dd23      	ble.n	40d03a <_svfprintf_r+0xc92>
  40cff2:	4643      	mov	r3, r8
  40cff4:	f04f 0a10 	mov.w	sl, #16
  40cff8:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40cffc:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40d000:	e004      	b.n	40d00c <_svfprintf_r+0xc64>
  40d002:	3f10      	subs	r7, #16
  40d004:	2f10      	cmp	r7, #16
  40d006:	f106 0608 	add.w	r6, r6, #8
  40d00a:	dd15      	ble.n	40d038 <_svfprintf_r+0xc90>
  40d00c:	3401      	adds	r4, #1
  40d00e:	3310      	adds	r3, #16
  40d010:	2c07      	cmp	r4, #7
  40d012:	932d      	str	r3, [sp, #180]	; 0xb4
  40d014:	942c      	str	r4, [sp, #176]	; 0xb0
  40d016:	e886 0420 	stmia.w	r6, {r5, sl}
  40d01a:	ddf2      	ble.n	40d002 <_svfprintf_r+0xc5a>
  40d01c:	4640      	mov	r0, r8
  40d01e:	4659      	mov	r1, fp
  40d020:	aa2b      	add	r2, sp, #172	; 0xac
  40d022:	f004 fdd9 	bl	411bd8 <__ssprint_r>
  40d026:	2800      	cmp	r0, #0
  40d028:	f47f aad6 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d02c:	3f10      	subs	r7, #16
  40d02e:	2f10      	cmp	r7, #16
  40d030:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40d032:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40d034:	ae38      	add	r6, sp, #224	; 0xe0
  40d036:	dce9      	bgt.n	40d00c <_svfprintf_r+0xc64>
  40d038:	4698      	mov	r8, r3
  40d03a:	3401      	adds	r4, #1
  40d03c:	44b8      	add	r8, r7
  40d03e:	2c07      	cmp	r4, #7
  40d040:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40d044:	942c      	str	r4, [sp, #176]	; 0xb0
  40d046:	e886 00a0 	stmia.w	r6, {r5, r7}
  40d04a:	f77f af1e 	ble.w	40ce8a <_svfprintf_r+0xae2>
  40d04e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d050:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d052:	aa2b      	add	r2, sp, #172	; 0xac
  40d054:	f004 fdc0 	bl	411bd8 <__ssprint_r>
  40d058:	2800      	cmp	r0, #0
  40d05a:	f47f aabd 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d05e:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40d062:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40d064:	ae38      	add	r6, sp, #224	; 0xe0
  40d066:	e711      	b.n	40ce8c <_svfprintf_r+0xae4>
  40d068:	4694      	mov	ip, r2
  40d06a:	3301      	adds	r3, #1
  40d06c:	44a4      	add	ip, r4
  40d06e:	2b07      	cmp	r3, #7
  40d070:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d074:	932c      	str	r3, [sp, #176]	; 0xb0
  40d076:	6035      	str	r5, [r6, #0]
  40d078:	6074      	str	r4, [r6, #4]
  40d07a:	f77f ac06 	ble.w	40c88a <_svfprintf_r+0x4e2>
  40d07e:	e713      	b.n	40cea8 <_svfprintf_r+0xb00>
  40d080:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  40d084:	4620      	mov	r0, r4
  40d086:	4629      	mov	r1, r5
  40d088:	220a      	movs	r2, #10
  40d08a:	2300      	movs	r3, #0
  40d08c:	f005 f80e 	bl	4120ac <__aeabi_uldivmod>
  40d090:	3230      	adds	r2, #48	; 0x30
  40d092:	f88b 2000 	strb.w	r2, [fp]
  40d096:	4620      	mov	r0, r4
  40d098:	4629      	mov	r1, r5
  40d09a:	220a      	movs	r2, #10
  40d09c:	2300      	movs	r3, #0
  40d09e:	f005 f805 	bl	4120ac <__aeabi_uldivmod>
  40d0a2:	4604      	mov	r4, r0
  40d0a4:	460d      	mov	r5, r1
  40d0a6:	ea54 0c05 	orrs.w	ip, r4, r5
  40d0aa:	465f      	mov	r7, fp
  40d0ac:	f10b 3bff 	add.w	fp, fp, #4294967295
  40d0b0:	d1e8      	bne.n	40d084 <_svfprintf_r+0xcdc>
  40d0b2:	9d08      	ldr	r5, [sp, #32]
  40d0b4:	1bec      	subs	r4, r5, r7
  40d0b6:	f7ff bb05 	b.w	40c6c4 <_svfprintf_r+0x31c>
  40d0ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d0bc:	2301      	movs	r3, #1
  40d0be:	682c      	ldr	r4, [r5, #0]
  40d0c0:	3504      	adds	r5, #4
  40d0c2:	9510      	str	r5, [sp, #64]	; 0x40
  40d0c4:	2500      	movs	r5, #0
  40d0c6:	f7ff bad9 	b.w	40c67c <_svfprintf_r+0x2d4>
  40d0ca:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d0cc:	682c      	ldr	r4, [r5, #0]
  40d0ce:	3504      	adds	r5, #4
  40d0d0:	9510      	str	r5, [sp, #64]	; 0x40
  40d0d2:	2500      	movs	r5, #0
  40d0d4:	f7ff bad2 	b.w	40c67c <_svfprintf_r+0x2d4>
  40d0d8:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d0da:	682c      	ldr	r4, [r5, #0]
  40d0dc:	3504      	adds	r5, #4
  40d0de:	9510      	str	r5, [sp, #64]	; 0x40
  40d0e0:	17e5      	asrs	r5, r4, #31
  40d0e2:	4622      	mov	r2, r4
  40d0e4:	462b      	mov	r3, r5
  40d0e6:	2a00      	cmp	r2, #0
  40d0e8:	f173 0c00 	sbcs.w	ip, r3, #0
  40d0ec:	f6bf ac6c 	bge.w	40c9c8 <_svfprintf_r+0x620>
  40d0f0:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40d0f4:	4264      	negs	r4, r4
  40d0f6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40d0fa:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40d0fe:	2301      	movs	r3, #1
  40d100:	f7ff bac0 	b.w	40c684 <_svfprintf_r+0x2dc>
  40d104:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d106:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d108:	aa2b      	add	r2, sp, #172	; 0xac
  40d10a:	f004 fd65 	bl	411bd8 <__ssprint_r>
  40d10e:	2800      	cmp	r0, #0
  40d110:	f47f aa62 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d114:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d118:	ae38      	add	r6, sp, #224	; 0xe0
  40d11a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40d11c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40d11e:	442f      	add	r7, r5
  40d120:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40d122:	42ac      	cmp	r4, r5
  40d124:	db42      	blt.n	40d1ac <_svfprintf_r+0xe04>
  40d126:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d128:	07e9      	lsls	r1, r5, #31
  40d12a:	d43f      	bmi.n	40d1ac <_svfprintf_r+0xe04>
  40d12c:	9811      	ldr	r0, [sp, #68]	; 0x44
  40d12e:	ebc7 050a 	rsb	r5, r7, sl
  40d132:	1b04      	subs	r4, r0, r4
  40d134:	42ac      	cmp	r4, r5
  40d136:	bfb8      	it	lt
  40d138:	4625      	movlt	r5, r4
  40d13a:	2d00      	cmp	r5, #0
  40d13c:	dd0b      	ble.n	40d156 <_svfprintf_r+0xdae>
  40d13e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d140:	44ac      	add	ip, r5
  40d142:	3301      	adds	r3, #1
  40d144:	2b07      	cmp	r3, #7
  40d146:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d14a:	6037      	str	r7, [r6, #0]
  40d14c:	6075      	str	r5, [r6, #4]
  40d14e:	932c      	str	r3, [sp, #176]	; 0xb0
  40d150:	f300 824c 	bgt.w	40d5ec <_svfprintf_r+0x1244>
  40d154:	3608      	adds	r6, #8
  40d156:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40d15a:	1b64      	subs	r4, r4, r5
  40d15c:	2c00      	cmp	r4, #0
  40d15e:	f77f ab95 	ble.w	40c88c <_svfprintf_r+0x4e4>
  40d162:	2c10      	cmp	r4, #16
  40d164:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d166:	4d50      	ldr	r5, [pc, #320]	; (40d2a8 <_svfprintf_r+0xf00>)
  40d168:	f77f af7f 	ble.w	40d06a <_svfprintf_r+0xcc2>
  40d16c:	2710      	movs	r7, #16
  40d16e:	4662      	mov	r2, ip
  40d170:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40d174:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40d178:	e004      	b.n	40d184 <_svfprintf_r+0xddc>
  40d17a:	3608      	adds	r6, #8
  40d17c:	3c10      	subs	r4, #16
  40d17e:	2c10      	cmp	r4, #16
  40d180:	f77f af72 	ble.w	40d068 <_svfprintf_r+0xcc0>
  40d184:	3301      	adds	r3, #1
  40d186:	3210      	adds	r2, #16
  40d188:	2b07      	cmp	r3, #7
  40d18a:	922d      	str	r2, [sp, #180]	; 0xb4
  40d18c:	932c      	str	r3, [sp, #176]	; 0xb0
  40d18e:	e886 00a0 	stmia.w	r6, {r5, r7}
  40d192:	ddf2      	ble.n	40d17a <_svfprintf_r+0xdd2>
  40d194:	4640      	mov	r0, r8
  40d196:	4651      	mov	r1, sl
  40d198:	aa2b      	add	r2, sp, #172	; 0xac
  40d19a:	f004 fd1d 	bl	411bd8 <__ssprint_r>
  40d19e:	2800      	cmp	r0, #0
  40d1a0:	f47f aa1a 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d1a4:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40d1a6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d1a8:	ae38      	add	r6, sp, #224	; 0xe0
  40d1aa:	e7e7      	b.n	40d17c <_svfprintf_r+0xdd4>
  40d1ac:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40d1ae:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d1b0:	44ac      	add	ip, r5
  40d1b2:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40d1b4:	3301      	adds	r3, #1
  40d1b6:	6035      	str	r5, [r6, #0]
  40d1b8:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40d1ba:	2b07      	cmp	r3, #7
  40d1bc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d1c0:	6075      	str	r5, [r6, #4]
  40d1c2:	932c      	str	r3, [sp, #176]	; 0xb0
  40d1c4:	f300 81f4 	bgt.w	40d5b0 <_svfprintf_r+0x1208>
  40d1c8:	3608      	adds	r6, #8
  40d1ca:	e7af      	b.n	40d12c <_svfprintf_r+0xd84>
  40d1cc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d1ce:	07ea      	lsls	r2, r5, #31
  40d1d0:	f53f ae2a 	bmi.w	40ce28 <_svfprintf_r+0xa80>
  40d1d4:	3401      	adds	r4, #1
  40d1d6:	f10c 0801 	add.w	r8, ip, #1
  40d1da:	2301      	movs	r3, #1
  40d1dc:	2c07      	cmp	r4, #7
  40d1de:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40d1e2:	942c      	str	r4, [sp, #176]	; 0xb0
  40d1e4:	6037      	str	r7, [r6, #0]
  40d1e6:	6073      	str	r3, [r6, #4]
  40d1e8:	f77f ae4f 	ble.w	40ce8a <_svfprintf_r+0xae2>
  40d1ec:	e72f      	b.n	40d04e <_svfprintf_r+0xca6>
  40d1ee:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d1f0:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d1f2:	aa2b      	add	r2, sp, #172	; 0xac
  40d1f4:	f004 fcf0 	bl	411bd8 <__ssprint_r>
  40d1f8:	2800      	cmp	r0, #0
  40d1fa:	f47f a9ed 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d1fe:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40d200:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40d202:	ae38      	add	r6, sp, #224	; 0xe0
  40d204:	e61c      	b.n	40ce40 <_svfprintf_r+0xa98>
  40d206:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d208:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d20a:	aa2b      	add	r2, sp, #172	; 0xac
  40d20c:	f004 fce4 	bl	411bd8 <__ssprint_r>
  40d210:	2800      	cmp	r0, #0
  40d212:	f47f a9e1 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d216:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40d21a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40d21c:	ae38      	add	r6, sp, #224	; 0xe0
  40d21e:	e61e      	b.n	40ce5e <_svfprintf_r+0xab6>
  40d220:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d222:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d224:	aa2b      	add	r2, sp, #172	; 0xac
  40d226:	f004 fcd7 	bl	411bd8 <__ssprint_r>
  40d22a:	2800      	cmp	r0, #0
  40d22c:	f47f a9d4 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d230:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d234:	ae38      	add	r6, sp, #224	; 0xe0
  40d236:	f7ff bad7 	b.w	40c7e8 <_svfprintf_r+0x440>
  40d23a:	f004 fc4d 	bl	411ad8 <__fpclassifyd>
  40d23e:	2800      	cmp	r0, #0
  40d240:	f040 80bb 	bne.w	40d3ba <_svfprintf_r+0x1012>
  40d244:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d246:	4f19      	ldr	r7, [pc, #100]	; (40d2ac <_svfprintf_r+0xf04>)
  40d248:	4b19      	ldr	r3, [pc, #100]	; (40d2b0 <_svfprintf_r+0xf08>)
  40d24a:	f04f 0c03 	mov.w	ip, #3
  40d24e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  40d252:	9409      	str	r4, [sp, #36]	; 0x24
  40d254:	900a      	str	r0, [sp, #40]	; 0x28
  40d256:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40d25a:	9014      	str	r0, [sp, #80]	; 0x50
  40d25c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40d260:	bfd8      	it	le
  40d262:	461f      	movle	r7, r3
  40d264:	4664      	mov	r4, ip
  40d266:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d26a:	f7ff ba34 	b.w	40c6d6 <_svfprintf_r+0x32e>
  40d26e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d270:	0664      	lsls	r4, r4, #25
  40d272:	f140 8150 	bpl.w	40d516 <_svfprintf_r+0x116e>
  40d276:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40d27a:	2500      	movs	r5, #0
  40d27c:	f8bc 4000 	ldrh.w	r4, [ip]
  40d280:	f10c 0c04 	add.w	ip, ip, #4
  40d284:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40d288:	f7ff b9e4 	b.w	40c654 <_svfprintf_r+0x2ac>
  40d28c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d290:	f01c 0f10 	tst.w	ip, #16
  40d294:	f000 8146 	beq.w	40d524 <_svfprintf_r+0x117c>
  40d298:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40d29a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40d29c:	6823      	ldr	r3, [r4, #0]
  40d29e:	3404      	adds	r4, #4
  40d2a0:	9410      	str	r4, [sp, #64]	; 0x40
  40d2a2:	601d      	str	r5, [r3, #0]
  40d2a4:	f7ff b8a6 	b.w	40c3f4 <_svfprintf_r+0x4c>
  40d2a8:	004134f8 	.word	0x004134f8
  40d2ac:	00413514 	.word	0x00413514
  40d2b0:	00413510 	.word	0x00413510
  40d2b4:	462c      	mov	r4, r5
  40d2b6:	463d      	mov	r5, r7
  40d2b8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40d2ba:	4694      	mov	ip, r2
  40d2bc:	3301      	adds	r3, #1
  40d2be:	44a4      	add	ip, r4
  40d2c0:	2b07      	cmp	r3, #7
  40d2c2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d2c6:	932c      	str	r3, [sp, #176]	; 0xb0
  40d2c8:	6035      	str	r5, [r6, #0]
  40d2ca:	6074      	str	r4, [r6, #4]
  40d2cc:	f73f af1a 	bgt.w	40d104 <_svfprintf_r+0xd5c>
  40d2d0:	3608      	adds	r6, #8
  40d2d2:	e722      	b.n	40d11a <_svfprintf_r+0xd72>
  40d2d4:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d2d6:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d2d8:	aa2b      	add	r2, sp, #172	; 0xac
  40d2da:	f004 fc7d 	bl	411bd8 <__ssprint_r>
  40d2de:	2800      	cmp	r0, #0
  40d2e0:	f47f a97a 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d2e4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d2e8:	ae38      	add	r6, sp, #224	; 0xe0
  40d2ea:	e507      	b.n	40ccfc <_svfprintf_r+0x954>
  40d2ec:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40d2ee:	49b7      	ldr	r1, [pc, #732]	; (40d5cc <_svfprintf_r+0x1224>)
  40d2f0:	3201      	adds	r2, #1
  40d2f2:	f10c 0c01 	add.w	ip, ip, #1
  40d2f6:	2001      	movs	r0, #1
  40d2f8:	2a07      	cmp	r2, #7
  40d2fa:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d2fe:	922c      	str	r2, [sp, #176]	; 0xb0
  40d300:	6031      	str	r1, [r6, #0]
  40d302:	6070      	str	r0, [r6, #4]
  40d304:	f300 80f7 	bgt.w	40d4f6 <_svfprintf_r+0x114e>
  40d308:	3608      	adds	r6, #8
  40d30a:	461c      	mov	r4, r3
  40d30c:	b92c      	cbnz	r4, 40d31a <_svfprintf_r+0xf72>
  40d30e:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40d310:	b91d      	cbnz	r5, 40d31a <_svfprintf_r+0xf72>
  40d312:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d314:	07e8      	lsls	r0, r5, #31
  40d316:	f57f aab9 	bpl.w	40c88c <_svfprintf_r+0x4e4>
  40d31a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d31c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40d31e:	9918      	ldr	r1, [sp, #96]	; 0x60
  40d320:	3301      	adds	r3, #1
  40d322:	6035      	str	r5, [r6, #0]
  40d324:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40d326:	4461      	add	r1, ip
  40d328:	2b07      	cmp	r3, #7
  40d32a:	912d      	str	r1, [sp, #180]	; 0xb4
  40d32c:	6075      	str	r5, [r6, #4]
  40d32e:	932c      	str	r3, [sp, #176]	; 0xb0
  40d330:	f300 81de 	bgt.w	40d6f0 <_svfprintf_r+0x1348>
  40d334:	f106 0208 	add.w	r2, r6, #8
  40d338:	4264      	negs	r4, r4
  40d33a:	2c00      	cmp	r4, #0
  40d33c:	f340 810b 	ble.w	40d556 <_svfprintf_r+0x11ae>
  40d340:	2c10      	cmp	r4, #16
  40d342:	4da3      	ldr	r5, [pc, #652]	; (40d5d0 <_svfprintf_r+0x1228>)
  40d344:	f340 8148 	ble.w	40d5d8 <_svfprintf_r+0x1230>
  40d348:	46a3      	mov	fp, r4
  40d34a:	2610      	movs	r6, #16
  40d34c:	460c      	mov	r4, r1
  40d34e:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40d352:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40d356:	e006      	b.n	40d366 <_svfprintf_r+0xfbe>
  40d358:	3208      	adds	r2, #8
  40d35a:	f1ab 0b10 	sub.w	fp, fp, #16
  40d35e:	f1bb 0f10 	cmp.w	fp, #16
  40d362:	f340 8137 	ble.w	40d5d4 <_svfprintf_r+0x122c>
  40d366:	3301      	adds	r3, #1
  40d368:	3410      	adds	r4, #16
  40d36a:	2b07      	cmp	r3, #7
  40d36c:	942d      	str	r4, [sp, #180]	; 0xb4
  40d36e:	932c      	str	r3, [sp, #176]	; 0xb0
  40d370:	e882 0060 	stmia.w	r2, {r5, r6}
  40d374:	ddf0      	ble.n	40d358 <_svfprintf_r+0xfb0>
  40d376:	4640      	mov	r0, r8
  40d378:	4651      	mov	r1, sl
  40d37a:	aa2b      	add	r2, sp, #172	; 0xac
  40d37c:	f004 fc2c 	bl	411bd8 <__ssprint_r>
  40d380:	2800      	cmp	r0, #0
  40d382:	f47f a929 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d386:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  40d388:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d38a:	aa38      	add	r2, sp, #224	; 0xe0
  40d38c:	e7e5      	b.n	40d35a <_svfprintf_r+0xfb2>
  40d38e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d390:	f109 0901 	add.w	r9, r9, #1
  40d394:	f044 0420 	orr.w	r4, r4, #32
  40d398:	9409      	str	r4, [sp, #36]	; 0x24
  40d39a:	f893 8001 	ldrb.w	r8, [r3, #1]
  40d39e:	f7ff b85f 	b.w	40c460 <_svfprintf_r+0xb8>
  40d3a2:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d3a4:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d3a6:	aa2b      	add	r2, sp, #172	; 0xac
  40d3a8:	f004 fc16 	bl	411bd8 <__ssprint_r>
  40d3ac:	2800      	cmp	r0, #0
  40d3ae:	f47f a913 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d3b2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d3b6:	ae38      	add	r6, sp, #224	; 0xe0
  40d3b8:	e4b6      	b.n	40cd28 <_svfprintf_r+0x980>
  40d3ba:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d3bc:	f028 0a20 	bic.w	sl, r8, #32
  40d3c0:	3501      	adds	r5, #1
  40d3c2:	f000 80a5 	beq.w	40d510 <_svfprintf_r+0x1168>
  40d3c6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40d3ca:	d104      	bne.n	40d3d6 <_svfprintf_r+0x102e>
  40d3cc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d3ce:	2d00      	cmp	r5, #0
  40d3d0:	bf08      	it	eq
  40d3d2:	2501      	moveq	r5, #1
  40d3d4:	950a      	str	r5, [sp, #40]	; 0x28
  40d3d6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d3da:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40d3de:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  40d3e2:	2b00      	cmp	r3, #0
  40d3e4:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40d3e8:	f2c0 819c 	blt.w	40d724 <_svfprintf_r+0x137c>
  40d3ec:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40d3f0:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  40d3f4:	f04f 0b00 	mov.w	fp, #0
  40d3f8:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40d3fc:	f000 819b 	beq.w	40d736 <_svfprintf_r+0x138e>
  40d400:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  40d404:	f000 81a9 	beq.w	40d75a <_svfprintf_r+0x13b2>
  40d408:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40d40c:	bf0a      	itet	eq
  40d40e:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  40d410:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40d412:	1c65      	addeq	r5, r4, #1
  40d414:	2002      	movs	r0, #2
  40d416:	a925      	add	r1, sp, #148	; 0x94
  40d418:	aa26      	add	r2, sp, #152	; 0x98
  40d41a:	ab29      	add	r3, sp, #164	; 0xa4
  40d41c:	e88d 0021 	stmia.w	sp, {r0, r5}
  40d420:	9203      	str	r2, [sp, #12]
  40d422:	9304      	str	r3, [sp, #16]
  40d424:	9102      	str	r1, [sp, #8]
  40d426:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d428:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40d42c:	f001 fa04 	bl	40e838 <_dtoa_r>
  40d430:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  40d434:	4607      	mov	r7, r0
  40d436:	d002      	beq.n	40d43e <_svfprintf_r+0x1096>
  40d438:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40d43c:	d105      	bne.n	40d44a <_svfprintf_r+0x10a2>
  40d43e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d442:	f01c 0f01 	tst.w	ip, #1
  40d446:	f000 819c 	beq.w	40d782 <_svfprintf_r+0x13da>
  40d44a:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40d44e:	eb07 0405 	add.w	r4, r7, r5
  40d452:	f000 811c 	beq.w	40d68e <_svfprintf_r+0x12e6>
  40d456:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40d45a:	2200      	movs	r2, #0
  40d45c:	2300      	movs	r3, #0
  40d45e:	f7fc ff21 	bl	40a2a4 <__aeabi_dcmpeq>
  40d462:	2800      	cmp	r0, #0
  40d464:	f040 8105 	bne.w	40d672 <_svfprintf_r+0x12ca>
  40d468:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40d46a:	429c      	cmp	r4, r3
  40d46c:	d906      	bls.n	40d47c <_svfprintf_r+0x10d4>
  40d46e:	2130      	movs	r1, #48	; 0x30
  40d470:	1c5a      	adds	r2, r3, #1
  40d472:	9229      	str	r2, [sp, #164]	; 0xa4
  40d474:	7019      	strb	r1, [r3, #0]
  40d476:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40d478:	429c      	cmp	r4, r3
  40d47a:	d8f9      	bhi.n	40d470 <_svfprintf_r+0x10c8>
  40d47c:	1bdb      	subs	r3, r3, r7
  40d47e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40d482:	9311      	str	r3, [sp, #68]	; 0x44
  40d484:	f000 80ed 	beq.w	40d662 <_svfprintf_r+0x12ba>
  40d488:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40d48c:	f340 81f2 	ble.w	40d874 <_svfprintf_r+0x14cc>
  40d490:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40d494:	f000 8168 	beq.w	40d768 <_svfprintf_r+0x13c0>
  40d498:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40d49a:	9414      	str	r4, [sp, #80]	; 0x50
  40d49c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40d49e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40d4a0:	42ac      	cmp	r4, r5
  40d4a2:	f300 8132 	bgt.w	40d70a <_svfprintf_r+0x1362>
  40d4a6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d4aa:	f01c 0f01 	tst.w	ip, #1
  40d4ae:	f040 81ad 	bne.w	40d80c <_svfprintf_r+0x1464>
  40d4b2:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  40d4b6:	462c      	mov	r4, r5
  40d4b8:	f04f 0867 	mov.w	r8, #103	; 0x67
  40d4bc:	f1bb 0f00 	cmp.w	fp, #0
  40d4c0:	f040 80b2 	bne.w	40d628 <_svfprintf_r+0x1280>
  40d4c4:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40d4c6:	930b      	str	r3, [sp, #44]	; 0x2c
  40d4c8:	9509      	str	r5, [sp, #36]	; 0x24
  40d4ca:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  40d4ce:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d4d2:	f7ff b900 	b.w	40c6d6 <_svfprintf_r+0x32e>
  40d4d6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d4d8:	2140      	movs	r1, #64	; 0x40
  40d4da:	f003 f97f 	bl	4107dc <_malloc_r>
  40d4de:	6020      	str	r0, [r4, #0]
  40d4e0:	6120      	str	r0, [r4, #16]
  40d4e2:	2800      	cmp	r0, #0
  40d4e4:	f000 81bf 	beq.w	40d866 <_svfprintf_r+0x14be>
  40d4e8:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  40d4ec:	2340      	movs	r3, #64	; 0x40
  40d4ee:	f8cc 3014 	str.w	r3, [ip, #20]
  40d4f2:	f7fe bf6f 	b.w	40c3d4 <_svfprintf_r+0x2c>
  40d4f6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d4f8:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d4fa:	aa2b      	add	r2, sp, #172	; 0xac
  40d4fc:	f004 fb6c 	bl	411bd8 <__ssprint_r>
  40d500:	2800      	cmp	r0, #0
  40d502:	f47f a869 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d506:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40d508:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d50c:	ae38      	add	r6, sp, #224	; 0xe0
  40d50e:	e6fd      	b.n	40d30c <_svfprintf_r+0xf64>
  40d510:	2406      	movs	r4, #6
  40d512:	940a      	str	r4, [sp, #40]	; 0x28
  40d514:	e75f      	b.n	40d3d6 <_svfprintf_r+0x102e>
  40d516:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d518:	682c      	ldr	r4, [r5, #0]
  40d51a:	3504      	adds	r5, #4
  40d51c:	9510      	str	r5, [sp, #64]	; 0x40
  40d51e:	2500      	movs	r5, #0
  40d520:	f7ff b898 	b.w	40c654 <_svfprintf_r+0x2ac>
  40d524:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d528:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40d52c:	f000 8087 	beq.w	40d63e <_svfprintf_r+0x1296>
  40d530:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40d532:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40d534:	6823      	ldr	r3, [r4, #0]
  40d536:	3404      	adds	r4, #4
  40d538:	9410      	str	r4, [sp, #64]	; 0x40
  40d53a:	801d      	strh	r5, [r3, #0]
  40d53c:	f7fe bf5a 	b.w	40c3f4 <_svfprintf_r+0x4c>
  40d540:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d542:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d544:	aa2b      	add	r2, sp, #172	; 0xac
  40d546:	f004 fb47 	bl	411bd8 <__ssprint_r>
  40d54a:	2800      	cmp	r0, #0
  40d54c:	f47f a844 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d550:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40d552:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d554:	aa38      	add	r2, sp, #224	; 0xe0
  40d556:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  40d55a:	3301      	adds	r3, #1
  40d55c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40d55e:	448c      	add	ip, r1
  40d560:	2b07      	cmp	r3, #7
  40d562:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d566:	932c      	str	r3, [sp, #176]	; 0xb0
  40d568:	6017      	str	r7, [r2, #0]
  40d56a:	6054      	str	r4, [r2, #4]
  40d56c:	f73f ac9c 	bgt.w	40cea8 <_svfprintf_r+0xb00>
  40d570:	f102 0608 	add.w	r6, r2, #8
  40d574:	f7ff b98a 	b.w	40c88c <_svfprintf_r+0x4e4>
  40d578:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40d57c:	f7fd fdae 	bl	40b0dc <strlen>
  40d580:	9510      	str	r5, [sp, #64]	; 0x40
  40d582:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d584:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  40d588:	4604      	mov	r4, r0
  40d58a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40d58e:	9514      	str	r5, [sp, #80]	; 0x50
  40d590:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d594:	f7ff b89f 	b.w	40c6d6 <_svfprintf_r+0x32e>
  40d598:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d59a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d59c:	aa2b      	add	r2, sp, #172	; 0xac
  40d59e:	f004 fb1b 	bl	411bd8 <__ssprint_r>
  40d5a2:	2800      	cmp	r0, #0
  40d5a4:	f47f a818 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d5a8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d5ac:	ae38      	add	r6, sp, #224	; 0xe0
  40d5ae:	e4d6      	b.n	40cf5e <_svfprintf_r+0xbb6>
  40d5b0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d5b2:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d5b4:	aa2b      	add	r2, sp, #172	; 0xac
  40d5b6:	f004 fb0f 	bl	411bd8 <__ssprint_r>
  40d5ba:	2800      	cmp	r0, #0
  40d5bc:	f47f a80c 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d5c0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40d5c2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d5c6:	ae38      	add	r6, sp, #224	; 0xe0
  40d5c8:	e5b0      	b.n	40d12c <_svfprintf_r+0xd84>
  40d5ca:	bf00      	nop
  40d5cc:	00413548 	.word	0x00413548
  40d5d0:	004134f8 	.word	0x004134f8
  40d5d4:	4621      	mov	r1, r4
  40d5d6:	465c      	mov	r4, fp
  40d5d8:	3301      	adds	r3, #1
  40d5da:	4421      	add	r1, r4
  40d5dc:	2b07      	cmp	r3, #7
  40d5de:	912d      	str	r1, [sp, #180]	; 0xb4
  40d5e0:	932c      	str	r3, [sp, #176]	; 0xb0
  40d5e2:	6015      	str	r5, [r2, #0]
  40d5e4:	6054      	str	r4, [r2, #4]
  40d5e6:	dcab      	bgt.n	40d540 <_svfprintf_r+0x1198>
  40d5e8:	3208      	adds	r2, #8
  40d5ea:	e7b4      	b.n	40d556 <_svfprintf_r+0x11ae>
  40d5ec:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d5ee:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d5f0:	aa2b      	add	r2, sp, #172	; 0xac
  40d5f2:	f004 faf1 	bl	411bd8 <__ssprint_r>
  40d5f6:	2800      	cmp	r0, #0
  40d5f8:	f47e afee 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d5fc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40d5fe:	9911      	ldr	r1, [sp, #68]	; 0x44
  40d600:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d604:	1b0c      	subs	r4, r1, r4
  40d606:	ae38      	add	r6, sp, #224	; 0xe0
  40d608:	e5a5      	b.n	40d156 <_svfprintf_r+0xdae>
  40d60a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d60c:	46ba      	mov	sl, r7
  40d60e:	2c06      	cmp	r4, #6
  40d610:	bf28      	it	cs
  40d612:	2406      	movcs	r4, #6
  40d614:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40d618:	970a      	str	r7, [sp, #40]	; 0x28
  40d61a:	9714      	str	r7, [sp, #80]	; 0x50
  40d61c:	9510      	str	r5, [sp, #64]	; 0x40
  40d61e:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40d622:	4f97      	ldr	r7, [pc, #604]	; (40d880 <_svfprintf_r+0x14d8>)
  40d624:	f7ff b857 	b.w	40c6d6 <_svfprintf_r+0x32e>
  40d628:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40d62a:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40d62e:	9509      	str	r5, [sp, #36]	; 0x24
  40d630:	2500      	movs	r5, #0
  40d632:	930b      	str	r3, [sp, #44]	; 0x2c
  40d634:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40d638:	950a      	str	r5, [sp, #40]	; 0x28
  40d63a:	f7ff b84f 	b.w	40c6dc <_svfprintf_r+0x334>
  40d63e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40d642:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40d644:	f8dc 3000 	ldr.w	r3, [ip]
  40d648:	f10c 0c04 	add.w	ip, ip, #4
  40d64c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40d650:	601c      	str	r4, [r3, #0]
  40d652:	f7fe becf 	b.w	40c3f4 <_svfprintf_r+0x4c>
  40d656:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40d65a:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40d65e:	f7ff ba99 	b.w	40cb94 <_svfprintf_r+0x7ec>
  40d662:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40d664:	1cdc      	adds	r4, r3, #3
  40d666:	db19      	blt.n	40d69c <_svfprintf_r+0x12f4>
  40d668:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d66a:	429c      	cmp	r4, r3
  40d66c:	db16      	blt.n	40d69c <_svfprintf_r+0x12f4>
  40d66e:	9314      	str	r3, [sp, #80]	; 0x50
  40d670:	e714      	b.n	40d49c <_svfprintf_r+0x10f4>
  40d672:	4623      	mov	r3, r4
  40d674:	e702      	b.n	40d47c <_svfprintf_r+0x10d4>
  40d676:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40d67a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40d67e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d680:	9510      	str	r5, [sp, #64]	; 0x40
  40d682:	900a      	str	r0, [sp, #40]	; 0x28
  40d684:	9014      	str	r0, [sp, #80]	; 0x50
  40d686:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d68a:	f7ff b824 	b.w	40c6d6 <_svfprintf_r+0x32e>
  40d68e:	783b      	ldrb	r3, [r7, #0]
  40d690:	2b30      	cmp	r3, #48	; 0x30
  40d692:	f000 80ad 	beq.w	40d7f0 <_svfprintf_r+0x1448>
  40d696:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40d698:	442c      	add	r4, r5
  40d69a:	e6dc      	b.n	40d456 <_svfprintf_r+0x10ae>
  40d69c:	f1a8 0802 	sub.w	r8, r8, #2
  40d6a0:	1e59      	subs	r1, r3, #1
  40d6a2:	2900      	cmp	r1, #0
  40d6a4:	9125      	str	r1, [sp, #148]	; 0x94
  40d6a6:	bfba      	itte	lt
  40d6a8:	4249      	neglt	r1, r1
  40d6aa:	232d      	movlt	r3, #45	; 0x2d
  40d6ac:	232b      	movge	r3, #43	; 0x2b
  40d6ae:	2909      	cmp	r1, #9
  40d6b0:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  40d6b4:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  40d6b8:	dc65      	bgt.n	40d786 <_svfprintf_r+0x13de>
  40d6ba:	2330      	movs	r3, #48	; 0x30
  40d6bc:	3130      	adds	r1, #48	; 0x30
  40d6be:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  40d6c2:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  40d6c6:	ab28      	add	r3, sp, #160	; 0xa0
  40d6c8:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40d6ca:	aa27      	add	r2, sp, #156	; 0x9c
  40d6cc:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40d6ce:	1a9a      	subs	r2, r3, r2
  40d6d0:	2d01      	cmp	r5, #1
  40d6d2:	9219      	str	r2, [sp, #100]	; 0x64
  40d6d4:	4414      	add	r4, r2
  40d6d6:	f340 80b7 	ble.w	40d848 <_svfprintf_r+0x14a0>
  40d6da:	3401      	adds	r4, #1
  40d6dc:	2500      	movs	r5, #0
  40d6de:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40d6e2:	9514      	str	r5, [sp, #80]	; 0x50
  40d6e4:	e6ea      	b.n	40d4bc <_svfprintf_r+0x1114>
  40d6e6:	2400      	movs	r4, #0
  40d6e8:	4681      	mov	r9, r0
  40d6ea:	940a      	str	r4, [sp, #40]	; 0x28
  40d6ec:	f7fe beba 	b.w	40c464 <_svfprintf_r+0xbc>
  40d6f0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d6f2:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d6f4:	aa2b      	add	r2, sp, #172	; 0xac
  40d6f6:	f004 fa6f 	bl	411bd8 <__ssprint_r>
  40d6fa:	2800      	cmp	r0, #0
  40d6fc:	f47e af6c 	bne.w	40c5d8 <_svfprintf_r+0x230>
  40d700:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40d702:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40d704:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d706:	aa38      	add	r2, sp, #224	; 0xe0
  40d708:	e616      	b.n	40d338 <_svfprintf_r+0xf90>
  40d70a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40d70c:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40d70e:	2c00      	cmp	r4, #0
  40d710:	bfd4      	ite	le
  40d712:	f1c4 0402 	rsble	r4, r4, #2
  40d716:	2401      	movgt	r4, #1
  40d718:	442c      	add	r4, r5
  40d71a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40d71e:	f04f 0867 	mov.w	r8, #103	; 0x67
  40d722:	e6cb      	b.n	40d4bc <_svfprintf_r+0x1114>
  40d724:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40d726:	9816      	ldr	r0, [sp, #88]	; 0x58
  40d728:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40d72c:	9020      	str	r0, [sp, #128]	; 0x80
  40d72e:	9121      	str	r1, [sp, #132]	; 0x84
  40d730:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40d734:	e660      	b.n	40d3f8 <_svfprintf_r+0x1050>
  40d736:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d738:	2003      	movs	r0, #3
  40d73a:	a925      	add	r1, sp, #148	; 0x94
  40d73c:	aa26      	add	r2, sp, #152	; 0x98
  40d73e:	ab29      	add	r3, sp, #164	; 0xa4
  40d740:	9501      	str	r5, [sp, #4]
  40d742:	9000      	str	r0, [sp, #0]
  40d744:	9203      	str	r2, [sp, #12]
  40d746:	9304      	str	r3, [sp, #16]
  40d748:	9102      	str	r1, [sp, #8]
  40d74a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d74c:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40d750:	f001 f872 	bl	40e838 <_dtoa_r>
  40d754:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d756:	4607      	mov	r7, r0
  40d758:	e677      	b.n	40d44a <_svfprintf_r+0x10a2>
  40d75a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d75c:	2003      	movs	r0, #3
  40d75e:	a925      	add	r1, sp, #148	; 0x94
  40d760:	aa26      	add	r2, sp, #152	; 0x98
  40d762:	ab29      	add	r3, sp, #164	; 0xa4
  40d764:	9401      	str	r4, [sp, #4]
  40d766:	e7ec      	b.n	40d742 <_svfprintf_r+0x139a>
  40d768:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40d76a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d76c:	2d00      	cmp	r5, #0
  40d76e:	9514      	str	r5, [sp, #80]	; 0x50
  40d770:	dd63      	ble.n	40d83a <_svfprintf_r+0x1492>
  40d772:	bbb4      	cbnz	r4, 40d7e2 <_svfprintf_r+0x143a>
  40d774:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d776:	07e8      	lsls	r0, r5, #31
  40d778:	d433      	bmi.n	40d7e2 <_svfprintf_r+0x143a>
  40d77a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40d77c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40d780:	e69c      	b.n	40d4bc <_svfprintf_r+0x1114>
  40d782:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40d784:	e67a      	b.n	40d47c <_svfprintf_r+0x10d4>
  40d786:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  40d78a:	4d3e      	ldr	r5, [pc, #248]	; (40d884 <_svfprintf_r+0x14dc>)
  40d78c:	17cb      	asrs	r3, r1, #31
  40d78e:	fb85 5001 	smull	r5, r0, r5, r1
  40d792:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  40d796:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  40d79a:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  40d79e:	2809      	cmp	r0, #9
  40d7a0:	4613      	mov	r3, r2
  40d7a2:	f101 0230 	add.w	r2, r1, #48	; 0x30
  40d7a6:	701a      	strb	r2, [r3, #0]
  40d7a8:	4601      	mov	r1, r0
  40d7aa:	f103 32ff 	add.w	r2, r3, #4294967295
  40d7ae:	dcec      	bgt.n	40d78a <_svfprintf_r+0x13e2>
  40d7b0:	f100 0130 	add.w	r1, r0, #48	; 0x30
  40d7b4:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  40d7b8:	b2c9      	uxtb	r1, r1
  40d7ba:	4294      	cmp	r4, r2
  40d7bc:	f803 1c01 	strb.w	r1, [r3, #-1]
  40d7c0:	d95a      	bls.n	40d878 <_svfprintf_r+0x14d0>
  40d7c2:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  40d7c6:	461a      	mov	r2, r3
  40d7c8:	e001      	b.n	40d7ce <_svfprintf_r+0x1426>
  40d7ca:	f812 1b01 	ldrb.w	r1, [r2], #1
  40d7ce:	42a2      	cmp	r2, r4
  40d7d0:	f800 1f01 	strb.w	r1, [r0, #1]!
  40d7d4:	d1f9      	bne.n	40d7ca <_svfprintf_r+0x1422>
  40d7d6:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  40d7da:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  40d7de:	3bf6      	subs	r3, #246	; 0xf6
  40d7e0:	e772      	b.n	40d6c8 <_svfprintf_r+0x1320>
  40d7e2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d7e4:	1c6c      	adds	r4, r5, #1
  40d7e6:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40d7e8:	442c      	add	r4, r5
  40d7ea:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40d7ee:	e665      	b.n	40d4bc <_svfprintf_r+0x1114>
  40d7f0:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40d7f4:	2200      	movs	r2, #0
  40d7f6:	2300      	movs	r3, #0
  40d7f8:	f7fc fd54 	bl	40a2a4 <__aeabi_dcmpeq>
  40d7fc:	2800      	cmp	r0, #0
  40d7fe:	f47f af4a 	bne.w	40d696 <_svfprintf_r+0x12ee>
  40d802:	f1c5 0501 	rsb	r5, r5, #1
  40d806:	9525      	str	r5, [sp, #148]	; 0x94
  40d808:	442c      	add	r4, r5
  40d80a:	e624      	b.n	40d456 <_svfprintf_r+0x10ae>
  40d80c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40d80e:	f04f 0867 	mov.w	r8, #103	; 0x67
  40d812:	1c6c      	adds	r4, r5, #1
  40d814:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40d818:	e650      	b.n	40d4bc <_svfprintf_r+0x1114>
  40d81a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d81c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40d820:	682d      	ldr	r5, [r5, #0]
  40d822:	f10c 0304 	add.w	r3, ip, #4
  40d826:	2d00      	cmp	r5, #0
  40d828:	f899 8001 	ldrb.w	r8, [r9, #1]
  40d82c:	950a      	str	r5, [sp, #40]	; 0x28
  40d82e:	9310      	str	r3, [sp, #64]	; 0x40
  40d830:	4681      	mov	r9, r0
  40d832:	f6be ae15 	bge.w	40c460 <_svfprintf_r+0xb8>
  40d836:	f7fe be10 	b.w	40c45a <_svfprintf_r+0xb2>
  40d83a:	b97c      	cbnz	r4, 40d85c <_svfprintf_r+0x14b4>
  40d83c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d83e:	07e9      	lsls	r1, r5, #31
  40d840:	d40c      	bmi.n	40d85c <_svfprintf_r+0x14b4>
  40d842:	2301      	movs	r3, #1
  40d844:	461c      	mov	r4, r3
  40d846:	e639      	b.n	40d4bc <_svfprintf_r+0x1114>
  40d848:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d84c:	f01c 0301 	ands.w	r3, ip, #1
  40d850:	f47f af43 	bne.w	40d6da <_svfprintf_r+0x1332>
  40d854:	9314      	str	r3, [sp, #80]	; 0x50
  40d856:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40d85a:	e62f      	b.n	40d4bc <_svfprintf_r+0x1114>
  40d85c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d85e:	1cac      	adds	r4, r5, #2
  40d860:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40d864:	e62a      	b.n	40d4bc <_svfprintf_r+0x1114>
  40d866:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  40d868:	230c      	movs	r3, #12
  40d86a:	602b      	str	r3, [r5, #0]
  40d86c:	f04f 30ff 	mov.w	r0, #4294967295
  40d870:	f7fe beba 	b.w	40c5e8 <_svfprintf_r+0x240>
  40d874:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40d876:	e713      	b.n	40d6a0 <_svfprintf_r+0x12f8>
  40d878:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  40d87c:	e724      	b.n	40d6c8 <_svfprintf_r+0x1320>
  40d87e:	bf00      	nop
  40d880:	00413540 	.word	0x00413540
  40d884:	66666667 	.word	0x66666667

0040d888 <__sprint_r.part.0>:
  40d888:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40d88a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40d88e:	049c      	lsls	r4, r3, #18
  40d890:	460e      	mov	r6, r1
  40d892:	4680      	mov	r8, r0
  40d894:	4691      	mov	r9, r2
  40d896:	d52a      	bpl.n	40d8ee <__sprint_r.part.0+0x66>
  40d898:	6893      	ldr	r3, [r2, #8]
  40d89a:	6812      	ldr	r2, [r2, #0]
  40d89c:	f102 0a08 	add.w	sl, r2, #8
  40d8a0:	b31b      	cbz	r3, 40d8ea <__sprint_r.part.0+0x62>
  40d8a2:	e91a 00a0 	ldmdb	sl, {r5, r7}
  40d8a6:	08bf      	lsrs	r7, r7, #2
  40d8a8:	d017      	beq.n	40d8da <__sprint_r.part.0+0x52>
  40d8aa:	3d04      	subs	r5, #4
  40d8ac:	2400      	movs	r4, #0
  40d8ae:	e001      	b.n	40d8b4 <__sprint_r.part.0+0x2c>
  40d8b0:	42a7      	cmp	r7, r4
  40d8b2:	d010      	beq.n	40d8d6 <__sprint_r.part.0+0x4e>
  40d8b4:	4640      	mov	r0, r8
  40d8b6:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40d8ba:	4632      	mov	r2, r6
  40d8bc:	f002 f82e 	bl	40f91c <_fputwc_r>
  40d8c0:	1c43      	adds	r3, r0, #1
  40d8c2:	f104 0401 	add.w	r4, r4, #1
  40d8c6:	d1f3      	bne.n	40d8b0 <__sprint_r.part.0+0x28>
  40d8c8:	2300      	movs	r3, #0
  40d8ca:	f8c9 3008 	str.w	r3, [r9, #8]
  40d8ce:	f8c9 3004 	str.w	r3, [r9, #4]
  40d8d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40d8d6:	f8d9 3008 	ldr.w	r3, [r9, #8]
  40d8da:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  40d8de:	f8c9 3008 	str.w	r3, [r9, #8]
  40d8e2:	f10a 0a08 	add.w	sl, sl, #8
  40d8e6:	2b00      	cmp	r3, #0
  40d8e8:	d1db      	bne.n	40d8a2 <__sprint_r.part.0+0x1a>
  40d8ea:	2000      	movs	r0, #0
  40d8ec:	e7ec      	b.n	40d8c8 <__sprint_r.part.0+0x40>
  40d8ee:	f002 f98f 	bl	40fc10 <__sfvwrite_r>
  40d8f2:	2300      	movs	r3, #0
  40d8f4:	f8c9 3008 	str.w	r3, [r9, #8]
  40d8f8:	f8c9 3004 	str.w	r3, [r9, #4]
  40d8fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040d900 <_vfiprintf_r>:
  40d900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d904:	b0b1      	sub	sp, #196	; 0xc4
  40d906:	461c      	mov	r4, r3
  40d908:	9102      	str	r1, [sp, #8]
  40d90a:	4690      	mov	r8, r2
  40d90c:	9308      	str	r3, [sp, #32]
  40d90e:	9006      	str	r0, [sp, #24]
  40d910:	b118      	cbz	r0, 40d91a <_vfiprintf_r+0x1a>
  40d912:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40d914:	2b00      	cmp	r3, #0
  40d916:	f000 80e8 	beq.w	40daea <_vfiprintf_r+0x1ea>
  40d91a:	9d02      	ldr	r5, [sp, #8]
  40d91c:	89ab      	ldrh	r3, [r5, #12]
  40d91e:	b29a      	uxth	r2, r3
  40d920:	0490      	lsls	r0, r2, #18
  40d922:	d407      	bmi.n	40d934 <_vfiprintf_r+0x34>
  40d924:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  40d926:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40d92a:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  40d92e:	81ab      	strh	r3, [r5, #12]
  40d930:	b29a      	uxth	r2, r3
  40d932:	6669      	str	r1, [r5, #100]	; 0x64
  40d934:	0711      	lsls	r1, r2, #28
  40d936:	f140 80b7 	bpl.w	40daa8 <_vfiprintf_r+0x1a8>
  40d93a:	f8dd b008 	ldr.w	fp, [sp, #8]
  40d93e:	f8db 3010 	ldr.w	r3, [fp, #16]
  40d942:	2b00      	cmp	r3, #0
  40d944:	f000 80b0 	beq.w	40daa8 <_vfiprintf_r+0x1a8>
  40d948:	f002 021a 	and.w	r2, r2, #26
  40d94c:	2a0a      	cmp	r2, #10
  40d94e:	f000 80b7 	beq.w	40dac0 <_vfiprintf_r+0x1c0>
  40d952:	2300      	movs	r3, #0
  40d954:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  40d958:	930a      	str	r3, [sp, #40]	; 0x28
  40d95a:	9315      	str	r3, [sp, #84]	; 0x54
  40d95c:	9314      	str	r3, [sp, #80]	; 0x50
  40d95e:	9309      	str	r3, [sp, #36]	; 0x24
  40d960:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  40d964:	464e      	mov	r6, r9
  40d966:	f898 3000 	ldrb.w	r3, [r8]
  40d96a:	2b00      	cmp	r3, #0
  40d96c:	f000 84c8 	beq.w	40e300 <_vfiprintf_r+0xa00>
  40d970:	2b25      	cmp	r3, #37	; 0x25
  40d972:	f000 84c5 	beq.w	40e300 <_vfiprintf_r+0xa00>
  40d976:	f108 0201 	add.w	r2, r8, #1
  40d97a:	e001      	b.n	40d980 <_vfiprintf_r+0x80>
  40d97c:	2b25      	cmp	r3, #37	; 0x25
  40d97e:	d004      	beq.n	40d98a <_vfiprintf_r+0x8a>
  40d980:	7813      	ldrb	r3, [r2, #0]
  40d982:	4614      	mov	r4, r2
  40d984:	3201      	adds	r2, #1
  40d986:	2b00      	cmp	r3, #0
  40d988:	d1f8      	bne.n	40d97c <_vfiprintf_r+0x7c>
  40d98a:	ebc8 0504 	rsb	r5, r8, r4
  40d98e:	b195      	cbz	r5, 40d9b6 <_vfiprintf_r+0xb6>
  40d990:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40d992:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40d994:	3301      	adds	r3, #1
  40d996:	442a      	add	r2, r5
  40d998:	2b07      	cmp	r3, #7
  40d99a:	f8c6 8000 	str.w	r8, [r6]
  40d99e:	6075      	str	r5, [r6, #4]
  40d9a0:	9215      	str	r2, [sp, #84]	; 0x54
  40d9a2:	9314      	str	r3, [sp, #80]	; 0x50
  40d9a4:	dd7b      	ble.n	40da9e <_vfiprintf_r+0x19e>
  40d9a6:	2a00      	cmp	r2, #0
  40d9a8:	f040 84d5 	bne.w	40e356 <_vfiprintf_r+0xa56>
  40d9ac:	9809      	ldr	r0, [sp, #36]	; 0x24
  40d9ae:	9214      	str	r2, [sp, #80]	; 0x50
  40d9b0:	4428      	add	r0, r5
  40d9b2:	464e      	mov	r6, r9
  40d9b4:	9009      	str	r0, [sp, #36]	; 0x24
  40d9b6:	7823      	ldrb	r3, [r4, #0]
  40d9b8:	2b00      	cmp	r3, #0
  40d9ba:	f000 83ed 	beq.w	40e198 <_vfiprintf_r+0x898>
  40d9be:	2100      	movs	r1, #0
  40d9c0:	f04f 0200 	mov.w	r2, #0
  40d9c4:	f04f 3cff 	mov.w	ip, #4294967295
  40d9c8:	7863      	ldrb	r3, [r4, #1]
  40d9ca:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  40d9ce:	9104      	str	r1, [sp, #16]
  40d9d0:	468a      	mov	sl, r1
  40d9d2:	f104 0801 	add.w	r8, r4, #1
  40d9d6:	4608      	mov	r0, r1
  40d9d8:	4665      	mov	r5, ip
  40d9da:	f108 0801 	add.w	r8, r8, #1
  40d9de:	f1a3 0220 	sub.w	r2, r3, #32
  40d9e2:	2a58      	cmp	r2, #88	; 0x58
  40d9e4:	f200 82d9 	bhi.w	40df9a <_vfiprintf_r+0x69a>
  40d9e8:	e8df f012 	tbh	[pc, r2, lsl #1]
  40d9ec:	02d702cb 	.word	0x02d702cb
  40d9f0:	02d202d7 	.word	0x02d202d7
  40d9f4:	02d702d7 	.word	0x02d702d7
  40d9f8:	02d702d7 	.word	0x02d702d7
  40d9fc:	02d702d7 	.word	0x02d702d7
  40da00:	028f0282 	.word	0x028f0282
  40da04:	008402d7 	.word	0x008402d7
  40da08:	02d70293 	.word	0x02d70293
  40da0c:	0196012b 	.word	0x0196012b
  40da10:	01960196 	.word	0x01960196
  40da14:	01960196 	.word	0x01960196
  40da18:	01960196 	.word	0x01960196
  40da1c:	01960196 	.word	0x01960196
  40da20:	02d702d7 	.word	0x02d702d7
  40da24:	02d702d7 	.word	0x02d702d7
  40da28:	02d702d7 	.word	0x02d702d7
  40da2c:	02d702d7 	.word	0x02d702d7
  40da30:	02d702d7 	.word	0x02d702d7
  40da34:	02d70130 	.word	0x02d70130
  40da38:	02d702d7 	.word	0x02d702d7
  40da3c:	02d702d7 	.word	0x02d702d7
  40da40:	02d702d7 	.word	0x02d702d7
  40da44:	02d702d7 	.word	0x02d702d7
  40da48:	017b02d7 	.word	0x017b02d7
  40da4c:	02d702d7 	.word	0x02d702d7
  40da50:	02d702d7 	.word	0x02d702d7
  40da54:	01a402d7 	.word	0x01a402d7
  40da58:	02d702d7 	.word	0x02d702d7
  40da5c:	02d701bf 	.word	0x02d701bf
  40da60:	02d702d7 	.word	0x02d702d7
  40da64:	02d702d7 	.word	0x02d702d7
  40da68:	02d702d7 	.word	0x02d702d7
  40da6c:	02d702d7 	.word	0x02d702d7
  40da70:	01e402d7 	.word	0x01e402d7
  40da74:	02d701fa 	.word	0x02d701fa
  40da78:	02d702d7 	.word	0x02d702d7
  40da7c:	01fa0216 	.word	0x01fa0216
  40da80:	02d702d7 	.word	0x02d702d7
  40da84:	02d7021b 	.word	0x02d7021b
  40da88:	00890228 	.word	0x00890228
  40da8c:	027d0266 	.word	0x027d0266
  40da90:	023a02d7 	.word	0x023a02d7
  40da94:	011902d7 	.word	0x011902d7
  40da98:	02d702d7 	.word	0x02d702d7
  40da9c:	02af      	.short	0x02af
  40da9e:	3608      	adds	r6, #8
  40daa0:	9809      	ldr	r0, [sp, #36]	; 0x24
  40daa2:	4428      	add	r0, r5
  40daa4:	9009      	str	r0, [sp, #36]	; 0x24
  40daa6:	e786      	b.n	40d9b6 <_vfiprintf_r+0xb6>
  40daa8:	9806      	ldr	r0, [sp, #24]
  40daaa:	9902      	ldr	r1, [sp, #8]
  40daac:	f000 fdb6 	bl	40e61c <__swsetup_r>
  40dab0:	b9b0      	cbnz	r0, 40dae0 <_vfiprintf_r+0x1e0>
  40dab2:	9d02      	ldr	r5, [sp, #8]
  40dab4:	89aa      	ldrh	r2, [r5, #12]
  40dab6:	f002 021a 	and.w	r2, r2, #26
  40daba:	2a0a      	cmp	r2, #10
  40dabc:	f47f af49 	bne.w	40d952 <_vfiprintf_r+0x52>
  40dac0:	f8dd b008 	ldr.w	fp, [sp, #8]
  40dac4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40dac8:	2b00      	cmp	r3, #0
  40daca:	f6ff af42 	blt.w	40d952 <_vfiprintf_r+0x52>
  40dace:	9806      	ldr	r0, [sp, #24]
  40dad0:	4659      	mov	r1, fp
  40dad2:	4642      	mov	r2, r8
  40dad4:	4623      	mov	r3, r4
  40dad6:	f000 fd3d 	bl	40e554 <__sbprintf>
  40dada:	b031      	add	sp, #196	; 0xc4
  40dadc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40dae0:	f04f 30ff 	mov.w	r0, #4294967295
  40dae4:	b031      	add	sp, #196	; 0xc4
  40dae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40daea:	f001 fe81 	bl	40f7f0 <__sinit>
  40daee:	e714      	b.n	40d91a <_vfiprintf_r+0x1a>
  40daf0:	4240      	negs	r0, r0
  40daf2:	9308      	str	r3, [sp, #32]
  40daf4:	f04a 0a04 	orr.w	sl, sl, #4
  40daf8:	f898 3000 	ldrb.w	r3, [r8]
  40dafc:	e76d      	b.n	40d9da <_vfiprintf_r+0xda>
  40dafe:	f01a 0320 	ands.w	r3, sl, #32
  40db02:	9004      	str	r0, [sp, #16]
  40db04:	46ac      	mov	ip, r5
  40db06:	f000 80f4 	beq.w	40dcf2 <_vfiprintf_r+0x3f2>
  40db0a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40db0e:	f10b 0307 	add.w	r3, fp, #7
  40db12:	f023 0307 	bic.w	r3, r3, #7
  40db16:	f103 0408 	add.w	r4, r3, #8
  40db1a:	9408      	str	r4, [sp, #32]
  40db1c:	e9d3 4500 	ldrd	r4, r5, [r3]
  40db20:	2300      	movs	r3, #0
  40db22:	f04f 0000 	mov.w	r0, #0
  40db26:	2100      	movs	r1, #0
  40db28:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  40db2c:	f8cd c014 	str.w	ip, [sp, #20]
  40db30:	9107      	str	r1, [sp, #28]
  40db32:	f1bc 0f00 	cmp.w	ip, #0
  40db36:	bfa8      	it	ge
  40db38:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40db3c:	ea54 0205 	orrs.w	r2, r4, r5
  40db40:	f040 80ad 	bne.w	40dc9e <_vfiprintf_r+0x39e>
  40db44:	f1bc 0f00 	cmp.w	ip, #0
  40db48:	f040 80a9 	bne.w	40dc9e <_vfiprintf_r+0x39e>
  40db4c:	2b00      	cmp	r3, #0
  40db4e:	f040 83c0 	bne.w	40e2d2 <_vfiprintf_r+0x9d2>
  40db52:	f01a 0f01 	tst.w	sl, #1
  40db56:	f000 83bc 	beq.w	40e2d2 <_vfiprintf_r+0x9d2>
  40db5a:	2330      	movs	r3, #48	; 0x30
  40db5c:	af30      	add	r7, sp, #192	; 0xc0
  40db5e:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40db62:	ebc7 0409 	rsb	r4, r7, r9
  40db66:	9405      	str	r4, [sp, #20]
  40db68:	f8dd b014 	ldr.w	fp, [sp, #20]
  40db6c:	9c07      	ldr	r4, [sp, #28]
  40db6e:	45e3      	cmp	fp, ip
  40db70:	bfb8      	it	lt
  40db72:	46e3      	movlt	fp, ip
  40db74:	f8cd b00c 	str.w	fp, [sp, #12]
  40db78:	b11c      	cbz	r4, 40db82 <_vfiprintf_r+0x282>
  40db7a:	f10b 0b01 	add.w	fp, fp, #1
  40db7e:	f8cd b00c 	str.w	fp, [sp, #12]
  40db82:	f01a 0502 	ands.w	r5, sl, #2
  40db86:	9507      	str	r5, [sp, #28]
  40db88:	d005      	beq.n	40db96 <_vfiprintf_r+0x296>
  40db8a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40db8e:	f10b 0b02 	add.w	fp, fp, #2
  40db92:	f8cd b00c 	str.w	fp, [sp, #12]
  40db96:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  40db9a:	930b      	str	r3, [sp, #44]	; 0x2c
  40db9c:	f040 821b 	bne.w	40dfd6 <_vfiprintf_r+0x6d6>
  40dba0:	9d04      	ldr	r5, [sp, #16]
  40dba2:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40dba6:	ebcb 0405 	rsb	r4, fp, r5
  40dbaa:	2c00      	cmp	r4, #0
  40dbac:	f340 8213 	ble.w	40dfd6 <_vfiprintf_r+0x6d6>
  40dbb0:	2c10      	cmp	r4, #16
  40dbb2:	f340 8489 	ble.w	40e4c8 <_vfiprintf_r+0xbc8>
  40dbb6:	4dbe      	ldr	r5, [pc, #760]	; (40deb0 <_vfiprintf_r+0x5b0>)
  40dbb8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40dbba:	462b      	mov	r3, r5
  40dbbc:	9814      	ldr	r0, [sp, #80]	; 0x50
  40dbbe:	4625      	mov	r5, r4
  40dbc0:	f04f 0b10 	mov.w	fp, #16
  40dbc4:	4664      	mov	r4, ip
  40dbc6:	46b4      	mov	ip, r6
  40dbc8:	461e      	mov	r6, r3
  40dbca:	e006      	b.n	40dbda <_vfiprintf_r+0x2da>
  40dbcc:	1c83      	adds	r3, r0, #2
  40dbce:	f10c 0c08 	add.w	ip, ip, #8
  40dbd2:	4608      	mov	r0, r1
  40dbd4:	3d10      	subs	r5, #16
  40dbd6:	2d10      	cmp	r5, #16
  40dbd8:	dd11      	ble.n	40dbfe <_vfiprintf_r+0x2fe>
  40dbda:	1c41      	adds	r1, r0, #1
  40dbdc:	3210      	adds	r2, #16
  40dbde:	2907      	cmp	r1, #7
  40dbe0:	9215      	str	r2, [sp, #84]	; 0x54
  40dbe2:	e88c 0840 	stmia.w	ip, {r6, fp}
  40dbe6:	9114      	str	r1, [sp, #80]	; 0x50
  40dbe8:	ddf0      	ble.n	40dbcc <_vfiprintf_r+0x2cc>
  40dbea:	2a00      	cmp	r2, #0
  40dbec:	f040 81e6 	bne.w	40dfbc <_vfiprintf_r+0x6bc>
  40dbf0:	3d10      	subs	r5, #16
  40dbf2:	2d10      	cmp	r5, #16
  40dbf4:	f04f 0301 	mov.w	r3, #1
  40dbf8:	4610      	mov	r0, r2
  40dbfa:	46cc      	mov	ip, r9
  40dbfc:	dced      	bgt.n	40dbda <_vfiprintf_r+0x2da>
  40dbfe:	4631      	mov	r1, r6
  40dc00:	4666      	mov	r6, ip
  40dc02:	46a4      	mov	ip, r4
  40dc04:	462c      	mov	r4, r5
  40dc06:	460d      	mov	r5, r1
  40dc08:	4422      	add	r2, r4
  40dc0a:	2b07      	cmp	r3, #7
  40dc0c:	9215      	str	r2, [sp, #84]	; 0x54
  40dc0e:	6035      	str	r5, [r6, #0]
  40dc10:	6074      	str	r4, [r6, #4]
  40dc12:	9314      	str	r3, [sp, #80]	; 0x50
  40dc14:	f300 836d 	bgt.w	40e2f2 <_vfiprintf_r+0x9f2>
  40dc18:	3608      	adds	r6, #8
  40dc1a:	1c59      	adds	r1, r3, #1
  40dc1c:	e1de      	b.n	40dfdc <_vfiprintf_r+0x6dc>
  40dc1e:	f01a 0f20 	tst.w	sl, #32
  40dc22:	9004      	str	r0, [sp, #16]
  40dc24:	46ac      	mov	ip, r5
  40dc26:	f000 808d 	beq.w	40dd44 <_vfiprintf_r+0x444>
  40dc2a:	9d08      	ldr	r5, [sp, #32]
  40dc2c:	1deb      	adds	r3, r5, #7
  40dc2e:	f023 0307 	bic.w	r3, r3, #7
  40dc32:	f103 0b08 	add.w	fp, r3, #8
  40dc36:	e9d3 4500 	ldrd	r4, r5, [r3]
  40dc3a:	f8cd b020 	str.w	fp, [sp, #32]
  40dc3e:	2301      	movs	r3, #1
  40dc40:	e76f      	b.n	40db22 <_vfiprintf_r+0x222>
  40dc42:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  40dc46:	f898 3000 	ldrb.w	r3, [r8]
  40dc4a:	e6c6      	b.n	40d9da <_vfiprintf_r+0xda>
  40dc4c:	f04a 0a10 	orr.w	sl, sl, #16
  40dc50:	f01a 0f20 	tst.w	sl, #32
  40dc54:	9004      	str	r0, [sp, #16]
  40dc56:	46ac      	mov	ip, r5
  40dc58:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40dc5c:	f000 80c8 	beq.w	40ddf0 <_vfiprintf_r+0x4f0>
  40dc60:	9c08      	ldr	r4, [sp, #32]
  40dc62:	1de1      	adds	r1, r4, #7
  40dc64:	f021 0107 	bic.w	r1, r1, #7
  40dc68:	e9d1 2300 	ldrd	r2, r3, [r1]
  40dc6c:	3108      	adds	r1, #8
  40dc6e:	9108      	str	r1, [sp, #32]
  40dc70:	4614      	mov	r4, r2
  40dc72:	461d      	mov	r5, r3
  40dc74:	2a00      	cmp	r2, #0
  40dc76:	f173 0b00 	sbcs.w	fp, r3, #0
  40dc7a:	f2c0 83ce 	blt.w	40e41a <_vfiprintf_r+0xb1a>
  40dc7e:	f1bc 0f00 	cmp.w	ip, #0
  40dc82:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40dc86:	bfa8      	it	ge
  40dc88:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40dc8c:	ea54 0205 	orrs.w	r2, r4, r5
  40dc90:	9007      	str	r0, [sp, #28]
  40dc92:	f8cd c014 	str.w	ip, [sp, #20]
  40dc96:	f04f 0301 	mov.w	r3, #1
  40dc9a:	f43f af53 	beq.w	40db44 <_vfiprintf_r+0x244>
  40dc9e:	2b01      	cmp	r3, #1
  40dca0:	f000 8319 	beq.w	40e2d6 <_vfiprintf_r+0x9d6>
  40dca4:	2b02      	cmp	r3, #2
  40dca6:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  40dcaa:	f040 824c 	bne.w	40e146 <_vfiprintf_r+0x846>
  40dcae:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40dcb2:	4619      	mov	r1, r3
  40dcb4:	f004 000f 	and.w	r0, r4, #15
  40dcb8:	0922      	lsrs	r2, r4, #4
  40dcba:	f81b 0000 	ldrb.w	r0, [fp, r0]
  40dcbe:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40dcc2:	092b      	lsrs	r3, r5, #4
  40dcc4:	7008      	strb	r0, [r1, #0]
  40dcc6:	ea52 0003 	orrs.w	r0, r2, r3
  40dcca:	460f      	mov	r7, r1
  40dccc:	4614      	mov	r4, r2
  40dcce:	461d      	mov	r5, r3
  40dcd0:	f101 31ff 	add.w	r1, r1, #4294967295
  40dcd4:	d1ee      	bne.n	40dcb4 <_vfiprintf_r+0x3b4>
  40dcd6:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  40dcda:	ebc7 0309 	rsb	r3, r7, r9
  40dcde:	9305      	str	r3, [sp, #20]
  40dce0:	e742      	b.n	40db68 <_vfiprintf_r+0x268>
  40dce2:	f04a 0a10 	orr.w	sl, sl, #16
  40dce6:	f01a 0320 	ands.w	r3, sl, #32
  40dcea:	9004      	str	r0, [sp, #16]
  40dcec:	46ac      	mov	ip, r5
  40dcee:	f47f af0c 	bne.w	40db0a <_vfiprintf_r+0x20a>
  40dcf2:	f01a 0210 	ands.w	r2, sl, #16
  40dcf6:	f040 8311 	bne.w	40e31c <_vfiprintf_r+0xa1c>
  40dcfa:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  40dcfe:	f000 830d 	beq.w	40e31c <_vfiprintf_r+0xa1c>
  40dd02:	f8dd b020 	ldr.w	fp, [sp, #32]
  40dd06:	4613      	mov	r3, r2
  40dd08:	f8bb 4000 	ldrh.w	r4, [fp]
  40dd0c:	f10b 0b04 	add.w	fp, fp, #4
  40dd10:	2500      	movs	r5, #0
  40dd12:	f8cd b020 	str.w	fp, [sp, #32]
  40dd16:	e704      	b.n	40db22 <_vfiprintf_r+0x222>
  40dd18:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40dd1c:	2000      	movs	r0, #0
  40dd1e:	f818 3b01 	ldrb.w	r3, [r8], #1
  40dd22:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40dd26:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  40dd2a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40dd2e:	2a09      	cmp	r2, #9
  40dd30:	d9f5      	bls.n	40dd1e <_vfiprintf_r+0x41e>
  40dd32:	e654      	b.n	40d9de <_vfiprintf_r+0xde>
  40dd34:	f04a 0a10 	orr.w	sl, sl, #16
  40dd38:	f01a 0f20 	tst.w	sl, #32
  40dd3c:	9004      	str	r0, [sp, #16]
  40dd3e:	46ac      	mov	ip, r5
  40dd40:	f47f af73 	bne.w	40dc2a <_vfiprintf_r+0x32a>
  40dd44:	f01a 0f10 	tst.w	sl, #16
  40dd48:	f040 82ef 	bne.w	40e32a <_vfiprintf_r+0xa2a>
  40dd4c:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40dd50:	f000 82eb 	beq.w	40e32a <_vfiprintf_r+0xa2a>
  40dd54:	f8dd b020 	ldr.w	fp, [sp, #32]
  40dd58:	2500      	movs	r5, #0
  40dd5a:	f8bb 4000 	ldrh.w	r4, [fp]
  40dd5e:	f10b 0b04 	add.w	fp, fp, #4
  40dd62:	2301      	movs	r3, #1
  40dd64:	f8cd b020 	str.w	fp, [sp, #32]
  40dd68:	e6db      	b.n	40db22 <_vfiprintf_r+0x222>
  40dd6a:	46ac      	mov	ip, r5
  40dd6c:	4d51      	ldr	r5, [pc, #324]	; (40deb4 <_vfiprintf_r+0x5b4>)
  40dd6e:	f01a 0f20 	tst.w	sl, #32
  40dd72:	9004      	str	r0, [sp, #16]
  40dd74:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40dd78:	950a      	str	r5, [sp, #40]	; 0x28
  40dd7a:	f000 80f0 	beq.w	40df5e <_vfiprintf_r+0x65e>
  40dd7e:	9d08      	ldr	r5, [sp, #32]
  40dd80:	1dea      	adds	r2, r5, #7
  40dd82:	f022 0207 	bic.w	r2, r2, #7
  40dd86:	f102 0b08 	add.w	fp, r2, #8
  40dd8a:	f8cd b020 	str.w	fp, [sp, #32]
  40dd8e:	e9d2 4500 	ldrd	r4, r5, [r2]
  40dd92:	f01a 0f01 	tst.w	sl, #1
  40dd96:	f000 82aa 	beq.w	40e2ee <_vfiprintf_r+0x9ee>
  40dd9a:	ea54 0b05 	orrs.w	fp, r4, r5
  40dd9e:	f000 82a6 	beq.w	40e2ee <_vfiprintf_r+0x9ee>
  40dda2:	2230      	movs	r2, #48	; 0x30
  40dda4:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40dda8:	f04a 0a02 	orr.w	sl, sl, #2
  40ddac:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40ddb0:	2302      	movs	r3, #2
  40ddb2:	e6b6      	b.n	40db22 <_vfiprintf_r+0x222>
  40ddb4:	9b08      	ldr	r3, [sp, #32]
  40ddb6:	f8dd b020 	ldr.w	fp, [sp, #32]
  40ddba:	681b      	ldr	r3, [r3, #0]
  40ddbc:	2401      	movs	r4, #1
  40ddbe:	f04f 0500 	mov.w	r5, #0
  40ddc2:	f10b 0b04 	add.w	fp, fp, #4
  40ddc6:	9004      	str	r0, [sp, #16]
  40ddc8:	9403      	str	r4, [sp, #12]
  40ddca:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40ddce:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40ddd2:	f8cd b020 	str.w	fp, [sp, #32]
  40ddd6:	9405      	str	r4, [sp, #20]
  40ddd8:	af16      	add	r7, sp, #88	; 0x58
  40ddda:	f04f 0c00 	mov.w	ip, #0
  40ddde:	e6d0      	b.n	40db82 <_vfiprintf_r+0x282>
  40dde0:	f01a 0f20 	tst.w	sl, #32
  40dde4:	9004      	str	r0, [sp, #16]
  40dde6:	46ac      	mov	ip, r5
  40dde8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40ddec:	f47f af38 	bne.w	40dc60 <_vfiprintf_r+0x360>
  40ddf0:	f01a 0f10 	tst.w	sl, #16
  40ddf4:	f040 82a7 	bne.w	40e346 <_vfiprintf_r+0xa46>
  40ddf8:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40ddfc:	f000 82a3 	beq.w	40e346 <_vfiprintf_r+0xa46>
  40de00:	f8dd b020 	ldr.w	fp, [sp, #32]
  40de04:	f9bb 4000 	ldrsh.w	r4, [fp]
  40de08:	f10b 0b04 	add.w	fp, fp, #4
  40de0c:	17e5      	asrs	r5, r4, #31
  40de0e:	4622      	mov	r2, r4
  40de10:	462b      	mov	r3, r5
  40de12:	f8cd b020 	str.w	fp, [sp, #32]
  40de16:	e72d      	b.n	40dc74 <_vfiprintf_r+0x374>
  40de18:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  40de1c:	f898 3000 	ldrb.w	r3, [r8]
  40de20:	e5db      	b.n	40d9da <_vfiprintf_r+0xda>
  40de22:	f898 3000 	ldrb.w	r3, [r8]
  40de26:	4642      	mov	r2, r8
  40de28:	2b6c      	cmp	r3, #108	; 0x6c
  40de2a:	bf03      	ittte	eq
  40de2c:	f108 0801 	addeq.w	r8, r8, #1
  40de30:	f04a 0a20 	orreq.w	sl, sl, #32
  40de34:	7853      	ldrbeq	r3, [r2, #1]
  40de36:	f04a 0a10 	orrne.w	sl, sl, #16
  40de3a:	e5ce      	b.n	40d9da <_vfiprintf_r+0xda>
  40de3c:	f01a 0f20 	tst.w	sl, #32
  40de40:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40de44:	f000 82f7 	beq.w	40e436 <_vfiprintf_r+0xb36>
  40de48:	9c08      	ldr	r4, [sp, #32]
  40de4a:	6821      	ldr	r1, [r4, #0]
  40de4c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40de4e:	17e5      	asrs	r5, r4, #31
  40de50:	462b      	mov	r3, r5
  40de52:	9d08      	ldr	r5, [sp, #32]
  40de54:	4622      	mov	r2, r4
  40de56:	3504      	adds	r5, #4
  40de58:	9508      	str	r5, [sp, #32]
  40de5a:	e9c1 2300 	strd	r2, r3, [r1]
  40de5e:	e582      	b.n	40d966 <_vfiprintf_r+0x66>
  40de60:	9c08      	ldr	r4, [sp, #32]
  40de62:	46ac      	mov	ip, r5
  40de64:	6827      	ldr	r7, [r4, #0]
  40de66:	f04f 0500 	mov.w	r5, #0
  40de6a:	9004      	str	r0, [sp, #16]
  40de6c:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40de70:	3404      	adds	r4, #4
  40de72:	2f00      	cmp	r7, #0
  40de74:	f000 8332 	beq.w	40e4dc <_vfiprintf_r+0xbdc>
  40de78:	f1bc 0f00 	cmp.w	ip, #0
  40de7c:	4638      	mov	r0, r7
  40de7e:	f2c0 8307 	blt.w	40e490 <_vfiprintf_r+0xb90>
  40de82:	4662      	mov	r2, ip
  40de84:	2100      	movs	r1, #0
  40de86:	f8cd c004 	str.w	ip, [sp, #4]
  40de8a:	f002 ff43 	bl	410d14 <memchr>
  40de8e:	f8dd c004 	ldr.w	ip, [sp, #4]
  40de92:	2800      	cmp	r0, #0
  40de94:	f000 833a 	beq.w	40e50c <_vfiprintf_r+0xc0c>
  40de98:	1bc0      	subs	r0, r0, r7
  40de9a:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40de9e:	4560      	cmp	r0, ip
  40dea0:	bfa8      	it	ge
  40dea2:	4660      	movge	r0, ip
  40dea4:	9005      	str	r0, [sp, #20]
  40dea6:	9408      	str	r4, [sp, #32]
  40dea8:	9507      	str	r5, [sp, #28]
  40deaa:	f04f 0c00 	mov.w	ip, #0
  40deae:	e65b      	b.n	40db68 <_vfiprintf_r+0x268>
  40deb0:	0041356c 	.word	0x0041356c
  40deb4:	00413518 	.word	0x00413518
  40deb8:	9b08      	ldr	r3, [sp, #32]
  40deba:	f8dd b020 	ldr.w	fp, [sp, #32]
  40debe:	9004      	str	r0, [sp, #16]
  40dec0:	48b2      	ldr	r0, [pc, #712]	; (40e18c <_vfiprintf_r+0x88c>)
  40dec2:	681c      	ldr	r4, [r3, #0]
  40dec4:	2230      	movs	r2, #48	; 0x30
  40dec6:	2378      	movs	r3, #120	; 0x78
  40dec8:	f10b 0b04 	add.w	fp, fp, #4
  40decc:	46ac      	mov	ip, r5
  40dece:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40ded2:	f04a 0a02 	orr.w	sl, sl, #2
  40ded6:	f8cd b020 	str.w	fp, [sp, #32]
  40deda:	2500      	movs	r5, #0
  40dedc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40dee0:	900a      	str	r0, [sp, #40]	; 0x28
  40dee2:	2302      	movs	r3, #2
  40dee4:	e61d      	b.n	40db22 <_vfiprintf_r+0x222>
  40dee6:	f04a 0a20 	orr.w	sl, sl, #32
  40deea:	f898 3000 	ldrb.w	r3, [r8]
  40deee:	e574      	b.n	40d9da <_vfiprintf_r+0xda>
  40def0:	f8dd b020 	ldr.w	fp, [sp, #32]
  40def4:	f8db 0000 	ldr.w	r0, [fp]
  40def8:	f10b 0304 	add.w	r3, fp, #4
  40defc:	2800      	cmp	r0, #0
  40defe:	f6ff adf7 	blt.w	40daf0 <_vfiprintf_r+0x1f0>
  40df02:	9308      	str	r3, [sp, #32]
  40df04:	f898 3000 	ldrb.w	r3, [r8]
  40df08:	e567      	b.n	40d9da <_vfiprintf_r+0xda>
  40df0a:	f898 3000 	ldrb.w	r3, [r8]
  40df0e:	212b      	movs	r1, #43	; 0x2b
  40df10:	e563      	b.n	40d9da <_vfiprintf_r+0xda>
  40df12:	f898 3000 	ldrb.w	r3, [r8]
  40df16:	f108 0401 	add.w	r4, r8, #1
  40df1a:	2b2a      	cmp	r3, #42	; 0x2a
  40df1c:	f000 8305 	beq.w	40e52a <_vfiprintf_r+0xc2a>
  40df20:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40df24:	2a09      	cmp	r2, #9
  40df26:	bf98      	it	ls
  40df28:	2500      	movls	r5, #0
  40df2a:	f200 82fa 	bhi.w	40e522 <_vfiprintf_r+0xc22>
  40df2e:	f814 3b01 	ldrb.w	r3, [r4], #1
  40df32:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40df36:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40df3a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40df3e:	2a09      	cmp	r2, #9
  40df40:	d9f5      	bls.n	40df2e <_vfiprintf_r+0x62e>
  40df42:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40df46:	46a0      	mov	r8, r4
  40df48:	e549      	b.n	40d9de <_vfiprintf_r+0xde>
  40df4a:	4c90      	ldr	r4, [pc, #576]	; (40e18c <_vfiprintf_r+0x88c>)
  40df4c:	f01a 0f20 	tst.w	sl, #32
  40df50:	9004      	str	r0, [sp, #16]
  40df52:	46ac      	mov	ip, r5
  40df54:	940a      	str	r4, [sp, #40]	; 0x28
  40df56:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40df5a:	f47f af10 	bne.w	40dd7e <_vfiprintf_r+0x47e>
  40df5e:	f01a 0f10 	tst.w	sl, #16
  40df62:	f040 81ea 	bne.w	40e33a <_vfiprintf_r+0xa3a>
  40df66:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40df6a:	f000 81e6 	beq.w	40e33a <_vfiprintf_r+0xa3a>
  40df6e:	f8dd b020 	ldr.w	fp, [sp, #32]
  40df72:	2500      	movs	r5, #0
  40df74:	f8bb 4000 	ldrh.w	r4, [fp]
  40df78:	f10b 0b04 	add.w	fp, fp, #4
  40df7c:	f8cd b020 	str.w	fp, [sp, #32]
  40df80:	e707      	b.n	40dd92 <_vfiprintf_r+0x492>
  40df82:	f898 3000 	ldrb.w	r3, [r8]
  40df86:	2900      	cmp	r1, #0
  40df88:	f47f ad27 	bne.w	40d9da <_vfiprintf_r+0xda>
  40df8c:	2120      	movs	r1, #32
  40df8e:	e524      	b.n	40d9da <_vfiprintf_r+0xda>
  40df90:	f04a 0a01 	orr.w	sl, sl, #1
  40df94:	f898 3000 	ldrb.w	r3, [r8]
  40df98:	e51f      	b.n	40d9da <_vfiprintf_r+0xda>
  40df9a:	9004      	str	r0, [sp, #16]
  40df9c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40dfa0:	2b00      	cmp	r3, #0
  40dfa2:	f000 80f9 	beq.w	40e198 <_vfiprintf_r+0x898>
  40dfa6:	2501      	movs	r5, #1
  40dfa8:	f04f 0b00 	mov.w	fp, #0
  40dfac:	9503      	str	r5, [sp, #12]
  40dfae:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40dfb2:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40dfb6:	9505      	str	r5, [sp, #20]
  40dfb8:	af16      	add	r7, sp, #88	; 0x58
  40dfba:	e70e      	b.n	40ddda <_vfiprintf_r+0x4da>
  40dfbc:	9806      	ldr	r0, [sp, #24]
  40dfbe:	9902      	ldr	r1, [sp, #8]
  40dfc0:	aa13      	add	r2, sp, #76	; 0x4c
  40dfc2:	f7ff fc61 	bl	40d888 <__sprint_r.part.0>
  40dfc6:	2800      	cmp	r0, #0
  40dfc8:	f040 80ed 	bne.w	40e1a6 <_vfiprintf_r+0x8a6>
  40dfcc:	9814      	ldr	r0, [sp, #80]	; 0x50
  40dfce:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40dfd0:	1c43      	adds	r3, r0, #1
  40dfd2:	46cc      	mov	ip, r9
  40dfd4:	e5fe      	b.n	40dbd4 <_vfiprintf_r+0x2d4>
  40dfd6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40dfd8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40dfda:	1c59      	adds	r1, r3, #1
  40dfdc:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40dfe0:	b168      	cbz	r0, 40dffe <_vfiprintf_r+0x6fe>
  40dfe2:	3201      	adds	r2, #1
  40dfe4:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  40dfe8:	2301      	movs	r3, #1
  40dfea:	2907      	cmp	r1, #7
  40dfec:	9215      	str	r2, [sp, #84]	; 0x54
  40dfee:	9114      	str	r1, [sp, #80]	; 0x50
  40dff0:	e886 0009 	stmia.w	r6, {r0, r3}
  40dff4:	f300 8160 	bgt.w	40e2b8 <_vfiprintf_r+0x9b8>
  40dff8:	460b      	mov	r3, r1
  40dffa:	3608      	adds	r6, #8
  40dffc:	3101      	adds	r1, #1
  40dffe:	9c07      	ldr	r4, [sp, #28]
  40e000:	b164      	cbz	r4, 40e01c <_vfiprintf_r+0x71c>
  40e002:	3202      	adds	r2, #2
  40e004:	a812      	add	r0, sp, #72	; 0x48
  40e006:	2302      	movs	r3, #2
  40e008:	2907      	cmp	r1, #7
  40e00a:	9215      	str	r2, [sp, #84]	; 0x54
  40e00c:	9114      	str	r1, [sp, #80]	; 0x50
  40e00e:	e886 0009 	stmia.w	r6, {r0, r3}
  40e012:	f300 8157 	bgt.w	40e2c4 <_vfiprintf_r+0x9c4>
  40e016:	460b      	mov	r3, r1
  40e018:	3608      	adds	r6, #8
  40e01a:	3101      	adds	r1, #1
  40e01c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40e01e:	2d80      	cmp	r5, #128	; 0x80
  40e020:	f000 8101 	beq.w	40e226 <_vfiprintf_r+0x926>
  40e024:	9d05      	ldr	r5, [sp, #20]
  40e026:	ebc5 040c 	rsb	r4, r5, ip
  40e02a:	2c00      	cmp	r4, #0
  40e02c:	dd2f      	ble.n	40e08e <_vfiprintf_r+0x78e>
  40e02e:	2c10      	cmp	r4, #16
  40e030:	4d57      	ldr	r5, [pc, #348]	; (40e190 <_vfiprintf_r+0x890>)
  40e032:	dd22      	ble.n	40e07a <_vfiprintf_r+0x77a>
  40e034:	4630      	mov	r0, r6
  40e036:	f04f 0b10 	mov.w	fp, #16
  40e03a:	462e      	mov	r6, r5
  40e03c:	4625      	mov	r5, r4
  40e03e:	9c06      	ldr	r4, [sp, #24]
  40e040:	e006      	b.n	40e050 <_vfiprintf_r+0x750>
  40e042:	f103 0c02 	add.w	ip, r3, #2
  40e046:	3008      	adds	r0, #8
  40e048:	460b      	mov	r3, r1
  40e04a:	3d10      	subs	r5, #16
  40e04c:	2d10      	cmp	r5, #16
  40e04e:	dd10      	ble.n	40e072 <_vfiprintf_r+0x772>
  40e050:	1c59      	adds	r1, r3, #1
  40e052:	3210      	adds	r2, #16
  40e054:	2907      	cmp	r1, #7
  40e056:	9215      	str	r2, [sp, #84]	; 0x54
  40e058:	e880 0840 	stmia.w	r0, {r6, fp}
  40e05c:	9114      	str	r1, [sp, #80]	; 0x50
  40e05e:	ddf0      	ble.n	40e042 <_vfiprintf_r+0x742>
  40e060:	2a00      	cmp	r2, #0
  40e062:	d163      	bne.n	40e12c <_vfiprintf_r+0x82c>
  40e064:	3d10      	subs	r5, #16
  40e066:	2d10      	cmp	r5, #16
  40e068:	f04f 0c01 	mov.w	ip, #1
  40e06c:	4613      	mov	r3, r2
  40e06e:	4648      	mov	r0, r9
  40e070:	dcee      	bgt.n	40e050 <_vfiprintf_r+0x750>
  40e072:	462c      	mov	r4, r5
  40e074:	4661      	mov	r1, ip
  40e076:	4635      	mov	r5, r6
  40e078:	4606      	mov	r6, r0
  40e07a:	4422      	add	r2, r4
  40e07c:	2907      	cmp	r1, #7
  40e07e:	9215      	str	r2, [sp, #84]	; 0x54
  40e080:	6035      	str	r5, [r6, #0]
  40e082:	6074      	str	r4, [r6, #4]
  40e084:	9114      	str	r1, [sp, #80]	; 0x50
  40e086:	f300 80c1 	bgt.w	40e20c <_vfiprintf_r+0x90c>
  40e08a:	3608      	adds	r6, #8
  40e08c:	3101      	adds	r1, #1
  40e08e:	9d05      	ldr	r5, [sp, #20]
  40e090:	2907      	cmp	r1, #7
  40e092:	442a      	add	r2, r5
  40e094:	9215      	str	r2, [sp, #84]	; 0x54
  40e096:	6037      	str	r7, [r6, #0]
  40e098:	6075      	str	r5, [r6, #4]
  40e09a:	9114      	str	r1, [sp, #80]	; 0x50
  40e09c:	f340 80c1 	ble.w	40e222 <_vfiprintf_r+0x922>
  40e0a0:	2a00      	cmp	r2, #0
  40e0a2:	f040 8130 	bne.w	40e306 <_vfiprintf_r+0xa06>
  40e0a6:	9214      	str	r2, [sp, #80]	; 0x50
  40e0a8:	464e      	mov	r6, r9
  40e0aa:	f01a 0f04 	tst.w	sl, #4
  40e0ae:	f000 808b 	beq.w	40e1c8 <_vfiprintf_r+0x8c8>
  40e0b2:	9d04      	ldr	r5, [sp, #16]
  40e0b4:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40e0b8:	ebcb 0405 	rsb	r4, fp, r5
  40e0bc:	2c00      	cmp	r4, #0
  40e0be:	f340 8083 	ble.w	40e1c8 <_vfiprintf_r+0x8c8>
  40e0c2:	2c10      	cmp	r4, #16
  40e0c4:	f340 821e 	ble.w	40e504 <_vfiprintf_r+0xc04>
  40e0c8:	9914      	ldr	r1, [sp, #80]	; 0x50
  40e0ca:	4d32      	ldr	r5, [pc, #200]	; (40e194 <_vfiprintf_r+0x894>)
  40e0cc:	2710      	movs	r7, #16
  40e0ce:	f8dd a018 	ldr.w	sl, [sp, #24]
  40e0d2:	f8dd b008 	ldr.w	fp, [sp, #8]
  40e0d6:	e005      	b.n	40e0e4 <_vfiprintf_r+0x7e4>
  40e0d8:	1c88      	adds	r0, r1, #2
  40e0da:	3608      	adds	r6, #8
  40e0dc:	4619      	mov	r1, r3
  40e0de:	3c10      	subs	r4, #16
  40e0e0:	2c10      	cmp	r4, #16
  40e0e2:	dd10      	ble.n	40e106 <_vfiprintf_r+0x806>
  40e0e4:	1c4b      	adds	r3, r1, #1
  40e0e6:	3210      	adds	r2, #16
  40e0e8:	2b07      	cmp	r3, #7
  40e0ea:	9215      	str	r2, [sp, #84]	; 0x54
  40e0ec:	e886 00a0 	stmia.w	r6, {r5, r7}
  40e0f0:	9314      	str	r3, [sp, #80]	; 0x50
  40e0f2:	ddf1      	ble.n	40e0d8 <_vfiprintf_r+0x7d8>
  40e0f4:	2a00      	cmp	r2, #0
  40e0f6:	d17d      	bne.n	40e1f4 <_vfiprintf_r+0x8f4>
  40e0f8:	3c10      	subs	r4, #16
  40e0fa:	2c10      	cmp	r4, #16
  40e0fc:	f04f 0001 	mov.w	r0, #1
  40e100:	4611      	mov	r1, r2
  40e102:	464e      	mov	r6, r9
  40e104:	dcee      	bgt.n	40e0e4 <_vfiprintf_r+0x7e4>
  40e106:	4422      	add	r2, r4
  40e108:	2807      	cmp	r0, #7
  40e10a:	9215      	str	r2, [sp, #84]	; 0x54
  40e10c:	6035      	str	r5, [r6, #0]
  40e10e:	6074      	str	r4, [r6, #4]
  40e110:	9014      	str	r0, [sp, #80]	; 0x50
  40e112:	dd59      	ble.n	40e1c8 <_vfiprintf_r+0x8c8>
  40e114:	2a00      	cmp	r2, #0
  40e116:	d14f      	bne.n	40e1b8 <_vfiprintf_r+0x8b8>
  40e118:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e11a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40e11e:	9d04      	ldr	r5, [sp, #16]
  40e120:	45ab      	cmp	fp, r5
  40e122:	bfac      	ite	ge
  40e124:	445c      	addge	r4, fp
  40e126:	1964      	addlt	r4, r4, r5
  40e128:	9409      	str	r4, [sp, #36]	; 0x24
  40e12a:	e05e      	b.n	40e1ea <_vfiprintf_r+0x8ea>
  40e12c:	4620      	mov	r0, r4
  40e12e:	9902      	ldr	r1, [sp, #8]
  40e130:	aa13      	add	r2, sp, #76	; 0x4c
  40e132:	f7ff fba9 	bl	40d888 <__sprint_r.part.0>
  40e136:	2800      	cmp	r0, #0
  40e138:	d135      	bne.n	40e1a6 <_vfiprintf_r+0x8a6>
  40e13a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e13c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e13e:	f103 0c01 	add.w	ip, r3, #1
  40e142:	4648      	mov	r0, r9
  40e144:	e781      	b.n	40e04a <_vfiprintf_r+0x74a>
  40e146:	08e0      	lsrs	r0, r4, #3
  40e148:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40e14c:	f004 0207 	and.w	r2, r4, #7
  40e150:	08e9      	lsrs	r1, r5, #3
  40e152:	3230      	adds	r2, #48	; 0x30
  40e154:	ea50 0b01 	orrs.w	fp, r0, r1
  40e158:	461f      	mov	r7, r3
  40e15a:	701a      	strb	r2, [r3, #0]
  40e15c:	4604      	mov	r4, r0
  40e15e:	460d      	mov	r5, r1
  40e160:	f103 33ff 	add.w	r3, r3, #4294967295
  40e164:	d1ef      	bne.n	40e146 <_vfiprintf_r+0x846>
  40e166:	f01a 0f01 	tst.w	sl, #1
  40e16a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40e16e:	4639      	mov	r1, r7
  40e170:	f000 80b9 	beq.w	40e2e6 <_vfiprintf_r+0x9e6>
  40e174:	2a30      	cmp	r2, #48	; 0x30
  40e176:	f43f acf4 	beq.w	40db62 <_vfiprintf_r+0x262>
  40e17a:	461f      	mov	r7, r3
  40e17c:	ebc7 0509 	rsb	r5, r7, r9
  40e180:	2330      	movs	r3, #48	; 0x30
  40e182:	9505      	str	r5, [sp, #20]
  40e184:	f801 3c01 	strb.w	r3, [r1, #-1]
  40e188:	e4ee      	b.n	40db68 <_vfiprintf_r+0x268>
  40e18a:	bf00      	nop
  40e18c:	0041352c 	.word	0x0041352c
  40e190:	0041355c 	.word	0x0041355c
  40e194:	0041356c 	.word	0x0041356c
  40e198:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40e19a:	b123      	cbz	r3, 40e1a6 <_vfiprintf_r+0x8a6>
  40e19c:	9806      	ldr	r0, [sp, #24]
  40e19e:	9902      	ldr	r1, [sp, #8]
  40e1a0:	aa13      	add	r2, sp, #76	; 0x4c
  40e1a2:	f7ff fb71 	bl	40d888 <__sprint_r.part.0>
  40e1a6:	9c02      	ldr	r4, [sp, #8]
  40e1a8:	89a3      	ldrh	r3, [r4, #12]
  40e1aa:	065b      	lsls	r3, r3, #25
  40e1ac:	f53f ac98 	bmi.w	40dae0 <_vfiprintf_r+0x1e0>
  40e1b0:	9809      	ldr	r0, [sp, #36]	; 0x24
  40e1b2:	b031      	add	sp, #196	; 0xc4
  40e1b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e1b8:	9806      	ldr	r0, [sp, #24]
  40e1ba:	9902      	ldr	r1, [sp, #8]
  40e1bc:	aa13      	add	r2, sp, #76	; 0x4c
  40e1be:	f7ff fb63 	bl	40d888 <__sprint_r.part.0>
  40e1c2:	2800      	cmp	r0, #0
  40e1c4:	d1ef      	bne.n	40e1a6 <_vfiprintf_r+0x8a6>
  40e1c6:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e1c8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e1ca:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40e1ce:	9d04      	ldr	r5, [sp, #16]
  40e1d0:	45ab      	cmp	fp, r5
  40e1d2:	bfac      	ite	ge
  40e1d4:	445c      	addge	r4, fp
  40e1d6:	1964      	addlt	r4, r4, r5
  40e1d8:	9409      	str	r4, [sp, #36]	; 0x24
  40e1da:	b132      	cbz	r2, 40e1ea <_vfiprintf_r+0x8ea>
  40e1dc:	9806      	ldr	r0, [sp, #24]
  40e1de:	9902      	ldr	r1, [sp, #8]
  40e1e0:	aa13      	add	r2, sp, #76	; 0x4c
  40e1e2:	f7ff fb51 	bl	40d888 <__sprint_r.part.0>
  40e1e6:	2800      	cmp	r0, #0
  40e1e8:	d1dd      	bne.n	40e1a6 <_vfiprintf_r+0x8a6>
  40e1ea:	2000      	movs	r0, #0
  40e1ec:	9014      	str	r0, [sp, #80]	; 0x50
  40e1ee:	464e      	mov	r6, r9
  40e1f0:	f7ff bbb9 	b.w	40d966 <_vfiprintf_r+0x66>
  40e1f4:	4650      	mov	r0, sl
  40e1f6:	4659      	mov	r1, fp
  40e1f8:	aa13      	add	r2, sp, #76	; 0x4c
  40e1fa:	f7ff fb45 	bl	40d888 <__sprint_r.part.0>
  40e1fe:	2800      	cmp	r0, #0
  40e200:	d1d1      	bne.n	40e1a6 <_vfiprintf_r+0x8a6>
  40e202:	9914      	ldr	r1, [sp, #80]	; 0x50
  40e204:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e206:	1c48      	adds	r0, r1, #1
  40e208:	464e      	mov	r6, r9
  40e20a:	e768      	b.n	40e0de <_vfiprintf_r+0x7de>
  40e20c:	2a00      	cmp	r2, #0
  40e20e:	f040 80f7 	bne.w	40e400 <_vfiprintf_r+0xb00>
  40e212:	9c05      	ldr	r4, [sp, #20]
  40e214:	2301      	movs	r3, #1
  40e216:	9720      	str	r7, [sp, #128]	; 0x80
  40e218:	9421      	str	r4, [sp, #132]	; 0x84
  40e21a:	9415      	str	r4, [sp, #84]	; 0x54
  40e21c:	4622      	mov	r2, r4
  40e21e:	9314      	str	r3, [sp, #80]	; 0x50
  40e220:	464e      	mov	r6, r9
  40e222:	3608      	adds	r6, #8
  40e224:	e741      	b.n	40e0aa <_vfiprintf_r+0x7aa>
  40e226:	9d04      	ldr	r5, [sp, #16]
  40e228:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40e22c:	ebcb 0405 	rsb	r4, fp, r5
  40e230:	2c00      	cmp	r4, #0
  40e232:	f77f aef7 	ble.w	40e024 <_vfiprintf_r+0x724>
  40e236:	2c10      	cmp	r4, #16
  40e238:	4da6      	ldr	r5, [pc, #664]	; (40e4d4 <_vfiprintf_r+0xbd4>)
  40e23a:	f340 8170 	ble.w	40e51e <_vfiprintf_r+0xc1e>
  40e23e:	4629      	mov	r1, r5
  40e240:	f04f 0b10 	mov.w	fp, #16
  40e244:	4625      	mov	r5, r4
  40e246:	4664      	mov	r4, ip
  40e248:	46b4      	mov	ip, r6
  40e24a:	460e      	mov	r6, r1
  40e24c:	e006      	b.n	40e25c <_vfiprintf_r+0x95c>
  40e24e:	1c98      	adds	r0, r3, #2
  40e250:	f10c 0c08 	add.w	ip, ip, #8
  40e254:	460b      	mov	r3, r1
  40e256:	3d10      	subs	r5, #16
  40e258:	2d10      	cmp	r5, #16
  40e25a:	dd0f      	ble.n	40e27c <_vfiprintf_r+0x97c>
  40e25c:	1c59      	adds	r1, r3, #1
  40e25e:	3210      	adds	r2, #16
  40e260:	2907      	cmp	r1, #7
  40e262:	9215      	str	r2, [sp, #84]	; 0x54
  40e264:	e88c 0840 	stmia.w	ip, {r6, fp}
  40e268:	9114      	str	r1, [sp, #80]	; 0x50
  40e26a:	ddf0      	ble.n	40e24e <_vfiprintf_r+0x94e>
  40e26c:	b9ba      	cbnz	r2, 40e29e <_vfiprintf_r+0x99e>
  40e26e:	3d10      	subs	r5, #16
  40e270:	2d10      	cmp	r5, #16
  40e272:	f04f 0001 	mov.w	r0, #1
  40e276:	4613      	mov	r3, r2
  40e278:	46cc      	mov	ip, r9
  40e27a:	dcef      	bgt.n	40e25c <_vfiprintf_r+0x95c>
  40e27c:	4633      	mov	r3, r6
  40e27e:	4666      	mov	r6, ip
  40e280:	46a4      	mov	ip, r4
  40e282:	462c      	mov	r4, r5
  40e284:	461d      	mov	r5, r3
  40e286:	4422      	add	r2, r4
  40e288:	2807      	cmp	r0, #7
  40e28a:	9215      	str	r2, [sp, #84]	; 0x54
  40e28c:	6035      	str	r5, [r6, #0]
  40e28e:	6074      	str	r4, [r6, #4]
  40e290:	9014      	str	r0, [sp, #80]	; 0x50
  40e292:	f300 80af 	bgt.w	40e3f4 <_vfiprintf_r+0xaf4>
  40e296:	3608      	adds	r6, #8
  40e298:	1c41      	adds	r1, r0, #1
  40e29a:	4603      	mov	r3, r0
  40e29c:	e6c2      	b.n	40e024 <_vfiprintf_r+0x724>
  40e29e:	9806      	ldr	r0, [sp, #24]
  40e2a0:	9902      	ldr	r1, [sp, #8]
  40e2a2:	aa13      	add	r2, sp, #76	; 0x4c
  40e2a4:	f7ff faf0 	bl	40d888 <__sprint_r.part.0>
  40e2a8:	2800      	cmp	r0, #0
  40e2aa:	f47f af7c 	bne.w	40e1a6 <_vfiprintf_r+0x8a6>
  40e2ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e2b0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e2b2:	1c58      	adds	r0, r3, #1
  40e2b4:	46cc      	mov	ip, r9
  40e2b6:	e7ce      	b.n	40e256 <_vfiprintf_r+0x956>
  40e2b8:	2a00      	cmp	r2, #0
  40e2ba:	d179      	bne.n	40e3b0 <_vfiprintf_r+0xab0>
  40e2bc:	4619      	mov	r1, r3
  40e2be:	464e      	mov	r6, r9
  40e2c0:	4613      	mov	r3, r2
  40e2c2:	e69c      	b.n	40dffe <_vfiprintf_r+0x6fe>
  40e2c4:	2a00      	cmp	r2, #0
  40e2c6:	f040 8084 	bne.w	40e3d2 <_vfiprintf_r+0xad2>
  40e2ca:	2101      	movs	r1, #1
  40e2cc:	4613      	mov	r3, r2
  40e2ce:	464e      	mov	r6, r9
  40e2d0:	e6a4      	b.n	40e01c <_vfiprintf_r+0x71c>
  40e2d2:	464f      	mov	r7, r9
  40e2d4:	e448      	b.n	40db68 <_vfiprintf_r+0x268>
  40e2d6:	2d00      	cmp	r5, #0
  40e2d8:	bf08      	it	eq
  40e2da:	2c0a      	cmpeq	r4, #10
  40e2dc:	d246      	bcs.n	40e36c <_vfiprintf_r+0xa6c>
  40e2de:	3430      	adds	r4, #48	; 0x30
  40e2e0:	af30      	add	r7, sp, #192	; 0xc0
  40e2e2:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40e2e6:	ebc7 0309 	rsb	r3, r7, r9
  40e2ea:	9305      	str	r3, [sp, #20]
  40e2ec:	e43c      	b.n	40db68 <_vfiprintf_r+0x268>
  40e2ee:	2302      	movs	r3, #2
  40e2f0:	e417      	b.n	40db22 <_vfiprintf_r+0x222>
  40e2f2:	2a00      	cmp	r2, #0
  40e2f4:	f040 80af 	bne.w	40e456 <_vfiprintf_r+0xb56>
  40e2f8:	4613      	mov	r3, r2
  40e2fa:	2101      	movs	r1, #1
  40e2fc:	464e      	mov	r6, r9
  40e2fe:	e66d      	b.n	40dfdc <_vfiprintf_r+0x6dc>
  40e300:	4644      	mov	r4, r8
  40e302:	f7ff bb58 	b.w	40d9b6 <_vfiprintf_r+0xb6>
  40e306:	9806      	ldr	r0, [sp, #24]
  40e308:	9902      	ldr	r1, [sp, #8]
  40e30a:	aa13      	add	r2, sp, #76	; 0x4c
  40e30c:	f7ff fabc 	bl	40d888 <__sprint_r.part.0>
  40e310:	2800      	cmp	r0, #0
  40e312:	f47f af48 	bne.w	40e1a6 <_vfiprintf_r+0x8a6>
  40e316:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e318:	464e      	mov	r6, r9
  40e31a:	e6c6      	b.n	40e0aa <_vfiprintf_r+0x7aa>
  40e31c:	9d08      	ldr	r5, [sp, #32]
  40e31e:	682c      	ldr	r4, [r5, #0]
  40e320:	3504      	adds	r5, #4
  40e322:	9508      	str	r5, [sp, #32]
  40e324:	2500      	movs	r5, #0
  40e326:	f7ff bbfc 	b.w	40db22 <_vfiprintf_r+0x222>
  40e32a:	9d08      	ldr	r5, [sp, #32]
  40e32c:	2301      	movs	r3, #1
  40e32e:	682c      	ldr	r4, [r5, #0]
  40e330:	3504      	adds	r5, #4
  40e332:	9508      	str	r5, [sp, #32]
  40e334:	2500      	movs	r5, #0
  40e336:	f7ff bbf4 	b.w	40db22 <_vfiprintf_r+0x222>
  40e33a:	9d08      	ldr	r5, [sp, #32]
  40e33c:	682c      	ldr	r4, [r5, #0]
  40e33e:	3504      	adds	r5, #4
  40e340:	9508      	str	r5, [sp, #32]
  40e342:	2500      	movs	r5, #0
  40e344:	e525      	b.n	40dd92 <_vfiprintf_r+0x492>
  40e346:	9d08      	ldr	r5, [sp, #32]
  40e348:	682c      	ldr	r4, [r5, #0]
  40e34a:	3504      	adds	r5, #4
  40e34c:	9508      	str	r5, [sp, #32]
  40e34e:	17e5      	asrs	r5, r4, #31
  40e350:	4622      	mov	r2, r4
  40e352:	462b      	mov	r3, r5
  40e354:	e48e      	b.n	40dc74 <_vfiprintf_r+0x374>
  40e356:	9806      	ldr	r0, [sp, #24]
  40e358:	9902      	ldr	r1, [sp, #8]
  40e35a:	aa13      	add	r2, sp, #76	; 0x4c
  40e35c:	f7ff fa94 	bl	40d888 <__sprint_r.part.0>
  40e360:	2800      	cmp	r0, #0
  40e362:	f47f af20 	bne.w	40e1a6 <_vfiprintf_r+0x8a6>
  40e366:	464e      	mov	r6, r9
  40e368:	f7ff bb9a 	b.w	40daa0 <_vfiprintf_r+0x1a0>
  40e36c:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  40e370:	9603      	str	r6, [sp, #12]
  40e372:	465e      	mov	r6, fp
  40e374:	46e3      	mov	fp, ip
  40e376:	4620      	mov	r0, r4
  40e378:	4629      	mov	r1, r5
  40e37a:	220a      	movs	r2, #10
  40e37c:	2300      	movs	r3, #0
  40e37e:	f003 fe95 	bl	4120ac <__aeabi_uldivmod>
  40e382:	3230      	adds	r2, #48	; 0x30
  40e384:	7032      	strb	r2, [r6, #0]
  40e386:	4620      	mov	r0, r4
  40e388:	4629      	mov	r1, r5
  40e38a:	220a      	movs	r2, #10
  40e38c:	2300      	movs	r3, #0
  40e38e:	f003 fe8d 	bl	4120ac <__aeabi_uldivmod>
  40e392:	4604      	mov	r4, r0
  40e394:	460d      	mov	r5, r1
  40e396:	ea54 0005 	orrs.w	r0, r4, r5
  40e39a:	4637      	mov	r7, r6
  40e39c:	f106 36ff 	add.w	r6, r6, #4294967295
  40e3a0:	d1e9      	bne.n	40e376 <_vfiprintf_r+0xa76>
  40e3a2:	ebc7 0309 	rsb	r3, r7, r9
  40e3a6:	46dc      	mov	ip, fp
  40e3a8:	9e03      	ldr	r6, [sp, #12]
  40e3aa:	9305      	str	r3, [sp, #20]
  40e3ac:	f7ff bbdc 	b.w	40db68 <_vfiprintf_r+0x268>
  40e3b0:	9806      	ldr	r0, [sp, #24]
  40e3b2:	9902      	ldr	r1, [sp, #8]
  40e3b4:	aa13      	add	r2, sp, #76	; 0x4c
  40e3b6:	f8cd c004 	str.w	ip, [sp, #4]
  40e3ba:	f7ff fa65 	bl	40d888 <__sprint_r.part.0>
  40e3be:	f8dd c004 	ldr.w	ip, [sp, #4]
  40e3c2:	2800      	cmp	r0, #0
  40e3c4:	f47f aeef 	bne.w	40e1a6 <_vfiprintf_r+0x8a6>
  40e3c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e3ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e3cc:	1c59      	adds	r1, r3, #1
  40e3ce:	464e      	mov	r6, r9
  40e3d0:	e615      	b.n	40dffe <_vfiprintf_r+0x6fe>
  40e3d2:	9806      	ldr	r0, [sp, #24]
  40e3d4:	9902      	ldr	r1, [sp, #8]
  40e3d6:	aa13      	add	r2, sp, #76	; 0x4c
  40e3d8:	f8cd c004 	str.w	ip, [sp, #4]
  40e3dc:	f7ff fa54 	bl	40d888 <__sprint_r.part.0>
  40e3e0:	f8dd c004 	ldr.w	ip, [sp, #4]
  40e3e4:	2800      	cmp	r0, #0
  40e3e6:	f47f aede 	bne.w	40e1a6 <_vfiprintf_r+0x8a6>
  40e3ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e3ec:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e3ee:	1c59      	adds	r1, r3, #1
  40e3f0:	464e      	mov	r6, r9
  40e3f2:	e613      	b.n	40e01c <_vfiprintf_r+0x71c>
  40e3f4:	2a00      	cmp	r2, #0
  40e3f6:	d156      	bne.n	40e4a6 <_vfiprintf_r+0xba6>
  40e3f8:	2101      	movs	r1, #1
  40e3fa:	4613      	mov	r3, r2
  40e3fc:	464e      	mov	r6, r9
  40e3fe:	e611      	b.n	40e024 <_vfiprintf_r+0x724>
  40e400:	9806      	ldr	r0, [sp, #24]
  40e402:	9902      	ldr	r1, [sp, #8]
  40e404:	aa13      	add	r2, sp, #76	; 0x4c
  40e406:	f7ff fa3f 	bl	40d888 <__sprint_r.part.0>
  40e40a:	2800      	cmp	r0, #0
  40e40c:	f47f aecb 	bne.w	40e1a6 <_vfiprintf_r+0x8a6>
  40e410:	9914      	ldr	r1, [sp, #80]	; 0x50
  40e412:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e414:	3101      	adds	r1, #1
  40e416:	464e      	mov	r6, r9
  40e418:	e639      	b.n	40e08e <_vfiprintf_r+0x78e>
  40e41a:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40e41e:	4264      	negs	r4, r4
  40e420:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40e424:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40e428:	f8cd b01c 	str.w	fp, [sp, #28]
  40e42c:	f8cd c014 	str.w	ip, [sp, #20]
  40e430:	2301      	movs	r3, #1
  40e432:	f7ff bb7e 	b.w	40db32 <_vfiprintf_r+0x232>
  40e436:	f01a 0f10 	tst.w	sl, #16
  40e43a:	d11d      	bne.n	40e478 <_vfiprintf_r+0xb78>
  40e43c:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40e440:	d058      	beq.n	40e4f4 <_vfiprintf_r+0xbf4>
  40e442:	9d08      	ldr	r5, [sp, #32]
  40e444:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40e448:	682b      	ldr	r3, [r5, #0]
  40e44a:	3504      	adds	r5, #4
  40e44c:	9508      	str	r5, [sp, #32]
  40e44e:	f8a3 b000 	strh.w	fp, [r3]
  40e452:	f7ff ba88 	b.w	40d966 <_vfiprintf_r+0x66>
  40e456:	9806      	ldr	r0, [sp, #24]
  40e458:	9902      	ldr	r1, [sp, #8]
  40e45a:	aa13      	add	r2, sp, #76	; 0x4c
  40e45c:	f8cd c004 	str.w	ip, [sp, #4]
  40e460:	f7ff fa12 	bl	40d888 <__sprint_r.part.0>
  40e464:	f8dd c004 	ldr.w	ip, [sp, #4]
  40e468:	2800      	cmp	r0, #0
  40e46a:	f47f ae9c 	bne.w	40e1a6 <_vfiprintf_r+0x8a6>
  40e46e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e470:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e472:	1c59      	adds	r1, r3, #1
  40e474:	464e      	mov	r6, r9
  40e476:	e5b1      	b.n	40dfdc <_vfiprintf_r+0x6dc>
  40e478:	f8dd b020 	ldr.w	fp, [sp, #32]
  40e47c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e47e:	f8db 3000 	ldr.w	r3, [fp]
  40e482:	f10b 0b04 	add.w	fp, fp, #4
  40e486:	f8cd b020 	str.w	fp, [sp, #32]
  40e48a:	601c      	str	r4, [r3, #0]
  40e48c:	f7ff ba6b 	b.w	40d966 <_vfiprintf_r+0x66>
  40e490:	9408      	str	r4, [sp, #32]
  40e492:	f7fc fe23 	bl	40b0dc <strlen>
  40e496:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  40e49a:	9005      	str	r0, [sp, #20]
  40e49c:	9407      	str	r4, [sp, #28]
  40e49e:	f04f 0c00 	mov.w	ip, #0
  40e4a2:	f7ff bb61 	b.w	40db68 <_vfiprintf_r+0x268>
  40e4a6:	9806      	ldr	r0, [sp, #24]
  40e4a8:	9902      	ldr	r1, [sp, #8]
  40e4aa:	aa13      	add	r2, sp, #76	; 0x4c
  40e4ac:	f8cd c004 	str.w	ip, [sp, #4]
  40e4b0:	f7ff f9ea 	bl	40d888 <__sprint_r.part.0>
  40e4b4:	f8dd c004 	ldr.w	ip, [sp, #4]
  40e4b8:	2800      	cmp	r0, #0
  40e4ba:	f47f ae74 	bne.w	40e1a6 <_vfiprintf_r+0x8a6>
  40e4be:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e4c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e4c2:	1c59      	adds	r1, r3, #1
  40e4c4:	464e      	mov	r6, r9
  40e4c6:	e5ad      	b.n	40e024 <_vfiprintf_r+0x724>
  40e4c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e4ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e4cc:	3301      	adds	r3, #1
  40e4ce:	4d02      	ldr	r5, [pc, #8]	; (40e4d8 <_vfiprintf_r+0xbd8>)
  40e4d0:	f7ff bb9a 	b.w	40dc08 <_vfiprintf_r+0x308>
  40e4d4:	0041355c 	.word	0x0041355c
  40e4d8:	0041356c 	.word	0x0041356c
  40e4dc:	f1bc 0f06 	cmp.w	ip, #6
  40e4e0:	bf34      	ite	cc
  40e4e2:	4663      	movcc	r3, ip
  40e4e4:	2306      	movcs	r3, #6
  40e4e6:	9408      	str	r4, [sp, #32]
  40e4e8:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  40e4ec:	9305      	str	r3, [sp, #20]
  40e4ee:	9403      	str	r4, [sp, #12]
  40e4f0:	4f16      	ldr	r7, [pc, #88]	; (40e54c <_vfiprintf_r+0xc4c>)
  40e4f2:	e472      	b.n	40ddda <_vfiprintf_r+0x4da>
  40e4f4:	9c08      	ldr	r4, [sp, #32]
  40e4f6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e4f8:	6823      	ldr	r3, [r4, #0]
  40e4fa:	3404      	adds	r4, #4
  40e4fc:	9408      	str	r4, [sp, #32]
  40e4fe:	601d      	str	r5, [r3, #0]
  40e500:	f7ff ba31 	b.w	40d966 <_vfiprintf_r+0x66>
  40e504:	9814      	ldr	r0, [sp, #80]	; 0x50
  40e506:	4d12      	ldr	r5, [pc, #72]	; (40e550 <_vfiprintf_r+0xc50>)
  40e508:	3001      	adds	r0, #1
  40e50a:	e5fc      	b.n	40e106 <_vfiprintf_r+0x806>
  40e50c:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40e510:	f8cd c014 	str.w	ip, [sp, #20]
  40e514:	9507      	str	r5, [sp, #28]
  40e516:	9408      	str	r4, [sp, #32]
  40e518:	4684      	mov	ip, r0
  40e51a:	f7ff bb25 	b.w	40db68 <_vfiprintf_r+0x268>
  40e51e:	4608      	mov	r0, r1
  40e520:	e6b1      	b.n	40e286 <_vfiprintf_r+0x986>
  40e522:	46a0      	mov	r8, r4
  40e524:	2500      	movs	r5, #0
  40e526:	f7ff ba5a 	b.w	40d9de <_vfiprintf_r+0xde>
  40e52a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40e52e:	f898 3001 	ldrb.w	r3, [r8, #1]
  40e532:	f8db 5000 	ldr.w	r5, [fp]
  40e536:	f10b 0204 	add.w	r2, fp, #4
  40e53a:	2d00      	cmp	r5, #0
  40e53c:	9208      	str	r2, [sp, #32]
  40e53e:	46a0      	mov	r8, r4
  40e540:	f6bf aa4b 	bge.w	40d9da <_vfiprintf_r+0xda>
  40e544:	f04f 35ff 	mov.w	r5, #4294967295
  40e548:	f7ff ba47 	b.w	40d9da <_vfiprintf_r+0xda>
  40e54c:	00413540 	.word	0x00413540
  40e550:	0041356c 	.word	0x0041356c

0040e554 <__sbprintf>:
  40e554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40e558:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  40e55a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40e55e:	4688      	mov	r8, r1
  40e560:	9719      	str	r7, [sp, #100]	; 0x64
  40e562:	f8d8 701c 	ldr.w	r7, [r8, #28]
  40e566:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  40e56a:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  40e56e:	9707      	str	r7, [sp, #28]
  40e570:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  40e574:	ac1a      	add	r4, sp, #104	; 0x68
  40e576:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40e57a:	f02a 0a02 	bic.w	sl, sl, #2
  40e57e:	2600      	movs	r6, #0
  40e580:	4669      	mov	r1, sp
  40e582:	9400      	str	r4, [sp, #0]
  40e584:	9404      	str	r4, [sp, #16]
  40e586:	9502      	str	r5, [sp, #8]
  40e588:	9505      	str	r5, [sp, #20]
  40e58a:	f8ad a00c 	strh.w	sl, [sp, #12]
  40e58e:	f8ad 900e 	strh.w	r9, [sp, #14]
  40e592:	9709      	str	r7, [sp, #36]	; 0x24
  40e594:	9606      	str	r6, [sp, #24]
  40e596:	4605      	mov	r5, r0
  40e598:	f7ff f9b2 	bl	40d900 <_vfiprintf_r>
  40e59c:	1e04      	subs	r4, r0, #0
  40e59e:	db07      	blt.n	40e5b0 <__sbprintf+0x5c>
  40e5a0:	4628      	mov	r0, r5
  40e5a2:	4669      	mov	r1, sp
  40e5a4:	f001 f908 	bl	40f7b8 <_fflush_r>
  40e5a8:	42b0      	cmp	r0, r6
  40e5aa:	bf18      	it	ne
  40e5ac:	f04f 34ff 	movne.w	r4, #4294967295
  40e5b0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40e5b4:	065b      	lsls	r3, r3, #25
  40e5b6:	d505      	bpl.n	40e5c4 <__sbprintf+0x70>
  40e5b8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40e5bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40e5c0:	f8a8 300c 	strh.w	r3, [r8, #12]
  40e5c4:	4620      	mov	r0, r4
  40e5c6:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40e5ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40e5ce:	bf00      	nop

0040e5d0 <_vsprintf_r>:
  40e5d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  40e5d2:	b09b      	sub	sp, #108	; 0x6c
  40e5d4:	460d      	mov	r5, r1
  40e5d6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40e5da:	f44f 7702 	mov.w	r7, #520	; 0x208
  40e5de:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40e5e2:	4669      	mov	r1, sp
  40e5e4:	9500      	str	r5, [sp, #0]
  40e5e6:	9504      	str	r5, [sp, #16]
  40e5e8:	f8ad 700c 	strh.w	r7, [sp, #12]
  40e5ec:	9402      	str	r4, [sp, #8]
  40e5ee:	9405      	str	r4, [sp, #20]
  40e5f0:	f8ad 600e 	strh.w	r6, [sp, #14]
  40e5f4:	f7fd fed8 	bl	40c3a8 <_svfprintf_r>
  40e5f8:	9b00      	ldr	r3, [sp, #0]
  40e5fa:	2200      	movs	r2, #0
  40e5fc:	701a      	strb	r2, [r3, #0]
  40e5fe:	b01b      	add	sp, #108	; 0x6c
  40e600:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40e602:	bf00      	nop

0040e604 <vsprintf>:
  40e604:	b430      	push	{r4, r5}
  40e606:	4c04      	ldr	r4, [pc, #16]	; (40e618 <vsprintf+0x14>)
  40e608:	460d      	mov	r5, r1
  40e60a:	4613      	mov	r3, r2
  40e60c:	4601      	mov	r1, r0
  40e60e:	462a      	mov	r2, r5
  40e610:	6820      	ldr	r0, [r4, #0]
  40e612:	bc30      	pop	{r4, r5}
  40e614:	f7ff bfdc 	b.w	40e5d0 <_vsprintf_r>
  40e618:	20000578 	.word	0x20000578

0040e61c <__swsetup_r>:
  40e61c:	4b2f      	ldr	r3, [pc, #188]	; (40e6dc <__swsetup_r+0xc0>)
  40e61e:	b570      	push	{r4, r5, r6, lr}
  40e620:	4606      	mov	r6, r0
  40e622:	6818      	ldr	r0, [r3, #0]
  40e624:	460c      	mov	r4, r1
  40e626:	b110      	cbz	r0, 40e62e <__swsetup_r+0x12>
  40e628:	6b82      	ldr	r2, [r0, #56]	; 0x38
  40e62a:	2a00      	cmp	r2, #0
  40e62c:	d036      	beq.n	40e69c <__swsetup_r+0x80>
  40e62e:	89a5      	ldrh	r5, [r4, #12]
  40e630:	b2ab      	uxth	r3, r5
  40e632:	0719      	lsls	r1, r3, #28
  40e634:	d50c      	bpl.n	40e650 <__swsetup_r+0x34>
  40e636:	6922      	ldr	r2, [r4, #16]
  40e638:	b1aa      	cbz	r2, 40e666 <__swsetup_r+0x4a>
  40e63a:	f013 0101 	ands.w	r1, r3, #1
  40e63e:	d01e      	beq.n	40e67e <__swsetup_r+0x62>
  40e640:	6963      	ldr	r3, [r4, #20]
  40e642:	2100      	movs	r1, #0
  40e644:	425b      	negs	r3, r3
  40e646:	61a3      	str	r3, [r4, #24]
  40e648:	60a1      	str	r1, [r4, #8]
  40e64a:	b1f2      	cbz	r2, 40e68a <__swsetup_r+0x6e>
  40e64c:	2000      	movs	r0, #0
  40e64e:	bd70      	pop	{r4, r5, r6, pc}
  40e650:	06da      	lsls	r2, r3, #27
  40e652:	d53a      	bpl.n	40e6ca <__swsetup_r+0xae>
  40e654:	075b      	lsls	r3, r3, #29
  40e656:	d424      	bmi.n	40e6a2 <__swsetup_r+0x86>
  40e658:	6922      	ldr	r2, [r4, #16]
  40e65a:	f045 0308 	orr.w	r3, r5, #8
  40e65e:	81a3      	strh	r3, [r4, #12]
  40e660:	b29b      	uxth	r3, r3
  40e662:	2a00      	cmp	r2, #0
  40e664:	d1e9      	bne.n	40e63a <__swsetup_r+0x1e>
  40e666:	f403 7120 	and.w	r1, r3, #640	; 0x280
  40e66a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40e66e:	d0e4      	beq.n	40e63a <__swsetup_r+0x1e>
  40e670:	4630      	mov	r0, r6
  40e672:	4621      	mov	r1, r4
  40e674:	f002 f83a 	bl	4106ec <__smakebuf_r>
  40e678:	89a3      	ldrh	r3, [r4, #12]
  40e67a:	6922      	ldr	r2, [r4, #16]
  40e67c:	e7dd      	b.n	40e63a <__swsetup_r+0x1e>
  40e67e:	0798      	lsls	r0, r3, #30
  40e680:	bf58      	it	pl
  40e682:	6961      	ldrpl	r1, [r4, #20]
  40e684:	60a1      	str	r1, [r4, #8]
  40e686:	2a00      	cmp	r2, #0
  40e688:	d1e0      	bne.n	40e64c <__swsetup_r+0x30>
  40e68a:	89a3      	ldrh	r3, [r4, #12]
  40e68c:	061a      	lsls	r2, r3, #24
  40e68e:	d5dd      	bpl.n	40e64c <__swsetup_r+0x30>
  40e690:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40e694:	81a3      	strh	r3, [r4, #12]
  40e696:	f04f 30ff 	mov.w	r0, #4294967295
  40e69a:	bd70      	pop	{r4, r5, r6, pc}
  40e69c:	f001 f8a8 	bl	40f7f0 <__sinit>
  40e6a0:	e7c5      	b.n	40e62e <__swsetup_r+0x12>
  40e6a2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40e6a4:	b149      	cbz	r1, 40e6ba <__swsetup_r+0x9e>
  40e6a6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40e6aa:	4299      	cmp	r1, r3
  40e6ac:	d003      	beq.n	40e6b6 <__swsetup_r+0x9a>
  40e6ae:	4630      	mov	r0, r6
  40e6b0:	f001 f9e2 	bl	40fa78 <_free_r>
  40e6b4:	89a5      	ldrh	r5, [r4, #12]
  40e6b6:	2300      	movs	r3, #0
  40e6b8:	6323      	str	r3, [r4, #48]	; 0x30
  40e6ba:	6922      	ldr	r2, [r4, #16]
  40e6bc:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  40e6c0:	2100      	movs	r1, #0
  40e6c2:	b2ad      	uxth	r5, r5
  40e6c4:	6022      	str	r2, [r4, #0]
  40e6c6:	6061      	str	r1, [r4, #4]
  40e6c8:	e7c7      	b.n	40e65a <__swsetup_r+0x3e>
  40e6ca:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  40e6ce:	2309      	movs	r3, #9
  40e6d0:	6033      	str	r3, [r6, #0]
  40e6d2:	f04f 30ff 	mov.w	r0, #4294967295
  40e6d6:	81a5      	strh	r5, [r4, #12]
  40e6d8:	bd70      	pop	{r4, r5, r6, pc}
  40e6da:	bf00      	nop
  40e6dc:	20000578 	.word	0x20000578

0040e6e0 <register_fini>:
  40e6e0:	4b02      	ldr	r3, [pc, #8]	; (40e6ec <register_fini+0xc>)
  40e6e2:	b113      	cbz	r3, 40e6ea <register_fini+0xa>
  40e6e4:	4802      	ldr	r0, [pc, #8]	; (40e6f0 <register_fini+0x10>)
  40e6e6:	f000 b805 	b.w	40e6f4 <atexit>
  40e6ea:	4770      	bx	lr
  40e6ec:	00000000 	.word	0x00000000
  40e6f0:	0040f8ed 	.word	0x0040f8ed

0040e6f4 <atexit>:
  40e6f4:	4601      	mov	r1, r0
  40e6f6:	2000      	movs	r0, #0
  40e6f8:	4602      	mov	r2, r0
  40e6fa:	4603      	mov	r3, r0
  40e6fc:	f003 bb8a 	b.w	411e14 <__register_exitproc>

0040e700 <quorem>:
  40e700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40e704:	6903      	ldr	r3, [r0, #16]
  40e706:	690d      	ldr	r5, [r1, #16]
  40e708:	b083      	sub	sp, #12
  40e70a:	429d      	cmp	r5, r3
  40e70c:	4683      	mov	fp, r0
  40e70e:	f300 808c 	bgt.w	40e82a <quorem+0x12a>
  40e712:	3d01      	subs	r5, #1
  40e714:	f101 0414 	add.w	r4, r1, #20
  40e718:	f100 0a14 	add.w	sl, r0, #20
  40e71c:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  40e720:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  40e724:	3201      	adds	r2, #1
  40e726:	fbb3 f8f2 	udiv	r8, r3, r2
  40e72a:	00aa      	lsls	r2, r5, #2
  40e72c:	4691      	mov	r9, r2
  40e72e:	9200      	str	r2, [sp, #0]
  40e730:	4452      	add	r2, sl
  40e732:	44a1      	add	r9, r4
  40e734:	9201      	str	r2, [sp, #4]
  40e736:	f1b8 0f00 	cmp.w	r8, #0
  40e73a:	d03e      	beq.n	40e7ba <quorem+0xba>
  40e73c:	2600      	movs	r6, #0
  40e73e:	4630      	mov	r0, r6
  40e740:	4622      	mov	r2, r4
  40e742:	4653      	mov	r3, sl
  40e744:	468c      	mov	ip, r1
  40e746:	f852 7b04 	ldr.w	r7, [r2], #4
  40e74a:	6819      	ldr	r1, [r3, #0]
  40e74c:	fa1f fe87 	uxth.w	lr, r7
  40e750:	0c3f      	lsrs	r7, r7, #16
  40e752:	fb0e 6e08 	mla	lr, lr, r8, r6
  40e756:	fb07 f608 	mul.w	r6, r7, r8
  40e75a:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  40e75e:	fa1f fe8e 	uxth.w	lr, lr
  40e762:	ebce 0e00 	rsb	lr, lr, r0
  40e766:	b28f      	uxth	r7, r1
  40e768:	b2b0      	uxth	r0, r6
  40e76a:	4477      	add	r7, lr
  40e76c:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  40e770:	eb00 4027 	add.w	r0, r0, r7, asr #16
  40e774:	b2bf      	uxth	r7, r7
  40e776:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  40e77a:	4591      	cmp	r9, r2
  40e77c:	f843 7b04 	str.w	r7, [r3], #4
  40e780:	ea4f 4020 	mov.w	r0, r0, asr #16
  40e784:	ea4f 4616 	mov.w	r6, r6, lsr #16
  40e788:	d2dd      	bcs.n	40e746 <quorem+0x46>
  40e78a:	9a00      	ldr	r2, [sp, #0]
  40e78c:	4661      	mov	r1, ip
  40e78e:	f85a 3002 	ldr.w	r3, [sl, r2]
  40e792:	b993      	cbnz	r3, 40e7ba <quorem+0xba>
  40e794:	9a01      	ldr	r2, [sp, #4]
  40e796:	1f13      	subs	r3, r2, #4
  40e798:	459a      	cmp	sl, r3
  40e79a:	d20c      	bcs.n	40e7b6 <quorem+0xb6>
  40e79c:	f852 3c04 	ldr.w	r3, [r2, #-4]
  40e7a0:	b94b      	cbnz	r3, 40e7b6 <quorem+0xb6>
  40e7a2:	f1a2 0308 	sub.w	r3, r2, #8
  40e7a6:	e002      	b.n	40e7ae <quorem+0xae>
  40e7a8:	681a      	ldr	r2, [r3, #0]
  40e7aa:	3b04      	subs	r3, #4
  40e7ac:	b91a      	cbnz	r2, 40e7b6 <quorem+0xb6>
  40e7ae:	459a      	cmp	sl, r3
  40e7b0:	f105 35ff 	add.w	r5, r5, #4294967295
  40e7b4:	d3f8      	bcc.n	40e7a8 <quorem+0xa8>
  40e7b6:	f8cb 5010 	str.w	r5, [fp, #16]
  40e7ba:	4658      	mov	r0, fp
  40e7bc:	f002 fdc6 	bl	41134c <__mcmp>
  40e7c0:	2800      	cmp	r0, #0
  40e7c2:	db2e      	blt.n	40e822 <quorem+0x122>
  40e7c4:	f108 0801 	add.w	r8, r8, #1
  40e7c8:	4653      	mov	r3, sl
  40e7ca:	2200      	movs	r2, #0
  40e7cc:	f854 6b04 	ldr.w	r6, [r4], #4
  40e7d0:	6818      	ldr	r0, [r3, #0]
  40e7d2:	b2b1      	uxth	r1, r6
  40e7d4:	1a51      	subs	r1, r2, r1
  40e7d6:	b287      	uxth	r7, r0
  40e7d8:	0c36      	lsrs	r6, r6, #16
  40e7da:	4439      	add	r1, r7
  40e7dc:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  40e7e0:	eb00 4221 	add.w	r2, r0, r1, asr #16
  40e7e4:	b289      	uxth	r1, r1
  40e7e6:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  40e7ea:	45a1      	cmp	r9, r4
  40e7ec:	f843 1b04 	str.w	r1, [r3], #4
  40e7f0:	ea4f 4222 	mov.w	r2, r2, asr #16
  40e7f4:	d2ea      	bcs.n	40e7cc <quorem+0xcc>
  40e7f6:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  40e7fa:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  40e7fe:	b982      	cbnz	r2, 40e822 <quorem+0x122>
  40e800:	1f1a      	subs	r2, r3, #4
  40e802:	4592      	cmp	sl, r2
  40e804:	d20b      	bcs.n	40e81e <quorem+0x11e>
  40e806:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40e80a:	b942      	cbnz	r2, 40e81e <quorem+0x11e>
  40e80c:	3b08      	subs	r3, #8
  40e80e:	e002      	b.n	40e816 <quorem+0x116>
  40e810:	681a      	ldr	r2, [r3, #0]
  40e812:	3b04      	subs	r3, #4
  40e814:	b91a      	cbnz	r2, 40e81e <quorem+0x11e>
  40e816:	459a      	cmp	sl, r3
  40e818:	f105 35ff 	add.w	r5, r5, #4294967295
  40e81c:	d3f8      	bcc.n	40e810 <quorem+0x110>
  40e81e:	f8cb 5010 	str.w	r5, [fp, #16]
  40e822:	4640      	mov	r0, r8
  40e824:	b003      	add	sp, #12
  40e826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e82a:	2000      	movs	r0, #0
  40e82c:	b003      	add	sp, #12
  40e82e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e832:	bf00      	nop
  40e834:	0000      	movs	r0, r0
	...

0040e838 <_dtoa_r>:
  40e838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40e83c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40e83e:	b09b      	sub	sp, #108	; 0x6c
  40e840:	4604      	mov	r4, r0
  40e842:	4692      	mov	sl, r2
  40e844:	469b      	mov	fp, r3
  40e846:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  40e848:	b141      	cbz	r1, 40e85c <_dtoa_r+0x24>
  40e84a:	6c43      	ldr	r3, [r0, #68]	; 0x44
  40e84c:	2201      	movs	r2, #1
  40e84e:	409a      	lsls	r2, r3
  40e850:	604b      	str	r3, [r1, #4]
  40e852:	608a      	str	r2, [r1, #8]
  40e854:	f002 fb38 	bl	410ec8 <_Bfree>
  40e858:	2300      	movs	r3, #0
  40e85a:	6423      	str	r3, [r4, #64]	; 0x40
  40e85c:	f1bb 0f00 	cmp.w	fp, #0
  40e860:	46d9      	mov	r9, fp
  40e862:	db33      	blt.n	40e8cc <_dtoa_r+0x94>
  40e864:	2300      	movs	r3, #0
  40e866:	602b      	str	r3, [r5, #0]
  40e868:	4ba5      	ldr	r3, [pc, #660]	; (40eb00 <_dtoa_r+0x2c8>)
  40e86a:	461a      	mov	r2, r3
  40e86c:	ea09 0303 	and.w	r3, r9, r3
  40e870:	4293      	cmp	r3, r2
  40e872:	d014      	beq.n	40e89e <_dtoa_r+0x66>
  40e874:	4650      	mov	r0, sl
  40e876:	4659      	mov	r1, fp
  40e878:	2200      	movs	r2, #0
  40e87a:	2300      	movs	r3, #0
  40e87c:	f7fb fd12 	bl	40a2a4 <__aeabi_dcmpeq>
  40e880:	4680      	mov	r8, r0
  40e882:	b348      	cbz	r0, 40e8d8 <_dtoa_r+0xa0>
  40e884:	9e26      	ldr	r6, [sp, #152]	; 0x98
  40e886:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40e888:	2301      	movs	r3, #1
  40e88a:	6033      	str	r3, [r6, #0]
  40e88c:	2d00      	cmp	r5, #0
  40e88e:	f000 80ca 	beq.w	40ea26 <_dtoa_r+0x1ee>
  40e892:	489c      	ldr	r0, [pc, #624]	; (40eb04 <_dtoa_r+0x2cc>)
  40e894:	6028      	str	r0, [r5, #0]
  40e896:	3801      	subs	r0, #1
  40e898:	b01b      	add	sp, #108	; 0x6c
  40e89a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e89e:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40e8a0:	f242 730f 	movw	r3, #9999	; 0x270f
  40e8a4:	602b      	str	r3, [r5, #0]
  40e8a6:	f1ba 0f00 	cmp.w	sl, #0
  40e8aa:	f000 80a5 	beq.w	40e9f8 <_dtoa_r+0x1c0>
  40e8ae:	4896      	ldr	r0, [pc, #600]	; (40eb08 <_dtoa_r+0x2d0>)
  40e8b0:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40e8b2:	2e00      	cmp	r6, #0
  40e8b4:	d0f0      	beq.n	40e898 <_dtoa_r+0x60>
  40e8b6:	78c3      	ldrb	r3, [r0, #3]
  40e8b8:	2b00      	cmp	r3, #0
  40e8ba:	f000 80b6 	beq.w	40ea2a <_dtoa_r+0x1f2>
  40e8be:	f100 0308 	add.w	r3, r0, #8
  40e8c2:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40e8c4:	602b      	str	r3, [r5, #0]
  40e8c6:	b01b      	add	sp, #108	; 0x6c
  40e8c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e8cc:	2301      	movs	r3, #1
  40e8ce:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  40e8d2:	602b      	str	r3, [r5, #0]
  40e8d4:	46cb      	mov	fp, r9
  40e8d6:	e7c7      	b.n	40e868 <_dtoa_r+0x30>
  40e8d8:	aa19      	add	r2, sp, #100	; 0x64
  40e8da:	ab18      	add	r3, sp, #96	; 0x60
  40e8dc:	e88d 000c 	stmia.w	sp, {r2, r3}
  40e8e0:	4620      	mov	r0, r4
  40e8e2:	4652      	mov	r2, sl
  40e8e4:	465b      	mov	r3, fp
  40e8e6:	f002 fe3d 	bl	411564 <__d2b>
  40e8ea:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40e8ee:	900a      	str	r0, [sp, #40]	; 0x28
  40e8f0:	f040 808b 	bne.w	40ea0a <_dtoa_r+0x1d2>
  40e8f4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40e8f6:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40e8f8:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40e8fc:	443d      	add	r5, r7
  40e8fe:	429d      	cmp	r5, r3
  40e900:	f2c0 8295 	blt.w	40ee2e <_dtoa_r+0x5f6>
  40e904:	331f      	adds	r3, #31
  40e906:	f205 4212 	addw	r2, r5, #1042	; 0x412
  40e90a:	1b5b      	subs	r3, r3, r5
  40e90c:	fa09 f303 	lsl.w	r3, r9, r3
  40e910:	fa2a f202 	lsr.w	r2, sl, r2
  40e914:	ea43 0002 	orr.w	r0, r3, r2
  40e918:	f7fb f9e6 	bl	409ce8 <__aeabi_ui2d>
  40e91c:	2601      	movs	r6, #1
  40e91e:	3d01      	subs	r5, #1
  40e920:	46b8      	mov	r8, r7
  40e922:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40e926:	9616      	str	r6, [sp, #88]	; 0x58
  40e928:	2200      	movs	r2, #0
  40e92a:	4b78      	ldr	r3, [pc, #480]	; (40eb0c <_dtoa_r+0x2d4>)
  40e92c:	f7fb f89e 	bl	409a6c <__aeabi_dsub>
  40e930:	a36d      	add	r3, pc, #436	; (adr r3, 40eae8 <_dtoa_r+0x2b0>)
  40e932:	e9d3 2300 	ldrd	r2, r3, [r3]
  40e936:	f7fb fa4d 	bl	409dd4 <__aeabi_dmul>
  40e93a:	a36d      	add	r3, pc, #436	; (adr r3, 40eaf0 <_dtoa_r+0x2b8>)
  40e93c:	e9d3 2300 	ldrd	r2, r3, [r3]
  40e940:	f7fb f896 	bl	409a70 <__adddf3>
  40e944:	4606      	mov	r6, r0
  40e946:	4628      	mov	r0, r5
  40e948:	460f      	mov	r7, r1
  40e94a:	f7fb f9dd 	bl	409d08 <__aeabi_i2d>
  40e94e:	a36a      	add	r3, pc, #424	; (adr r3, 40eaf8 <_dtoa_r+0x2c0>)
  40e950:	e9d3 2300 	ldrd	r2, r3, [r3]
  40e954:	f7fb fa3e 	bl	409dd4 <__aeabi_dmul>
  40e958:	4602      	mov	r2, r0
  40e95a:	460b      	mov	r3, r1
  40e95c:	4630      	mov	r0, r6
  40e95e:	4639      	mov	r1, r7
  40e960:	f7fb f886 	bl	409a70 <__adddf3>
  40e964:	4606      	mov	r6, r0
  40e966:	460f      	mov	r7, r1
  40e968:	f7fb fcce 	bl	40a308 <__aeabi_d2iz>
  40e96c:	4639      	mov	r1, r7
  40e96e:	9007      	str	r0, [sp, #28]
  40e970:	2200      	movs	r2, #0
  40e972:	4630      	mov	r0, r6
  40e974:	2300      	movs	r3, #0
  40e976:	f7fb fc9f 	bl	40a2b8 <__aeabi_dcmplt>
  40e97a:	2800      	cmp	r0, #0
  40e97c:	f040 8229 	bne.w	40edd2 <_dtoa_r+0x59a>
  40e980:	9e07      	ldr	r6, [sp, #28]
  40e982:	2e16      	cmp	r6, #22
  40e984:	f200 8222 	bhi.w	40edcc <_dtoa_r+0x594>
  40e988:	4961      	ldr	r1, [pc, #388]	; (40eb10 <_dtoa_r+0x2d8>)
  40e98a:	4652      	mov	r2, sl
  40e98c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  40e990:	465b      	mov	r3, fp
  40e992:	e9d1 0100 	ldrd	r0, r1, [r1]
  40e996:	f7fb fcad 	bl	40a2f4 <__aeabi_dcmpgt>
  40e99a:	2800      	cmp	r0, #0
  40e99c:	f000 824c 	beq.w	40ee38 <_dtoa_r+0x600>
  40e9a0:	3e01      	subs	r6, #1
  40e9a2:	9607      	str	r6, [sp, #28]
  40e9a4:	2600      	movs	r6, #0
  40e9a6:	960e      	str	r6, [sp, #56]	; 0x38
  40e9a8:	ebc5 0508 	rsb	r5, r5, r8
  40e9ac:	3d01      	subs	r5, #1
  40e9ae:	9506      	str	r5, [sp, #24]
  40e9b0:	f100 8226 	bmi.w	40ee00 <_dtoa_r+0x5c8>
  40e9b4:	2500      	movs	r5, #0
  40e9b6:	9508      	str	r5, [sp, #32]
  40e9b8:	9e07      	ldr	r6, [sp, #28]
  40e9ba:	2e00      	cmp	r6, #0
  40e9bc:	f2c0 8217 	blt.w	40edee <_dtoa_r+0x5b6>
  40e9c0:	9d06      	ldr	r5, [sp, #24]
  40e9c2:	960d      	str	r6, [sp, #52]	; 0x34
  40e9c4:	4435      	add	r5, r6
  40e9c6:	2600      	movs	r6, #0
  40e9c8:	9506      	str	r5, [sp, #24]
  40e9ca:	960c      	str	r6, [sp, #48]	; 0x30
  40e9cc:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40e9ce:	2d09      	cmp	r5, #9
  40e9d0:	d82d      	bhi.n	40ea2e <_dtoa_r+0x1f6>
  40e9d2:	2d05      	cmp	r5, #5
  40e9d4:	bfc4      	itt	gt
  40e9d6:	3d04      	subgt	r5, #4
  40e9d8:	9524      	strgt	r5, [sp, #144]	; 0x90
  40e9da:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40e9dc:	bfc8      	it	gt
  40e9de:	2500      	movgt	r5, #0
  40e9e0:	f1a6 0302 	sub.w	r3, r6, #2
  40e9e4:	bfd8      	it	le
  40e9e6:	2501      	movle	r5, #1
  40e9e8:	2b03      	cmp	r3, #3
  40e9ea:	d822      	bhi.n	40ea32 <_dtoa_r+0x1fa>
  40e9ec:	e8df f013 	tbh	[pc, r3, lsl #1]
  40e9f0:	029e03b7 	.word	0x029e03b7
  40e9f4:	049a03c0 	.word	0x049a03c0
  40e9f8:	4a46      	ldr	r2, [pc, #280]	; (40eb14 <_dtoa_r+0x2dc>)
  40e9fa:	4b43      	ldr	r3, [pc, #268]	; (40eb08 <_dtoa_r+0x2d0>)
  40e9fc:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40ea00:	2800      	cmp	r0, #0
  40ea02:	bf0c      	ite	eq
  40ea04:	4610      	moveq	r0, r2
  40ea06:	4618      	movne	r0, r3
  40ea08:	e752      	b.n	40e8b0 <_dtoa_r+0x78>
  40ea0a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40ea0e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40ea12:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  40ea16:	4650      	mov	r0, sl
  40ea18:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40ea1c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40ea20:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40ea24:	e780      	b.n	40e928 <_dtoa_r+0xf0>
  40ea26:	483c      	ldr	r0, [pc, #240]	; (40eb18 <_dtoa_r+0x2e0>)
  40ea28:	e736      	b.n	40e898 <_dtoa_r+0x60>
  40ea2a:	1cc3      	adds	r3, r0, #3
  40ea2c:	e749      	b.n	40e8c2 <_dtoa_r+0x8a>
  40ea2e:	2500      	movs	r5, #0
  40ea30:	9524      	str	r5, [sp, #144]	; 0x90
  40ea32:	2500      	movs	r5, #0
  40ea34:	6465      	str	r5, [r4, #68]	; 0x44
  40ea36:	4629      	mov	r1, r5
  40ea38:	4620      	mov	r0, r4
  40ea3a:	f002 fa1f 	bl	410e7c <_Balloc>
  40ea3e:	f04f 39ff 	mov.w	r9, #4294967295
  40ea42:	2601      	movs	r6, #1
  40ea44:	9009      	str	r0, [sp, #36]	; 0x24
  40ea46:	9525      	str	r5, [sp, #148]	; 0x94
  40ea48:	6420      	str	r0, [r4, #64]	; 0x40
  40ea4a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40ea4e:	960b      	str	r6, [sp, #44]	; 0x2c
  40ea50:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40ea52:	2b00      	cmp	r3, #0
  40ea54:	f2c0 80d2 	blt.w	40ebfc <_dtoa_r+0x3c4>
  40ea58:	9e07      	ldr	r6, [sp, #28]
  40ea5a:	2e0e      	cmp	r6, #14
  40ea5c:	f300 80ce 	bgt.w	40ebfc <_dtoa_r+0x3c4>
  40ea60:	4b2b      	ldr	r3, [pc, #172]	; (40eb10 <_dtoa_r+0x2d8>)
  40ea62:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40ea66:	e9d3 0100 	ldrd	r0, r1, [r3]
  40ea6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40ea6e:	9925      	ldr	r1, [sp, #148]	; 0x94
  40ea70:	2900      	cmp	r1, #0
  40ea72:	f2c0 8380 	blt.w	40f176 <_dtoa_r+0x93e>
  40ea76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40ea7a:	4659      	mov	r1, fp
  40ea7c:	4650      	mov	r0, sl
  40ea7e:	f7fb fad3 	bl	40a028 <__aeabi_ddiv>
  40ea82:	f7fb fc41 	bl	40a308 <__aeabi_d2iz>
  40ea86:	4605      	mov	r5, r0
  40ea88:	f7fb f93e 	bl	409d08 <__aeabi_i2d>
  40ea8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40ea90:	f7fb f9a0 	bl	409dd4 <__aeabi_dmul>
  40ea94:	4602      	mov	r2, r0
  40ea96:	460b      	mov	r3, r1
  40ea98:	4650      	mov	r0, sl
  40ea9a:	4659      	mov	r1, fp
  40ea9c:	f7fa ffe6 	bl	409a6c <__aeabi_dsub>
  40eaa0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40eaa2:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40eaa6:	f1b9 0f01 	cmp.w	r9, #1
  40eaaa:	4606      	mov	r6, r0
  40eaac:	460f      	mov	r7, r1
  40eaae:	7013      	strb	r3, [r2, #0]
  40eab0:	f102 0b01 	add.w	fp, r2, #1
  40eab4:	d064      	beq.n	40eb80 <_dtoa_r+0x348>
  40eab6:	2200      	movs	r2, #0
  40eab8:	4b18      	ldr	r3, [pc, #96]	; (40eb1c <_dtoa_r+0x2e4>)
  40eaba:	f7fb f98b 	bl	409dd4 <__aeabi_dmul>
  40eabe:	2200      	movs	r2, #0
  40eac0:	2300      	movs	r3, #0
  40eac2:	4606      	mov	r6, r0
  40eac4:	460f      	mov	r7, r1
  40eac6:	f7fb fbed 	bl	40a2a4 <__aeabi_dcmpeq>
  40eaca:	2800      	cmp	r0, #0
  40eacc:	f040 8081 	bne.w	40ebd2 <_dtoa_r+0x39a>
  40ead0:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40ead4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ead6:	44c8      	add	r8, r9
  40ead8:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  40eadc:	f105 0902 	add.w	r9, r5, #2
  40eae0:	9403      	str	r4, [sp, #12]
  40eae2:	e028      	b.n	40eb36 <_dtoa_r+0x2fe>
  40eae4:	f3af 8000 	nop.w
  40eae8:	636f4361 	.word	0x636f4361
  40eaec:	3fd287a7 	.word	0x3fd287a7
  40eaf0:	8b60c8b3 	.word	0x8b60c8b3
  40eaf4:	3fc68a28 	.word	0x3fc68a28
  40eaf8:	509f79fb 	.word	0x509f79fb
  40eafc:	3fd34413 	.word	0x3fd34413
  40eb00:	7ff00000 	.word	0x7ff00000
  40eb04:	00413549 	.word	0x00413549
  40eb08:	00413588 	.word	0x00413588
  40eb0c:	3ff80000 	.word	0x3ff80000
  40eb10:	00413698 	.word	0x00413698
  40eb14:	0041357c 	.word	0x0041357c
  40eb18:	00413548 	.word	0x00413548
  40eb1c:	40240000 	.word	0x40240000
  40eb20:	f7fb f958 	bl	409dd4 <__aeabi_dmul>
  40eb24:	2200      	movs	r2, #0
  40eb26:	2300      	movs	r3, #0
  40eb28:	4606      	mov	r6, r0
  40eb2a:	460f      	mov	r7, r1
  40eb2c:	f7fb fbba 	bl	40a2a4 <__aeabi_dcmpeq>
  40eb30:	2800      	cmp	r0, #0
  40eb32:	f040 83c1 	bne.w	40f2b8 <_dtoa_r+0xa80>
  40eb36:	4652      	mov	r2, sl
  40eb38:	465b      	mov	r3, fp
  40eb3a:	4630      	mov	r0, r6
  40eb3c:	4639      	mov	r1, r7
  40eb3e:	f7fb fa73 	bl	40a028 <__aeabi_ddiv>
  40eb42:	f7fb fbe1 	bl	40a308 <__aeabi_d2iz>
  40eb46:	4605      	mov	r5, r0
  40eb48:	f7fb f8de 	bl	409d08 <__aeabi_i2d>
  40eb4c:	4652      	mov	r2, sl
  40eb4e:	465b      	mov	r3, fp
  40eb50:	f7fb f940 	bl	409dd4 <__aeabi_dmul>
  40eb54:	4602      	mov	r2, r0
  40eb56:	460b      	mov	r3, r1
  40eb58:	4630      	mov	r0, r6
  40eb5a:	4639      	mov	r1, r7
  40eb5c:	f7fa ff86 	bl	409a6c <__aeabi_dsub>
  40eb60:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  40eb64:	45c1      	cmp	r9, r8
  40eb66:	f809 ec01 	strb.w	lr, [r9, #-1]
  40eb6a:	464c      	mov	r4, r9
  40eb6c:	4606      	mov	r6, r0
  40eb6e:	460f      	mov	r7, r1
  40eb70:	f04f 0200 	mov.w	r2, #0
  40eb74:	4ba7      	ldr	r3, [pc, #668]	; (40ee14 <_dtoa_r+0x5dc>)
  40eb76:	f109 0901 	add.w	r9, r9, #1
  40eb7a:	d1d1      	bne.n	40eb20 <_dtoa_r+0x2e8>
  40eb7c:	46a3      	mov	fp, r4
  40eb7e:	9c03      	ldr	r4, [sp, #12]
  40eb80:	4632      	mov	r2, r6
  40eb82:	463b      	mov	r3, r7
  40eb84:	4630      	mov	r0, r6
  40eb86:	4639      	mov	r1, r7
  40eb88:	f7fa ff72 	bl	409a70 <__adddf3>
  40eb8c:	4606      	mov	r6, r0
  40eb8e:	460f      	mov	r7, r1
  40eb90:	4632      	mov	r2, r6
  40eb92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40eb96:	463b      	mov	r3, r7
  40eb98:	f7fb fb8e 	bl	40a2b8 <__aeabi_dcmplt>
  40eb9c:	b940      	cbnz	r0, 40ebb0 <_dtoa_r+0x378>
  40eb9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40eba2:	4632      	mov	r2, r6
  40eba4:	463b      	mov	r3, r7
  40eba6:	f7fb fb7d 	bl	40a2a4 <__aeabi_dcmpeq>
  40ebaa:	b190      	cbz	r0, 40ebd2 <_dtoa_r+0x39a>
  40ebac:	07eb      	lsls	r3, r5, #31
  40ebae:	d510      	bpl.n	40ebd2 <_dtoa_r+0x39a>
  40ebb0:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40ebb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40ebb6:	e005      	b.n	40ebc4 <_dtoa_r+0x38c>
  40ebb8:	429a      	cmp	r2, r3
  40ebba:	f000 8429 	beq.w	40f410 <_dtoa_r+0xbd8>
  40ebbe:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  40ebc2:	469b      	mov	fp, r3
  40ebc4:	2d39      	cmp	r5, #57	; 0x39
  40ebc6:	f10b 33ff 	add.w	r3, fp, #4294967295
  40ebca:	d0f5      	beq.n	40ebb8 <_dtoa_r+0x380>
  40ebcc:	1c6a      	adds	r2, r5, #1
  40ebce:	b2d2      	uxtb	r2, r2
  40ebd0:	701a      	strb	r2, [r3, #0]
  40ebd2:	4620      	mov	r0, r4
  40ebd4:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ebd6:	f002 f977 	bl	410ec8 <_Bfree>
  40ebda:	9e07      	ldr	r6, [sp, #28]
  40ebdc:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40ebde:	1c73      	adds	r3, r6, #1
  40ebe0:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40ebe2:	2200      	movs	r2, #0
  40ebe4:	f88b 2000 	strb.w	r2, [fp]
  40ebe8:	602b      	str	r3, [r5, #0]
  40ebea:	2e00      	cmp	r6, #0
  40ebec:	f000 8325 	beq.w	40f23a <_dtoa_r+0xa02>
  40ebf0:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ebf2:	f8c6 b000 	str.w	fp, [r6]
  40ebf6:	b01b      	add	sp, #108	; 0x6c
  40ebf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ebfc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40ebfe:	2d00      	cmp	r5, #0
  40ec00:	f000 8103 	beq.w	40ee0a <_dtoa_r+0x5d2>
  40ec04:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40ec06:	2e01      	cmp	r6, #1
  40ec08:	f340 82dc 	ble.w	40f1c4 <_dtoa_r+0x98c>
  40ec0c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40ec0e:	f109 37ff 	add.w	r7, r9, #4294967295
  40ec12:	42be      	cmp	r6, r7
  40ec14:	f2c0 8389 	blt.w	40f32a <_dtoa_r+0xaf2>
  40ec18:	1bf7      	subs	r7, r6, r7
  40ec1a:	f1b9 0f00 	cmp.w	r9, #0
  40ec1e:	f2c0 8487 	blt.w	40f530 <_dtoa_r+0xcf8>
  40ec22:	9d08      	ldr	r5, [sp, #32]
  40ec24:	464b      	mov	r3, r9
  40ec26:	9e08      	ldr	r6, [sp, #32]
  40ec28:	4620      	mov	r0, r4
  40ec2a:	441e      	add	r6, r3
  40ec2c:	9608      	str	r6, [sp, #32]
  40ec2e:	9e06      	ldr	r6, [sp, #24]
  40ec30:	2101      	movs	r1, #1
  40ec32:	441e      	add	r6, r3
  40ec34:	9606      	str	r6, [sp, #24]
  40ec36:	f002 fa35 	bl	4110a4 <__i2b>
  40ec3a:	4606      	mov	r6, r0
  40ec3c:	b165      	cbz	r5, 40ec58 <_dtoa_r+0x420>
  40ec3e:	9806      	ldr	r0, [sp, #24]
  40ec40:	2800      	cmp	r0, #0
  40ec42:	dd09      	ble.n	40ec58 <_dtoa_r+0x420>
  40ec44:	4603      	mov	r3, r0
  40ec46:	9908      	ldr	r1, [sp, #32]
  40ec48:	42ab      	cmp	r3, r5
  40ec4a:	bfa8      	it	ge
  40ec4c:	462b      	movge	r3, r5
  40ec4e:	1ac9      	subs	r1, r1, r3
  40ec50:	1ac0      	subs	r0, r0, r3
  40ec52:	9108      	str	r1, [sp, #32]
  40ec54:	1aed      	subs	r5, r5, r3
  40ec56:	9006      	str	r0, [sp, #24]
  40ec58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40ec5a:	2a00      	cmp	r2, #0
  40ec5c:	dd1d      	ble.n	40ec9a <_dtoa_r+0x462>
  40ec5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40ec60:	2b00      	cmp	r3, #0
  40ec62:	f000 8358 	beq.w	40f316 <_dtoa_r+0xade>
  40ec66:	2f00      	cmp	r7, #0
  40ec68:	dd11      	ble.n	40ec8e <_dtoa_r+0x456>
  40ec6a:	4631      	mov	r1, r6
  40ec6c:	463a      	mov	r2, r7
  40ec6e:	4620      	mov	r0, r4
  40ec70:	f002 fac0 	bl	4111f4 <__pow5mult>
  40ec74:	4606      	mov	r6, r0
  40ec76:	4631      	mov	r1, r6
  40ec78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40ec7a:	4620      	mov	r0, r4
  40ec7c:	f002 fa1c 	bl	4110b8 <__multiply>
  40ec80:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ec82:	4680      	mov	r8, r0
  40ec84:	4620      	mov	r0, r4
  40ec86:	f002 f91f 	bl	410ec8 <_Bfree>
  40ec8a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  40ec8e:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  40ec92:	ebbe 0207 	subs.w	r2, lr, r7
  40ec96:	f040 828f 	bne.w	40f1b8 <_dtoa_r+0x980>
  40ec9a:	4620      	mov	r0, r4
  40ec9c:	2101      	movs	r1, #1
  40ec9e:	f002 fa01 	bl	4110a4 <__i2b>
  40eca2:	4680      	mov	r8, r0
  40eca4:	980d      	ldr	r0, [sp, #52]	; 0x34
  40eca6:	2800      	cmp	r0, #0
  40eca8:	dd05      	ble.n	40ecb6 <_dtoa_r+0x47e>
  40ecaa:	4641      	mov	r1, r8
  40ecac:	4620      	mov	r0, r4
  40ecae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40ecb0:	f002 faa0 	bl	4111f4 <__pow5mult>
  40ecb4:	4680      	mov	r8, r0
  40ecb6:	9924      	ldr	r1, [sp, #144]	; 0x90
  40ecb8:	2901      	cmp	r1, #1
  40ecba:	f340 82c1 	ble.w	40f240 <_dtoa_r+0xa08>
  40ecbe:	2700      	movs	r7, #0
  40ecc0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ecc2:	2800      	cmp	r0, #0
  40ecc4:	f040 82af 	bne.w	40f226 <_dtoa_r+0x9ee>
  40ecc8:	2001      	movs	r0, #1
  40ecca:	9b06      	ldr	r3, [sp, #24]
  40eccc:	4403      	add	r3, r0
  40ecce:	f013 031f 	ands.w	r3, r3, #31
  40ecd2:	f000 80a1 	beq.w	40ee18 <_dtoa_r+0x5e0>
  40ecd6:	f1c3 0220 	rsb	r2, r3, #32
  40ecda:	2a04      	cmp	r2, #4
  40ecdc:	f340 84b7 	ble.w	40f64e <_dtoa_r+0xe16>
  40ece0:	9908      	ldr	r1, [sp, #32]
  40ece2:	9a06      	ldr	r2, [sp, #24]
  40ece4:	f1c3 031c 	rsb	r3, r3, #28
  40ece8:	4419      	add	r1, r3
  40ecea:	441a      	add	r2, r3
  40ecec:	9108      	str	r1, [sp, #32]
  40ecee:	441d      	add	r5, r3
  40ecf0:	9206      	str	r2, [sp, #24]
  40ecf2:	9908      	ldr	r1, [sp, #32]
  40ecf4:	2900      	cmp	r1, #0
  40ecf6:	dd05      	ble.n	40ed04 <_dtoa_r+0x4cc>
  40ecf8:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ecfa:	9a08      	ldr	r2, [sp, #32]
  40ecfc:	4620      	mov	r0, r4
  40ecfe:	f002 fac7 	bl	411290 <__lshift>
  40ed02:	900a      	str	r0, [sp, #40]	; 0x28
  40ed04:	9a06      	ldr	r2, [sp, #24]
  40ed06:	2a00      	cmp	r2, #0
  40ed08:	dd04      	ble.n	40ed14 <_dtoa_r+0x4dc>
  40ed0a:	4641      	mov	r1, r8
  40ed0c:	4620      	mov	r0, r4
  40ed0e:	f002 fabf 	bl	411290 <__lshift>
  40ed12:	4680      	mov	r8, r0
  40ed14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40ed16:	2b00      	cmp	r3, #0
  40ed18:	f040 826a 	bne.w	40f1f0 <_dtoa_r+0x9b8>
  40ed1c:	f1b9 0f00 	cmp.w	r9, #0
  40ed20:	f340 82a6 	ble.w	40f270 <_dtoa_r+0xa38>
  40ed24:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40ed26:	2800      	cmp	r0, #0
  40ed28:	f040 8088 	bne.w	40ee3c <_dtoa_r+0x604>
  40ed2c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40ed2e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40ed30:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40ed34:	e006      	b.n	40ed44 <_dtoa_r+0x50c>
  40ed36:	4639      	mov	r1, r7
  40ed38:	4620      	mov	r0, r4
  40ed3a:	220a      	movs	r2, #10
  40ed3c:	2300      	movs	r3, #0
  40ed3e:	f002 f8cd 	bl	410edc <__multadd>
  40ed42:	4607      	mov	r7, r0
  40ed44:	4638      	mov	r0, r7
  40ed46:	4641      	mov	r1, r8
  40ed48:	f7ff fcda 	bl	40e700 <quorem>
  40ed4c:	3030      	adds	r0, #48	; 0x30
  40ed4e:	f80b 0005 	strb.w	r0, [fp, r5]
  40ed52:	3501      	adds	r5, #1
  40ed54:	45a9      	cmp	r9, r5
  40ed56:	dcee      	bgt.n	40ed36 <_dtoa_r+0x4fe>
  40ed58:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40ed5c:	4682      	mov	sl, r0
  40ed5e:	970a      	str	r7, [sp, #40]	; 0x28
  40ed60:	f1b9 0f01 	cmp.w	r9, #1
  40ed64:	bfac      	ite	ge
  40ed66:	44cb      	addge	fp, r9
  40ed68:	f10b 0b01 	addlt.w	fp, fp, #1
  40ed6c:	2500      	movs	r5, #0
  40ed6e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ed70:	2201      	movs	r2, #1
  40ed72:	4620      	mov	r0, r4
  40ed74:	f002 fa8c 	bl	411290 <__lshift>
  40ed78:	4641      	mov	r1, r8
  40ed7a:	900a      	str	r0, [sp, #40]	; 0x28
  40ed7c:	f002 fae6 	bl	41134c <__mcmp>
  40ed80:	2800      	cmp	r0, #0
  40ed82:	f340 8309 	ble.w	40f398 <_dtoa_r+0xb60>
  40ed86:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  40ed8a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ed8c:	e005      	b.n	40ed9a <_dtoa_r+0x562>
  40ed8e:	4299      	cmp	r1, r3
  40ed90:	f000 828b 	beq.w	40f2aa <_dtoa_r+0xa72>
  40ed94:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40ed98:	469b      	mov	fp, r3
  40ed9a:	2a39      	cmp	r2, #57	; 0x39
  40ed9c:	f10b 33ff 	add.w	r3, fp, #4294967295
  40eda0:	d0f5      	beq.n	40ed8e <_dtoa_r+0x556>
  40eda2:	3201      	adds	r2, #1
  40eda4:	701a      	strb	r2, [r3, #0]
  40eda6:	4641      	mov	r1, r8
  40eda8:	4620      	mov	r0, r4
  40edaa:	f002 f88d 	bl	410ec8 <_Bfree>
  40edae:	2e00      	cmp	r6, #0
  40edb0:	f43f af0f 	beq.w	40ebd2 <_dtoa_r+0x39a>
  40edb4:	b12d      	cbz	r5, 40edc2 <_dtoa_r+0x58a>
  40edb6:	42b5      	cmp	r5, r6
  40edb8:	d003      	beq.n	40edc2 <_dtoa_r+0x58a>
  40edba:	4629      	mov	r1, r5
  40edbc:	4620      	mov	r0, r4
  40edbe:	f002 f883 	bl	410ec8 <_Bfree>
  40edc2:	4631      	mov	r1, r6
  40edc4:	4620      	mov	r0, r4
  40edc6:	f002 f87f 	bl	410ec8 <_Bfree>
  40edca:	e702      	b.n	40ebd2 <_dtoa_r+0x39a>
  40edcc:	2601      	movs	r6, #1
  40edce:	960e      	str	r6, [sp, #56]	; 0x38
  40edd0:	e5ea      	b.n	40e9a8 <_dtoa_r+0x170>
  40edd2:	9807      	ldr	r0, [sp, #28]
  40edd4:	f7fa ff98 	bl	409d08 <__aeabi_i2d>
  40edd8:	4632      	mov	r2, r6
  40edda:	463b      	mov	r3, r7
  40eddc:	f7fb fa62 	bl	40a2a4 <__aeabi_dcmpeq>
  40ede0:	2800      	cmp	r0, #0
  40ede2:	f47f adcd 	bne.w	40e980 <_dtoa_r+0x148>
  40ede6:	9e07      	ldr	r6, [sp, #28]
  40ede8:	3e01      	subs	r6, #1
  40edea:	9607      	str	r6, [sp, #28]
  40edec:	e5c8      	b.n	40e980 <_dtoa_r+0x148>
  40edee:	9e07      	ldr	r6, [sp, #28]
  40edf0:	9d08      	ldr	r5, [sp, #32]
  40edf2:	1bad      	subs	r5, r5, r6
  40edf4:	9508      	str	r5, [sp, #32]
  40edf6:	4275      	negs	r5, r6
  40edf8:	2600      	movs	r6, #0
  40edfa:	950c      	str	r5, [sp, #48]	; 0x30
  40edfc:	960d      	str	r6, [sp, #52]	; 0x34
  40edfe:	e5e5      	b.n	40e9cc <_dtoa_r+0x194>
  40ee00:	426d      	negs	r5, r5
  40ee02:	2600      	movs	r6, #0
  40ee04:	9508      	str	r5, [sp, #32]
  40ee06:	9606      	str	r6, [sp, #24]
  40ee08:	e5d6      	b.n	40e9b8 <_dtoa_r+0x180>
  40ee0a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40ee0c:	9d08      	ldr	r5, [sp, #32]
  40ee0e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40ee10:	e714      	b.n	40ec3c <_dtoa_r+0x404>
  40ee12:	bf00      	nop
  40ee14:	40240000 	.word	0x40240000
  40ee18:	231c      	movs	r3, #28
  40ee1a:	f8dd e020 	ldr.w	lr, [sp, #32]
  40ee1e:	9806      	ldr	r0, [sp, #24]
  40ee20:	449e      	add	lr, r3
  40ee22:	4418      	add	r0, r3
  40ee24:	f8cd e020 	str.w	lr, [sp, #32]
  40ee28:	441d      	add	r5, r3
  40ee2a:	9006      	str	r0, [sp, #24]
  40ee2c:	e761      	b.n	40ecf2 <_dtoa_r+0x4ba>
  40ee2e:	48a7      	ldr	r0, [pc, #668]	; (40f0cc <_dtoa_r+0x894>)
  40ee30:	1b40      	subs	r0, r0, r5
  40ee32:	fa0a f000 	lsl.w	r0, sl, r0
  40ee36:	e56f      	b.n	40e918 <_dtoa_r+0xe0>
  40ee38:	900e      	str	r0, [sp, #56]	; 0x38
  40ee3a:	e5b5      	b.n	40e9a8 <_dtoa_r+0x170>
  40ee3c:	2d00      	cmp	r5, #0
  40ee3e:	dd05      	ble.n	40ee4c <_dtoa_r+0x614>
  40ee40:	4631      	mov	r1, r6
  40ee42:	462a      	mov	r2, r5
  40ee44:	4620      	mov	r0, r4
  40ee46:	f002 fa23 	bl	411290 <__lshift>
  40ee4a:	4606      	mov	r6, r0
  40ee4c:	2f00      	cmp	r7, #0
  40ee4e:	f040 82e9 	bne.w	40f424 <_dtoa_r+0xbec>
  40ee52:	4637      	mov	r7, r6
  40ee54:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ee56:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ee58:	444d      	add	r5, r9
  40ee5a:	9508      	str	r5, [sp, #32]
  40ee5c:	f00a 0501 	and.w	r5, sl, #1
  40ee60:	950b      	str	r5, [sp, #44]	; 0x2c
  40ee62:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  40ee66:	1c45      	adds	r5, r0, #1
  40ee68:	e00a      	b.n	40ee80 <_dtoa_r+0x648>
  40ee6a:	f002 f837 	bl	410edc <__multadd>
  40ee6e:	4639      	mov	r1, r7
  40ee70:	4606      	mov	r6, r0
  40ee72:	220a      	movs	r2, #10
  40ee74:	4620      	mov	r0, r4
  40ee76:	2300      	movs	r3, #0
  40ee78:	f002 f830 	bl	410edc <__multadd>
  40ee7c:	4607      	mov	r7, r0
  40ee7e:	3501      	adds	r5, #1
  40ee80:	4641      	mov	r1, r8
  40ee82:	4648      	mov	r0, r9
  40ee84:	f7ff fc3c 	bl	40e700 <quorem>
  40ee88:	4631      	mov	r1, r6
  40ee8a:	4683      	mov	fp, r0
  40ee8c:	4648      	mov	r0, r9
  40ee8e:	f002 fa5d 	bl	41134c <__mcmp>
  40ee92:	4641      	mov	r1, r8
  40ee94:	9003      	str	r0, [sp, #12]
  40ee96:	463a      	mov	r2, r7
  40ee98:	4620      	mov	r0, r4
  40ee9a:	f002 fa7b 	bl	411394 <__mdiff>
  40ee9e:	68c2      	ldr	r2, [r0, #12]
  40eea0:	1e69      	subs	r1, r5, #1
  40eea2:	4603      	mov	r3, r0
  40eea4:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  40eea8:	9106      	str	r1, [sp, #24]
  40eeaa:	2a00      	cmp	r2, #0
  40eeac:	f040 8193 	bne.w	40f1d6 <_dtoa_r+0x99e>
  40eeb0:	4619      	mov	r1, r3
  40eeb2:	4648      	mov	r0, r9
  40eeb4:	9302      	str	r3, [sp, #8]
  40eeb6:	f002 fa49 	bl	41134c <__mcmp>
  40eeba:	9b02      	ldr	r3, [sp, #8]
  40eebc:	4602      	mov	r2, r0
  40eebe:	4619      	mov	r1, r3
  40eec0:	4620      	mov	r0, r4
  40eec2:	9202      	str	r2, [sp, #8]
  40eec4:	f002 f800 	bl	410ec8 <_Bfree>
  40eec8:	9a02      	ldr	r2, [sp, #8]
  40eeca:	b92a      	cbnz	r2, 40eed8 <_dtoa_r+0x6a0>
  40eecc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40eece:	b91b      	cbnz	r3, 40eed8 <_dtoa_r+0x6a0>
  40eed0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40eed2:	2800      	cmp	r0, #0
  40eed4:	f000 8393 	beq.w	40f5fe <_dtoa_r+0xdc6>
  40eed8:	9b03      	ldr	r3, [sp, #12]
  40eeda:	2b00      	cmp	r3, #0
  40eedc:	f2c0 8234 	blt.w	40f348 <_dtoa_r+0xb10>
  40eee0:	d105      	bne.n	40eeee <_dtoa_r+0x6b6>
  40eee2:	9824      	ldr	r0, [sp, #144]	; 0x90
  40eee4:	b918      	cbnz	r0, 40eeee <_dtoa_r+0x6b6>
  40eee6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40eee8:	2900      	cmp	r1, #0
  40eeea:	f000 822d 	beq.w	40f348 <_dtoa_r+0xb10>
  40eeee:	2a00      	cmp	r2, #0
  40eef0:	f300 82ac 	bgt.w	40f44c <_dtoa_r+0xc14>
  40eef4:	f8dd e020 	ldr.w	lr, [sp, #32]
  40eef8:	f805 ac01 	strb.w	sl, [r5, #-1]
  40eefc:	4575      	cmp	r5, lr
  40eefe:	46ab      	mov	fp, r5
  40ef00:	f000 82b4 	beq.w	40f46c <_dtoa_r+0xc34>
  40ef04:	4649      	mov	r1, r9
  40ef06:	220a      	movs	r2, #10
  40ef08:	2300      	movs	r3, #0
  40ef0a:	4620      	mov	r0, r4
  40ef0c:	f001 ffe6 	bl	410edc <__multadd>
  40ef10:	42be      	cmp	r6, r7
  40ef12:	4681      	mov	r9, r0
  40ef14:	4631      	mov	r1, r6
  40ef16:	4620      	mov	r0, r4
  40ef18:	f04f 020a 	mov.w	r2, #10
  40ef1c:	f04f 0300 	mov.w	r3, #0
  40ef20:	d1a3      	bne.n	40ee6a <_dtoa_r+0x632>
  40ef22:	f001 ffdb 	bl	410edc <__multadd>
  40ef26:	4606      	mov	r6, r0
  40ef28:	4607      	mov	r7, r0
  40ef2a:	e7a8      	b.n	40ee7e <_dtoa_r+0x646>
  40ef2c:	2600      	movs	r6, #0
  40ef2e:	960b      	str	r6, [sp, #44]	; 0x2c
  40ef30:	9e07      	ldr	r6, [sp, #28]
  40ef32:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  40ef36:	44b6      	add	lr, r6
  40ef38:	f10e 0901 	add.w	r9, lr, #1
  40ef3c:	f1b9 0f00 	cmp.w	r9, #0
  40ef40:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  40ef44:	464e      	mov	r6, r9
  40ef46:	f340 8150 	ble.w	40f1ea <_dtoa_r+0x9b2>
  40ef4a:	2100      	movs	r1, #0
  40ef4c:	2e17      	cmp	r6, #23
  40ef4e:	6461      	str	r1, [r4, #68]	; 0x44
  40ef50:	d90a      	bls.n	40ef68 <_dtoa_r+0x730>
  40ef52:	2201      	movs	r2, #1
  40ef54:	2304      	movs	r3, #4
  40ef56:	005b      	lsls	r3, r3, #1
  40ef58:	f103 0014 	add.w	r0, r3, #20
  40ef5c:	42b0      	cmp	r0, r6
  40ef5e:	4611      	mov	r1, r2
  40ef60:	f102 0201 	add.w	r2, r2, #1
  40ef64:	d9f7      	bls.n	40ef56 <_dtoa_r+0x71e>
  40ef66:	6461      	str	r1, [r4, #68]	; 0x44
  40ef68:	4620      	mov	r0, r4
  40ef6a:	f001 ff87 	bl	410e7c <_Balloc>
  40ef6e:	2e0e      	cmp	r6, #14
  40ef70:	9009      	str	r0, [sp, #36]	; 0x24
  40ef72:	6420      	str	r0, [r4, #64]	; 0x40
  40ef74:	f63f ad6c 	bhi.w	40ea50 <_dtoa_r+0x218>
  40ef78:	2d00      	cmp	r5, #0
  40ef7a:	f43f ad69 	beq.w	40ea50 <_dtoa_r+0x218>
  40ef7e:	9d07      	ldr	r5, [sp, #28]
  40ef80:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  40ef84:	2d00      	cmp	r5, #0
  40ef86:	f340 821c 	ble.w	40f3c2 <_dtoa_r+0xb8a>
  40ef8a:	4b51      	ldr	r3, [pc, #324]	; (40f0d0 <_dtoa_r+0x898>)
  40ef8c:	f005 020f 	and.w	r2, r5, #15
  40ef90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40ef94:	112d      	asrs	r5, r5, #4
  40ef96:	e9d3 6700 	ldrd	r6, r7, [r3]
  40ef9a:	06eb      	lsls	r3, r5, #27
  40ef9c:	f140 81cd 	bpl.w	40f33a <_dtoa_r+0xb02>
  40efa0:	4b4c      	ldr	r3, [pc, #304]	; (40f0d4 <_dtoa_r+0x89c>)
  40efa2:	4650      	mov	r0, sl
  40efa4:	4659      	mov	r1, fp
  40efa6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40efaa:	f7fb f83d 	bl	40a028 <__aeabi_ddiv>
  40efae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40efb2:	f005 050f 	and.w	r5, r5, #15
  40efb6:	f04f 0803 	mov.w	r8, #3
  40efba:	b18d      	cbz	r5, 40efe0 <_dtoa_r+0x7a8>
  40efbc:	f8df a114 	ldr.w	sl, [pc, #276]	; 40f0d4 <_dtoa_r+0x89c>
  40efc0:	4630      	mov	r0, r6
  40efc2:	4639      	mov	r1, r7
  40efc4:	07ee      	lsls	r6, r5, #31
  40efc6:	d505      	bpl.n	40efd4 <_dtoa_r+0x79c>
  40efc8:	e9da 2300 	ldrd	r2, r3, [sl]
  40efcc:	f108 0801 	add.w	r8, r8, #1
  40efd0:	f7fa ff00 	bl	409dd4 <__aeabi_dmul>
  40efd4:	106d      	asrs	r5, r5, #1
  40efd6:	f10a 0a08 	add.w	sl, sl, #8
  40efda:	d1f3      	bne.n	40efc4 <_dtoa_r+0x78c>
  40efdc:	4606      	mov	r6, r0
  40efde:	460f      	mov	r7, r1
  40efe0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40efe4:	4632      	mov	r2, r6
  40efe6:	463b      	mov	r3, r7
  40efe8:	f7fb f81e 	bl	40a028 <__aeabi_ddiv>
  40efec:	4682      	mov	sl, r0
  40efee:	468b      	mov	fp, r1
  40eff0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40eff2:	b145      	cbz	r5, 40f006 <_dtoa_r+0x7ce>
  40eff4:	4650      	mov	r0, sl
  40eff6:	4659      	mov	r1, fp
  40eff8:	2200      	movs	r2, #0
  40effa:	4b37      	ldr	r3, [pc, #220]	; (40f0d8 <_dtoa_r+0x8a0>)
  40effc:	f7fb f95c 	bl	40a2b8 <__aeabi_dcmplt>
  40f000:	2800      	cmp	r0, #0
  40f002:	f040 82aa 	bne.w	40f55a <_dtoa_r+0xd22>
  40f006:	4640      	mov	r0, r8
  40f008:	f7fa fe7e 	bl	409d08 <__aeabi_i2d>
  40f00c:	4652      	mov	r2, sl
  40f00e:	465b      	mov	r3, fp
  40f010:	f7fa fee0 	bl	409dd4 <__aeabi_dmul>
  40f014:	2200      	movs	r2, #0
  40f016:	4b31      	ldr	r3, [pc, #196]	; (40f0dc <_dtoa_r+0x8a4>)
  40f018:	f7fa fd2a 	bl	409a70 <__adddf3>
  40f01c:	4606      	mov	r6, r0
  40f01e:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40f022:	f1b9 0f00 	cmp.w	r9, #0
  40f026:	f000 815a 	beq.w	40f2de <_dtoa_r+0xaa6>
  40f02a:	9d07      	ldr	r5, [sp, #28]
  40f02c:	46c8      	mov	r8, r9
  40f02e:	9517      	str	r5, [sp, #92]	; 0x5c
  40f030:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40f032:	2d00      	cmp	r5, #0
  40f034:	f000 8223 	beq.w	40f47e <_dtoa_r+0xc46>
  40f038:	4b25      	ldr	r3, [pc, #148]	; (40f0d0 <_dtoa_r+0x898>)
  40f03a:	2000      	movs	r0, #0
  40f03c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40f040:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40f044:	4926      	ldr	r1, [pc, #152]	; (40f0e0 <_dtoa_r+0x8a8>)
  40f046:	f7fa ffef 	bl	40a028 <__aeabi_ddiv>
  40f04a:	4632      	mov	r2, r6
  40f04c:	463b      	mov	r3, r7
  40f04e:	f7fa fd0d 	bl	409a6c <__aeabi_dsub>
  40f052:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40f056:	4659      	mov	r1, fp
  40f058:	4650      	mov	r0, sl
  40f05a:	f7fb f955 	bl	40a308 <__aeabi_d2iz>
  40f05e:	4605      	mov	r5, r0
  40f060:	f7fa fe52 	bl	409d08 <__aeabi_i2d>
  40f064:	4602      	mov	r2, r0
  40f066:	460b      	mov	r3, r1
  40f068:	4650      	mov	r0, sl
  40f06a:	4659      	mov	r1, fp
  40f06c:	f7fa fcfe 	bl	409a6c <__aeabi_dsub>
  40f070:	3530      	adds	r5, #48	; 0x30
  40f072:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40f074:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40f078:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40f07c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40f080:	b2ed      	uxtb	r5, r5
  40f082:	7035      	strb	r5, [r6, #0]
  40f084:	f106 0b01 	add.w	fp, r6, #1
  40f088:	f7fb f934 	bl	40a2f4 <__aeabi_dcmpgt>
  40f08c:	2800      	cmp	r0, #0
  40f08e:	f040 82ab 	bne.w	40f5e8 <_dtoa_r+0xdb0>
  40f092:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40f096:	2000      	movs	r0, #0
  40f098:	490f      	ldr	r1, [pc, #60]	; (40f0d8 <_dtoa_r+0x8a0>)
  40f09a:	f7fa fce7 	bl	409a6c <__aeabi_dsub>
  40f09e:	4602      	mov	r2, r0
  40f0a0:	460b      	mov	r3, r1
  40f0a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40f0a6:	f7fb f925 	bl	40a2f4 <__aeabi_dcmpgt>
  40f0aa:	2800      	cmp	r0, #0
  40f0ac:	f040 82a2 	bne.w	40f5f4 <_dtoa_r+0xdbc>
  40f0b0:	f1b8 0f01 	cmp.w	r8, #1
  40f0b4:	f340 8181 	ble.w	40f3ba <_dtoa_r+0xb82>
  40f0b8:	44b0      	add	r8, r6
  40f0ba:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  40f0be:	46a2      	mov	sl, r4
  40f0c0:	46c1      	mov	r9, r8
  40f0c2:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40f0c6:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40f0ca:	e019      	b.n	40f100 <_dtoa_r+0x8c8>
  40f0cc:	fffffbee 	.word	0xfffffbee
  40f0d0:	00413698 	.word	0x00413698
  40f0d4:	00413760 	.word	0x00413760
  40f0d8:	3ff00000 	.word	0x3ff00000
  40f0dc:	401c0000 	.word	0x401c0000
  40f0e0:	3fe00000 	.word	0x3fe00000
  40f0e4:	2000      	movs	r0, #0
  40f0e6:	49a8      	ldr	r1, [pc, #672]	; (40f388 <_dtoa_r+0xb50>)
  40f0e8:	f7fa fcc0 	bl	409a6c <__aeabi_dsub>
  40f0ec:	4622      	mov	r2, r4
  40f0ee:	462b      	mov	r3, r5
  40f0f0:	f7fb f8e2 	bl	40a2b8 <__aeabi_dcmplt>
  40f0f4:	2800      	cmp	r0, #0
  40f0f6:	f040 827b 	bne.w	40f5f0 <_dtoa_r+0xdb8>
  40f0fa:	45cb      	cmp	fp, r9
  40f0fc:	f000 815a 	beq.w	40f3b4 <_dtoa_r+0xb7c>
  40f100:	4620      	mov	r0, r4
  40f102:	4629      	mov	r1, r5
  40f104:	2200      	movs	r2, #0
  40f106:	4ba1      	ldr	r3, [pc, #644]	; (40f38c <_dtoa_r+0xb54>)
  40f108:	f7fa fe64 	bl	409dd4 <__aeabi_dmul>
  40f10c:	2200      	movs	r2, #0
  40f10e:	4b9f      	ldr	r3, [pc, #636]	; (40f38c <_dtoa_r+0xb54>)
  40f110:	4604      	mov	r4, r0
  40f112:	460d      	mov	r5, r1
  40f114:	4630      	mov	r0, r6
  40f116:	4639      	mov	r1, r7
  40f118:	f7fa fe5c 	bl	409dd4 <__aeabi_dmul>
  40f11c:	460f      	mov	r7, r1
  40f11e:	4606      	mov	r6, r0
  40f120:	f7fb f8f2 	bl	40a308 <__aeabi_d2iz>
  40f124:	4680      	mov	r8, r0
  40f126:	f7fa fdef 	bl	409d08 <__aeabi_i2d>
  40f12a:	4602      	mov	r2, r0
  40f12c:	460b      	mov	r3, r1
  40f12e:	4630      	mov	r0, r6
  40f130:	4639      	mov	r1, r7
  40f132:	f7fa fc9b 	bl	409a6c <__aeabi_dsub>
  40f136:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40f13a:	fa5f f888 	uxtb.w	r8, r8
  40f13e:	4622      	mov	r2, r4
  40f140:	462b      	mov	r3, r5
  40f142:	f80b 8b01 	strb.w	r8, [fp], #1
  40f146:	4606      	mov	r6, r0
  40f148:	460f      	mov	r7, r1
  40f14a:	f7fb f8b5 	bl	40a2b8 <__aeabi_dcmplt>
  40f14e:	4632      	mov	r2, r6
  40f150:	463b      	mov	r3, r7
  40f152:	2800      	cmp	r0, #0
  40f154:	d0c6      	beq.n	40f0e4 <_dtoa_r+0x8ac>
  40f156:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40f158:	4654      	mov	r4, sl
  40f15a:	9607      	str	r6, [sp, #28]
  40f15c:	e539      	b.n	40ebd2 <_dtoa_r+0x39a>
  40f15e:	2600      	movs	r6, #0
  40f160:	960b      	str	r6, [sp, #44]	; 0x2c
  40f162:	9825      	ldr	r0, [sp, #148]	; 0x94
  40f164:	2800      	cmp	r0, #0
  40f166:	dd3c      	ble.n	40f1e2 <_dtoa_r+0x9aa>
  40f168:	4606      	mov	r6, r0
  40f16a:	900f      	str	r0, [sp, #60]	; 0x3c
  40f16c:	4681      	mov	r9, r0
  40f16e:	e6ec      	b.n	40ef4a <_dtoa_r+0x712>
  40f170:	2601      	movs	r6, #1
  40f172:	960b      	str	r6, [sp, #44]	; 0x2c
  40f174:	e7f5      	b.n	40f162 <_dtoa_r+0x92a>
  40f176:	f1b9 0f00 	cmp.w	r9, #0
  40f17a:	f73f ac7c 	bgt.w	40ea76 <_dtoa_r+0x23e>
  40f17e:	f040 80c6 	bne.w	40f30e <_dtoa_r+0xad6>
  40f182:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40f186:	2200      	movs	r2, #0
  40f188:	4b81      	ldr	r3, [pc, #516]	; (40f390 <_dtoa_r+0xb58>)
  40f18a:	f7fa fe23 	bl	409dd4 <__aeabi_dmul>
  40f18e:	4652      	mov	r2, sl
  40f190:	465b      	mov	r3, fp
  40f192:	f7fb f8a5 	bl	40a2e0 <__aeabi_dcmpge>
  40f196:	46c8      	mov	r8, r9
  40f198:	464e      	mov	r6, r9
  40f19a:	2800      	cmp	r0, #0
  40f19c:	d07c      	beq.n	40f298 <_dtoa_r+0xa60>
  40f19e:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40f1a0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40f1a4:	43ed      	mvns	r5, r5
  40f1a6:	9507      	str	r5, [sp, #28]
  40f1a8:	4641      	mov	r1, r8
  40f1aa:	4620      	mov	r0, r4
  40f1ac:	f001 fe8c 	bl	410ec8 <_Bfree>
  40f1b0:	2e00      	cmp	r6, #0
  40f1b2:	f47f ae06 	bne.w	40edc2 <_dtoa_r+0x58a>
  40f1b6:	e50c      	b.n	40ebd2 <_dtoa_r+0x39a>
  40f1b8:	990a      	ldr	r1, [sp, #40]	; 0x28
  40f1ba:	4620      	mov	r0, r4
  40f1bc:	f002 f81a 	bl	4111f4 <__pow5mult>
  40f1c0:	900a      	str	r0, [sp, #40]	; 0x28
  40f1c2:	e56a      	b.n	40ec9a <_dtoa_r+0x462>
  40f1c4:	9d16      	ldr	r5, [sp, #88]	; 0x58
  40f1c6:	2d00      	cmp	r5, #0
  40f1c8:	f000 81b8 	beq.w	40f53c <_dtoa_r+0xd04>
  40f1cc:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40f1d0:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40f1d2:	9d08      	ldr	r5, [sp, #32]
  40f1d4:	e527      	b.n	40ec26 <_dtoa_r+0x3ee>
  40f1d6:	4601      	mov	r1, r0
  40f1d8:	4620      	mov	r0, r4
  40f1da:	f001 fe75 	bl	410ec8 <_Bfree>
  40f1de:	2201      	movs	r2, #1
  40f1e0:	e67a      	b.n	40eed8 <_dtoa_r+0x6a0>
  40f1e2:	2601      	movs	r6, #1
  40f1e4:	9625      	str	r6, [sp, #148]	; 0x94
  40f1e6:	960f      	str	r6, [sp, #60]	; 0x3c
  40f1e8:	46b1      	mov	r9, r6
  40f1ea:	2100      	movs	r1, #0
  40f1ec:	6461      	str	r1, [r4, #68]	; 0x44
  40f1ee:	e6bb      	b.n	40ef68 <_dtoa_r+0x730>
  40f1f0:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f1f2:	4641      	mov	r1, r8
  40f1f4:	f002 f8aa 	bl	41134c <__mcmp>
  40f1f8:	2800      	cmp	r0, #0
  40f1fa:	f6bf ad8f 	bge.w	40ed1c <_dtoa_r+0x4e4>
  40f1fe:	f8dd e01c 	ldr.w	lr, [sp, #28]
  40f202:	990a      	ldr	r1, [sp, #40]	; 0x28
  40f204:	f10e 3eff 	add.w	lr, lr, #4294967295
  40f208:	4620      	mov	r0, r4
  40f20a:	220a      	movs	r2, #10
  40f20c:	2300      	movs	r3, #0
  40f20e:	f8cd e01c 	str.w	lr, [sp, #28]
  40f212:	f001 fe63 	bl	410edc <__multadd>
  40f216:	900a      	str	r0, [sp, #40]	; 0x28
  40f218:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40f21a:	2800      	cmp	r0, #0
  40f21c:	f040 8209 	bne.w	40f632 <_dtoa_r+0xdfa>
  40f220:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40f224:	e57a      	b.n	40ed1c <_dtoa_r+0x4e4>
  40f226:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40f22a:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40f22e:	6918      	ldr	r0, [r3, #16]
  40f230:	f001 feea 	bl	411008 <__hi0bits>
  40f234:	f1c0 0020 	rsb	r0, r0, #32
  40f238:	e547      	b.n	40ecca <_dtoa_r+0x492>
  40f23a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40f23c:	f7ff bb2c 	b.w	40e898 <_dtoa_r+0x60>
  40f240:	f1ba 0f00 	cmp.w	sl, #0
  40f244:	f47f ad3b 	bne.w	40ecbe <_dtoa_r+0x486>
  40f248:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40f24c:	2b00      	cmp	r3, #0
  40f24e:	f040 817c 	bne.w	40f54a <_dtoa_r+0xd12>
  40f252:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40f256:	0d3f      	lsrs	r7, r7, #20
  40f258:	053f      	lsls	r7, r7, #20
  40f25a:	2f00      	cmp	r7, #0
  40f25c:	f43f ad30 	beq.w	40ecc0 <_dtoa_r+0x488>
  40f260:	9a08      	ldr	r2, [sp, #32]
  40f262:	9b06      	ldr	r3, [sp, #24]
  40f264:	3201      	adds	r2, #1
  40f266:	3301      	adds	r3, #1
  40f268:	9208      	str	r2, [sp, #32]
  40f26a:	9306      	str	r3, [sp, #24]
  40f26c:	2701      	movs	r7, #1
  40f26e:	e527      	b.n	40ecc0 <_dtoa_r+0x488>
  40f270:	9924      	ldr	r1, [sp, #144]	; 0x90
  40f272:	2902      	cmp	r1, #2
  40f274:	f77f ad56 	ble.w	40ed24 <_dtoa_r+0x4ec>
  40f278:	f1b9 0f00 	cmp.w	r9, #0
  40f27c:	d18f      	bne.n	40f19e <_dtoa_r+0x966>
  40f27e:	4641      	mov	r1, r8
  40f280:	464b      	mov	r3, r9
  40f282:	2205      	movs	r2, #5
  40f284:	4620      	mov	r0, r4
  40f286:	f001 fe29 	bl	410edc <__multadd>
  40f28a:	4680      	mov	r8, r0
  40f28c:	4641      	mov	r1, r8
  40f28e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f290:	f002 f85c 	bl	41134c <__mcmp>
  40f294:	2800      	cmp	r0, #0
  40f296:	dd82      	ble.n	40f19e <_dtoa_r+0x966>
  40f298:	9d07      	ldr	r5, [sp, #28]
  40f29a:	2331      	movs	r3, #49	; 0x31
  40f29c:	3501      	adds	r5, #1
  40f29e:	9507      	str	r5, [sp, #28]
  40f2a0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40f2a2:	702b      	strb	r3, [r5, #0]
  40f2a4:	f105 0b01 	add.w	fp, r5, #1
  40f2a8:	e77e      	b.n	40f1a8 <_dtoa_r+0x970>
  40f2aa:	9807      	ldr	r0, [sp, #28]
  40f2ac:	9909      	ldr	r1, [sp, #36]	; 0x24
  40f2ae:	2331      	movs	r3, #49	; 0x31
  40f2b0:	3001      	adds	r0, #1
  40f2b2:	9007      	str	r0, [sp, #28]
  40f2b4:	700b      	strb	r3, [r1, #0]
  40f2b6:	e576      	b.n	40eda6 <_dtoa_r+0x56e>
  40f2b8:	46a3      	mov	fp, r4
  40f2ba:	9c03      	ldr	r4, [sp, #12]
  40f2bc:	e489      	b.n	40ebd2 <_dtoa_r+0x39a>
  40f2be:	4640      	mov	r0, r8
  40f2c0:	f7fa fd22 	bl	409d08 <__aeabi_i2d>
  40f2c4:	4602      	mov	r2, r0
  40f2c6:	460b      	mov	r3, r1
  40f2c8:	4650      	mov	r0, sl
  40f2ca:	4659      	mov	r1, fp
  40f2cc:	f7fa fd82 	bl	409dd4 <__aeabi_dmul>
  40f2d0:	2200      	movs	r2, #0
  40f2d2:	4b30      	ldr	r3, [pc, #192]	; (40f394 <_dtoa_r+0xb5c>)
  40f2d4:	f7fa fbcc 	bl	409a70 <__adddf3>
  40f2d8:	4606      	mov	r6, r0
  40f2da:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40f2de:	4650      	mov	r0, sl
  40f2e0:	4659      	mov	r1, fp
  40f2e2:	2200      	movs	r2, #0
  40f2e4:	4b2a      	ldr	r3, [pc, #168]	; (40f390 <_dtoa_r+0xb58>)
  40f2e6:	f7fa fbc1 	bl	409a6c <__aeabi_dsub>
  40f2ea:	4632      	mov	r2, r6
  40f2ec:	463b      	mov	r3, r7
  40f2ee:	4682      	mov	sl, r0
  40f2f0:	468b      	mov	fp, r1
  40f2f2:	f7fa ffff 	bl	40a2f4 <__aeabi_dcmpgt>
  40f2f6:	2800      	cmp	r0, #0
  40f2f8:	f040 80bd 	bne.w	40f476 <_dtoa_r+0xc3e>
  40f2fc:	4632      	mov	r2, r6
  40f2fe:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  40f302:	4650      	mov	r0, sl
  40f304:	4659      	mov	r1, fp
  40f306:	f7fa ffd7 	bl	40a2b8 <__aeabi_dcmplt>
  40f30a:	2800      	cmp	r0, #0
  40f30c:	d055      	beq.n	40f3ba <_dtoa_r+0xb82>
  40f30e:	f04f 0800 	mov.w	r8, #0
  40f312:	4646      	mov	r6, r8
  40f314:	e743      	b.n	40f19e <_dtoa_r+0x966>
  40f316:	990a      	ldr	r1, [sp, #40]	; 0x28
  40f318:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40f31a:	4620      	mov	r0, r4
  40f31c:	f001 ff6a 	bl	4111f4 <__pow5mult>
  40f320:	900a      	str	r0, [sp, #40]	; 0x28
  40f322:	e4ba      	b.n	40ec9a <_dtoa_r+0x462>
  40f324:	2601      	movs	r6, #1
  40f326:	960b      	str	r6, [sp, #44]	; 0x2c
  40f328:	e602      	b.n	40ef30 <_dtoa_r+0x6f8>
  40f32a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40f32c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40f32e:	1b7b      	subs	r3, r7, r5
  40f330:	441e      	add	r6, r3
  40f332:	970c      	str	r7, [sp, #48]	; 0x30
  40f334:	960d      	str	r6, [sp, #52]	; 0x34
  40f336:	2700      	movs	r7, #0
  40f338:	e46f      	b.n	40ec1a <_dtoa_r+0x3e2>
  40f33a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40f33e:	f04f 0802 	mov.w	r8, #2
  40f342:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40f346:	e638      	b.n	40efba <_dtoa_r+0x782>
  40f348:	2a00      	cmp	r2, #0
  40f34a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40f34e:	46d9      	mov	r9, fp
  40f350:	dd11      	ble.n	40f376 <_dtoa_r+0xb3e>
  40f352:	990a      	ldr	r1, [sp, #40]	; 0x28
  40f354:	2201      	movs	r2, #1
  40f356:	4620      	mov	r0, r4
  40f358:	f001 ff9a 	bl	411290 <__lshift>
  40f35c:	4641      	mov	r1, r8
  40f35e:	900a      	str	r0, [sp, #40]	; 0x28
  40f360:	f001 fff4 	bl	41134c <__mcmp>
  40f364:	2800      	cmp	r0, #0
  40f366:	f340 815d 	ble.w	40f624 <_dtoa_r+0xdec>
  40f36a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40f36e:	f000 811b 	beq.w	40f5a8 <_dtoa_r+0xd70>
  40f372:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  40f376:	9b06      	ldr	r3, [sp, #24]
  40f378:	4635      	mov	r5, r6
  40f37a:	f883 a000 	strb.w	sl, [r3]
  40f37e:	f103 0b01 	add.w	fp, r3, #1
  40f382:	463e      	mov	r6, r7
  40f384:	e50f      	b.n	40eda6 <_dtoa_r+0x56e>
  40f386:	bf00      	nop
  40f388:	3ff00000 	.word	0x3ff00000
  40f38c:	40240000 	.word	0x40240000
  40f390:	40140000 	.word	0x40140000
  40f394:	401c0000 	.word	0x401c0000
  40f398:	d103      	bne.n	40f3a2 <_dtoa_r+0xb6a>
  40f39a:	f01a 0f01 	tst.w	sl, #1
  40f39e:	f47f acf2 	bne.w	40ed86 <_dtoa_r+0x54e>
  40f3a2:	465b      	mov	r3, fp
  40f3a4:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40f3a8:	469b      	mov	fp, r3
  40f3aa:	2a30      	cmp	r2, #48	; 0x30
  40f3ac:	f103 33ff 	add.w	r3, r3, #4294967295
  40f3b0:	d0f8      	beq.n	40f3a4 <_dtoa_r+0xb6c>
  40f3b2:	e4f8      	b.n	40eda6 <_dtoa_r+0x56e>
  40f3b4:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  40f3b8:	4654      	mov	r4, sl
  40f3ba:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40f3be:	f7ff bb47 	b.w	40ea50 <_dtoa_r+0x218>
  40f3c2:	9e07      	ldr	r6, [sp, #28]
  40f3c4:	4275      	negs	r5, r6
  40f3c6:	2d00      	cmp	r5, #0
  40f3c8:	f000 80c2 	beq.w	40f550 <_dtoa_r+0xd18>
  40f3cc:	4ba3      	ldr	r3, [pc, #652]	; (40f65c <_dtoa_r+0xe24>)
  40f3ce:	f005 020f 	and.w	r2, r5, #15
  40f3d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40f3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  40f3da:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40f3de:	f7fa fcf9 	bl	409dd4 <__aeabi_dmul>
  40f3e2:	112d      	asrs	r5, r5, #4
  40f3e4:	4682      	mov	sl, r0
  40f3e6:	468b      	mov	fp, r1
  40f3e8:	f000 812e 	beq.w	40f648 <_dtoa_r+0xe10>
  40f3ec:	4e9c      	ldr	r6, [pc, #624]	; (40f660 <_dtoa_r+0xe28>)
  40f3ee:	f04f 0802 	mov.w	r8, #2
  40f3f2:	07ea      	lsls	r2, r5, #31
  40f3f4:	d505      	bpl.n	40f402 <_dtoa_r+0xbca>
  40f3f6:	e9d6 2300 	ldrd	r2, r3, [r6]
  40f3fa:	f108 0801 	add.w	r8, r8, #1
  40f3fe:	f7fa fce9 	bl	409dd4 <__aeabi_dmul>
  40f402:	106d      	asrs	r5, r5, #1
  40f404:	f106 0608 	add.w	r6, r6, #8
  40f408:	d1f3      	bne.n	40f3f2 <_dtoa_r+0xbba>
  40f40a:	4682      	mov	sl, r0
  40f40c:	468b      	mov	fp, r1
  40f40e:	e5ef      	b.n	40eff0 <_dtoa_r+0x7b8>
  40f410:	9e07      	ldr	r6, [sp, #28]
  40f412:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40f414:	2230      	movs	r2, #48	; 0x30
  40f416:	702a      	strb	r2, [r5, #0]
  40f418:	3601      	adds	r6, #1
  40f41a:	2231      	movs	r2, #49	; 0x31
  40f41c:	9607      	str	r6, [sp, #28]
  40f41e:	701a      	strb	r2, [r3, #0]
  40f420:	f7ff bbd7 	b.w	40ebd2 <_dtoa_r+0x39a>
  40f424:	6871      	ldr	r1, [r6, #4]
  40f426:	4620      	mov	r0, r4
  40f428:	f001 fd28 	bl	410e7c <_Balloc>
  40f42c:	6933      	ldr	r3, [r6, #16]
  40f42e:	4605      	mov	r5, r0
  40f430:	1c9a      	adds	r2, r3, #2
  40f432:	0092      	lsls	r2, r2, #2
  40f434:	f106 010c 	add.w	r1, r6, #12
  40f438:	300c      	adds	r0, #12
  40f43a:	f7fb fb49 	bl	40aad0 <memcpy>
  40f43e:	4620      	mov	r0, r4
  40f440:	4629      	mov	r1, r5
  40f442:	2201      	movs	r2, #1
  40f444:	f001 ff24 	bl	411290 <__lshift>
  40f448:	4607      	mov	r7, r0
  40f44a:	e503      	b.n	40ee54 <_dtoa_r+0x61c>
  40f44c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40f450:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40f454:	f000 80a8 	beq.w	40f5a8 <_dtoa_r+0xd70>
  40f458:	9d06      	ldr	r5, [sp, #24]
  40f45a:	f10a 0301 	add.w	r3, sl, #1
  40f45e:	702b      	strb	r3, [r5, #0]
  40f460:	4635      	mov	r5, r6
  40f462:	9e06      	ldr	r6, [sp, #24]
  40f464:	f106 0b01 	add.w	fp, r6, #1
  40f468:	463e      	mov	r6, r7
  40f46a:	e49c      	b.n	40eda6 <_dtoa_r+0x56e>
  40f46c:	4635      	mov	r5, r6
  40f46e:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40f472:	463e      	mov	r6, r7
  40f474:	e47b      	b.n	40ed6e <_dtoa_r+0x536>
  40f476:	f04f 0800 	mov.w	r8, #0
  40f47a:	4646      	mov	r6, r8
  40f47c:	e70c      	b.n	40f298 <_dtoa_r+0xa60>
  40f47e:	4977      	ldr	r1, [pc, #476]	; (40f65c <_dtoa_r+0xe24>)
  40f480:	f108 35ff 	add.w	r5, r8, #4294967295
  40f484:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  40f488:	4632      	mov	r2, r6
  40f48a:	463b      	mov	r3, r7
  40f48c:	e9d1 0100 	ldrd	r0, r1, [r1]
  40f490:	9510      	str	r5, [sp, #64]	; 0x40
  40f492:	f7fa fc9f 	bl	409dd4 <__aeabi_dmul>
  40f496:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40f49a:	4659      	mov	r1, fp
  40f49c:	4650      	mov	r0, sl
  40f49e:	f7fa ff33 	bl	40a308 <__aeabi_d2iz>
  40f4a2:	4605      	mov	r5, r0
  40f4a4:	f7fa fc30 	bl	409d08 <__aeabi_i2d>
  40f4a8:	4602      	mov	r2, r0
  40f4aa:	460b      	mov	r3, r1
  40f4ac:	4650      	mov	r0, sl
  40f4ae:	4659      	mov	r1, fp
  40f4b0:	f7fa fadc 	bl	409a6c <__aeabi_dsub>
  40f4b4:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  40f4b8:	3530      	adds	r5, #48	; 0x30
  40f4ba:	f1b8 0f01 	cmp.w	r8, #1
  40f4be:	4606      	mov	r6, r0
  40f4c0:	460f      	mov	r7, r1
  40f4c2:	f88e 5000 	strb.w	r5, [lr]
  40f4c6:	f10e 0b01 	add.w	fp, lr, #1
  40f4ca:	d01e      	beq.n	40f50a <_dtoa_r+0xcd2>
  40f4cc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40f4ce:	1e6b      	subs	r3, r5, #1
  40f4d0:	eb03 0a08 	add.w	sl, r3, r8
  40f4d4:	2200      	movs	r2, #0
  40f4d6:	4b63      	ldr	r3, [pc, #396]	; (40f664 <_dtoa_r+0xe2c>)
  40f4d8:	f7fa fc7c 	bl	409dd4 <__aeabi_dmul>
  40f4dc:	460f      	mov	r7, r1
  40f4de:	4606      	mov	r6, r0
  40f4e0:	f7fa ff12 	bl	40a308 <__aeabi_d2iz>
  40f4e4:	4680      	mov	r8, r0
  40f4e6:	f7fa fc0f 	bl	409d08 <__aeabi_i2d>
  40f4ea:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40f4ee:	4602      	mov	r2, r0
  40f4f0:	460b      	mov	r3, r1
  40f4f2:	4630      	mov	r0, r6
  40f4f4:	4639      	mov	r1, r7
  40f4f6:	f7fa fab9 	bl	409a6c <__aeabi_dsub>
  40f4fa:	f805 8f01 	strb.w	r8, [r5, #1]!
  40f4fe:	4555      	cmp	r5, sl
  40f500:	d1e8      	bne.n	40f4d4 <_dtoa_r+0xc9c>
  40f502:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40f504:	4606      	mov	r6, r0
  40f506:	460f      	mov	r7, r1
  40f508:	44ab      	add	fp, r5
  40f50a:	2200      	movs	r2, #0
  40f50c:	4b56      	ldr	r3, [pc, #344]	; (40f668 <_dtoa_r+0xe30>)
  40f50e:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  40f512:	f7fa faad 	bl	409a70 <__adddf3>
  40f516:	4632      	mov	r2, r6
  40f518:	463b      	mov	r3, r7
  40f51a:	f7fa fecd 	bl	40a2b8 <__aeabi_dcmplt>
  40f51e:	2800      	cmp	r0, #0
  40f520:	d04d      	beq.n	40f5be <_dtoa_r+0xd86>
  40f522:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40f524:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40f526:	9607      	str	r6, [sp, #28]
  40f528:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40f52c:	f7ff bb4a 	b.w	40ebc4 <_dtoa_r+0x38c>
  40f530:	9e08      	ldr	r6, [sp, #32]
  40f532:	2300      	movs	r3, #0
  40f534:	ebc9 0506 	rsb	r5, r9, r6
  40f538:	f7ff bb75 	b.w	40ec26 <_dtoa_r+0x3ee>
  40f53c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40f53e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40f540:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40f544:	9d08      	ldr	r5, [sp, #32]
  40f546:	f7ff bb6e 	b.w	40ec26 <_dtoa_r+0x3ee>
  40f54a:	4657      	mov	r7, sl
  40f54c:	f7ff bbb8 	b.w	40ecc0 <_dtoa_r+0x488>
  40f550:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40f554:	f04f 0802 	mov.w	r8, #2
  40f558:	e54a      	b.n	40eff0 <_dtoa_r+0x7b8>
  40f55a:	f1b9 0f00 	cmp.w	r9, #0
  40f55e:	f43f aeae 	beq.w	40f2be <_dtoa_r+0xa86>
  40f562:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  40f564:	2e00      	cmp	r6, #0
  40f566:	f77f af28 	ble.w	40f3ba <_dtoa_r+0xb82>
  40f56a:	2200      	movs	r2, #0
  40f56c:	4b3d      	ldr	r3, [pc, #244]	; (40f664 <_dtoa_r+0xe2c>)
  40f56e:	4650      	mov	r0, sl
  40f570:	4659      	mov	r1, fp
  40f572:	f7fa fc2f 	bl	409dd4 <__aeabi_dmul>
  40f576:	4682      	mov	sl, r0
  40f578:	f108 0001 	add.w	r0, r8, #1
  40f57c:	468b      	mov	fp, r1
  40f57e:	f7fa fbc3 	bl	409d08 <__aeabi_i2d>
  40f582:	4602      	mov	r2, r0
  40f584:	460b      	mov	r3, r1
  40f586:	4650      	mov	r0, sl
  40f588:	4659      	mov	r1, fp
  40f58a:	f7fa fc23 	bl	409dd4 <__aeabi_dmul>
  40f58e:	2200      	movs	r2, #0
  40f590:	4b36      	ldr	r3, [pc, #216]	; (40f66c <_dtoa_r+0xe34>)
  40f592:	f7fa fa6d 	bl	409a70 <__adddf3>
  40f596:	9d07      	ldr	r5, [sp, #28]
  40f598:	4606      	mov	r6, r0
  40f59a:	3d01      	subs	r5, #1
  40f59c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40f5a0:	9517      	str	r5, [sp, #92]	; 0x5c
  40f5a2:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  40f5a6:	e543      	b.n	40f030 <_dtoa_r+0x7f8>
  40f5a8:	4635      	mov	r5, r6
  40f5aa:	9b06      	ldr	r3, [sp, #24]
  40f5ac:	9e06      	ldr	r6, [sp, #24]
  40f5ae:	2239      	movs	r2, #57	; 0x39
  40f5b0:	7032      	strb	r2, [r6, #0]
  40f5b2:	f103 0b01 	add.w	fp, r3, #1
  40f5b6:	463e      	mov	r6, r7
  40f5b8:	9909      	ldr	r1, [sp, #36]	; 0x24
  40f5ba:	f7ff bbee 	b.w	40ed9a <_dtoa_r+0x562>
  40f5be:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  40f5c2:	2000      	movs	r0, #0
  40f5c4:	4928      	ldr	r1, [pc, #160]	; (40f668 <_dtoa_r+0xe30>)
  40f5c6:	f7fa fa51 	bl	409a6c <__aeabi_dsub>
  40f5ca:	4632      	mov	r2, r6
  40f5cc:	463b      	mov	r3, r7
  40f5ce:	f7fa fe91 	bl	40a2f4 <__aeabi_dcmpgt>
  40f5d2:	2800      	cmp	r0, #0
  40f5d4:	f43f aef1 	beq.w	40f3ba <_dtoa_r+0xb82>
  40f5d8:	465b      	mov	r3, fp
  40f5da:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40f5de:	469b      	mov	fp, r3
  40f5e0:	2a30      	cmp	r2, #48	; 0x30
  40f5e2:	f103 33ff 	add.w	r3, r3, #4294967295
  40f5e6:	d0f8      	beq.n	40f5da <_dtoa_r+0xda2>
  40f5e8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  40f5ea:	9507      	str	r5, [sp, #28]
  40f5ec:	f7ff baf1 	b.w	40ebd2 <_dtoa_r+0x39a>
  40f5f0:	4645      	mov	r5, r8
  40f5f2:	4654      	mov	r4, sl
  40f5f4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40f5f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40f5f8:	9607      	str	r6, [sp, #28]
  40f5fa:	f7ff bae3 	b.w	40ebc4 <_dtoa_r+0x38c>
  40f5fe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40f602:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40f606:	d0cf      	beq.n	40f5a8 <_dtoa_r+0xd70>
  40f608:	9b03      	ldr	r3, [sp, #12]
  40f60a:	4635      	mov	r5, r6
  40f60c:	2b00      	cmp	r3, #0
  40f60e:	9e06      	ldr	r6, [sp, #24]
  40f610:	bfc8      	it	gt
  40f612:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  40f616:	f886 a000 	strb.w	sl, [r6]
  40f61a:	f106 0b01 	add.w	fp, r6, #1
  40f61e:	463e      	mov	r6, r7
  40f620:	f7ff bbc1 	b.w	40eda6 <_dtoa_r+0x56e>
  40f624:	f47f aea7 	bne.w	40f376 <_dtoa_r+0xb3e>
  40f628:	f01a 0f01 	tst.w	sl, #1
  40f62c:	f43f aea3 	beq.w	40f376 <_dtoa_r+0xb3e>
  40f630:	e69b      	b.n	40f36a <_dtoa_r+0xb32>
  40f632:	4631      	mov	r1, r6
  40f634:	4620      	mov	r0, r4
  40f636:	220a      	movs	r2, #10
  40f638:	2300      	movs	r3, #0
  40f63a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40f63e:	f001 fc4d 	bl	410edc <__multadd>
  40f642:	4606      	mov	r6, r0
  40f644:	f7ff bb6a 	b.w	40ed1c <_dtoa_r+0x4e4>
  40f648:	f04f 0802 	mov.w	r8, #2
  40f64c:	e4d0      	b.n	40eff0 <_dtoa_r+0x7b8>
  40f64e:	f43f ab50 	beq.w	40ecf2 <_dtoa_r+0x4ba>
  40f652:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  40f656:	f7ff bbe0 	b.w	40ee1a <_dtoa_r+0x5e2>
  40f65a:	bf00      	nop
  40f65c:	00413698 	.word	0x00413698
  40f660:	00413760 	.word	0x00413760
  40f664:	40240000 	.word	0x40240000
  40f668:	3fe00000 	.word	0x3fe00000
  40f66c:	401c0000 	.word	0x401c0000

0040f670 <__sflush_r>:
  40f670:	898b      	ldrh	r3, [r1, #12]
  40f672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40f676:	b29a      	uxth	r2, r3
  40f678:	460d      	mov	r5, r1
  40f67a:	0711      	lsls	r1, r2, #28
  40f67c:	4680      	mov	r8, r0
  40f67e:	d43c      	bmi.n	40f6fa <__sflush_r+0x8a>
  40f680:	686a      	ldr	r2, [r5, #4]
  40f682:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40f686:	2a00      	cmp	r2, #0
  40f688:	81ab      	strh	r3, [r5, #12]
  40f68a:	dd59      	ble.n	40f740 <__sflush_r+0xd0>
  40f68c:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40f68e:	2c00      	cmp	r4, #0
  40f690:	d04b      	beq.n	40f72a <__sflush_r+0xba>
  40f692:	b29b      	uxth	r3, r3
  40f694:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40f698:	2100      	movs	r1, #0
  40f69a:	b292      	uxth	r2, r2
  40f69c:	f8d8 6000 	ldr.w	r6, [r8]
  40f6a0:	f8c8 1000 	str.w	r1, [r8]
  40f6a4:	2a00      	cmp	r2, #0
  40f6a6:	d04f      	beq.n	40f748 <__sflush_r+0xd8>
  40f6a8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40f6aa:	075f      	lsls	r7, r3, #29
  40f6ac:	d505      	bpl.n	40f6ba <__sflush_r+0x4a>
  40f6ae:	6869      	ldr	r1, [r5, #4]
  40f6b0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40f6b2:	1a52      	subs	r2, r2, r1
  40f6b4:	b10b      	cbz	r3, 40f6ba <__sflush_r+0x4a>
  40f6b6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40f6b8:	1ad2      	subs	r2, r2, r3
  40f6ba:	4640      	mov	r0, r8
  40f6bc:	69e9      	ldr	r1, [r5, #28]
  40f6be:	2300      	movs	r3, #0
  40f6c0:	47a0      	blx	r4
  40f6c2:	1c44      	adds	r4, r0, #1
  40f6c4:	d04a      	beq.n	40f75c <__sflush_r+0xec>
  40f6c6:	89ab      	ldrh	r3, [r5, #12]
  40f6c8:	692a      	ldr	r2, [r5, #16]
  40f6ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40f6ce:	b29b      	uxth	r3, r3
  40f6d0:	2100      	movs	r1, #0
  40f6d2:	602a      	str	r2, [r5, #0]
  40f6d4:	04da      	lsls	r2, r3, #19
  40f6d6:	81ab      	strh	r3, [r5, #12]
  40f6d8:	6069      	str	r1, [r5, #4]
  40f6da:	d44c      	bmi.n	40f776 <__sflush_r+0x106>
  40f6dc:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40f6de:	f8c8 6000 	str.w	r6, [r8]
  40f6e2:	b311      	cbz	r1, 40f72a <__sflush_r+0xba>
  40f6e4:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40f6e8:	4299      	cmp	r1, r3
  40f6ea:	d002      	beq.n	40f6f2 <__sflush_r+0x82>
  40f6ec:	4640      	mov	r0, r8
  40f6ee:	f000 f9c3 	bl	40fa78 <_free_r>
  40f6f2:	2000      	movs	r0, #0
  40f6f4:	6328      	str	r0, [r5, #48]	; 0x30
  40f6f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f6fa:	692e      	ldr	r6, [r5, #16]
  40f6fc:	b1ae      	cbz	r6, 40f72a <__sflush_r+0xba>
  40f6fe:	0791      	lsls	r1, r2, #30
  40f700:	682c      	ldr	r4, [r5, #0]
  40f702:	bf0c      	ite	eq
  40f704:	696b      	ldreq	r3, [r5, #20]
  40f706:	2300      	movne	r3, #0
  40f708:	602e      	str	r6, [r5, #0]
  40f70a:	1ba4      	subs	r4, r4, r6
  40f70c:	60ab      	str	r3, [r5, #8]
  40f70e:	e00a      	b.n	40f726 <__sflush_r+0xb6>
  40f710:	4632      	mov	r2, r6
  40f712:	4623      	mov	r3, r4
  40f714:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40f716:	4640      	mov	r0, r8
  40f718:	69e9      	ldr	r1, [r5, #28]
  40f71a:	47b8      	blx	r7
  40f71c:	2800      	cmp	r0, #0
  40f71e:	ebc0 0404 	rsb	r4, r0, r4
  40f722:	4406      	add	r6, r0
  40f724:	dd04      	ble.n	40f730 <__sflush_r+0xc0>
  40f726:	2c00      	cmp	r4, #0
  40f728:	dcf2      	bgt.n	40f710 <__sflush_r+0xa0>
  40f72a:	2000      	movs	r0, #0
  40f72c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f730:	89ab      	ldrh	r3, [r5, #12]
  40f732:	f04f 30ff 	mov.w	r0, #4294967295
  40f736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40f73a:	81ab      	strh	r3, [r5, #12]
  40f73c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f740:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40f742:	2a00      	cmp	r2, #0
  40f744:	dca2      	bgt.n	40f68c <__sflush_r+0x1c>
  40f746:	e7f0      	b.n	40f72a <__sflush_r+0xba>
  40f748:	2301      	movs	r3, #1
  40f74a:	4640      	mov	r0, r8
  40f74c:	69e9      	ldr	r1, [r5, #28]
  40f74e:	47a0      	blx	r4
  40f750:	1c43      	adds	r3, r0, #1
  40f752:	4602      	mov	r2, r0
  40f754:	d01e      	beq.n	40f794 <__sflush_r+0x124>
  40f756:	89ab      	ldrh	r3, [r5, #12]
  40f758:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40f75a:	e7a6      	b.n	40f6aa <__sflush_r+0x3a>
  40f75c:	f8d8 3000 	ldr.w	r3, [r8]
  40f760:	b95b      	cbnz	r3, 40f77a <__sflush_r+0x10a>
  40f762:	89aa      	ldrh	r2, [r5, #12]
  40f764:	6929      	ldr	r1, [r5, #16]
  40f766:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  40f76a:	b292      	uxth	r2, r2
  40f76c:	606b      	str	r3, [r5, #4]
  40f76e:	04d3      	lsls	r3, r2, #19
  40f770:	81aa      	strh	r2, [r5, #12]
  40f772:	6029      	str	r1, [r5, #0]
  40f774:	d5b2      	bpl.n	40f6dc <__sflush_r+0x6c>
  40f776:	6528      	str	r0, [r5, #80]	; 0x50
  40f778:	e7b0      	b.n	40f6dc <__sflush_r+0x6c>
  40f77a:	2b1d      	cmp	r3, #29
  40f77c:	d001      	beq.n	40f782 <__sflush_r+0x112>
  40f77e:	2b16      	cmp	r3, #22
  40f780:	d113      	bne.n	40f7aa <__sflush_r+0x13a>
  40f782:	89a9      	ldrh	r1, [r5, #12]
  40f784:	692b      	ldr	r3, [r5, #16]
  40f786:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40f78a:	2200      	movs	r2, #0
  40f78c:	81a9      	strh	r1, [r5, #12]
  40f78e:	602b      	str	r3, [r5, #0]
  40f790:	606a      	str	r2, [r5, #4]
  40f792:	e7a3      	b.n	40f6dc <__sflush_r+0x6c>
  40f794:	f8d8 3000 	ldr.w	r3, [r8]
  40f798:	2b00      	cmp	r3, #0
  40f79a:	d0dc      	beq.n	40f756 <__sflush_r+0xe6>
  40f79c:	2b1d      	cmp	r3, #29
  40f79e:	d001      	beq.n	40f7a4 <__sflush_r+0x134>
  40f7a0:	2b16      	cmp	r3, #22
  40f7a2:	d1c5      	bne.n	40f730 <__sflush_r+0xc0>
  40f7a4:	f8c8 6000 	str.w	r6, [r8]
  40f7a8:	e7bf      	b.n	40f72a <__sflush_r+0xba>
  40f7aa:	89ab      	ldrh	r3, [r5, #12]
  40f7ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40f7b0:	81ab      	strh	r3, [r5, #12]
  40f7b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f7b6:	bf00      	nop

0040f7b8 <_fflush_r>:
  40f7b8:	b510      	push	{r4, lr}
  40f7ba:	4604      	mov	r4, r0
  40f7bc:	b082      	sub	sp, #8
  40f7be:	b108      	cbz	r0, 40f7c4 <_fflush_r+0xc>
  40f7c0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40f7c2:	b153      	cbz	r3, 40f7da <_fflush_r+0x22>
  40f7c4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40f7c8:	b908      	cbnz	r0, 40f7ce <_fflush_r+0x16>
  40f7ca:	b002      	add	sp, #8
  40f7cc:	bd10      	pop	{r4, pc}
  40f7ce:	4620      	mov	r0, r4
  40f7d0:	b002      	add	sp, #8
  40f7d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40f7d6:	f7ff bf4b 	b.w	40f670 <__sflush_r>
  40f7da:	9101      	str	r1, [sp, #4]
  40f7dc:	f000 f808 	bl	40f7f0 <__sinit>
  40f7e0:	9901      	ldr	r1, [sp, #4]
  40f7e2:	e7ef      	b.n	40f7c4 <_fflush_r+0xc>

0040f7e4 <_cleanup_r>:
  40f7e4:	4901      	ldr	r1, [pc, #4]	; (40f7ec <_cleanup_r+0x8>)
  40f7e6:	f000 bb9f 	b.w	40ff28 <_fwalk>
  40f7ea:	bf00      	nop
  40f7ec:	00411fc1 	.word	0x00411fc1

0040f7f0 <__sinit>:
  40f7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40f7f4:	6b84      	ldr	r4, [r0, #56]	; 0x38
  40f7f6:	b083      	sub	sp, #12
  40f7f8:	4607      	mov	r7, r0
  40f7fa:	2c00      	cmp	r4, #0
  40f7fc:	d165      	bne.n	40f8ca <__sinit+0xda>
  40f7fe:	687d      	ldr	r5, [r7, #4]
  40f800:	4833      	ldr	r0, [pc, #204]	; (40f8d0 <__sinit+0xe0>)
  40f802:	2304      	movs	r3, #4
  40f804:	2103      	movs	r1, #3
  40f806:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  40f80a:	63f8      	str	r0, [r7, #60]	; 0x3c
  40f80c:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  40f810:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  40f814:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  40f818:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40f81c:	81ab      	strh	r3, [r5, #12]
  40f81e:	602c      	str	r4, [r5, #0]
  40f820:	606c      	str	r4, [r5, #4]
  40f822:	60ac      	str	r4, [r5, #8]
  40f824:	666c      	str	r4, [r5, #100]	; 0x64
  40f826:	81ec      	strh	r4, [r5, #14]
  40f828:	612c      	str	r4, [r5, #16]
  40f82a:	616c      	str	r4, [r5, #20]
  40f82c:	61ac      	str	r4, [r5, #24]
  40f82e:	4621      	mov	r1, r4
  40f830:	2208      	movs	r2, #8
  40f832:	f7fb f9c3 	bl	40abbc <memset>
  40f836:	f8df b09c 	ldr.w	fp, [pc, #156]	; 40f8d4 <__sinit+0xe4>
  40f83a:	68be      	ldr	r6, [r7, #8]
  40f83c:	f8df a098 	ldr.w	sl, [pc, #152]	; 40f8d8 <__sinit+0xe8>
  40f840:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40f8dc <__sinit+0xec>
  40f844:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40f8e0 <__sinit+0xf0>
  40f848:	2301      	movs	r3, #1
  40f84a:	2209      	movs	r2, #9
  40f84c:	61ed      	str	r5, [r5, #28]
  40f84e:	f8c5 b020 	str.w	fp, [r5, #32]
  40f852:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40f856:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40f85a:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40f85e:	4621      	mov	r1, r4
  40f860:	81f3      	strh	r3, [r6, #14]
  40f862:	81b2      	strh	r2, [r6, #12]
  40f864:	6034      	str	r4, [r6, #0]
  40f866:	6074      	str	r4, [r6, #4]
  40f868:	60b4      	str	r4, [r6, #8]
  40f86a:	6674      	str	r4, [r6, #100]	; 0x64
  40f86c:	6134      	str	r4, [r6, #16]
  40f86e:	6174      	str	r4, [r6, #20]
  40f870:	61b4      	str	r4, [r6, #24]
  40f872:	2208      	movs	r2, #8
  40f874:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40f878:	9301      	str	r3, [sp, #4]
  40f87a:	f7fb f99f 	bl	40abbc <memset>
  40f87e:	68fd      	ldr	r5, [r7, #12]
  40f880:	2012      	movs	r0, #18
  40f882:	2202      	movs	r2, #2
  40f884:	61f6      	str	r6, [r6, #28]
  40f886:	f8c6 b020 	str.w	fp, [r6, #32]
  40f88a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40f88e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40f892:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40f896:	4621      	mov	r1, r4
  40f898:	81a8      	strh	r0, [r5, #12]
  40f89a:	81ea      	strh	r2, [r5, #14]
  40f89c:	602c      	str	r4, [r5, #0]
  40f89e:	606c      	str	r4, [r5, #4]
  40f8a0:	60ac      	str	r4, [r5, #8]
  40f8a2:	666c      	str	r4, [r5, #100]	; 0x64
  40f8a4:	612c      	str	r4, [r5, #16]
  40f8a6:	616c      	str	r4, [r5, #20]
  40f8a8:	61ac      	str	r4, [r5, #24]
  40f8aa:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40f8ae:	2208      	movs	r2, #8
  40f8b0:	f7fb f984 	bl	40abbc <memset>
  40f8b4:	9b01      	ldr	r3, [sp, #4]
  40f8b6:	61ed      	str	r5, [r5, #28]
  40f8b8:	f8c5 b020 	str.w	fp, [r5, #32]
  40f8bc:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40f8c0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40f8c4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40f8c8:	63bb      	str	r3, [r7, #56]	; 0x38
  40f8ca:	b003      	add	sp, #12
  40f8cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f8d0:	0040f7e5 	.word	0x0040f7e5
  40f8d4:	00411b55 	.word	0x00411b55
  40f8d8:	00411b79 	.word	0x00411b79
  40f8dc:	00411bb1 	.word	0x00411bb1
  40f8e0:	00411bd1 	.word	0x00411bd1

0040f8e4 <__sfp_lock_acquire>:
  40f8e4:	4770      	bx	lr
  40f8e6:	bf00      	nop

0040f8e8 <__sfp_lock_release>:
  40f8e8:	4770      	bx	lr
  40f8ea:	bf00      	nop

0040f8ec <__libc_fini_array>:
  40f8ec:	b538      	push	{r3, r4, r5, lr}
  40f8ee:	4d09      	ldr	r5, [pc, #36]	; (40f914 <__libc_fini_array+0x28>)
  40f8f0:	4c09      	ldr	r4, [pc, #36]	; (40f918 <__libc_fini_array+0x2c>)
  40f8f2:	1b64      	subs	r4, r4, r5
  40f8f4:	10a4      	asrs	r4, r4, #2
  40f8f6:	bf18      	it	ne
  40f8f8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  40f8fc:	d005      	beq.n	40f90a <__libc_fini_array+0x1e>
  40f8fe:	3c01      	subs	r4, #1
  40f900:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40f904:	4798      	blx	r3
  40f906:	2c00      	cmp	r4, #0
  40f908:	d1f9      	bne.n	40f8fe <__libc_fini_array+0x12>
  40f90a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40f90e:	f003 bf4b 	b.w	4137a8 <_fini>
  40f912:	bf00      	nop
  40f914:	004137b4 	.word	0x004137b4
  40f918:	004137b8 	.word	0x004137b8

0040f91c <_fputwc_r>:
  40f91c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40f920:	8993      	ldrh	r3, [r2, #12]
  40f922:	460f      	mov	r7, r1
  40f924:	0499      	lsls	r1, r3, #18
  40f926:	b082      	sub	sp, #8
  40f928:	4614      	mov	r4, r2
  40f92a:	4680      	mov	r8, r0
  40f92c:	d406      	bmi.n	40f93c <_fputwc_r+0x20>
  40f92e:	6e52      	ldr	r2, [r2, #100]	; 0x64
  40f930:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40f934:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40f938:	81a3      	strh	r3, [r4, #12]
  40f93a:	6662      	str	r2, [r4, #100]	; 0x64
  40f93c:	f000 fecc 	bl	4106d8 <__locale_mb_cur_max>
  40f940:	2801      	cmp	r0, #1
  40f942:	d03e      	beq.n	40f9c2 <_fputwc_r+0xa6>
  40f944:	463a      	mov	r2, r7
  40f946:	4640      	mov	r0, r8
  40f948:	a901      	add	r1, sp, #4
  40f94a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40f94e:	f002 fa17 	bl	411d80 <_wcrtomb_r>
  40f952:	1c42      	adds	r2, r0, #1
  40f954:	4606      	mov	r6, r0
  40f956:	d02d      	beq.n	40f9b4 <_fputwc_r+0x98>
  40f958:	2800      	cmp	r0, #0
  40f95a:	d03a      	beq.n	40f9d2 <_fputwc_r+0xb6>
  40f95c:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40f960:	2500      	movs	r5, #0
  40f962:	e009      	b.n	40f978 <_fputwc_r+0x5c>
  40f964:	6823      	ldr	r3, [r4, #0]
  40f966:	7019      	strb	r1, [r3, #0]
  40f968:	6823      	ldr	r3, [r4, #0]
  40f96a:	3301      	adds	r3, #1
  40f96c:	6023      	str	r3, [r4, #0]
  40f96e:	3501      	adds	r5, #1
  40f970:	42b5      	cmp	r5, r6
  40f972:	d22e      	bcs.n	40f9d2 <_fputwc_r+0xb6>
  40f974:	ab01      	add	r3, sp, #4
  40f976:	5ce9      	ldrb	r1, [r5, r3]
  40f978:	68a3      	ldr	r3, [r4, #8]
  40f97a:	3b01      	subs	r3, #1
  40f97c:	2b00      	cmp	r3, #0
  40f97e:	60a3      	str	r3, [r4, #8]
  40f980:	daf0      	bge.n	40f964 <_fputwc_r+0x48>
  40f982:	69a2      	ldr	r2, [r4, #24]
  40f984:	4293      	cmp	r3, r2
  40f986:	db06      	blt.n	40f996 <_fputwc_r+0x7a>
  40f988:	6823      	ldr	r3, [r4, #0]
  40f98a:	7019      	strb	r1, [r3, #0]
  40f98c:	6823      	ldr	r3, [r4, #0]
  40f98e:	7819      	ldrb	r1, [r3, #0]
  40f990:	3301      	adds	r3, #1
  40f992:	290a      	cmp	r1, #10
  40f994:	d1ea      	bne.n	40f96c <_fputwc_r+0x50>
  40f996:	4640      	mov	r0, r8
  40f998:	4622      	mov	r2, r4
  40f99a:	f002 f99d 	bl	411cd8 <__swbuf_r>
  40f99e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  40f9a2:	4258      	negs	r0, r3
  40f9a4:	4158      	adcs	r0, r3
  40f9a6:	2800      	cmp	r0, #0
  40f9a8:	d0e1      	beq.n	40f96e <_fputwc_r+0x52>
  40f9aa:	f04f 30ff 	mov.w	r0, #4294967295
  40f9ae:	b002      	add	sp, #8
  40f9b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f9b4:	89a3      	ldrh	r3, [r4, #12]
  40f9b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40f9ba:	81a3      	strh	r3, [r4, #12]
  40f9bc:	b002      	add	sp, #8
  40f9be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f9c2:	1e7b      	subs	r3, r7, #1
  40f9c4:	2bfe      	cmp	r3, #254	; 0xfe
  40f9c6:	d8bd      	bhi.n	40f944 <_fputwc_r+0x28>
  40f9c8:	b2f9      	uxtb	r1, r7
  40f9ca:	4606      	mov	r6, r0
  40f9cc:	f88d 1004 	strb.w	r1, [sp, #4]
  40f9d0:	e7c6      	b.n	40f960 <_fputwc_r+0x44>
  40f9d2:	4638      	mov	r0, r7
  40f9d4:	b002      	add	sp, #8
  40f9d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f9da:	bf00      	nop

0040f9dc <_malloc_trim_r>:
  40f9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40f9de:	4d23      	ldr	r5, [pc, #140]	; (40fa6c <_malloc_trim_r+0x90>)
  40f9e0:	460f      	mov	r7, r1
  40f9e2:	4604      	mov	r4, r0
  40f9e4:	f001 fa46 	bl	410e74 <__malloc_lock>
  40f9e8:	68ab      	ldr	r3, [r5, #8]
  40f9ea:	685e      	ldr	r6, [r3, #4]
  40f9ec:	f026 0603 	bic.w	r6, r6, #3
  40f9f0:	1bf1      	subs	r1, r6, r7
  40f9f2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40f9f6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40f9fa:	f021 010f 	bic.w	r1, r1, #15
  40f9fe:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  40fa02:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  40fa06:	db07      	blt.n	40fa18 <_malloc_trim_r+0x3c>
  40fa08:	4620      	mov	r0, r4
  40fa0a:	2100      	movs	r1, #0
  40fa0c:	f002 f88c 	bl	411b28 <_sbrk_r>
  40fa10:	68ab      	ldr	r3, [r5, #8]
  40fa12:	4433      	add	r3, r6
  40fa14:	4298      	cmp	r0, r3
  40fa16:	d004      	beq.n	40fa22 <_malloc_trim_r+0x46>
  40fa18:	4620      	mov	r0, r4
  40fa1a:	f001 fa2d 	bl	410e78 <__malloc_unlock>
  40fa1e:	2000      	movs	r0, #0
  40fa20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40fa22:	4620      	mov	r0, r4
  40fa24:	4279      	negs	r1, r7
  40fa26:	f002 f87f 	bl	411b28 <_sbrk_r>
  40fa2a:	3001      	adds	r0, #1
  40fa2c:	d00d      	beq.n	40fa4a <_malloc_trim_r+0x6e>
  40fa2e:	4b10      	ldr	r3, [pc, #64]	; (40fa70 <_malloc_trim_r+0x94>)
  40fa30:	68aa      	ldr	r2, [r5, #8]
  40fa32:	6819      	ldr	r1, [r3, #0]
  40fa34:	1bf6      	subs	r6, r6, r7
  40fa36:	f046 0601 	orr.w	r6, r6, #1
  40fa3a:	4620      	mov	r0, r4
  40fa3c:	1bc9      	subs	r1, r1, r7
  40fa3e:	6056      	str	r6, [r2, #4]
  40fa40:	6019      	str	r1, [r3, #0]
  40fa42:	f001 fa19 	bl	410e78 <__malloc_unlock>
  40fa46:	2001      	movs	r0, #1
  40fa48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40fa4a:	4620      	mov	r0, r4
  40fa4c:	2100      	movs	r1, #0
  40fa4e:	f002 f86b 	bl	411b28 <_sbrk_r>
  40fa52:	68ab      	ldr	r3, [r5, #8]
  40fa54:	1ac2      	subs	r2, r0, r3
  40fa56:	2a0f      	cmp	r2, #15
  40fa58:	ddde      	ble.n	40fa18 <_malloc_trim_r+0x3c>
  40fa5a:	4d06      	ldr	r5, [pc, #24]	; (40fa74 <_malloc_trim_r+0x98>)
  40fa5c:	4904      	ldr	r1, [pc, #16]	; (40fa70 <_malloc_trim_r+0x94>)
  40fa5e:	682d      	ldr	r5, [r5, #0]
  40fa60:	f042 0201 	orr.w	r2, r2, #1
  40fa64:	1b40      	subs	r0, r0, r5
  40fa66:	605a      	str	r2, [r3, #4]
  40fa68:	6008      	str	r0, [r1, #0]
  40fa6a:	e7d5      	b.n	40fa18 <_malloc_trim_r+0x3c>
  40fa6c:	200005d8 	.word	0x200005d8
  40fa70:	20003f14 	.word	0x20003f14
  40fa74:	200009e4 	.word	0x200009e4

0040fa78 <_free_r>:
  40fa78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40fa7c:	460d      	mov	r5, r1
  40fa7e:	4606      	mov	r6, r0
  40fa80:	2900      	cmp	r1, #0
  40fa82:	d055      	beq.n	40fb30 <_free_r+0xb8>
  40fa84:	f001 f9f6 	bl	410e74 <__malloc_lock>
  40fa88:	f855 1c04 	ldr.w	r1, [r5, #-4]
  40fa8c:	f8df c170 	ldr.w	ip, [pc, #368]	; 40fc00 <_free_r+0x188>
  40fa90:	f1a5 0408 	sub.w	r4, r5, #8
  40fa94:	f021 0301 	bic.w	r3, r1, #1
  40fa98:	18e2      	adds	r2, r4, r3
  40fa9a:	f8dc 0008 	ldr.w	r0, [ip, #8]
  40fa9e:	6857      	ldr	r7, [r2, #4]
  40faa0:	4290      	cmp	r0, r2
  40faa2:	f027 0703 	bic.w	r7, r7, #3
  40faa6:	d068      	beq.n	40fb7a <_free_r+0x102>
  40faa8:	f011 0101 	ands.w	r1, r1, #1
  40faac:	6057      	str	r7, [r2, #4]
  40faae:	d032      	beq.n	40fb16 <_free_r+0x9e>
  40fab0:	2100      	movs	r1, #0
  40fab2:	19d0      	adds	r0, r2, r7
  40fab4:	6840      	ldr	r0, [r0, #4]
  40fab6:	07c0      	lsls	r0, r0, #31
  40fab8:	d406      	bmi.n	40fac8 <_free_r+0x50>
  40faba:	443b      	add	r3, r7
  40fabc:	6890      	ldr	r0, [r2, #8]
  40fabe:	2900      	cmp	r1, #0
  40fac0:	d04d      	beq.n	40fb5e <_free_r+0xe6>
  40fac2:	68d2      	ldr	r2, [r2, #12]
  40fac4:	60c2      	str	r2, [r0, #12]
  40fac6:	6090      	str	r0, [r2, #8]
  40fac8:	f043 0201 	orr.w	r2, r3, #1
  40facc:	6062      	str	r2, [r4, #4]
  40face:	50e3      	str	r3, [r4, r3]
  40fad0:	b9e1      	cbnz	r1, 40fb0c <_free_r+0x94>
  40fad2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40fad6:	d32d      	bcc.n	40fb34 <_free_r+0xbc>
  40fad8:	0a5a      	lsrs	r2, r3, #9
  40fada:	2a04      	cmp	r2, #4
  40fadc:	d869      	bhi.n	40fbb2 <_free_r+0x13a>
  40fade:	0998      	lsrs	r0, r3, #6
  40fae0:	3038      	adds	r0, #56	; 0x38
  40fae2:	0041      	lsls	r1, r0, #1
  40fae4:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  40fae8:	f8dc 2008 	ldr.w	r2, [ip, #8]
  40faec:	4944      	ldr	r1, [pc, #272]	; (40fc00 <_free_r+0x188>)
  40faee:	4562      	cmp	r2, ip
  40faf0:	d065      	beq.n	40fbbe <_free_r+0x146>
  40faf2:	6851      	ldr	r1, [r2, #4]
  40faf4:	f021 0103 	bic.w	r1, r1, #3
  40faf8:	428b      	cmp	r3, r1
  40fafa:	d202      	bcs.n	40fb02 <_free_r+0x8a>
  40fafc:	6892      	ldr	r2, [r2, #8]
  40fafe:	4594      	cmp	ip, r2
  40fb00:	d1f7      	bne.n	40faf2 <_free_r+0x7a>
  40fb02:	68d3      	ldr	r3, [r2, #12]
  40fb04:	60e3      	str	r3, [r4, #12]
  40fb06:	60a2      	str	r2, [r4, #8]
  40fb08:	609c      	str	r4, [r3, #8]
  40fb0a:	60d4      	str	r4, [r2, #12]
  40fb0c:	4630      	mov	r0, r6
  40fb0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40fb12:	f001 b9b1 	b.w	410e78 <__malloc_unlock>
  40fb16:	f855 5c08 	ldr.w	r5, [r5, #-8]
  40fb1a:	f10c 0808 	add.w	r8, ip, #8
  40fb1e:	1b64      	subs	r4, r4, r5
  40fb20:	68a0      	ldr	r0, [r4, #8]
  40fb22:	442b      	add	r3, r5
  40fb24:	4540      	cmp	r0, r8
  40fb26:	d042      	beq.n	40fbae <_free_r+0x136>
  40fb28:	68e5      	ldr	r5, [r4, #12]
  40fb2a:	60c5      	str	r5, [r0, #12]
  40fb2c:	60a8      	str	r0, [r5, #8]
  40fb2e:	e7c0      	b.n	40fab2 <_free_r+0x3a>
  40fb30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40fb34:	08db      	lsrs	r3, r3, #3
  40fb36:	109a      	asrs	r2, r3, #2
  40fb38:	2001      	movs	r0, #1
  40fb3a:	4090      	lsls	r0, r2
  40fb3c:	f8dc 1004 	ldr.w	r1, [ip, #4]
  40fb40:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  40fb44:	689a      	ldr	r2, [r3, #8]
  40fb46:	4301      	orrs	r1, r0
  40fb48:	60a2      	str	r2, [r4, #8]
  40fb4a:	60e3      	str	r3, [r4, #12]
  40fb4c:	f8cc 1004 	str.w	r1, [ip, #4]
  40fb50:	4630      	mov	r0, r6
  40fb52:	609c      	str	r4, [r3, #8]
  40fb54:	60d4      	str	r4, [r2, #12]
  40fb56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40fb5a:	f001 b98d 	b.w	410e78 <__malloc_unlock>
  40fb5e:	4d29      	ldr	r5, [pc, #164]	; (40fc04 <_free_r+0x18c>)
  40fb60:	42a8      	cmp	r0, r5
  40fb62:	d1ae      	bne.n	40fac2 <_free_r+0x4a>
  40fb64:	f043 0201 	orr.w	r2, r3, #1
  40fb68:	f8cc 4014 	str.w	r4, [ip, #20]
  40fb6c:	f8cc 4010 	str.w	r4, [ip, #16]
  40fb70:	60e0      	str	r0, [r4, #12]
  40fb72:	60a0      	str	r0, [r4, #8]
  40fb74:	6062      	str	r2, [r4, #4]
  40fb76:	50e3      	str	r3, [r4, r3]
  40fb78:	e7c8      	b.n	40fb0c <_free_r+0x94>
  40fb7a:	441f      	add	r7, r3
  40fb7c:	07cb      	lsls	r3, r1, #31
  40fb7e:	d407      	bmi.n	40fb90 <_free_r+0x118>
  40fb80:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40fb84:	1a64      	subs	r4, r4, r1
  40fb86:	68e3      	ldr	r3, [r4, #12]
  40fb88:	68a2      	ldr	r2, [r4, #8]
  40fb8a:	440f      	add	r7, r1
  40fb8c:	60d3      	str	r3, [r2, #12]
  40fb8e:	609a      	str	r2, [r3, #8]
  40fb90:	4b1d      	ldr	r3, [pc, #116]	; (40fc08 <_free_r+0x190>)
  40fb92:	f047 0201 	orr.w	r2, r7, #1
  40fb96:	681b      	ldr	r3, [r3, #0]
  40fb98:	6062      	str	r2, [r4, #4]
  40fb9a:	429f      	cmp	r7, r3
  40fb9c:	f8cc 4008 	str.w	r4, [ip, #8]
  40fba0:	d3b4      	bcc.n	40fb0c <_free_r+0x94>
  40fba2:	4b1a      	ldr	r3, [pc, #104]	; (40fc0c <_free_r+0x194>)
  40fba4:	4630      	mov	r0, r6
  40fba6:	6819      	ldr	r1, [r3, #0]
  40fba8:	f7ff ff18 	bl	40f9dc <_malloc_trim_r>
  40fbac:	e7ae      	b.n	40fb0c <_free_r+0x94>
  40fbae:	2101      	movs	r1, #1
  40fbb0:	e77f      	b.n	40fab2 <_free_r+0x3a>
  40fbb2:	2a14      	cmp	r2, #20
  40fbb4:	d80b      	bhi.n	40fbce <_free_r+0x156>
  40fbb6:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  40fbba:	0041      	lsls	r1, r0, #1
  40fbbc:	e792      	b.n	40fae4 <_free_r+0x6c>
  40fbbe:	1080      	asrs	r0, r0, #2
  40fbc0:	2501      	movs	r5, #1
  40fbc2:	4085      	lsls	r5, r0
  40fbc4:	6848      	ldr	r0, [r1, #4]
  40fbc6:	4613      	mov	r3, r2
  40fbc8:	4328      	orrs	r0, r5
  40fbca:	6048      	str	r0, [r1, #4]
  40fbcc:	e79a      	b.n	40fb04 <_free_r+0x8c>
  40fbce:	2a54      	cmp	r2, #84	; 0x54
  40fbd0:	d803      	bhi.n	40fbda <_free_r+0x162>
  40fbd2:	0b18      	lsrs	r0, r3, #12
  40fbd4:	306e      	adds	r0, #110	; 0x6e
  40fbd6:	0041      	lsls	r1, r0, #1
  40fbd8:	e784      	b.n	40fae4 <_free_r+0x6c>
  40fbda:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40fbde:	d803      	bhi.n	40fbe8 <_free_r+0x170>
  40fbe0:	0bd8      	lsrs	r0, r3, #15
  40fbe2:	3077      	adds	r0, #119	; 0x77
  40fbe4:	0041      	lsls	r1, r0, #1
  40fbe6:	e77d      	b.n	40fae4 <_free_r+0x6c>
  40fbe8:	f240 5154 	movw	r1, #1364	; 0x554
  40fbec:	428a      	cmp	r2, r1
  40fbee:	d803      	bhi.n	40fbf8 <_free_r+0x180>
  40fbf0:	0c98      	lsrs	r0, r3, #18
  40fbf2:	307c      	adds	r0, #124	; 0x7c
  40fbf4:	0041      	lsls	r1, r0, #1
  40fbf6:	e775      	b.n	40fae4 <_free_r+0x6c>
  40fbf8:	21fc      	movs	r1, #252	; 0xfc
  40fbfa:	207e      	movs	r0, #126	; 0x7e
  40fbfc:	e772      	b.n	40fae4 <_free_r+0x6c>
  40fbfe:	bf00      	nop
  40fc00:	200005d8 	.word	0x200005d8
  40fc04:	200005e0 	.word	0x200005e0
  40fc08:	200009e0 	.word	0x200009e0
  40fc0c:	20003f10 	.word	0x20003f10

0040fc10 <__sfvwrite_r>:
  40fc10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40fc14:	6893      	ldr	r3, [r2, #8]
  40fc16:	b083      	sub	sp, #12
  40fc18:	4616      	mov	r6, r2
  40fc1a:	4681      	mov	r9, r0
  40fc1c:	460c      	mov	r4, r1
  40fc1e:	b32b      	cbz	r3, 40fc6c <__sfvwrite_r+0x5c>
  40fc20:	898b      	ldrh	r3, [r1, #12]
  40fc22:	0719      	lsls	r1, r3, #28
  40fc24:	d526      	bpl.n	40fc74 <__sfvwrite_r+0x64>
  40fc26:	6922      	ldr	r2, [r4, #16]
  40fc28:	b322      	cbz	r2, 40fc74 <__sfvwrite_r+0x64>
  40fc2a:	f003 0202 	and.w	r2, r3, #2
  40fc2e:	b292      	uxth	r2, r2
  40fc30:	6835      	ldr	r5, [r6, #0]
  40fc32:	2a00      	cmp	r2, #0
  40fc34:	d02c      	beq.n	40fc90 <__sfvwrite_r+0x80>
  40fc36:	f04f 0a00 	mov.w	sl, #0
  40fc3a:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 40ff24 <__sfvwrite_r+0x314>
  40fc3e:	46d0      	mov	r8, sl
  40fc40:	45d8      	cmp	r8, fp
  40fc42:	bf34      	ite	cc
  40fc44:	4643      	movcc	r3, r8
  40fc46:	465b      	movcs	r3, fp
  40fc48:	4652      	mov	r2, sl
  40fc4a:	4648      	mov	r0, r9
  40fc4c:	f1b8 0f00 	cmp.w	r8, #0
  40fc50:	d04f      	beq.n	40fcf2 <__sfvwrite_r+0xe2>
  40fc52:	69e1      	ldr	r1, [r4, #28]
  40fc54:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40fc56:	47b8      	blx	r7
  40fc58:	2800      	cmp	r0, #0
  40fc5a:	dd56      	ble.n	40fd0a <__sfvwrite_r+0xfa>
  40fc5c:	68b3      	ldr	r3, [r6, #8]
  40fc5e:	4482      	add	sl, r0
  40fc60:	1a1b      	subs	r3, r3, r0
  40fc62:	ebc0 0808 	rsb	r8, r0, r8
  40fc66:	60b3      	str	r3, [r6, #8]
  40fc68:	2b00      	cmp	r3, #0
  40fc6a:	d1e9      	bne.n	40fc40 <__sfvwrite_r+0x30>
  40fc6c:	2000      	movs	r0, #0
  40fc6e:	b003      	add	sp, #12
  40fc70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40fc74:	4648      	mov	r0, r9
  40fc76:	4621      	mov	r1, r4
  40fc78:	f7fe fcd0 	bl	40e61c <__swsetup_r>
  40fc7c:	2800      	cmp	r0, #0
  40fc7e:	f040 8148 	bne.w	40ff12 <__sfvwrite_r+0x302>
  40fc82:	89a3      	ldrh	r3, [r4, #12]
  40fc84:	6835      	ldr	r5, [r6, #0]
  40fc86:	f003 0202 	and.w	r2, r3, #2
  40fc8a:	b292      	uxth	r2, r2
  40fc8c:	2a00      	cmp	r2, #0
  40fc8e:	d1d2      	bne.n	40fc36 <__sfvwrite_r+0x26>
  40fc90:	f013 0a01 	ands.w	sl, r3, #1
  40fc94:	d142      	bne.n	40fd1c <__sfvwrite_r+0x10c>
  40fc96:	46d0      	mov	r8, sl
  40fc98:	f1b8 0f00 	cmp.w	r8, #0
  40fc9c:	d023      	beq.n	40fce6 <__sfvwrite_r+0xd6>
  40fc9e:	059a      	lsls	r2, r3, #22
  40fca0:	68a7      	ldr	r7, [r4, #8]
  40fca2:	d576      	bpl.n	40fd92 <__sfvwrite_r+0x182>
  40fca4:	45b8      	cmp	r8, r7
  40fca6:	f0c0 80a4 	bcc.w	40fdf2 <__sfvwrite_r+0x1e2>
  40fcaa:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40fcae:	f040 80b2 	bne.w	40fe16 <__sfvwrite_r+0x206>
  40fcb2:	6820      	ldr	r0, [r4, #0]
  40fcb4:	46bb      	mov	fp, r7
  40fcb6:	4651      	mov	r1, sl
  40fcb8:	465a      	mov	r2, fp
  40fcba:	f001 f875 	bl	410da8 <memmove>
  40fcbe:	68a2      	ldr	r2, [r4, #8]
  40fcc0:	6821      	ldr	r1, [r4, #0]
  40fcc2:	1bd2      	subs	r2, r2, r7
  40fcc4:	eb01 030b 	add.w	r3, r1, fp
  40fcc8:	60a2      	str	r2, [r4, #8]
  40fcca:	6023      	str	r3, [r4, #0]
  40fccc:	4642      	mov	r2, r8
  40fcce:	68b3      	ldr	r3, [r6, #8]
  40fcd0:	4492      	add	sl, r2
  40fcd2:	1a9b      	subs	r3, r3, r2
  40fcd4:	ebc2 0808 	rsb	r8, r2, r8
  40fcd8:	60b3      	str	r3, [r6, #8]
  40fcda:	2b00      	cmp	r3, #0
  40fcdc:	d0c6      	beq.n	40fc6c <__sfvwrite_r+0x5c>
  40fcde:	89a3      	ldrh	r3, [r4, #12]
  40fce0:	f1b8 0f00 	cmp.w	r8, #0
  40fce4:	d1db      	bne.n	40fc9e <__sfvwrite_r+0x8e>
  40fce6:	f8d5 a000 	ldr.w	sl, [r5]
  40fcea:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40fcee:	3508      	adds	r5, #8
  40fcf0:	e7d2      	b.n	40fc98 <__sfvwrite_r+0x88>
  40fcf2:	f8d5 a000 	ldr.w	sl, [r5]
  40fcf6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40fcfa:	3508      	adds	r5, #8
  40fcfc:	e7a0      	b.n	40fc40 <__sfvwrite_r+0x30>
  40fcfe:	4648      	mov	r0, r9
  40fd00:	4621      	mov	r1, r4
  40fd02:	f7ff fd59 	bl	40f7b8 <_fflush_r>
  40fd06:	2800      	cmp	r0, #0
  40fd08:	d059      	beq.n	40fdbe <__sfvwrite_r+0x1ae>
  40fd0a:	89a3      	ldrh	r3, [r4, #12]
  40fd0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40fd10:	f04f 30ff 	mov.w	r0, #4294967295
  40fd14:	81a3      	strh	r3, [r4, #12]
  40fd16:	b003      	add	sp, #12
  40fd18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40fd1c:	4692      	mov	sl, r2
  40fd1e:	9201      	str	r2, [sp, #4]
  40fd20:	4693      	mov	fp, r2
  40fd22:	4690      	mov	r8, r2
  40fd24:	f1b8 0f00 	cmp.w	r8, #0
  40fd28:	d02b      	beq.n	40fd82 <__sfvwrite_r+0x172>
  40fd2a:	9f01      	ldr	r7, [sp, #4]
  40fd2c:	2f00      	cmp	r7, #0
  40fd2e:	d064      	beq.n	40fdfa <__sfvwrite_r+0x1ea>
  40fd30:	6820      	ldr	r0, [r4, #0]
  40fd32:	6921      	ldr	r1, [r4, #16]
  40fd34:	45c2      	cmp	sl, r8
  40fd36:	bf34      	ite	cc
  40fd38:	4653      	movcc	r3, sl
  40fd3a:	4643      	movcs	r3, r8
  40fd3c:	4288      	cmp	r0, r1
  40fd3e:	461f      	mov	r7, r3
  40fd40:	f8d4 c008 	ldr.w	ip, [r4, #8]
  40fd44:	6962      	ldr	r2, [r4, #20]
  40fd46:	d903      	bls.n	40fd50 <__sfvwrite_r+0x140>
  40fd48:	4494      	add	ip, r2
  40fd4a:	4563      	cmp	r3, ip
  40fd4c:	f300 80ae 	bgt.w	40feac <__sfvwrite_r+0x29c>
  40fd50:	4293      	cmp	r3, r2
  40fd52:	db36      	blt.n	40fdc2 <__sfvwrite_r+0x1b2>
  40fd54:	4613      	mov	r3, r2
  40fd56:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40fd58:	4648      	mov	r0, r9
  40fd5a:	69e1      	ldr	r1, [r4, #28]
  40fd5c:	465a      	mov	r2, fp
  40fd5e:	47b8      	blx	r7
  40fd60:	1e07      	subs	r7, r0, #0
  40fd62:	ddd2      	ble.n	40fd0a <__sfvwrite_r+0xfa>
  40fd64:	ebba 0a07 	subs.w	sl, sl, r7
  40fd68:	d03a      	beq.n	40fde0 <__sfvwrite_r+0x1d0>
  40fd6a:	68b3      	ldr	r3, [r6, #8]
  40fd6c:	44bb      	add	fp, r7
  40fd6e:	1bdb      	subs	r3, r3, r7
  40fd70:	ebc7 0808 	rsb	r8, r7, r8
  40fd74:	60b3      	str	r3, [r6, #8]
  40fd76:	2b00      	cmp	r3, #0
  40fd78:	f43f af78 	beq.w	40fc6c <__sfvwrite_r+0x5c>
  40fd7c:	f1b8 0f00 	cmp.w	r8, #0
  40fd80:	d1d3      	bne.n	40fd2a <__sfvwrite_r+0x11a>
  40fd82:	2700      	movs	r7, #0
  40fd84:	f8d5 b000 	ldr.w	fp, [r5]
  40fd88:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40fd8c:	9701      	str	r7, [sp, #4]
  40fd8e:	3508      	adds	r5, #8
  40fd90:	e7c8      	b.n	40fd24 <__sfvwrite_r+0x114>
  40fd92:	6820      	ldr	r0, [r4, #0]
  40fd94:	6923      	ldr	r3, [r4, #16]
  40fd96:	4298      	cmp	r0, r3
  40fd98:	d802      	bhi.n	40fda0 <__sfvwrite_r+0x190>
  40fd9a:	6963      	ldr	r3, [r4, #20]
  40fd9c:	4598      	cmp	r8, r3
  40fd9e:	d272      	bcs.n	40fe86 <__sfvwrite_r+0x276>
  40fda0:	45b8      	cmp	r8, r7
  40fda2:	bf38      	it	cc
  40fda4:	4647      	movcc	r7, r8
  40fda6:	463a      	mov	r2, r7
  40fda8:	4651      	mov	r1, sl
  40fdaa:	f000 fffd 	bl	410da8 <memmove>
  40fdae:	68a3      	ldr	r3, [r4, #8]
  40fdb0:	6822      	ldr	r2, [r4, #0]
  40fdb2:	1bdb      	subs	r3, r3, r7
  40fdb4:	443a      	add	r2, r7
  40fdb6:	60a3      	str	r3, [r4, #8]
  40fdb8:	6022      	str	r2, [r4, #0]
  40fdba:	2b00      	cmp	r3, #0
  40fdbc:	d09f      	beq.n	40fcfe <__sfvwrite_r+0xee>
  40fdbe:	463a      	mov	r2, r7
  40fdc0:	e785      	b.n	40fcce <__sfvwrite_r+0xbe>
  40fdc2:	461a      	mov	r2, r3
  40fdc4:	4659      	mov	r1, fp
  40fdc6:	9300      	str	r3, [sp, #0]
  40fdc8:	f000 ffee 	bl	410da8 <memmove>
  40fdcc:	9b00      	ldr	r3, [sp, #0]
  40fdce:	68a1      	ldr	r1, [r4, #8]
  40fdd0:	6822      	ldr	r2, [r4, #0]
  40fdd2:	1ac9      	subs	r1, r1, r3
  40fdd4:	ebba 0a07 	subs.w	sl, sl, r7
  40fdd8:	4413      	add	r3, r2
  40fdda:	60a1      	str	r1, [r4, #8]
  40fddc:	6023      	str	r3, [r4, #0]
  40fdde:	d1c4      	bne.n	40fd6a <__sfvwrite_r+0x15a>
  40fde0:	4648      	mov	r0, r9
  40fde2:	4621      	mov	r1, r4
  40fde4:	f7ff fce8 	bl	40f7b8 <_fflush_r>
  40fde8:	2800      	cmp	r0, #0
  40fdea:	d18e      	bne.n	40fd0a <__sfvwrite_r+0xfa>
  40fdec:	f8cd a004 	str.w	sl, [sp, #4]
  40fdf0:	e7bb      	b.n	40fd6a <__sfvwrite_r+0x15a>
  40fdf2:	6820      	ldr	r0, [r4, #0]
  40fdf4:	4647      	mov	r7, r8
  40fdf6:	46c3      	mov	fp, r8
  40fdf8:	e75d      	b.n	40fcb6 <__sfvwrite_r+0xa6>
  40fdfa:	4658      	mov	r0, fp
  40fdfc:	210a      	movs	r1, #10
  40fdfe:	4642      	mov	r2, r8
  40fe00:	f000 ff88 	bl	410d14 <memchr>
  40fe04:	2800      	cmp	r0, #0
  40fe06:	d07f      	beq.n	40ff08 <__sfvwrite_r+0x2f8>
  40fe08:	f100 0a01 	add.w	sl, r0, #1
  40fe0c:	2701      	movs	r7, #1
  40fe0e:	ebcb 0a0a 	rsb	sl, fp, sl
  40fe12:	9701      	str	r7, [sp, #4]
  40fe14:	e78c      	b.n	40fd30 <__sfvwrite_r+0x120>
  40fe16:	6822      	ldr	r2, [r4, #0]
  40fe18:	6921      	ldr	r1, [r4, #16]
  40fe1a:	6967      	ldr	r7, [r4, #20]
  40fe1c:	ebc1 0c02 	rsb	ip, r1, r2
  40fe20:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40fe24:	f10c 0201 	add.w	r2, ip, #1
  40fe28:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40fe2c:	4442      	add	r2, r8
  40fe2e:	107f      	asrs	r7, r7, #1
  40fe30:	4297      	cmp	r7, r2
  40fe32:	bf34      	ite	cc
  40fe34:	4617      	movcc	r7, r2
  40fe36:	463a      	movcs	r2, r7
  40fe38:	055b      	lsls	r3, r3, #21
  40fe3a:	d54f      	bpl.n	40fedc <__sfvwrite_r+0x2cc>
  40fe3c:	4611      	mov	r1, r2
  40fe3e:	4648      	mov	r0, r9
  40fe40:	f8cd c000 	str.w	ip, [sp]
  40fe44:	f000 fcca 	bl	4107dc <_malloc_r>
  40fe48:	f8dd c000 	ldr.w	ip, [sp]
  40fe4c:	4683      	mov	fp, r0
  40fe4e:	2800      	cmp	r0, #0
  40fe50:	d062      	beq.n	40ff18 <__sfvwrite_r+0x308>
  40fe52:	4662      	mov	r2, ip
  40fe54:	6921      	ldr	r1, [r4, #16]
  40fe56:	f8cd c000 	str.w	ip, [sp]
  40fe5a:	f7fa fe39 	bl	40aad0 <memcpy>
  40fe5e:	89a2      	ldrh	r2, [r4, #12]
  40fe60:	f8dd c000 	ldr.w	ip, [sp]
  40fe64:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40fe68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40fe6c:	81a2      	strh	r2, [r4, #12]
  40fe6e:	eb0b 000c 	add.w	r0, fp, ip
  40fe72:	ebcc 0207 	rsb	r2, ip, r7
  40fe76:	f8c4 b010 	str.w	fp, [r4, #16]
  40fe7a:	6167      	str	r7, [r4, #20]
  40fe7c:	6020      	str	r0, [r4, #0]
  40fe7e:	60a2      	str	r2, [r4, #8]
  40fe80:	4647      	mov	r7, r8
  40fe82:	46c3      	mov	fp, r8
  40fe84:	e717      	b.n	40fcb6 <__sfvwrite_r+0xa6>
  40fe86:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  40fe8a:	4590      	cmp	r8, r2
  40fe8c:	bf38      	it	cc
  40fe8e:	4642      	movcc	r2, r8
  40fe90:	fb92 f2f3 	sdiv	r2, r2, r3
  40fe94:	fb02 f303 	mul.w	r3, r2, r3
  40fe98:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40fe9a:	4648      	mov	r0, r9
  40fe9c:	69e1      	ldr	r1, [r4, #28]
  40fe9e:	4652      	mov	r2, sl
  40fea0:	47b8      	blx	r7
  40fea2:	2800      	cmp	r0, #0
  40fea4:	f77f af31 	ble.w	40fd0a <__sfvwrite_r+0xfa>
  40fea8:	4602      	mov	r2, r0
  40feaa:	e710      	b.n	40fcce <__sfvwrite_r+0xbe>
  40feac:	4662      	mov	r2, ip
  40feae:	4659      	mov	r1, fp
  40feb0:	f8cd c000 	str.w	ip, [sp]
  40feb4:	f000 ff78 	bl	410da8 <memmove>
  40feb8:	f8dd c000 	ldr.w	ip, [sp]
  40febc:	6823      	ldr	r3, [r4, #0]
  40febe:	4648      	mov	r0, r9
  40fec0:	4463      	add	r3, ip
  40fec2:	6023      	str	r3, [r4, #0]
  40fec4:	4621      	mov	r1, r4
  40fec6:	f8cd c000 	str.w	ip, [sp]
  40feca:	f7ff fc75 	bl	40f7b8 <_fflush_r>
  40fece:	f8dd c000 	ldr.w	ip, [sp]
  40fed2:	2800      	cmp	r0, #0
  40fed4:	f47f af19 	bne.w	40fd0a <__sfvwrite_r+0xfa>
  40fed8:	4667      	mov	r7, ip
  40feda:	e743      	b.n	40fd64 <__sfvwrite_r+0x154>
  40fedc:	4648      	mov	r0, r9
  40fede:	f8cd c000 	str.w	ip, [sp]
  40fee2:	f001 fc19 	bl	411718 <_realloc_r>
  40fee6:	f8dd c000 	ldr.w	ip, [sp]
  40feea:	4683      	mov	fp, r0
  40feec:	2800      	cmp	r0, #0
  40feee:	d1be      	bne.n	40fe6e <__sfvwrite_r+0x25e>
  40fef0:	4648      	mov	r0, r9
  40fef2:	6921      	ldr	r1, [r4, #16]
  40fef4:	f7ff fdc0 	bl	40fa78 <_free_r>
  40fef8:	89a3      	ldrh	r3, [r4, #12]
  40fefa:	220c      	movs	r2, #12
  40fefc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40ff00:	b29b      	uxth	r3, r3
  40ff02:	f8c9 2000 	str.w	r2, [r9]
  40ff06:	e701      	b.n	40fd0c <__sfvwrite_r+0xfc>
  40ff08:	2701      	movs	r7, #1
  40ff0a:	f108 0a01 	add.w	sl, r8, #1
  40ff0e:	9701      	str	r7, [sp, #4]
  40ff10:	e70e      	b.n	40fd30 <__sfvwrite_r+0x120>
  40ff12:	f04f 30ff 	mov.w	r0, #4294967295
  40ff16:	e6aa      	b.n	40fc6e <__sfvwrite_r+0x5e>
  40ff18:	230c      	movs	r3, #12
  40ff1a:	f8c9 3000 	str.w	r3, [r9]
  40ff1e:	89a3      	ldrh	r3, [r4, #12]
  40ff20:	e6f4      	b.n	40fd0c <__sfvwrite_r+0xfc>
  40ff22:	bf00      	nop
  40ff24:	7ffffc00 	.word	0x7ffffc00

0040ff28 <_fwalk>:
  40ff28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ff2c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40ff30:	4688      	mov	r8, r1
  40ff32:	d019      	beq.n	40ff68 <_fwalk+0x40>
  40ff34:	2600      	movs	r6, #0
  40ff36:	687d      	ldr	r5, [r7, #4]
  40ff38:	68bc      	ldr	r4, [r7, #8]
  40ff3a:	3d01      	subs	r5, #1
  40ff3c:	d40e      	bmi.n	40ff5c <_fwalk+0x34>
  40ff3e:	89a3      	ldrh	r3, [r4, #12]
  40ff40:	3d01      	subs	r5, #1
  40ff42:	2b01      	cmp	r3, #1
  40ff44:	d906      	bls.n	40ff54 <_fwalk+0x2c>
  40ff46:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40ff4a:	4620      	mov	r0, r4
  40ff4c:	3301      	adds	r3, #1
  40ff4e:	d001      	beq.n	40ff54 <_fwalk+0x2c>
  40ff50:	47c0      	blx	r8
  40ff52:	4306      	orrs	r6, r0
  40ff54:	1c6b      	adds	r3, r5, #1
  40ff56:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40ff5a:	d1f0      	bne.n	40ff3e <_fwalk+0x16>
  40ff5c:	683f      	ldr	r7, [r7, #0]
  40ff5e:	2f00      	cmp	r7, #0
  40ff60:	d1e9      	bne.n	40ff36 <_fwalk+0xe>
  40ff62:	4630      	mov	r0, r6
  40ff64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ff68:	463e      	mov	r6, r7
  40ff6a:	4630      	mov	r0, r6
  40ff6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040ff70 <rshift>:
  40ff70:	6902      	ldr	r2, [r0, #16]
  40ff72:	114b      	asrs	r3, r1, #5
  40ff74:	4293      	cmp	r3, r2
  40ff76:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  40ff7a:	f100 0814 	add.w	r8, r0, #20
  40ff7e:	da28      	bge.n	40ffd2 <rshift+0x62>
  40ff80:	f011 0c1f 	ands.w	ip, r1, #31
  40ff84:	eb08 0282 	add.w	r2, r8, r2, lsl #2
  40ff88:	eb08 0783 	add.w	r7, r8, r3, lsl #2
  40ff8c:	d028      	beq.n	40ffe0 <rshift+0x70>
  40ff8e:	f858 4023 	ldr.w	r4, [r8, r3, lsl #2]
  40ff92:	1d3b      	adds	r3, r7, #4
  40ff94:	429a      	cmp	r2, r3
  40ff96:	fa24 f40c 	lsr.w	r4, r4, ip
  40ff9a:	f1cc 0120 	rsb	r1, ip, #32
  40ff9e:	d935      	bls.n	41000c <rshift+0x9c>
  40ffa0:	4645      	mov	r5, r8
  40ffa2:	681e      	ldr	r6, [r3, #0]
  40ffa4:	408e      	lsls	r6, r1
  40ffa6:	4334      	orrs	r4, r6
  40ffa8:	f845 4b04 	str.w	r4, [r5], #4
  40ffac:	f853 4b04 	ldr.w	r4, [r3], #4
  40ffb0:	4293      	cmp	r3, r2
  40ffb2:	fa24 f40c 	lsr.w	r4, r4, ip
  40ffb6:	d3f4      	bcc.n	40ffa2 <rshift+0x32>
  40ffb8:	1bd3      	subs	r3, r2, r7
  40ffba:	3b05      	subs	r3, #5
  40ffbc:	f023 0303 	bic.w	r3, r3, #3
  40ffc0:	3304      	adds	r3, #4
  40ffc2:	4443      	add	r3, r8
  40ffc4:	601c      	str	r4, [r3, #0]
  40ffc6:	b104      	cbz	r4, 40ffca <rshift+0x5a>
  40ffc8:	3304      	adds	r3, #4
  40ffca:	ebc8 0303 	rsb	r3, r8, r3
  40ffce:	109b      	asrs	r3, r3, #2
  40ffd0:	e016      	b.n	410000 <rshift+0x90>
  40ffd2:	2300      	movs	r3, #0
  40ffd4:	6103      	str	r3, [r0, #16]
  40ffd6:	2300      	movs	r3, #0
  40ffd8:	6143      	str	r3, [r0, #20]
  40ffda:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  40ffde:	4770      	bx	lr
  40ffe0:	42ba      	cmp	r2, r7
  40ffe2:	d9f6      	bls.n	40ffd2 <rshift+0x62>
  40ffe4:	4641      	mov	r1, r8
  40ffe6:	463b      	mov	r3, r7
  40ffe8:	f853 4b04 	ldr.w	r4, [r3], #4
  40ffec:	429a      	cmp	r2, r3
  40ffee:	f841 4b04 	str.w	r4, [r1], #4
  40fff2:	d8f9      	bhi.n	40ffe8 <rshift+0x78>
  40fff4:	43fb      	mvns	r3, r7
  40fff6:	4413      	add	r3, r2
  40fff8:	f023 0303 	bic.w	r3, r3, #3
  40fffc:	3304      	adds	r3, #4
  40fffe:	109b      	asrs	r3, r3, #2
  410000:	6103      	str	r3, [r0, #16]
  410002:	2b00      	cmp	r3, #0
  410004:	d0e7      	beq.n	40ffd6 <rshift+0x66>
  410006:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  41000a:	4770      	bx	lr
  41000c:	4643      	mov	r3, r8
  41000e:	e7d9      	b.n	40ffc4 <rshift+0x54>

00410010 <__gethex>:
  410010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  410014:	b08b      	sub	sp, #44	; 0x2c
  410016:	4688      	mov	r8, r1
  410018:	9206      	str	r2, [sp, #24]
  41001a:	9309      	str	r3, [sp, #36]	; 0x24
  41001c:	9007      	str	r0, [sp, #28]
  41001e:	f000 fb61 	bl	4106e4 <_localeconv_r>
  410022:	6800      	ldr	r0, [r0, #0]
  410024:	9002      	str	r0, [sp, #8]
  410026:	f7fb f859 	bl	40b0dc <strlen>
  41002a:	f8d8 3000 	ldr.w	r3, [r8]
  41002e:	9902      	ldr	r1, [sp, #8]
  410030:	789a      	ldrb	r2, [r3, #2]
  410032:	4401      	add	r1, r0
  410034:	2a30      	cmp	r2, #48	; 0x30
  410036:	9003      	str	r0, [sp, #12]
  410038:	f811 ac01 	ldrb.w	sl, [r1, #-1]
  41003c:	f103 0502 	add.w	r5, r3, #2
  410040:	f040 81a4 	bne.w	41038c <__gethex+0x37c>
  410044:	3303      	adds	r3, #3
  410046:	2700      	movs	r7, #0
  410048:	461d      	mov	r5, r3
  41004a:	f813 2b01 	ldrb.w	r2, [r3], #1
  41004e:	3701      	adds	r7, #1
  410050:	2a30      	cmp	r2, #48	; 0x30
  410052:	d0f9      	beq.n	410048 <__gethex+0x38>
  410054:	4eb0      	ldr	r6, [pc, #704]	; (410318 <__gethex+0x308>)
  410056:	5cb4      	ldrb	r4, [r6, r2]
  410058:	2c00      	cmp	r4, #0
  41005a:	f000 80f3 	beq.w	410244 <__gethex+0x234>
  41005e:	782b      	ldrb	r3, [r5, #0]
  410060:	f04f 0900 	mov.w	r9, #0
  410064:	5cf3      	ldrb	r3, [r6, r3]
  410066:	46cb      	mov	fp, r9
  410068:	2b00      	cmp	r3, #0
  41006a:	f000 8197 	beq.w	41039c <__gethex+0x38c>
  41006e:	1c6b      	adds	r3, r5, #1
  410070:	781a      	ldrb	r2, [r3, #0]
  410072:	461c      	mov	r4, r3
  410074:	5cb2      	ldrb	r2, [r6, r2]
  410076:	3301      	adds	r3, #1
  410078:	2a00      	cmp	r2, #0
  41007a:	d1f9      	bne.n	410070 <__gethex+0x60>
  41007c:	4620      	mov	r0, r4
  41007e:	9902      	ldr	r1, [sp, #8]
  410080:	9a03      	ldr	r2, [sp, #12]
  410082:	f7fb f85b 	bl	40b13c <strncmp>
  410086:	b1e0      	cbz	r0, 4100c2 <__gethex+0xb2>
  410088:	7823      	ldrb	r3, [r4, #0]
  41008a:	f1bb 0f00 	cmp.w	fp, #0
  41008e:	f000 816b 	beq.w	410368 <__gethex+0x358>
  410092:	ebc4 0b0b 	rsb	fp, r4, fp
  410096:	ea4f 028b 	mov.w	r2, fp, lsl #2
  41009a:	9204      	str	r2, [sp, #16]
  41009c:	2b50      	cmp	r3, #80	; 0x50
  41009e:	f000 809e 	beq.w	4101de <__gethex+0x1ce>
  4100a2:	2b70      	cmp	r3, #112	; 0x70
  4100a4:	f000 809b 	beq.w	4101de <__gethex+0x1ce>
  4100a8:	4623      	mov	r3, r4
  4100aa:	f8c8 3000 	str.w	r3, [r8]
  4100ae:	f1b9 0f00 	cmp.w	r9, #0
  4100b2:	d00c      	beq.n	4100ce <__gethex+0xbe>
  4100b4:	2f00      	cmp	r7, #0
  4100b6:	bf0c      	ite	eq
  4100b8:	2006      	moveq	r0, #6
  4100ba:	2000      	movne	r0, #0
  4100bc:	b00b      	add	sp, #44	; 0x2c
  4100be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4100c2:	f1bb 0f00 	cmp.w	fp, #0
  4100c6:	f000 818b 	beq.w	4103e0 <__gethex+0x3d0>
  4100ca:	7823      	ldrb	r3, [r4, #0]
  4100cc:	e7e1      	b.n	410092 <__gethex+0x82>
  4100ce:	1b63      	subs	r3, r4, r5
  4100d0:	3b01      	subs	r3, #1
  4100d2:	2b07      	cmp	r3, #7
  4100d4:	4649      	mov	r1, r9
  4100d6:	dd04      	ble.n	4100e2 <__gethex+0xd2>
  4100d8:	105b      	asrs	r3, r3, #1
  4100da:	2b07      	cmp	r3, #7
  4100dc:	f101 0101 	add.w	r1, r1, #1
  4100e0:	dcfa      	bgt.n	4100d8 <__gethex+0xc8>
  4100e2:	9807      	ldr	r0, [sp, #28]
  4100e4:	f000 feca 	bl	410e7c <_Balloc>
  4100e8:	42a5      	cmp	r5, r4
  4100ea:	f100 0314 	add.w	r3, r0, #20
  4100ee:	9005      	str	r0, [sp, #20]
  4100f0:	9308      	str	r3, [sp, #32]
  4100f2:	f080 81cc 	bcs.w	41048e <__gethex+0x47e>
  4100f6:	469b      	mov	fp, r3
  4100f8:	9b03      	ldr	r3, [sp, #12]
  4100fa:	f04f 0900 	mov.w	r9, #0
  4100fe:	464f      	mov	r7, r9
  410100:	f1c3 0c01 	rsb	ip, r3, #1
  410104:	e00f      	b.n	410126 <__gethex+0x116>
  410106:	2f20      	cmp	r7, #32
  410108:	d060      	beq.n	4101cc <__gethex+0x1bc>
  41010a:	463a      	mov	r2, r7
  41010c:	3704      	adds	r7, #4
  41010e:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  410112:	4545      	cmp	r5, r8
  410114:	5cf3      	ldrb	r3, [r6, r3]
  410116:	f003 030f 	and.w	r3, r3, #15
  41011a:	fa03 f302 	lsl.w	r3, r3, r2
  41011e:	ea49 0903 	orr.w	r9, r9, r3
  410122:	d21a      	bcs.n	41015a <__gethex+0x14a>
  410124:	4644      	mov	r4, r8
  410126:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  41012a:	f104 38ff 	add.w	r8, r4, #4294967295
  41012e:	4553      	cmp	r3, sl
  410130:	d1e9      	bne.n	410106 <__gethex+0xf6>
  410132:	eb08 030c 	add.w	r3, r8, ip
  410136:	429d      	cmp	r5, r3
  410138:	d8e5      	bhi.n	410106 <__gethex+0xf6>
  41013a:	4618      	mov	r0, r3
  41013c:	9902      	ldr	r1, [sp, #8]
  41013e:	9a03      	ldr	r2, [sp, #12]
  410140:	9301      	str	r3, [sp, #4]
  410142:	f8cd c000 	str.w	ip, [sp]
  410146:	f7fa fff9 	bl	40b13c <strncmp>
  41014a:	9b01      	ldr	r3, [sp, #4]
  41014c:	f8dd c000 	ldr.w	ip, [sp]
  410150:	2800      	cmp	r0, #0
  410152:	d1d8      	bne.n	410106 <__gethex+0xf6>
  410154:	4698      	mov	r8, r3
  410156:	4545      	cmp	r5, r8
  410158:	d3e4      	bcc.n	410124 <__gethex+0x114>
  41015a:	9b08      	ldr	r3, [sp, #32]
  41015c:	f84b 9b04 	str.w	r9, [fp], #4
  410160:	9805      	ldr	r0, [sp, #20]
  410162:	ebc3 0b0b 	rsb	fp, r3, fp
  410166:	ea4f 03ab 	mov.w	r3, fp, asr #2
  41016a:	6103      	str	r3, [r0, #16]
  41016c:	4648      	mov	r0, r9
  41016e:	015d      	lsls	r5, r3, #5
  410170:	f000 ff4a 	bl	411008 <__hi0bits>
  410174:	9906      	ldr	r1, [sp, #24]
  410176:	1a28      	subs	r0, r5, r0
  410178:	680c      	ldr	r4, [r1, #0]
  41017a:	42a0      	cmp	r0, r4
  41017c:	f300 80ce 	bgt.w	41031c <__gethex+0x30c>
  410180:	f2c0 80f5 	blt.w	41036e <__gethex+0x35e>
  410184:	2600      	movs	r6, #0
  410186:	9806      	ldr	r0, [sp, #24]
  410188:	9904      	ldr	r1, [sp, #16]
  41018a:	6883      	ldr	r3, [r0, #8]
  41018c:	4299      	cmp	r1, r3
  41018e:	f300 8091 	bgt.w	4102b4 <__gethex+0x2a4>
  410192:	9806      	ldr	r0, [sp, #24]
  410194:	9904      	ldr	r1, [sp, #16]
  410196:	6843      	ldr	r3, [r0, #4]
  410198:	4299      	cmp	r1, r3
  41019a:	f280 80a1 	bge.w	4102e0 <__gethex+0x2d0>
  41019e:	1a5d      	subs	r5, r3, r1
  4101a0:	42ac      	cmp	r4, r5
  4101a2:	f300 80fd 	bgt.w	4103a0 <__gethex+0x390>
  4101a6:	68c2      	ldr	r2, [r0, #12]
  4101a8:	2a02      	cmp	r2, #2
  4101aa:	f000 8186 	beq.w	4104ba <__gethex+0x4aa>
  4101ae:	2a03      	cmp	r2, #3
  4101b0:	f000 8154 	beq.w	41045c <__gethex+0x44c>
  4101b4:	2a01      	cmp	r2, #1
  4101b6:	f000 8171 	beq.w	41049c <__gethex+0x48c>
  4101ba:	9807      	ldr	r0, [sp, #28]
  4101bc:	9905      	ldr	r1, [sp, #20]
  4101be:	f000 fe83 	bl	410ec8 <_Bfree>
  4101c2:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4101c4:	2300      	movs	r3, #0
  4101c6:	6013      	str	r3, [r2, #0]
  4101c8:	2050      	movs	r0, #80	; 0x50
  4101ca:	e777      	b.n	4100bc <__gethex+0xac>
  4101cc:	f8cb 9000 	str.w	r9, [fp]
  4101d0:	f04f 0900 	mov.w	r9, #0
  4101d4:	f10b 0b04 	add.w	fp, fp, #4
  4101d8:	464a      	mov	r2, r9
  4101da:	2704      	movs	r7, #4
  4101dc:	e797      	b.n	41010e <__gethex+0xfe>
  4101de:	7863      	ldrb	r3, [r4, #1]
  4101e0:	2b2b      	cmp	r3, #43	; 0x2b
  4101e2:	f000 8096 	beq.w	410312 <__gethex+0x302>
  4101e6:	2b2d      	cmp	r3, #45	; 0x2d
  4101e8:	d06f      	beq.n	4102ca <__gethex+0x2ba>
  4101ea:	1c60      	adds	r0, r4, #1
  4101ec:	f04f 0b00 	mov.w	fp, #0
  4101f0:	5cf2      	ldrb	r2, [r6, r3]
  4101f2:	4b49      	ldr	r3, [pc, #292]	; (410318 <__gethex+0x308>)
  4101f4:	1e51      	subs	r1, r2, #1
  4101f6:	2918      	cmp	r1, #24
  4101f8:	f63f af56 	bhi.w	4100a8 <__gethex+0x98>
  4101fc:	7841      	ldrb	r1, [r0, #1]
  4101fe:	3a10      	subs	r2, #16
  410200:	5c59      	ldrb	r1, [r3, r1]
  410202:	1c43      	adds	r3, r0, #1
  410204:	f101 3cff 	add.w	ip, r1, #4294967295
  410208:	f1bc 0f18 	cmp.w	ip, #24
  41020c:	d812      	bhi.n	410234 <__gethex+0x224>
  41020e:	3002      	adds	r0, #2
  410210:	f890 c000 	ldrb.w	ip, [r0]
  410214:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  410218:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  41021c:	f816 100c 	ldrb.w	r1, [r6, ip]
  410220:	4603      	mov	r3, r0
  410222:	f101 3cff 	add.w	ip, r1, #4294967295
  410226:	f1bc 0f18 	cmp.w	ip, #24
  41022a:	f1a2 0210 	sub.w	r2, r2, #16
  41022e:	f100 0001 	add.w	r0, r0, #1
  410232:	d9ed      	bls.n	410210 <__gethex+0x200>
  410234:	f1bb 0f00 	cmp.w	fp, #0
  410238:	d000      	beq.n	41023c <__gethex+0x22c>
  41023a:	4252      	negs	r2, r2
  41023c:	9804      	ldr	r0, [sp, #16]
  41023e:	4410      	add	r0, r2
  410240:	9004      	str	r0, [sp, #16]
  410242:	e732      	b.n	4100aa <__gethex+0x9a>
  410244:	4628      	mov	r0, r5
  410246:	9902      	ldr	r1, [sp, #8]
  410248:	9a03      	ldr	r2, [sp, #12]
  41024a:	f7fa ff77 	bl	40b13c <strncmp>
  41024e:	2800      	cmp	r0, #0
  410250:	d140      	bne.n	4102d4 <__gethex+0x2c4>
  410252:	9803      	ldr	r0, [sp, #12]
  410254:	5c2b      	ldrb	r3, [r5, r0]
  410256:	4604      	mov	r4, r0
  410258:	5cf2      	ldrb	r2, [r6, r3]
  41025a:	442c      	add	r4, r5
  41025c:	2a00      	cmp	r2, #0
  41025e:	f000 8097 	beq.w	410390 <__gethex+0x380>
  410262:	2b30      	cmp	r3, #48	; 0x30
  410264:	f040 8142 	bne.w	4104ec <__gethex+0x4dc>
  410268:	1c62      	adds	r2, r4, #1
  41026a:	7813      	ldrb	r3, [r2, #0]
  41026c:	4615      	mov	r5, r2
  41026e:	2b30      	cmp	r3, #48	; 0x30
  410270:	f102 0201 	add.w	r2, r2, #1
  410274:	d0f9      	beq.n	41026a <__gethex+0x25a>
  410276:	5cf3      	ldrb	r3, [r6, r3]
  410278:	f1d3 0901 	rsbs	r9, r3, #1
  41027c:	46a3      	mov	fp, r4
  41027e:	bf38      	it	cc
  410280:	f04f 0900 	movcc.w	r9, #0
  410284:	2701      	movs	r7, #1
  410286:	e6ef      	b.n	410068 <__gethex+0x58>
  410288:	4447      	add	r7, r8
  41028a:	f857 0c04 	ldr.w	r0, [r7, #-4]
  41028e:	f000 febb 	bl	411008 <__hi0bits>
  410292:	f1c4 0320 	rsb	r3, r4, #32
  410296:	4298      	cmp	r0, r3
  410298:	f280 80dc 	bge.w	410454 <__gethex+0x444>
  41029c:	9805      	ldr	r0, [sp, #20]
  41029e:	2101      	movs	r1, #1
  4102a0:	f7ff fe66 	bl	40ff70 <rshift>
  4102a4:	9806      	ldr	r0, [sp, #24]
  4102a6:	9904      	ldr	r1, [sp, #16]
  4102a8:	6883      	ldr	r3, [r0, #8]
  4102aa:	3101      	adds	r1, #1
  4102ac:	4299      	cmp	r1, r3
  4102ae:	9104      	str	r1, [sp, #16]
  4102b0:	f340 80d0 	ble.w	410454 <__gethex+0x444>
  4102b4:	9807      	ldr	r0, [sp, #28]
  4102b6:	9905      	ldr	r1, [sp, #20]
  4102b8:	f000 fe06 	bl	410ec8 <_Bfree>
  4102bc:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4102be:	2300      	movs	r3, #0
  4102c0:	20a3      	movs	r0, #163	; 0xa3
  4102c2:	6013      	str	r3, [r2, #0]
  4102c4:	b00b      	add	sp, #44	; 0x2c
  4102c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4102ca:	f04f 0b01 	mov.w	fp, #1
  4102ce:	78a3      	ldrb	r3, [r4, #2]
  4102d0:	1ca0      	adds	r0, r4, #2
  4102d2:	e78d      	b.n	4101f0 <__gethex+0x1e0>
  4102d4:	9404      	str	r4, [sp, #16]
  4102d6:	782b      	ldrb	r3, [r5, #0]
  4102d8:	462c      	mov	r4, r5
  4102da:	f04f 0901 	mov.w	r9, #1
  4102de:	e6dd      	b.n	41009c <__gethex+0x8c>
  4102e0:	2501      	movs	r5, #1
  4102e2:	b166      	cbz	r6, 4102fe <__gethex+0x2ee>
  4102e4:	9806      	ldr	r0, [sp, #24]
  4102e6:	68c3      	ldr	r3, [r0, #12]
  4102e8:	2b02      	cmp	r3, #2
  4102ea:	f000 808a 	beq.w	410402 <__gethex+0x3f2>
  4102ee:	2b03      	cmp	r3, #3
  4102f0:	f000 808b 	beq.w	41040a <__gethex+0x3fa>
  4102f4:	2b01      	cmp	r3, #1
  4102f6:	f000 80c1 	beq.w	41047c <__gethex+0x46c>
  4102fa:	f045 0510 	orr.w	r5, r5, #16
  4102fe:	9b05      	ldr	r3, [sp, #20]
  410300:	9814      	ldr	r0, [sp, #80]	; 0x50
  410302:	9909      	ldr	r1, [sp, #36]	; 0x24
  410304:	6003      	str	r3, [r0, #0]
  410306:	9b04      	ldr	r3, [sp, #16]
  410308:	4628      	mov	r0, r5
  41030a:	600b      	str	r3, [r1, #0]
  41030c:	b00b      	add	sp, #44	; 0x2c
  41030e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410312:	f04f 0b00 	mov.w	fp, #0
  410316:	e7da      	b.n	4102ce <__gethex+0x2be>
  410318:	0041358c 	.word	0x0041358c
  41031c:	1b05      	subs	r5, r0, r4
  41031e:	4629      	mov	r1, r5
  410320:	9805      	ldr	r0, [sp, #20]
  410322:	f001 f9c9 	bl	4116b8 <__any_on>
  410326:	2800      	cmp	r0, #0
  410328:	d036      	beq.n	410398 <__gethex+0x388>
  41032a:	1e6b      	subs	r3, r5, #1
  41032c:	f003 011f 	and.w	r1, r3, #31
  410330:	2601      	movs	r6, #1
  410332:	fa06 f101 	lsl.w	r1, r6, r1
  410336:	9808      	ldr	r0, [sp, #32]
  410338:	115a      	asrs	r2, r3, #5
  41033a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  41033e:	4211      	tst	r1, r2
  410340:	d00a      	beq.n	410358 <__gethex+0x348>
  410342:	42b3      	cmp	r3, r6
  410344:	f340 80a8 	ble.w	410498 <__gethex+0x488>
  410348:	9805      	ldr	r0, [sp, #20]
  41034a:	1ea9      	subs	r1, r5, #2
  41034c:	f001 f9b4 	bl	4116b8 <__any_on>
  410350:	2800      	cmp	r0, #0
  410352:	f000 80a1 	beq.w	410498 <__gethex+0x488>
  410356:	2603      	movs	r6, #3
  410358:	9b04      	ldr	r3, [sp, #16]
  41035a:	4629      	mov	r1, r5
  41035c:	442b      	add	r3, r5
  41035e:	9805      	ldr	r0, [sp, #20]
  410360:	9304      	str	r3, [sp, #16]
  410362:	f7ff fe05 	bl	40ff70 <rshift>
  410366:	e70e      	b.n	410186 <__gethex+0x176>
  410368:	f8cd b010 	str.w	fp, [sp, #16]
  41036c:	e696      	b.n	41009c <__gethex+0x8c>
  41036e:	1a25      	subs	r5, r4, r0
  410370:	9905      	ldr	r1, [sp, #20]
  410372:	462a      	mov	r2, r5
  410374:	9807      	ldr	r0, [sp, #28]
  410376:	f000 ff8b 	bl	411290 <__lshift>
  41037a:	9b04      	ldr	r3, [sp, #16]
  41037c:	9005      	str	r0, [sp, #20]
  41037e:	1b5b      	subs	r3, r3, r5
  410380:	9304      	str	r3, [sp, #16]
  410382:	f100 0314 	add.w	r3, r0, #20
  410386:	9308      	str	r3, [sp, #32]
  410388:	2600      	movs	r6, #0
  41038a:	e6fc      	b.n	410186 <__gethex+0x176>
  41038c:	2700      	movs	r7, #0
  41038e:	e661      	b.n	410054 <__gethex+0x44>
  410390:	9204      	str	r2, [sp, #16]
  410392:	f04f 0901 	mov.w	r9, #1
  410396:	e681      	b.n	41009c <__gethex+0x8c>
  410398:	4606      	mov	r6, r0
  41039a:	e7dd      	b.n	410358 <__gethex+0x348>
  41039c:	462c      	mov	r4, r5
  41039e:	e66d      	b.n	41007c <__gethex+0x6c>
  4103a0:	1e6f      	subs	r7, r5, #1
  4103a2:	2e00      	cmp	r6, #0
  4103a4:	d158      	bne.n	410458 <__gethex+0x448>
  4103a6:	2f00      	cmp	r7, #0
  4103a8:	dd04      	ble.n	4103b4 <__gethex+0x3a4>
  4103aa:	9805      	ldr	r0, [sp, #20]
  4103ac:	4639      	mov	r1, r7
  4103ae:	f001 f983 	bl	4116b8 <__any_on>
  4103b2:	4606      	mov	r6, r0
  4103b4:	f007 031f 	and.w	r3, r7, #31
  4103b8:	2201      	movs	r2, #1
  4103ba:	409a      	lsls	r2, r3
  4103bc:	9808      	ldr	r0, [sp, #32]
  4103be:	117f      	asrs	r7, r7, #5
  4103c0:	f850 3027 	ldr.w	r3, [r0, r7, lsl #2]
  4103c4:	4629      	mov	r1, r5
  4103c6:	421a      	tst	r2, r3
  4103c8:	9805      	ldr	r0, [sp, #20]
  4103ca:	bf18      	it	ne
  4103cc:	f046 0602 	orrne.w	r6, r6, #2
  4103d0:	f7ff fdce 	bl	40ff70 <rshift>
  4103d4:	9b06      	ldr	r3, [sp, #24]
  4103d6:	1b64      	subs	r4, r4, r5
  4103d8:	685b      	ldr	r3, [r3, #4]
  4103da:	2502      	movs	r5, #2
  4103dc:	9304      	str	r3, [sp, #16]
  4103de:	e780      	b.n	4102e2 <__gethex+0x2d2>
  4103e0:	9903      	ldr	r1, [sp, #12]
  4103e2:	5c63      	ldrb	r3, [r4, r1]
  4103e4:	468b      	mov	fp, r1
  4103e6:	5cf2      	ldrb	r2, [r6, r3]
  4103e8:	44a3      	add	fp, r4
  4103ea:	2a00      	cmp	r2, #0
  4103ec:	f000 8081 	beq.w	4104f2 <__gethex+0x4e2>
  4103f0:	f10b 0201 	add.w	r2, fp, #1
  4103f4:	7813      	ldrb	r3, [r2, #0]
  4103f6:	4614      	mov	r4, r2
  4103f8:	5cf1      	ldrb	r1, [r6, r3]
  4103fa:	3201      	adds	r2, #1
  4103fc:	2900      	cmp	r1, #0
  4103fe:	d1f9      	bne.n	4103f4 <__gethex+0x3e4>
  410400:	e647      	b.n	410092 <__gethex+0x82>
  410402:	9a15      	ldr	r2, [sp, #84]	; 0x54
  410404:	f1c2 0201 	rsb	r2, r2, #1
  410408:	9215      	str	r2, [sp, #84]	; 0x54
  41040a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  41040c:	2b00      	cmp	r3, #0
  41040e:	f43f af74 	beq.w	4102fa <__gethex+0x2ea>
  410412:	9b05      	ldr	r3, [sp, #20]
  410414:	2000      	movs	r0, #0
  410416:	691e      	ldr	r6, [r3, #16]
  410418:	9b08      	ldr	r3, [sp, #32]
  41041a:	ea4f 0886 	mov.w	r8, r6, lsl #2
  41041e:	461f      	mov	r7, r3
  410420:	4447      	add	r7, r8
  410422:	e003      	b.n	41042c <__gethex+0x41c>
  410424:	429f      	cmp	r7, r3
  410426:	f843 0c04 	str.w	r0, [r3, #-4]
  41042a:	d94a      	bls.n	4104c2 <__gethex+0x4b2>
  41042c:	4619      	mov	r1, r3
  41042e:	f853 2b04 	ldr.w	r2, [r3], #4
  410432:	f1b2 3fff 	cmp.w	r2, #4294967295
  410436:	d0f5      	beq.n	410424 <__gethex+0x414>
  410438:	3201      	adds	r2, #1
  41043a:	9f08      	ldr	r7, [sp, #32]
  41043c:	600a      	str	r2, [r1, #0]
  41043e:	2d02      	cmp	r5, #2
  410440:	d04d      	beq.n	4104de <__gethex+0x4ce>
  410442:	9a05      	ldr	r2, [sp, #20]
  410444:	6913      	ldr	r3, [r2, #16]
  410446:	429e      	cmp	r6, r3
  410448:	f6ff af28 	blt.w	41029c <__gethex+0x28c>
  41044c:	f014 041f 	ands.w	r4, r4, #31
  410450:	f47f af1a 	bne.w	410288 <__gethex+0x278>
  410454:	2521      	movs	r5, #33	; 0x21
  410456:	e752      	b.n	4102fe <__gethex+0x2ee>
  410458:	2601      	movs	r6, #1
  41045a:	e7ab      	b.n	4103b4 <__gethex+0x3a4>
  41045c:	9915      	ldr	r1, [sp, #84]	; 0x54
  41045e:	2900      	cmp	r1, #0
  410460:	f43f aeab 	beq.w	4101ba <__gethex+0x1aa>
  410464:	9809      	ldr	r0, [sp, #36]	; 0x24
  410466:	2201      	movs	r2, #1
  410468:	6003      	str	r3, [r0, #0]
  41046a:	9b05      	ldr	r3, [sp, #20]
  41046c:	9914      	ldr	r1, [sp, #80]	; 0x50
  41046e:	611a      	str	r2, [r3, #16]
  410470:	9b08      	ldr	r3, [sp, #32]
  410472:	2062      	movs	r0, #98	; 0x62
  410474:	601a      	str	r2, [r3, #0]
  410476:	9b05      	ldr	r3, [sp, #20]
  410478:	600b      	str	r3, [r1, #0]
  41047a:	e61f      	b.n	4100bc <__gethex+0xac>
  41047c:	07b2      	lsls	r2, r6, #30
  41047e:	f57f af3c 	bpl.w	4102fa <__gethex+0x2ea>
  410482:	9908      	ldr	r1, [sp, #32]
  410484:	680b      	ldr	r3, [r1, #0]
  410486:	4333      	orrs	r3, r6
  410488:	07db      	lsls	r3, r3, #31
  41048a:	d4c2      	bmi.n	410412 <__gethex+0x402>
  41048c:	e735      	b.n	4102fa <__gethex+0x2ea>
  41048e:	f8dd b020 	ldr.w	fp, [sp, #32]
  410492:	f04f 0900 	mov.w	r9, #0
  410496:	e660      	b.n	41015a <__gethex+0x14a>
  410498:	2602      	movs	r6, #2
  41049a:	e75d      	b.n	410358 <__gethex+0x348>
  41049c:	42a5      	cmp	r5, r4
  41049e:	f47f ae8c 	bne.w	4101ba <__gethex+0x1aa>
  4104a2:	2c01      	cmp	r4, #1
  4104a4:	ddde      	ble.n	410464 <__gethex+0x454>
  4104a6:	1e61      	subs	r1, r4, #1
  4104a8:	9805      	ldr	r0, [sp, #20]
  4104aa:	f001 f905 	bl	4116b8 <__any_on>
  4104ae:	2800      	cmp	r0, #0
  4104b0:	f43f ae83 	beq.w	4101ba <__gethex+0x1aa>
  4104b4:	9a06      	ldr	r2, [sp, #24]
  4104b6:	6853      	ldr	r3, [r2, #4]
  4104b8:	e7d4      	b.n	410464 <__gethex+0x454>
  4104ba:	9815      	ldr	r0, [sp, #84]	; 0x54
  4104bc:	2800      	cmp	r0, #0
  4104be:	d0d1      	beq.n	410464 <__gethex+0x454>
  4104c0:	e67b      	b.n	4101ba <__gethex+0x1aa>
  4104c2:	9805      	ldr	r0, [sp, #20]
  4104c4:	6883      	ldr	r3, [r0, #8]
  4104c6:	429e      	cmp	r6, r3
  4104c8:	da15      	bge.n	4104f6 <__gethex+0x4e6>
  4104ca:	9f08      	ldr	r7, [sp, #32]
  4104cc:	4633      	mov	r3, r6
  4104ce:	9805      	ldr	r0, [sp, #20]
  4104d0:	1c5a      	adds	r2, r3, #1
  4104d2:	2101      	movs	r1, #1
  4104d4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  4104d8:	6102      	str	r2, [r0, #16]
  4104da:	6159      	str	r1, [r3, #20]
  4104dc:	e7af      	b.n	41043e <__gethex+0x42e>
  4104de:	9906      	ldr	r1, [sp, #24]
  4104e0:	680b      	ldr	r3, [r1, #0]
  4104e2:	3b01      	subs	r3, #1
  4104e4:	42a3      	cmp	r3, r4
  4104e6:	d01c      	beq.n	410522 <__gethex+0x512>
  4104e8:	2522      	movs	r5, #34	; 0x22
  4104ea:	e708      	b.n	4102fe <__gethex+0x2ee>
  4104ec:	4613      	mov	r3, r2
  4104ee:	4625      	mov	r5, r4
  4104f0:	e6c2      	b.n	410278 <__gethex+0x268>
  4104f2:	465c      	mov	r4, fp
  4104f4:	e5cd      	b.n	410092 <__gethex+0x82>
  4104f6:	6841      	ldr	r1, [r0, #4]
  4104f8:	9807      	ldr	r0, [sp, #28]
  4104fa:	3101      	adds	r1, #1
  4104fc:	f000 fcbe 	bl	410e7c <_Balloc>
  410500:	9905      	ldr	r1, [sp, #20]
  410502:	4607      	mov	r7, r0
  410504:	690b      	ldr	r3, [r1, #16]
  410506:	300c      	adds	r0, #12
  410508:	1c9a      	adds	r2, r3, #2
  41050a:	0092      	lsls	r2, r2, #2
  41050c:	310c      	adds	r1, #12
  41050e:	f7fa fadf 	bl	40aad0 <memcpy>
  410512:	9807      	ldr	r0, [sp, #28]
  410514:	9905      	ldr	r1, [sp, #20]
  410516:	f000 fcd7 	bl	410ec8 <_Bfree>
  41051a:	9705      	str	r7, [sp, #20]
  41051c:	693b      	ldr	r3, [r7, #16]
  41051e:	3714      	adds	r7, #20
  410520:	e7d5      	b.n	4104ce <__gethex+0x4be>
  410522:	f004 031f 	and.w	r3, r4, #31
  410526:	2201      	movs	r2, #1
  410528:	409a      	lsls	r2, r3
  41052a:	1164      	asrs	r4, r4, #5
  41052c:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
  410530:	421a      	tst	r2, r3
  410532:	bf14      	ite	ne
  410534:	2521      	movne	r5, #33	; 0x21
  410536:	2522      	moveq	r5, #34	; 0x22
  410538:	e6e1      	b.n	4102fe <__gethex+0x2ee>
  41053a:	bf00      	nop

0041053c <__hexnan>:
  41053c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  410540:	680b      	ldr	r3, [r1, #0]
  410542:	4691      	mov	r9, r2
  410544:	115a      	asrs	r2, r3, #5
  410546:	b084      	sub	sp, #16
  410548:	eb09 0282 	add.w	r2, r9, r2, lsl #2
  41054c:	f013 031f 	ands.w	r3, r3, #31
  410550:	9200      	str	r2, [sp, #0]
  410552:	bf18      	it	ne
  410554:	3204      	addne	r2, #4
  410556:	9001      	str	r0, [sp, #4]
  410558:	bf18      	it	ne
  41055a:	9200      	strne	r2, [sp, #0]
  41055c:	9900      	ldr	r1, [sp, #0]
  41055e:	9a01      	ldr	r2, [sp, #4]
  410560:	9303      	str	r3, [sp, #12]
  410562:	2300      	movs	r3, #0
  410564:	1f0f      	subs	r7, r1, #4
  410566:	f841 3c04 	str.w	r3, [r1, #-4]
  41056a:	6811      	ldr	r1, [r2, #0]
  41056c:	469a      	mov	sl, r3
  41056e:	461d      	mov	r5, r3
  410570:	461e      	mov	r6, r3
  410572:	784b      	ldrb	r3, [r1, #1]
  410574:	46bc      	mov	ip, r7
  410576:	4638      	mov	r0, r7
  410578:	f8df 8150 	ldr.w	r8, [pc, #336]	; 4106cc <__hexnan+0x190>
  41057c:	9702      	str	r7, [sp, #8]
  41057e:	b33b      	cbz	r3, 4105d0 <__hexnan+0x94>
  410580:	f818 2003 	ldrb.w	r2, [r8, r3]
  410584:	2a00      	cmp	r2, #0
  410586:	d148      	bne.n	41061a <__hexnan+0xde>
  410588:	2b20      	cmp	r3, #32
  41058a:	d866      	bhi.n	41065a <__hexnan+0x11e>
  41058c:	42ae      	cmp	r6, r5
  41058e:	dd1b      	ble.n	4105c8 <__hexnan+0x8c>
  410590:	4560      	cmp	r0, ip
  410592:	d215      	bcs.n	4105c0 <__hexnan+0x84>
  410594:	f1ba 0f07 	cmp.w	sl, #7
  410598:	dc12      	bgt.n	4105c0 <__hexnan+0x84>
  41059a:	f1ca 0a08 	rsb	sl, sl, #8
  41059e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
  4105a2:	6802      	ldr	r2, [r0, #0]
  4105a4:	f1ca 0b20 	rsb	fp, sl, #32
  4105a8:	4603      	mov	r3, r0
  4105aa:	685c      	ldr	r4, [r3, #4]
  4105ac:	fa04 f70b 	lsl.w	r7, r4, fp
  4105b0:	4317      	orrs	r7, r2
  4105b2:	fa24 f20a 	lsr.w	r2, r4, sl
  4105b6:	601f      	str	r7, [r3, #0]
  4105b8:	f843 2f04 	str.w	r2, [r3, #4]!
  4105bc:	459c      	cmp	ip, r3
  4105be:	d8f4      	bhi.n	4105aa <__hexnan+0x6e>
  4105c0:	4548      	cmp	r0, r9
  4105c2:	d841      	bhi.n	410648 <__hexnan+0x10c>
  4105c4:	f04f 0a08 	mov.w	sl, #8
  4105c8:	3101      	adds	r1, #1
  4105ca:	784b      	ldrb	r3, [r1, #1]
  4105cc:	2b00      	cmp	r3, #0
  4105ce:	d1d7      	bne.n	410580 <__hexnan+0x44>
  4105d0:	9f02      	ldr	r7, [sp, #8]
  4105d2:	2e00      	cmp	r6, #0
  4105d4:	d044      	beq.n	410660 <__hexnan+0x124>
  4105d6:	4560      	cmp	r0, ip
  4105d8:	d202      	bcs.n	4105e0 <__hexnan+0xa4>
  4105da:	f1ba 0f07 	cmp.w	sl, #7
  4105de:	dd61      	ble.n	4106a4 <__hexnan+0x168>
  4105e0:	4581      	cmp	r9, r0
  4105e2:	d242      	bcs.n	41066a <__hexnan+0x12e>
  4105e4:	464b      	mov	r3, r9
  4105e6:	f850 2b04 	ldr.w	r2, [r0], #4
  4105ea:	4287      	cmp	r7, r0
  4105ec:	f843 2b04 	str.w	r2, [r3], #4
  4105f0:	d2f9      	bcs.n	4105e6 <__hexnan+0xaa>
  4105f2:	2200      	movs	r2, #0
  4105f4:	f843 2b04 	str.w	r2, [r3], #4
  4105f8:	429f      	cmp	r7, r3
  4105fa:	d2fb      	bcs.n	4105f4 <__hexnan+0xb8>
  4105fc:	9900      	ldr	r1, [sp, #0]
  4105fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
  410602:	b92b      	cbnz	r3, 410610 <__hexnan+0xd4>
  410604:	45b9      	cmp	r9, r7
  410606:	d040      	beq.n	41068a <__hexnan+0x14e>
  410608:	f857 3d04 	ldr.w	r3, [r7, #-4]!
  41060c:	2b00      	cmp	r3, #0
  41060e:	d0f9      	beq.n	410604 <__hexnan+0xc8>
  410610:	2005      	movs	r0, #5
  410612:	b004      	add	sp, #16
  410614:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  410618:	4770      	bx	lr
  41061a:	f10a 0a01 	add.w	sl, sl, #1
  41061e:	f1ba 0f08 	cmp.w	sl, #8
  410622:	f106 0601 	add.w	r6, r6, #1
  410626:	dc06      	bgt.n	410636 <__hexnan+0xfa>
  410628:	6803      	ldr	r3, [r0, #0]
  41062a:	011b      	lsls	r3, r3, #4
  41062c:	f002 020f 	and.w	r2, r2, #15
  410630:	431a      	orrs	r2, r3
  410632:	6002      	str	r2, [r0, #0]
  410634:	e7c8      	b.n	4105c8 <__hexnan+0x8c>
  410636:	4548      	cmp	r0, r9
  410638:	d9c6      	bls.n	4105c8 <__hexnan+0x8c>
  41063a:	2300      	movs	r3, #0
  41063c:	f840 3c04 	str.w	r3, [r0, #-4]
  410640:	f04f 0a01 	mov.w	sl, #1
  410644:	3804      	subs	r0, #4
  410646:	e7f1      	b.n	41062c <__hexnan+0xf0>
  410648:	2300      	movs	r3, #0
  41064a:	f1a0 0c04 	sub.w	ip, r0, #4
  41064e:	f840 3c04 	str.w	r3, [r0, #-4]
  410652:	4635      	mov	r5, r6
  410654:	4660      	mov	r0, ip
  410656:	469a      	mov	sl, r3
  410658:	e7b6      	b.n	4105c8 <__hexnan+0x8c>
  41065a:	2b29      	cmp	r3, #41	; 0x29
  41065c:	9f02      	ldr	r7, [sp, #8]
  41065e:	d01b      	beq.n	410698 <__hexnan+0x15c>
  410660:	2004      	movs	r0, #4
  410662:	b004      	add	sp, #16
  410664:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  410668:	4770      	bx	lr
  41066a:	9a03      	ldr	r2, [sp, #12]
  41066c:	2a00      	cmp	r2, #0
  41066e:	d0c5      	beq.n	4105fc <__hexnan+0xc0>
  410670:	9a03      	ldr	r2, [sp, #12]
  410672:	9900      	ldr	r1, [sp, #0]
  410674:	f1c2 0320 	rsb	r3, r2, #32
  410678:	f04f 32ff 	mov.w	r2, #4294967295
  41067c:	40da      	lsrs	r2, r3
  41067e:	f851 3c04 	ldr.w	r3, [r1, #-4]
  410682:	4013      	ands	r3, r2
  410684:	f841 3c04 	str.w	r3, [r1, #-4]
  410688:	e7bb      	b.n	410602 <__hexnan+0xc6>
  41068a:	2301      	movs	r3, #1
  41068c:	2005      	movs	r0, #5
  41068e:	603b      	str	r3, [r7, #0]
  410690:	b004      	add	sp, #16
  410692:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  410696:	4770      	bx	lr
  410698:	9a01      	ldr	r2, [sp, #4]
  41069a:	3102      	adds	r1, #2
  41069c:	6011      	str	r1, [r2, #0]
  41069e:	2e00      	cmp	r6, #0
  4106a0:	d199      	bne.n	4105d6 <__hexnan+0x9a>
  4106a2:	e7dd      	b.n	410660 <__hexnan+0x124>
  4106a4:	f1ca 0508 	rsb	r5, sl, #8
  4106a8:	00ad      	lsls	r5, r5, #2
  4106aa:	6802      	ldr	r2, [r0, #0]
  4106ac:	f1c5 0620 	rsb	r6, r5, #32
  4106b0:	4603      	mov	r3, r0
  4106b2:	6859      	ldr	r1, [r3, #4]
  4106b4:	fa01 f406 	lsl.w	r4, r1, r6
  4106b8:	4314      	orrs	r4, r2
  4106ba:	fa21 f205 	lsr.w	r2, r1, r5
  4106be:	601c      	str	r4, [r3, #0]
  4106c0:	f843 2f04 	str.w	r2, [r3, #4]!
  4106c4:	4563      	cmp	r3, ip
  4106c6:	d3f4      	bcc.n	4106b2 <__hexnan+0x176>
  4106c8:	e78a      	b.n	4105e0 <__hexnan+0xa4>
  4106ca:	bf00      	nop
  4106cc:	0041358c 	.word	0x0041358c

004106d0 <__locale_charset>:
  4106d0:	4800      	ldr	r0, [pc, #0]	; (4106d4 <__locale_charset+0x4>)
  4106d2:	4770      	bx	lr
  4106d4:	200005b4 	.word	0x200005b4

004106d8 <__locale_mb_cur_max>:
  4106d8:	4b01      	ldr	r3, [pc, #4]	; (4106e0 <__locale_mb_cur_max+0x8>)
  4106da:	6818      	ldr	r0, [r3, #0]
  4106dc:	4770      	bx	lr
  4106de:	bf00      	nop
  4106e0:	200005d4 	.word	0x200005d4

004106e4 <_localeconv_r>:
  4106e4:	4800      	ldr	r0, [pc, #0]	; (4106e8 <_localeconv_r+0x4>)
  4106e6:	4770      	bx	lr
  4106e8:	2000057c 	.word	0x2000057c

004106ec <__smakebuf_r>:
  4106ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4106ee:	898b      	ldrh	r3, [r1, #12]
  4106f0:	b091      	sub	sp, #68	; 0x44
  4106f2:	b29a      	uxth	r2, r3
  4106f4:	0796      	lsls	r6, r2, #30
  4106f6:	460c      	mov	r4, r1
  4106f8:	4605      	mov	r5, r0
  4106fa:	d437      	bmi.n	41076c <__smakebuf_r+0x80>
  4106fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  410700:	2900      	cmp	r1, #0
  410702:	db17      	blt.n	410734 <__smakebuf_r+0x48>
  410704:	aa01      	add	r2, sp, #4
  410706:	f001 fc63 	bl	411fd0 <_fstat_r>
  41070a:	2800      	cmp	r0, #0
  41070c:	db10      	blt.n	410730 <__smakebuf_r+0x44>
  41070e:	9b02      	ldr	r3, [sp, #8]
  410710:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  410714:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  410718:	424f      	negs	r7, r1
  41071a:	414f      	adcs	r7, r1
  41071c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  410720:	d02c      	beq.n	41077c <__smakebuf_r+0x90>
  410722:	89a3      	ldrh	r3, [r4, #12]
  410724:	f44f 6680 	mov.w	r6, #1024	; 0x400
  410728:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  41072c:	81a3      	strh	r3, [r4, #12]
  41072e:	e00b      	b.n	410748 <__smakebuf_r+0x5c>
  410730:	89a3      	ldrh	r3, [r4, #12]
  410732:	b29a      	uxth	r2, r3
  410734:	f012 0f80 	tst.w	r2, #128	; 0x80
  410738:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  41073c:	81a3      	strh	r3, [r4, #12]
  41073e:	bf14      	ite	ne
  410740:	2640      	movne	r6, #64	; 0x40
  410742:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  410746:	2700      	movs	r7, #0
  410748:	4628      	mov	r0, r5
  41074a:	4631      	mov	r1, r6
  41074c:	f000 f846 	bl	4107dc <_malloc_r>
  410750:	89a3      	ldrh	r3, [r4, #12]
  410752:	2800      	cmp	r0, #0
  410754:	d029      	beq.n	4107aa <__smakebuf_r+0xbe>
  410756:	4a1b      	ldr	r2, [pc, #108]	; (4107c4 <__smakebuf_r+0xd8>)
  410758:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  41075c:	63ea      	str	r2, [r5, #60]	; 0x3c
  41075e:	81a3      	strh	r3, [r4, #12]
  410760:	6020      	str	r0, [r4, #0]
  410762:	6120      	str	r0, [r4, #16]
  410764:	6166      	str	r6, [r4, #20]
  410766:	b9a7      	cbnz	r7, 410792 <__smakebuf_r+0xa6>
  410768:	b011      	add	sp, #68	; 0x44
  41076a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  41076c:	f101 0343 	add.w	r3, r1, #67	; 0x43
  410770:	2201      	movs	r2, #1
  410772:	600b      	str	r3, [r1, #0]
  410774:	610b      	str	r3, [r1, #16]
  410776:	614a      	str	r2, [r1, #20]
  410778:	b011      	add	sp, #68	; 0x44
  41077a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  41077c:	4a12      	ldr	r2, [pc, #72]	; (4107c8 <__smakebuf_r+0xdc>)
  41077e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  410780:	4293      	cmp	r3, r2
  410782:	d1ce      	bne.n	410722 <__smakebuf_r+0x36>
  410784:	89a3      	ldrh	r3, [r4, #12]
  410786:	f44f 6680 	mov.w	r6, #1024	; 0x400
  41078a:	4333      	orrs	r3, r6
  41078c:	81a3      	strh	r3, [r4, #12]
  41078e:	64e6      	str	r6, [r4, #76]	; 0x4c
  410790:	e7da      	b.n	410748 <__smakebuf_r+0x5c>
  410792:	4628      	mov	r0, r5
  410794:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  410798:	f001 fc2e 	bl	411ff8 <_isatty_r>
  41079c:	2800      	cmp	r0, #0
  41079e:	d0e3      	beq.n	410768 <__smakebuf_r+0x7c>
  4107a0:	89a3      	ldrh	r3, [r4, #12]
  4107a2:	f043 0301 	orr.w	r3, r3, #1
  4107a6:	81a3      	strh	r3, [r4, #12]
  4107a8:	e7de      	b.n	410768 <__smakebuf_r+0x7c>
  4107aa:	059a      	lsls	r2, r3, #22
  4107ac:	d4dc      	bmi.n	410768 <__smakebuf_r+0x7c>
  4107ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4107b2:	f043 0302 	orr.w	r3, r3, #2
  4107b6:	2101      	movs	r1, #1
  4107b8:	81a3      	strh	r3, [r4, #12]
  4107ba:	6022      	str	r2, [r4, #0]
  4107bc:	6122      	str	r2, [r4, #16]
  4107be:	6161      	str	r1, [r4, #20]
  4107c0:	e7d2      	b.n	410768 <__smakebuf_r+0x7c>
  4107c2:	bf00      	nop
  4107c4:	0040f7e5 	.word	0x0040f7e5
  4107c8:	00411bb1 	.word	0x00411bb1

004107cc <malloc>:
  4107cc:	4b02      	ldr	r3, [pc, #8]	; (4107d8 <malloc+0xc>)
  4107ce:	4601      	mov	r1, r0
  4107d0:	6818      	ldr	r0, [r3, #0]
  4107d2:	f000 b803 	b.w	4107dc <_malloc_r>
  4107d6:	bf00      	nop
  4107d8:	20000578 	.word	0x20000578

004107dc <_malloc_r>:
  4107dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4107e0:	f101 050b 	add.w	r5, r1, #11
  4107e4:	2d16      	cmp	r5, #22
  4107e6:	b083      	sub	sp, #12
  4107e8:	4606      	mov	r6, r0
  4107ea:	d927      	bls.n	41083c <_malloc_r+0x60>
  4107ec:	f035 0507 	bics.w	r5, r5, #7
  4107f0:	d427      	bmi.n	410842 <_malloc_r+0x66>
  4107f2:	42a9      	cmp	r1, r5
  4107f4:	d825      	bhi.n	410842 <_malloc_r+0x66>
  4107f6:	4630      	mov	r0, r6
  4107f8:	f000 fb3c 	bl	410e74 <__malloc_lock>
  4107fc:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  410800:	d226      	bcs.n	410850 <_malloc_r+0x74>
  410802:	4fc1      	ldr	r7, [pc, #772]	; (410b08 <_malloc_r+0x32c>)
  410804:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  410808:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  41080c:	68dc      	ldr	r4, [r3, #12]
  41080e:	429c      	cmp	r4, r3
  410810:	f000 81d2 	beq.w	410bb8 <_malloc_r+0x3dc>
  410814:	6863      	ldr	r3, [r4, #4]
  410816:	68e2      	ldr	r2, [r4, #12]
  410818:	f023 0303 	bic.w	r3, r3, #3
  41081c:	4423      	add	r3, r4
  41081e:	6858      	ldr	r0, [r3, #4]
  410820:	68a1      	ldr	r1, [r4, #8]
  410822:	f040 0501 	orr.w	r5, r0, #1
  410826:	60ca      	str	r2, [r1, #12]
  410828:	4630      	mov	r0, r6
  41082a:	6091      	str	r1, [r2, #8]
  41082c:	605d      	str	r5, [r3, #4]
  41082e:	f000 fb23 	bl	410e78 <__malloc_unlock>
  410832:	3408      	adds	r4, #8
  410834:	4620      	mov	r0, r4
  410836:	b003      	add	sp, #12
  410838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41083c:	2510      	movs	r5, #16
  41083e:	42a9      	cmp	r1, r5
  410840:	d9d9      	bls.n	4107f6 <_malloc_r+0x1a>
  410842:	2400      	movs	r4, #0
  410844:	230c      	movs	r3, #12
  410846:	4620      	mov	r0, r4
  410848:	6033      	str	r3, [r6, #0]
  41084a:	b003      	add	sp, #12
  41084c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410850:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  410854:	f000 8089 	beq.w	41096a <_malloc_r+0x18e>
  410858:	f1bc 0f04 	cmp.w	ip, #4
  41085c:	f200 8160 	bhi.w	410b20 <_malloc_r+0x344>
  410860:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  410864:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  410868:	ea4f 014c 	mov.w	r1, ip, lsl #1
  41086c:	4fa6      	ldr	r7, [pc, #664]	; (410b08 <_malloc_r+0x32c>)
  41086e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  410872:	68cc      	ldr	r4, [r1, #12]
  410874:	42a1      	cmp	r1, r4
  410876:	d105      	bne.n	410884 <_malloc_r+0xa8>
  410878:	e00c      	b.n	410894 <_malloc_r+0xb8>
  41087a:	2b00      	cmp	r3, #0
  41087c:	da79      	bge.n	410972 <_malloc_r+0x196>
  41087e:	68e4      	ldr	r4, [r4, #12]
  410880:	42a1      	cmp	r1, r4
  410882:	d007      	beq.n	410894 <_malloc_r+0xb8>
  410884:	6862      	ldr	r2, [r4, #4]
  410886:	f022 0203 	bic.w	r2, r2, #3
  41088a:	1b53      	subs	r3, r2, r5
  41088c:	2b0f      	cmp	r3, #15
  41088e:	ddf4      	ble.n	41087a <_malloc_r+0x9e>
  410890:	f10c 3cff 	add.w	ip, ip, #4294967295
  410894:	f10c 0c01 	add.w	ip, ip, #1
  410898:	4b9b      	ldr	r3, [pc, #620]	; (410b08 <_malloc_r+0x32c>)
  41089a:	693c      	ldr	r4, [r7, #16]
  41089c:	f103 0e08 	add.w	lr, r3, #8
  4108a0:	4574      	cmp	r4, lr
  4108a2:	f000 817e 	beq.w	410ba2 <_malloc_r+0x3c6>
  4108a6:	6861      	ldr	r1, [r4, #4]
  4108a8:	f021 0103 	bic.w	r1, r1, #3
  4108ac:	1b4a      	subs	r2, r1, r5
  4108ae:	2a0f      	cmp	r2, #15
  4108b0:	f300 8164 	bgt.w	410b7c <_malloc_r+0x3a0>
  4108b4:	2a00      	cmp	r2, #0
  4108b6:	f8c3 e014 	str.w	lr, [r3, #20]
  4108ba:	f8c3 e010 	str.w	lr, [r3, #16]
  4108be:	da69      	bge.n	410994 <_malloc_r+0x1b8>
  4108c0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  4108c4:	f080 813a 	bcs.w	410b3c <_malloc_r+0x360>
  4108c8:	08c9      	lsrs	r1, r1, #3
  4108ca:	108a      	asrs	r2, r1, #2
  4108cc:	f04f 0801 	mov.w	r8, #1
  4108d0:	fa08 f802 	lsl.w	r8, r8, r2
  4108d4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  4108d8:	685a      	ldr	r2, [r3, #4]
  4108da:	6888      	ldr	r0, [r1, #8]
  4108dc:	ea48 0202 	orr.w	r2, r8, r2
  4108e0:	60a0      	str	r0, [r4, #8]
  4108e2:	60e1      	str	r1, [r4, #12]
  4108e4:	605a      	str	r2, [r3, #4]
  4108e6:	608c      	str	r4, [r1, #8]
  4108e8:	60c4      	str	r4, [r0, #12]
  4108ea:	ea4f 03ac 	mov.w	r3, ip, asr #2
  4108ee:	2001      	movs	r0, #1
  4108f0:	4098      	lsls	r0, r3
  4108f2:	4290      	cmp	r0, r2
  4108f4:	d85b      	bhi.n	4109ae <_malloc_r+0x1d2>
  4108f6:	4202      	tst	r2, r0
  4108f8:	d106      	bne.n	410908 <_malloc_r+0x12c>
  4108fa:	f02c 0c03 	bic.w	ip, ip, #3
  4108fe:	0040      	lsls	r0, r0, #1
  410900:	4202      	tst	r2, r0
  410902:	f10c 0c04 	add.w	ip, ip, #4
  410906:	d0fa      	beq.n	4108fe <_malloc_r+0x122>
  410908:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  41090c:	4644      	mov	r4, r8
  41090e:	46e1      	mov	r9, ip
  410910:	68e3      	ldr	r3, [r4, #12]
  410912:	429c      	cmp	r4, r3
  410914:	d107      	bne.n	410926 <_malloc_r+0x14a>
  410916:	e146      	b.n	410ba6 <_malloc_r+0x3ca>
  410918:	2a00      	cmp	r2, #0
  41091a:	f280 8157 	bge.w	410bcc <_malloc_r+0x3f0>
  41091e:	68db      	ldr	r3, [r3, #12]
  410920:	429c      	cmp	r4, r3
  410922:	f000 8140 	beq.w	410ba6 <_malloc_r+0x3ca>
  410926:	6859      	ldr	r1, [r3, #4]
  410928:	f021 0103 	bic.w	r1, r1, #3
  41092c:	1b4a      	subs	r2, r1, r5
  41092e:	2a0f      	cmp	r2, #15
  410930:	ddf2      	ble.n	410918 <_malloc_r+0x13c>
  410932:	461c      	mov	r4, r3
  410934:	f854 cf08 	ldr.w	ip, [r4, #8]!
  410938:	68d9      	ldr	r1, [r3, #12]
  41093a:	f045 0901 	orr.w	r9, r5, #1
  41093e:	f042 0801 	orr.w	r8, r2, #1
  410942:	441d      	add	r5, r3
  410944:	f8c3 9004 	str.w	r9, [r3, #4]
  410948:	4630      	mov	r0, r6
  41094a:	f8cc 100c 	str.w	r1, [ip, #12]
  41094e:	f8c1 c008 	str.w	ip, [r1, #8]
  410952:	617d      	str	r5, [r7, #20]
  410954:	613d      	str	r5, [r7, #16]
  410956:	f8c5 e00c 	str.w	lr, [r5, #12]
  41095a:	f8c5 e008 	str.w	lr, [r5, #8]
  41095e:	f8c5 8004 	str.w	r8, [r5, #4]
  410962:	50aa      	str	r2, [r5, r2]
  410964:	f000 fa88 	bl	410e78 <__malloc_unlock>
  410968:	e764      	b.n	410834 <_malloc_r+0x58>
  41096a:	217e      	movs	r1, #126	; 0x7e
  41096c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  410970:	e77c      	b.n	41086c <_malloc_r+0x90>
  410972:	4422      	add	r2, r4
  410974:	6850      	ldr	r0, [r2, #4]
  410976:	68e3      	ldr	r3, [r4, #12]
  410978:	68a1      	ldr	r1, [r4, #8]
  41097a:	f040 0501 	orr.w	r5, r0, #1
  41097e:	60cb      	str	r3, [r1, #12]
  410980:	4630      	mov	r0, r6
  410982:	6099      	str	r1, [r3, #8]
  410984:	6055      	str	r5, [r2, #4]
  410986:	f000 fa77 	bl	410e78 <__malloc_unlock>
  41098a:	3408      	adds	r4, #8
  41098c:	4620      	mov	r0, r4
  41098e:	b003      	add	sp, #12
  410990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410994:	4421      	add	r1, r4
  410996:	684b      	ldr	r3, [r1, #4]
  410998:	4630      	mov	r0, r6
  41099a:	f043 0301 	orr.w	r3, r3, #1
  41099e:	604b      	str	r3, [r1, #4]
  4109a0:	f000 fa6a 	bl	410e78 <__malloc_unlock>
  4109a4:	3408      	adds	r4, #8
  4109a6:	4620      	mov	r0, r4
  4109a8:	b003      	add	sp, #12
  4109aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4109ae:	68bc      	ldr	r4, [r7, #8]
  4109b0:	6863      	ldr	r3, [r4, #4]
  4109b2:	f023 0903 	bic.w	r9, r3, #3
  4109b6:	45a9      	cmp	r9, r5
  4109b8:	d304      	bcc.n	4109c4 <_malloc_r+0x1e8>
  4109ba:	ebc5 0309 	rsb	r3, r5, r9
  4109be:	2b0f      	cmp	r3, #15
  4109c0:	f300 8091 	bgt.w	410ae6 <_malloc_r+0x30a>
  4109c4:	4b51      	ldr	r3, [pc, #324]	; (410b0c <_malloc_r+0x330>)
  4109c6:	4a52      	ldr	r2, [pc, #328]	; (410b10 <_malloc_r+0x334>)
  4109c8:	6819      	ldr	r1, [r3, #0]
  4109ca:	6813      	ldr	r3, [r2, #0]
  4109cc:	eb05 0a01 	add.w	sl, r5, r1
  4109d0:	3301      	adds	r3, #1
  4109d2:	eb04 0b09 	add.w	fp, r4, r9
  4109d6:	f000 8161 	beq.w	410c9c <_malloc_r+0x4c0>
  4109da:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  4109de:	f10a 0a0f 	add.w	sl, sl, #15
  4109e2:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  4109e6:	f02a 0a0f 	bic.w	sl, sl, #15
  4109ea:	4630      	mov	r0, r6
  4109ec:	4651      	mov	r1, sl
  4109ee:	9201      	str	r2, [sp, #4]
  4109f0:	f001 f89a 	bl	411b28 <_sbrk_r>
  4109f4:	f1b0 3fff 	cmp.w	r0, #4294967295
  4109f8:	4680      	mov	r8, r0
  4109fa:	9a01      	ldr	r2, [sp, #4]
  4109fc:	f000 8101 	beq.w	410c02 <_malloc_r+0x426>
  410a00:	4583      	cmp	fp, r0
  410a02:	f200 80fb 	bhi.w	410bfc <_malloc_r+0x420>
  410a06:	f8df c114 	ldr.w	ip, [pc, #276]	; 410b1c <_malloc_r+0x340>
  410a0a:	45c3      	cmp	fp, r8
  410a0c:	f8dc 3000 	ldr.w	r3, [ip]
  410a10:	4453      	add	r3, sl
  410a12:	f8cc 3000 	str.w	r3, [ip]
  410a16:	f000 814a 	beq.w	410cae <_malloc_r+0x4d2>
  410a1a:	6812      	ldr	r2, [r2, #0]
  410a1c:	493c      	ldr	r1, [pc, #240]	; (410b10 <_malloc_r+0x334>)
  410a1e:	3201      	adds	r2, #1
  410a20:	bf1b      	ittet	ne
  410a22:	ebcb 0b08 	rsbne	fp, fp, r8
  410a26:	445b      	addne	r3, fp
  410a28:	f8c1 8000 	streq.w	r8, [r1]
  410a2c:	f8cc 3000 	strne.w	r3, [ip]
  410a30:	f018 0307 	ands.w	r3, r8, #7
  410a34:	f000 8114 	beq.w	410c60 <_malloc_r+0x484>
  410a38:	f1c3 0208 	rsb	r2, r3, #8
  410a3c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  410a40:	4490      	add	r8, r2
  410a42:	3308      	adds	r3, #8
  410a44:	44c2      	add	sl, r8
  410a46:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  410a4a:	ebca 0a03 	rsb	sl, sl, r3
  410a4e:	4651      	mov	r1, sl
  410a50:	4630      	mov	r0, r6
  410a52:	f8cd c004 	str.w	ip, [sp, #4]
  410a56:	f001 f867 	bl	411b28 <_sbrk_r>
  410a5a:	1c43      	adds	r3, r0, #1
  410a5c:	f8dd c004 	ldr.w	ip, [sp, #4]
  410a60:	f000 8135 	beq.w	410cce <_malloc_r+0x4f2>
  410a64:	ebc8 0200 	rsb	r2, r8, r0
  410a68:	4452      	add	r2, sl
  410a6a:	f042 0201 	orr.w	r2, r2, #1
  410a6e:	f8dc 3000 	ldr.w	r3, [ip]
  410a72:	42bc      	cmp	r4, r7
  410a74:	4453      	add	r3, sl
  410a76:	f8c7 8008 	str.w	r8, [r7, #8]
  410a7a:	f8cc 3000 	str.w	r3, [ip]
  410a7e:	f8c8 2004 	str.w	r2, [r8, #4]
  410a82:	f8df a098 	ldr.w	sl, [pc, #152]	; 410b1c <_malloc_r+0x340>
  410a86:	d015      	beq.n	410ab4 <_malloc_r+0x2d8>
  410a88:	f1b9 0f0f 	cmp.w	r9, #15
  410a8c:	f240 80eb 	bls.w	410c66 <_malloc_r+0x48a>
  410a90:	6861      	ldr	r1, [r4, #4]
  410a92:	f1a9 020c 	sub.w	r2, r9, #12
  410a96:	f022 0207 	bic.w	r2, r2, #7
  410a9a:	f001 0101 	and.w	r1, r1, #1
  410a9e:	ea42 0e01 	orr.w	lr, r2, r1
  410aa2:	2005      	movs	r0, #5
  410aa4:	18a1      	adds	r1, r4, r2
  410aa6:	2a0f      	cmp	r2, #15
  410aa8:	f8c4 e004 	str.w	lr, [r4, #4]
  410aac:	6048      	str	r0, [r1, #4]
  410aae:	6088      	str	r0, [r1, #8]
  410ab0:	f200 8111 	bhi.w	410cd6 <_malloc_r+0x4fa>
  410ab4:	4a17      	ldr	r2, [pc, #92]	; (410b14 <_malloc_r+0x338>)
  410ab6:	68bc      	ldr	r4, [r7, #8]
  410ab8:	6811      	ldr	r1, [r2, #0]
  410aba:	428b      	cmp	r3, r1
  410abc:	bf88      	it	hi
  410abe:	6013      	strhi	r3, [r2, #0]
  410ac0:	4a15      	ldr	r2, [pc, #84]	; (410b18 <_malloc_r+0x33c>)
  410ac2:	6811      	ldr	r1, [r2, #0]
  410ac4:	428b      	cmp	r3, r1
  410ac6:	bf88      	it	hi
  410ac8:	6013      	strhi	r3, [r2, #0]
  410aca:	6862      	ldr	r2, [r4, #4]
  410acc:	f022 0203 	bic.w	r2, r2, #3
  410ad0:	4295      	cmp	r5, r2
  410ad2:	ebc5 0302 	rsb	r3, r5, r2
  410ad6:	d801      	bhi.n	410adc <_malloc_r+0x300>
  410ad8:	2b0f      	cmp	r3, #15
  410ada:	dc04      	bgt.n	410ae6 <_malloc_r+0x30a>
  410adc:	4630      	mov	r0, r6
  410ade:	f000 f9cb 	bl	410e78 <__malloc_unlock>
  410ae2:	2400      	movs	r4, #0
  410ae4:	e6a6      	b.n	410834 <_malloc_r+0x58>
  410ae6:	f045 0201 	orr.w	r2, r5, #1
  410aea:	f043 0301 	orr.w	r3, r3, #1
  410aee:	4425      	add	r5, r4
  410af0:	6062      	str	r2, [r4, #4]
  410af2:	4630      	mov	r0, r6
  410af4:	60bd      	str	r5, [r7, #8]
  410af6:	606b      	str	r3, [r5, #4]
  410af8:	f000 f9be 	bl	410e78 <__malloc_unlock>
  410afc:	3408      	adds	r4, #8
  410afe:	4620      	mov	r0, r4
  410b00:	b003      	add	sp, #12
  410b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410b06:	bf00      	nop
  410b08:	200005d8 	.word	0x200005d8
  410b0c:	20003f10 	.word	0x20003f10
  410b10:	200009e4 	.word	0x200009e4
  410b14:	20003f0c 	.word	0x20003f0c
  410b18:	20003f08 	.word	0x20003f08
  410b1c:	20003f14 	.word	0x20003f14
  410b20:	f1bc 0f14 	cmp.w	ip, #20
  410b24:	d961      	bls.n	410bea <_malloc_r+0x40e>
  410b26:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  410b2a:	f200 808f 	bhi.w	410c4c <_malloc_r+0x470>
  410b2e:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  410b32:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  410b36:	ea4f 014c 	mov.w	r1, ip, lsl #1
  410b3a:	e697      	b.n	41086c <_malloc_r+0x90>
  410b3c:	0a4b      	lsrs	r3, r1, #9
  410b3e:	2b04      	cmp	r3, #4
  410b40:	d958      	bls.n	410bf4 <_malloc_r+0x418>
  410b42:	2b14      	cmp	r3, #20
  410b44:	f200 80ad 	bhi.w	410ca2 <_malloc_r+0x4c6>
  410b48:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  410b4c:	0050      	lsls	r0, r2, #1
  410b4e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  410b52:	6883      	ldr	r3, [r0, #8]
  410b54:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 410d10 <_malloc_r+0x534>
  410b58:	4283      	cmp	r3, r0
  410b5a:	f000 808a 	beq.w	410c72 <_malloc_r+0x496>
  410b5e:	685a      	ldr	r2, [r3, #4]
  410b60:	f022 0203 	bic.w	r2, r2, #3
  410b64:	4291      	cmp	r1, r2
  410b66:	d202      	bcs.n	410b6e <_malloc_r+0x392>
  410b68:	689b      	ldr	r3, [r3, #8]
  410b6a:	4298      	cmp	r0, r3
  410b6c:	d1f7      	bne.n	410b5e <_malloc_r+0x382>
  410b6e:	68d9      	ldr	r1, [r3, #12]
  410b70:	687a      	ldr	r2, [r7, #4]
  410b72:	60e1      	str	r1, [r4, #12]
  410b74:	60a3      	str	r3, [r4, #8]
  410b76:	608c      	str	r4, [r1, #8]
  410b78:	60dc      	str	r4, [r3, #12]
  410b7a:	e6b6      	b.n	4108ea <_malloc_r+0x10e>
  410b7c:	f045 0701 	orr.w	r7, r5, #1
  410b80:	f042 0101 	orr.w	r1, r2, #1
  410b84:	4425      	add	r5, r4
  410b86:	6067      	str	r7, [r4, #4]
  410b88:	4630      	mov	r0, r6
  410b8a:	615d      	str	r5, [r3, #20]
  410b8c:	611d      	str	r5, [r3, #16]
  410b8e:	f8c5 e00c 	str.w	lr, [r5, #12]
  410b92:	f8c5 e008 	str.w	lr, [r5, #8]
  410b96:	6069      	str	r1, [r5, #4]
  410b98:	50aa      	str	r2, [r5, r2]
  410b9a:	3408      	adds	r4, #8
  410b9c:	f000 f96c 	bl	410e78 <__malloc_unlock>
  410ba0:	e648      	b.n	410834 <_malloc_r+0x58>
  410ba2:	685a      	ldr	r2, [r3, #4]
  410ba4:	e6a1      	b.n	4108ea <_malloc_r+0x10e>
  410ba6:	f109 0901 	add.w	r9, r9, #1
  410baa:	f019 0f03 	tst.w	r9, #3
  410bae:	f104 0408 	add.w	r4, r4, #8
  410bb2:	f47f aead 	bne.w	410910 <_malloc_r+0x134>
  410bb6:	e02d      	b.n	410c14 <_malloc_r+0x438>
  410bb8:	f104 0308 	add.w	r3, r4, #8
  410bbc:	6964      	ldr	r4, [r4, #20]
  410bbe:	42a3      	cmp	r3, r4
  410bc0:	bf08      	it	eq
  410bc2:	f10c 0c02 	addeq.w	ip, ip, #2
  410bc6:	f43f ae67 	beq.w	410898 <_malloc_r+0xbc>
  410bca:	e623      	b.n	410814 <_malloc_r+0x38>
  410bcc:	4419      	add	r1, r3
  410bce:	6848      	ldr	r0, [r1, #4]
  410bd0:	461c      	mov	r4, r3
  410bd2:	f854 2f08 	ldr.w	r2, [r4, #8]!
  410bd6:	68db      	ldr	r3, [r3, #12]
  410bd8:	f040 0501 	orr.w	r5, r0, #1
  410bdc:	604d      	str	r5, [r1, #4]
  410bde:	4630      	mov	r0, r6
  410be0:	60d3      	str	r3, [r2, #12]
  410be2:	609a      	str	r2, [r3, #8]
  410be4:	f000 f948 	bl	410e78 <__malloc_unlock>
  410be8:	e624      	b.n	410834 <_malloc_r+0x58>
  410bea:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  410bee:	ea4f 014c 	mov.w	r1, ip, lsl #1
  410bf2:	e63b      	b.n	41086c <_malloc_r+0x90>
  410bf4:	098a      	lsrs	r2, r1, #6
  410bf6:	3238      	adds	r2, #56	; 0x38
  410bf8:	0050      	lsls	r0, r2, #1
  410bfa:	e7a8      	b.n	410b4e <_malloc_r+0x372>
  410bfc:	42bc      	cmp	r4, r7
  410bfe:	f43f af02 	beq.w	410a06 <_malloc_r+0x22a>
  410c02:	68bc      	ldr	r4, [r7, #8]
  410c04:	6862      	ldr	r2, [r4, #4]
  410c06:	f022 0203 	bic.w	r2, r2, #3
  410c0a:	e761      	b.n	410ad0 <_malloc_r+0x2f4>
  410c0c:	f8d8 8000 	ldr.w	r8, [r8]
  410c10:	4598      	cmp	r8, r3
  410c12:	d17a      	bne.n	410d0a <_malloc_r+0x52e>
  410c14:	f01c 0f03 	tst.w	ip, #3
  410c18:	f1a8 0308 	sub.w	r3, r8, #8
  410c1c:	f10c 3cff 	add.w	ip, ip, #4294967295
  410c20:	d1f4      	bne.n	410c0c <_malloc_r+0x430>
  410c22:	687b      	ldr	r3, [r7, #4]
  410c24:	ea23 0300 	bic.w	r3, r3, r0
  410c28:	607b      	str	r3, [r7, #4]
  410c2a:	0040      	lsls	r0, r0, #1
  410c2c:	4298      	cmp	r0, r3
  410c2e:	f63f aebe 	bhi.w	4109ae <_malloc_r+0x1d2>
  410c32:	2800      	cmp	r0, #0
  410c34:	f43f aebb 	beq.w	4109ae <_malloc_r+0x1d2>
  410c38:	4203      	tst	r3, r0
  410c3a:	46cc      	mov	ip, r9
  410c3c:	f47f ae64 	bne.w	410908 <_malloc_r+0x12c>
  410c40:	0040      	lsls	r0, r0, #1
  410c42:	4203      	tst	r3, r0
  410c44:	f10c 0c04 	add.w	ip, ip, #4
  410c48:	d0fa      	beq.n	410c40 <_malloc_r+0x464>
  410c4a:	e65d      	b.n	410908 <_malloc_r+0x12c>
  410c4c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  410c50:	d819      	bhi.n	410c86 <_malloc_r+0x4aa>
  410c52:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  410c56:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  410c5a:	ea4f 014c 	mov.w	r1, ip, lsl #1
  410c5e:	e605      	b.n	41086c <_malloc_r+0x90>
  410c60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  410c64:	e6ee      	b.n	410a44 <_malloc_r+0x268>
  410c66:	2301      	movs	r3, #1
  410c68:	f8c8 3004 	str.w	r3, [r8, #4]
  410c6c:	4644      	mov	r4, r8
  410c6e:	2200      	movs	r2, #0
  410c70:	e72e      	b.n	410ad0 <_malloc_r+0x2f4>
  410c72:	1092      	asrs	r2, r2, #2
  410c74:	2001      	movs	r0, #1
  410c76:	4090      	lsls	r0, r2
  410c78:	f8d8 2004 	ldr.w	r2, [r8, #4]
  410c7c:	4619      	mov	r1, r3
  410c7e:	4302      	orrs	r2, r0
  410c80:	f8c8 2004 	str.w	r2, [r8, #4]
  410c84:	e775      	b.n	410b72 <_malloc_r+0x396>
  410c86:	f240 5354 	movw	r3, #1364	; 0x554
  410c8a:	459c      	cmp	ip, r3
  410c8c:	d81b      	bhi.n	410cc6 <_malloc_r+0x4ea>
  410c8e:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  410c92:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  410c96:	ea4f 014c 	mov.w	r1, ip, lsl #1
  410c9a:	e5e7      	b.n	41086c <_malloc_r+0x90>
  410c9c:	f10a 0a10 	add.w	sl, sl, #16
  410ca0:	e6a3      	b.n	4109ea <_malloc_r+0x20e>
  410ca2:	2b54      	cmp	r3, #84	; 0x54
  410ca4:	d81f      	bhi.n	410ce6 <_malloc_r+0x50a>
  410ca6:	0b0a      	lsrs	r2, r1, #12
  410ca8:	326e      	adds	r2, #110	; 0x6e
  410caa:	0050      	lsls	r0, r2, #1
  410cac:	e74f      	b.n	410b4e <_malloc_r+0x372>
  410cae:	f3cb 010b 	ubfx	r1, fp, #0, #12
  410cb2:	2900      	cmp	r1, #0
  410cb4:	f47f aeb1 	bne.w	410a1a <_malloc_r+0x23e>
  410cb8:	eb0a 0109 	add.w	r1, sl, r9
  410cbc:	68ba      	ldr	r2, [r7, #8]
  410cbe:	f041 0101 	orr.w	r1, r1, #1
  410cc2:	6051      	str	r1, [r2, #4]
  410cc4:	e6f6      	b.n	410ab4 <_malloc_r+0x2d8>
  410cc6:	21fc      	movs	r1, #252	; 0xfc
  410cc8:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  410ccc:	e5ce      	b.n	41086c <_malloc_r+0x90>
  410cce:	2201      	movs	r2, #1
  410cd0:	f04f 0a00 	mov.w	sl, #0
  410cd4:	e6cb      	b.n	410a6e <_malloc_r+0x292>
  410cd6:	f104 0108 	add.w	r1, r4, #8
  410cda:	4630      	mov	r0, r6
  410cdc:	f7fe fecc 	bl	40fa78 <_free_r>
  410ce0:	f8da 3000 	ldr.w	r3, [sl]
  410ce4:	e6e6      	b.n	410ab4 <_malloc_r+0x2d8>
  410ce6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  410cea:	d803      	bhi.n	410cf4 <_malloc_r+0x518>
  410cec:	0bca      	lsrs	r2, r1, #15
  410cee:	3277      	adds	r2, #119	; 0x77
  410cf0:	0050      	lsls	r0, r2, #1
  410cf2:	e72c      	b.n	410b4e <_malloc_r+0x372>
  410cf4:	f240 5254 	movw	r2, #1364	; 0x554
  410cf8:	4293      	cmp	r3, r2
  410cfa:	d803      	bhi.n	410d04 <_malloc_r+0x528>
  410cfc:	0c8a      	lsrs	r2, r1, #18
  410cfe:	327c      	adds	r2, #124	; 0x7c
  410d00:	0050      	lsls	r0, r2, #1
  410d02:	e724      	b.n	410b4e <_malloc_r+0x372>
  410d04:	20fc      	movs	r0, #252	; 0xfc
  410d06:	227e      	movs	r2, #126	; 0x7e
  410d08:	e721      	b.n	410b4e <_malloc_r+0x372>
  410d0a:	687b      	ldr	r3, [r7, #4]
  410d0c:	e78d      	b.n	410c2a <_malloc_r+0x44e>
  410d0e:	bf00      	nop
  410d10:	200005d8 	.word	0x200005d8

00410d14 <memchr>:
  410d14:	0783      	lsls	r3, r0, #30
  410d16:	b470      	push	{r4, r5, r6}
  410d18:	b2c9      	uxtb	r1, r1
  410d1a:	d040      	beq.n	410d9e <memchr+0x8a>
  410d1c:	1e54      	subs	r4, r2, #1
  410d1e:	b32a      	cbz	r2, 410d6c <memchr+0x58>
  410d20:	7803      	ldrb	r3, [r0, #0]
  410d22:	428b      	cmp	r3, r1
  410d24:	d023      	beq.n	410d6e <memchr+0x5a>
  410d26:	1c43      	adds	r3, r0, #1
  410d28:	e004      	b.n	410d34 <memchr+0x20>
  410d2a:	b1fc      	cbz	r4, 410d6c <memchr+0x58>
  410d2c:	7805      	ldrb	r5, [r0, #0]
  410d2e:	4614      	mov	r4, r2
  410d30:	428d      	cmp	r5, r1
  410d32:	d01c      	beq.n	410d6e <memchr+0x5a>
  410d34:	f013 0f03 	tst.w	r3, #3
  410d38:	4618      	mov	r0, r3
  410d3a:	f104 32ff 	add.w	r2, r4, #4294967295
  410d3e:	f103 0301 	add.w	r3, r3, #1
  410d42:	d1f2      	bne.n	410d2a <memchr+0x16>
  410d44:	2c03      	cmp	r4, #3
  410d46:	d814      	bhi.n	410d72 <memchr+0x5e>
  410d48:	1e65      	subs	r5, r4, #1
  410d4a:	b354      	cbz	r4, 410da2 <memchr+0x8e>
  410d4c:	7803      	ldrb	r3, [r0, #0]
  410d4e:	428b      	cmp	r3, r1
  410d50:	d00d      	beq.n	410d6e <memchr+0x5a>
  410d52:	1c42      	adds	r2, r0, #1
  410d54:	2300      	movs	r3, #0
  410d56:	e002      	b.n	410d5e <memchr+0x4a>
  410d58:	7804      	ldrb	r4, [r0, #0]
  410d5a:	428c      	cmp	r4, r1
  410d5c:	d007      	beq.n	410d6e <memchr+0x5a>
  410d5e:	42ab      	cmp	r3, r5
  410d60:	4610      	mov	r0, r2
  410d62:	f103 0301 	add.w	r3, r3, #1
  410d66:	f102 0201 	add.w	r2, r2, #1
  410d6a:	d1f5      	bne.n	410d58 <memchr+0x44>
  410d6c:	2000      	movs	r0, #0
  410d6e:	bc70      	pop	{r4, r5, r6}
  410d70:	4770      	bx	lr
  410d72:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  410d76:	4603      	mov	r3, r0
  410d78:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  410d7c:	681a      	ldr	r2, [r3, #0]
  410d7e:	4618      	mov	r0, r3
  410d80:	4072      	eors	r2, r6
  410d82:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  410d86:	ea25 0202 	bic.w	r2, r5, r2
  410d8a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  410d8e:	f103 0304 	add.w	r3, r3, #4
  410d92:	d1d9      	bne.n	410d48 <memchr+0x34>
  410d94:	3c04      	subs	r4, #4
  410d96:	2c03      	cmp	r4, #3
  410d98:	4618      	mov	r0, r3
  410d9a:	d8ef      	bhi.n	410d7c <memchr+0x68>
  410d9c:	e7d4      	b.n	410d48 <memchr+0x34>
  410d9e:	4614      	mov	r4, r2
  410da0:	e7d0      	b.n	410d44 <memchr+0x30>
  410da2:	4620      	mov	r0, r4
  410da4:	e7e3      	b.n	410d6e <memchr+0x5a>
  410da6:	bf00      	nop

00410da8 <memmove>:
  410da8:	4288      	cmp	r0, r1
  410daa:	b4f0      	push	{r4, r5, r6, r7}
  410dac:	d910      	bls.n	410dd0 <memmove+0x28>
  410dae:	188c      	adds	r4, r1, r2
  410db0:	42a0      	cmp	r0, r4
  410db2:	d20d      	bcs.n	410dd0 <memmove+0x28>
  410db4:	1885      	adds	r5, r0, r2
  410db6:	1e53      	subs	r3, r2, #1
  410db8:	b142      	cbz	r2, 410dcc <memmove+0x24>
  410dba:	4621      	mov	r1, r4
  410dbc:	462a      	mov	r2, r5
  410dbe:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  410dc2:	3b01      	subs	r3, #1
  410dc4:	f802 4d01 	strb.w	r4, [r2, #-1]!
  410dc8:	1c5c      	adds	r4, r3, #1
  410dca:	d1f8      	bne.n	410dbe <memmove+0x16>
  410dcc:	bcf0      	pop	{r4, r5, r6, r7}
  410dce:	4770      	bx	lr
  410dd0:	2a0f      	cmp	r2, #15
  410dd2:	d944      	bls.n	410e5e <memmove+0xb6>
  410dd4:	ea40 0301 	orr.w	r3, r0, r1
  410dd8:	079b      	lsls	r3, r3, #30
  410dda:	d144      	bne.n	410e66 <memmove+0xbe>
  410ddc:	f1a2 0710 	sub.w	r7, r2, #16
  410de0:	093f      	lsrs	r7, r7, #4
  410de2:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  410de6:	3610      	adds	r6, #16
  410de8:	460c      	mov	r4, r1
  410dea:	4603      	mov	r3, r0
  410dec:	6825      	ldr	r5, [r4, #0]
  410dee:	3310      	adds	r3, #16
  410df0:	f843 5c10 	str.w	r5, [r3, #-16]
  410df4:	6865      	ldr	r5, [r4, #4]
  410df6:	3410      	adds	r4, #16
  410df8:	f843 5c0c 	str.w	r5, [r3, #-12]
  410dfc:	f854 5c08 	ldr.w	r5, [r4, #-8]
  410e00:	f843 5c08 	str.w	r5, [r3, #-8]
  410e04:	f854 5c04 	ldr.w	r5, [r4, #-4]
  410e08:	f843 5c04 	str.w	r5, [r3, #-4]
  410e0c:	42b3      	cmp	r3, r6
  410e0e:	d1ed      	bne.n	410dec <memmove+0x44>
  410e10:	1c7b      	adds	r3, r7, #1
  410e12:	f002 0c0f 	and.w	ip, r2, #15
  410e16:	011b      	lsls	r3, r3, #4
  410e18:	f1bc 0f03 	cmp.w	ip, #3
  410e1c:	4419      	add	r1, r3
  410e1e:	4403      	add	r3, r0
  410e20:	d923      	bls.n	410e6a <memmove+0xc2>
  410e22:	460e      	mov	r6, r1
  410e24:	461d      	mov	r5, r3
  410e26:	4664      	mov	r4, ip
  410e28:	f856 7b04 	ldr.w	r7, [r6], #4
  410e2c:	3c04      	subs	r4, #4
  410e2e:	2c03      	cmp	r4, #3
  410e30:	f845 7b04 	str.w	r7, [r5], #4
  410e34:	d8f8      	bhi.n	410e28 <memmove+0x80>
  410e36:	f1ac 0404 	sub.w	r4, ip, #4
  410e3a:	f024 0403 	bic.w	r4, r4, #3
  410e3e:	3404      	adds	r4, #4
  410e40:	f002 0203 	and.w	r2, r2, #3
  410e44:	4423      	add	r3, r4
  410e46:	4421      	add	r1, r4
  410e48:	2a00      	cmp	r2, #0
  410e4a:	d0bf      	beq.n	410dcc <memmove+0x24>
  410e4c:	441a      	add	r2, r3
  410e4e:	f811 4b01 	ldrb.w	r4, [r1], #1
  410e52:	f803 4b01 	strb.w	r4, [r3], #1
  410e56:	4293      	cmp	r3, r2
  410e58:	d1f9      	bne.n	410e4e <memmove+0xa6>
  410e5a:	bcf0      	pop	{r4, r5, r6, r7}
  410e5c:	4770      	bx	lr
  410e5e:	4603      	mov	r3, r0
  410e60:	2a00      	cmp	r2, #0
  410e62:	d1f3      	bne.n	410e4c <memmove+0xa4>
  410e64:	e7b2      	b.n	410dcc <memmove+0x24>
  410e66:	4603      	mov	r3, r0
  410e68:	e7f0      	b.n	410e4c <memmove+0xa4>
  410e6a:	4662      	mov	r2, ip
  410e6c:	2a00      	cmp	r2, #0
  410e6e:	d1ed      	bne.n	410e4c <memmove+0xa4>
  410e70:	e7ac      	b.n	410dcc <memmove+0x24>
  410e72:	bf00      	nop

00410e74 <__malloc_lock>:
  410e74:	4770      	bx	lr
  410e76:	bf00      	nop

00410e78 <__malloc_unlock>:
  410e78:	4770      	bx	lr
  410e7a:	bf00      	nop

00410e7c <_Balloc>:
  410e7c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  410e7e:	b570      	push	{r4, r5, r6, lr}
  410e80:	4605      	mov	r5, r0
  410e82:	460c      	mov	r4, r1
  410e84:	b14a      	cbz	r2, 410e9a <_Balloc+0x1e>
  410e86:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  410e8a:	b180      	cbz	r0, 410eae <_Balloc+0x32>
  410e8c:	6801      	ldr	r1, [r0, #0]
  410e8e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  410e92:	2200      	movs	r2, #0
  410e94:	6102      	str	r2, [r0, #16]
  410e96:	60c2      	str	r2, [r0, #12]
  410e98:	bd70      	pop	{r4, r5, r6, pc}
  410e9a:	2221      	movs	r2, #33	; 0x21
  410e9c:	2104      	movs	r1, #4
  410e9e:	f001 f80d 	bl	411ebc <_calloc_r>
  410ea2:	64e8      	str	r0, [r5, #76]	; 0x4c
  410ea4:	4602      	mov	r2, r0
  410ea6:	2800      	cmp	r0, #0
  410ea8:	d1ed      	bne.n	410e86 <_Balloc+0xa>
  410eaa:	2000      	movs	r0, #0
  410eac:	bd70      	pop	{r4, r5, r6, pc}
  410eae:	2101      	movs	r1, #1
  410eb0:	fa01 f604 	lsl.w	r6, r1, r4
  410eb4:	1d72      	adds	r2, r6, #5
  410eb6:	4628      	mov	r0, r5
  410eb8:	0092      	lsls	r2, r2, #2
  410eba:	f000 ffff 	bl	411ebc <_calloc_r>
  410ebe:	2800      	cmp	r0, #0
  410ec0:	d0f3      	beq.n	410eaa <_Balloc+0x2e>
  410ec2:	6044      	str	r4, [r0, #4]
  410ec4:	6086      	str	r6, [r0, #8]
  410ec6:	e7e4      	b.n	410e92 <_Balloc+0x16>

00410ec8 <_Bfree>:
  410ec8:	b131      	cbz	r1, 410ed8 <_Bfree+0x10>
  410eca:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  410ecc:	684a      	ldr	r2, [r1, #4]
  410ece:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  410ed2:	6008      	str	r0, [r1, #0]
  410ed4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  410ed8:	4770      	bx	lr
  410eda:	bf00      	nop

00410edc <__multadd>:
  410edc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  410ee0:	690f      	ldr	r7, [r1, #16]
  410ee2:	b083      	sub	sp, #12
  410ee4:	4688      	mov	r8, r1
  410ee6:	4681      	mov	r9, r0
  410ee8:	f101 0514 	add.w	r5, r1, #20
  410eec:	2400      	movs	r4, #0
  410eee:	682e      	ldr	r6, [r5, #0]
  410ef0:	3401      	adds	r4, #1
  410ef2:	b2b1      	uxth	r1, r6
  410ef4:	0c36      	lsrs	r6, r6, #16
  410ef6:	fb02 3301 	mla	r3, r2, r1, r3
  410efa:	fb02 f606 	mul.w	r6, r2, r6
  410efe:	b299      	uxth	r1, r3
  410f00:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  410f04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  410f08:	42a7      	cmp	r7, r4
  410f0a:	f845 1b04 	str.w	r1, [r5], #4
  410f0e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  410f12:	dcec      	bgt.n	410eee <__multadd+0x12>
  410f14:	b14b      	cbz	r3, 410f2a <__multadd+0x4e>
  410f16:	f8d8 2008 	ldr.w	r2, [r8, #8]
  410f1a:	4297      	cmp	r7, r2
  410f1c:	da09      	bge.n	410f32 <__multadd+0x56>
  410f1e:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  410f22:	3701      	adds	r7, #1
  410f24:	6153      	str	r3, [r2, #20]
  410f26:	f8c8 7010 	str.w	r7, [r8, #16]
  410f2a:	4640      	mov	r0, r8
  410f2c:	b003      	add	sp, #12
  410f2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  410f32:	f8d8 1004 	ldr.w	r1, [r8, #4]
  410f36:	4648      	mov	r0, r9
  410f38:	3101      	adds	r1, #1
  410f3a:	9301      	str	r3, [sp, #4]
  410f3c:	f7ff ff9e 	bl	410e7c <_Balloc>
  410f40:	f8d8 2010 	ldr.w	r2, [r8, #16]
  410f44:	f108 010c 	add.w	r1, r8, #12
  410f48:	3202      	adds	r2, #2
  410f4a:	4604      	mov	r4, r0
  410f4c:	0092      	lsls	r2, r2, #2
  410f4e:	300c      	adds	r0, #12
  410f50:	f7f9 fdbe 	bl	40aad0 <memcpy>
  410f54:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  410f58:	f8d8 1004 	ldr.w	r1, [r8, #4]
  410f5c:	9b01      	ldr	r3, [sp, #4]
  410f5e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  410f62:	f8c8 0000 	str.w	r0, [r8]
  410f66:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  410f6a:	46a0      	mov	r8, r4
  410f6c:	e7d7      	b.n	410f1e <__multadd+0x42>
  410f6e:	bf00      	nop

00410f70 <__s2b>:
  410f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  410f74:	4699      	mov	r9, r3
  410f76:	4b23      	ldr	r3, [pc, #140]	; (411004 <__s2b+0x94>)
  410f78:	f109 0408 	add.w	r4, r9, #8
  410f7c:	fb83 5304 	smull	r5, r3, r3, r4
  410f80:	17e4      	asrs	r4, r4, #31
  410f82:	ebc4 0363 	rsb	r3, r4, r3, asr #1
  410f86:	2b01      	cmp	r3, #1
  410f88:	4607      	mov	r7, r0
  410f8a:	460c      	mov	r4, r1
  410f8c:	4690      	mov	r8, r2
  410f8e:	9e08      	ldr	r6, [sp, #32]
  410f90:	dd35      	ble.n	410ffe <__s2b+0x8e>
  410f92:	2501      	movs	r5, #1
  410f94:	2100      	movs	r1, #0
  410f96:	006d      	lsls	r5, r5, #1
  410f98:	42ab      	cmp	r3, r5
  410f9a:	f101 0101 	add.w	r1, r1, #1
  410f9e:	dcfa      	bgt.n	410f96 <__s2b+0x26>
  410fa0:	4638      	mov	r0, r7
  410fa2:	f7ff ff6b 	bl	410e7c <_Balloc>
  410fa6:	2301      	movs	r3, #1
  410fa8:	f1b8 0f09 	cmp.w	r8, #9
  410fac:	6146      	str	r6, [r0, #20]
  410fae:	6103      	str	r3, [r0, #16]
  410fb0:	dd21      	ble.n	410ff6 <__s2b+0x86>
  410fb2:	f104 0609 	add.w	r6, r4, #9
  410fb6:	4635      	mov	r5, r6
  410fb8:	4444      	add	r4, r8
  410fba:	f815 3b01 	ldrb.w	r3, [r5], #1
  410fbe:	4601      	mov	r1, r0
  410fc0:	3b30      	subs	r3, #48	; 0x30
  410fc2:	4638      	mov	r0, r7
  410fc4:	220a      	movs	r2, #10
  410fc6:	f7ff ff89 	bl	410edc <__multadd>
  410fca:	42a5      	cmp	r5, r4
  410fcc:	d1f5      	bne.n	410fba <__s2b+0x4a>
  410fce:	eb06 0408 	add.w	r4, r6, r8
  410fd2:	3c08      	subs	r4, #8
  410fd4:	45c1      	cmp	r9, r8
  410fd6:	dd0c      	ble.n	410ff2 <__s2b+0x82>
  410fd8:	ebc8 0809 	rsb	r8, r8, r9
  410fdc:	44a0      	add	r8, r4
  410fde:	f814 3b01 	ldrb.w	r3, [r4], #1
  410fe2:	4601      	mov	r1, r0
  410fe4:	3b30      	subs	r3, #48	; 0x30
  410fe6:	4638      	mov	r0, r7
  410fe8:	220a      	movs	r2, #10
  410fea:	f7ff ff77 	bl	410edc <__multadd>
  410fee:	4544      	cmp	r4, r8
  410ff0:	d1f5      	bne.n	410fde <__s2b+0x6e>
  410ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  410ff6:	340a      	adds	r4, #10
  410ff8:	f04f 0809 	mov.w	r8, #9
  410ffc:	e7ea      	b.n	410fd4 <__s2b+0x64>
  410ffe:	2100      	movs	r1, #0
  411000:	e7ce      	b.n	410fa0 <__s2b+0x30>
  411002:	bf00      	nop
  411004:	38e38e39 	.word	0x38e38e39

00411008 <__hi0bits>:
  411008:	0c03      	lsrs	r3, r0, #16
  41100a:	041b      	lsls	r3, r3, #16
  41100c:	b9b3      	cbnz	r3, 41103c <__hi0bits+0x34>
  41100e:	0400      	lsls	r0, r0, #16
  411010:	2310      	movs	r3, #16
  411012:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  411016:	bf04      	itt	eq
  411018:	0200      	lsleq	r0, r0, #8
  41101a:	3308      	addeq	r3, #8
  41101c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  411020:	bf04      	itt	eq
  411022:	0100      	lsleq	r0, r0, #4
  411024:	3304      	addeq	r3, #4
  411026:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  41102a:	bf04      	itt	eq
  41102c:	0080      	lsleq	r0, r0, #2
  41102e:	3302      	addeq	r3, #2
  411030:	2800      	cmp	r0, #0
  411032:	db07      	blt.n	411044 <__hi0bits+0x3c>
  411034:	0042      	lsls	r2, r0, #1
  411036:	d403      	bmi.n	411040 <__hi0bits+0x38>
  411038:	2020      	movs	r0, #32
  41103a:	4770      	bx	lr
  41103c:	2300      	movs	r3, #0
  41103e:	e7e8      	b.n	411012 <__hi0bits+0xa>
  411040:	1c58      	adds	r0, r3, #1
  411042:	4770      	bx	lr
  411044:	4618      	mov	r0, r3
  411046:	4770      	bx	lr

00411048 <__lo0bits>:
  411048:	6803      	ldr	r3, [r0, #0]
  41104a:	f013 0207 	ands.w	r2, r3, #7
  41104e:	d007      	beq.n	411060 <__lo0bits+0x18>
  411050:	07d9      	lsls	r1, r3, #31
  411052:	d420      	bmi.n	411096 <__lo0bits+0x4e>
  411054:	079a      	lsls	r2, r3, #30
  411056:	d420      	bmi.n	41109a <__lo0bits+0x52>
  411058:	089b      	lsrs	r3, r3, #2
  41105a:	6003      	str	r3, [r0, #0]
  41105c:	2002      	movs	r0, #2
  41105e:	4770      	bx	lr
  411060:	b299      	uxth	r1, r3
  411062:	b909      	cbnz	r1, 411068 <__lo0bits+0x20>
  411064:	0c1b      	lsrs	r3, r3, #16
  411066:	2210      	movs	r2, #16
  411068:	f013 0fff 	tst.w	r3, #255	; 0xff
  41106c:	bf04      	itt	eq
  41106e:	0a1b      	lsreq	r3, r3, #8
  411070:	3208      	addeq	r2, #8
  411072:	0719      	lsls	r1, r3, #28
  411074:	bf04      	itt	eq
  411076:	091b      	lsreq	r3, r3, #4
  411078:	3204      	addeq	r2, #4
  41107a:	0799      	lsls	r1, r3, #30
  41107c:	bf04      	itt	eq
  41107e:	089b      	lsreq	r3, r3, #2
  411080:	3202      	addeq	r2, #2
  411082:	07d9      	lsls	r1, r3, #31
  411084:	d404      	bmi.n	411090 <__lo0bits+0x48>
  411086:	085b      	lsrs	r3, r3, #1
  411088:	d101      	bne.n	41108e <__lo0bits+0x46>
  41108a:	2020      	movs	r0, #32
  41108c:	4770      	bx	lr
  41108e:	3201      	adds	r2, #1
  411090:	6003      	str	r3, [r0, #0]
  411092:	4610      	mov	r0, r2
  411094:	4770      	bx	lr
  411096:	2000      	movs	r0, #0
  411098:	4770      	bx	lr
  41109a:	085b      	lsrs	r3, r3, #1
  41109c:	6003      	str	r3, [r0, #0]
  41109e:	2001      	movs	r0, #1
  4110a0:	4770      	bx	lr
  4110a2:	bf00      	nop

004110a4 <__i2b>:
  4110a4:	b510      	push	{r4, lr}
  4110a6:	460c      	mov	r4, r1
  4110a8:	2101      	movs	r1, #1
  4110aa:	f7ff fee7 	bl	410e7c <_Balloc>
  4110ae:	2201      	movs	r2, #1
  4110b0:	6144      	str	r4, [r0, #20]
  4110b2:	6102      	str	r2, [r0, #16]
  4110b4:	bd10      	pop	{r4, pc}
  4110b6:	bf00      	nop

004110b8 <__multiply>:
  4110b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4110bc:	690d      	ldr	r5, [r1, #16]
  4110be:	f8d2 9010 	ldr.w	r9, [r2, #16]
  4110c2:	b085      	sub	sp, #20
  4110c4:	454d      	cmp	r5, r9
  4110c6:	460c      	mov	r4, r1
  4110c8:	4692      	mov	sl, r2
  4110ca:	da04      	bge.n	4110d6 <__multiply+0x1e>
  4110cc:	462a      	mov	r2, r5
  4110ce:	4654      	mov	r4, sl
  4110d0:	464d      	mov	r5, r9
  4110d2:	468a      	mov	sl, r1
  4110d4:	4691      	mov	r9, r2
  4110d6:	68a3      	ldr	r3, [r4, #8]
  4110d8:	eb05 0709 	add.w	r7, r5, r9
  4110dc:	6861      	ldr	r1, [r4, #4]
  4110de:	429f      	cmp	r7, r3
  4110e0:	bfc8      	it	gt
  4110e2:	3101      	addgt	r1, #1
  4110e4:	f7ff feca 	bl	410e7c <_Balloc>
  4110e8:	f100 0614 	add.w	r6, r0, #20
  4110ec:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  4110f0:	4546      	cmp	r6, r8
  4110f2:	9001      	str	r0, [sp, #4]
  4110f4:	d205      	bcs.n	411102 <__multiply+0x4a>
  4110f6:	4633      	mov	r3, r6
  4110f8:	2000      	movs	r0, #0
  4110fa:	f843 0b04 	str.w	r0, [r3], #4
  4110fe:	4598      	cmp	r8, r3
  411100:	d8fb      	bhi.n	4110fa <__multiply+0x42>
  411102:	f10a 0c14 	add.w	ip, sl, #20
  411106:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  41110a:	3414      	adds	r4, #20
  41110c:	45cc      	cmp	ip, r9
  41110e:	9400      	str	r4, [sp, #0]
  411110:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  411114:	d25b      	bcs.n	4111ce <__multiply+0x116>
  411116:	f8cd 8008 	str.w	r8, [sp, #8]
  41111a:	9703      	str	r7, [sp, #12]
  41111c:	46c8      	mov	r8, r9
  41111e:	f85c 3b04 	ldr.w	r3, [ip], #4
  411122:	b29c      	uxth	r4, r3
  411124:	b324      	cbz	r4, 411170 <__multiply+0xb8>
  411126:	9a00      	ldr	r2, [sp, #0]
  411128:	4633      	mov	r3, r6
  41112a:	f04f 0900 	mov.w	r9, #0
  41112e:	e000      	b.n	411132 <__multiply+0x7a>
  411130:	460b      	mov	r3, r1
  411132:	f852 7b04 	ldr.w	r7, [r2], #4
  411136:	6819      	ldr	r1, [r3, #0]
  411138:	fa1f fb87 	uxth.w	fp, r7
  41113c:	fa1f fa81 	uxth.w	sl, r1
  411140:	0c38      	lsrs	r0, r7, #16
  411142:	0c09      	lsrs	r1, r1, #16
  411144:	fb04 aa0b 	mla	sl, r4, fp, sl
  411148:	fb04 1000 	mla	r0, r4, r0, r1
  41114c:	44d1      	add	r9, sl
  41114e:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  411152:	fa1f f989 	uxth.w	r9, r9
  411156:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  41115a:	4619      	mov	r1, r3
  41115c:	4295      	cmp	r5, r2
  41115e:	ea4f 4910 	mov.w	r9, r0, lsr #16
  411162:	f841 7b04 	str.w	r7, [r1], #4
  411166:	d8e3      	bhi.n	411130 <__multiply+0x78>
  411168:	f8c3 9004 	str.w	r9, [r3, #4]
  41116c:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  411170:	ea5f 4913 	movs.w	r9, r3, lsr #16
  411174:	d024      	beq.n	4111c0 <__multiply+0x108>
  411176:	f8d6 a000 	ldr.w	sl, [r6]
  41117a:	9b00      	ldr	r3, [sp, #0]
  41117c:	4650      	mov	r0, sl
  41117e:	4631      	mov	r1, r6
  411180:	f04f 0b00 	mov.w	fp, #0
  411184:	e000      	b.n	411188 <__multiply+0xd0>
  411186:	4611      	mov	r1, r2
  411188:	881a      	ldrh	r2, [r3, #0]
  41118a:	0c00      	lsrs	r0, r0, #16
  41118c:	fb09 0002 	mla	r0, r9, r2, r0
  411190:	fa1f fa8a 	uxth.w	sl, sl
  411194:	4483      	add	fp, r0
  411196:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  41119a:	460a      	mov	r2, r1
  41119c:	f842 0b04 	str.w	r0, [r2], #4
  4111a0:	f853 7b04 	ldr.w	r7, [r3], #4
  4111a4:	6848      	ldr	r0, [r1, #4]
  4111a6:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4111aa:	b284      	uxth	r4, r0
  4111ac:	fb09 4a0a 	mla	sl, r9, sl, r4
  4111b0:	429d      	cmp	r5, r3
  4111b2:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  4111b6:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  4111ba:	d8e4      	bhi.n	411186 <__multiply+0xce>
  4111bc:	f8c1 a004 	str.w	sl, [r1, #4]
  4111c0:	45e0      	cmp	r8, ip
  4111c2:	f106 0604 	add.w	r6, r6, #4
  4111c6:	d8aa      	bhi.n	41111e <__multiply+0x66>
  4111c8:	f8dd 8008 	ldr.w	r8, [sp, #8]
  4111cc:	9f03      	ldr	r7, [sp, #12]
  4111ce:	2f00      	cmp	r7, #0
  4111d0:	dd0a      	ble.n	4111e8 <__multiply+0x130>
  4111d2:	f858 3c04 	ldr.w	r3, [r8, #-4]
  4111d6:	f1a8 0804 	sub.w	r8, r8, #4
  4111da:	b11b      	cbz	r3, 4111e4 <__multiply+0x12c>
  4111dc:	e004      	b.n	4111e8 <__multiply+0x130>
  4111de:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  4111e2:	b90b      	cbnz	r3, 4111e8 <__multiply+0x130>
  4111e4:	3f01      	subs	r7, #1
  4111e6:	d1fa      	bne.n	4111de <__multiply+0x126>
  4111e8:	9b01      	ldr	r3, [sp, #4]
  4111ea:	4618      	mov	r0, r3
  4111ec:	611f      	str	r7, [r3, #16]
  4111ee:	b005      	add	sp, #20
  4111f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004111f4 <__pow5mult>:
  4111f4:	f012 0303 	ands.w	r3, r2, #3
  4111f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4111fc:	4614      	mov	r4, r2
  4111fe:	4607      	mov	r7, r0
  411200:	460e      	mov	r6, r1
  411202:	d12c      	bne.n	41125e <__pow5mult+0x6a>
  411204:	10a4      	asrs	r4, r4, #2
  411206:	d01c      	beq.n	411242 <__pow5mult+0x4e>
  411208:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  41120a:	2d00      	cmp	r5, #0
  41120c:	d030      	beq.n	411270 <__pow5mult+0x7c>
  41120e:	f04f 0800 	mov.w	r8, #0
  411212:	e004      	b.n	41121e <__pow5mult+0x2a>
  411214:	1064      	asrs	r4, r4, #1
  411216:	d014      	beq.n	411242 <__pow5mult+0x4e>
  411218:	6828      	ldr	r0, [r5, #0]
  41121a:	b1a8      	cbz	r0, 411248 <__pow5mult+0x54>
  41121c:	4605      	mov	r5, r0
  41121e:	07e3      	lsls	r3, r4, #31
  411220:	d5f8      	bpl.n	411214 <__pow5mult+0x20>
  411222:	4638      	mov	r0, r7
  411224:	4631      	mov	r1, r6
  411226:	462a      	mov	r2, r5
  411228:	f7ff ff46 	bl	4110b8 <__multiply>
  41122c:	b1ae      	cbz	r6, 41125a <__pow5mult+0x66>
  41122e:	6872      	ldr	r2, [r6, #4]
  411230:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  411232:	1064      	asrs	r4, r4, #1
  411234:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  411238:	6031      	str	r1, [r6, #0]
  41123a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  41123e:	4606      	mov	r6, r0
  411240:	d1ea      	bne.n	411218 <__pow5mult+0x24>
  411242:	4630      	mov	r0, r6
  411244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  411248:	4638      	mov	r0, r7
  41124a:	4629      	mov	r1, r5
  41124c:	462a      	mov	r2, r5
  41124e:	f7ff ff33 	bl	4110b8 <__multiply>
  411252:	6028      	str	r0, [r5, #0]
  411254:	f8c0 8000 	str.w	r8, [r0]
  411258:	e7e0      	b.n	41121c <__pow5mult+0x28>
  41125a:	4606      	mov	r6, r0
  41125c:	e7da      	b.n	411214 <__pow5mult+0x20>
  41125e:	4a0b      	ldr	r2, [pc, #44]	; (41128c <__pow5mult+0x98>)
  411260:	3b01      	subs	r3, #1
  411262:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  411266:	2300      	movs	r3, #0
  411268:	f7ff fe38 	bl	410edc <__multadd>
  41126c:	4606      	mov	r6, r0
  41126e:	e7c9      	b.n	411204 <__pow5mult+0x10>
  411270:	2101      	movs	r1, #1
  411272:	4638      	mov	r0, r7
  411274:	f7ff fe02 	bl	410e7c <_Balloc>
  411278:	f240 2171 	movw	r1, #625	; 0x271
  41127c:	2201      	movs	r2, #1
  41127e:	2300      	movs	r3, #0
  411280:	6141      	str	r1, [r0, #20]
  411282:	6102      	str	r2, [r0, #16]
  411284:	4605      	mov	r5, r0
  411286:	64b8      	str	r0, [r7, #72]	; 0x48
  411288:	6003      	str	r3, [r0, #0]
  41128a:	e7c0      	b.n	41120e <__pow5mult+0x1a>
  41128c:	00413788 	.word	0x00413788

00411290 <__lshift>:
  411290:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  411294:	690b      	ldr	r3, [r1, #16]
  411296:	ea4f 1a62 	mov.w	sl, r2, asr #5
  41129a:	eb0a 0903 	add.w	r9, sl, r3
  41129e:	688b      	ldr	r3, [r1, #8]
  4112a0:	f109 0601 	add.w	r6, r9, #1
  4112a4:	429e      	cmp	r6, r3
  4112a6:	460f      	mov	r7, r1
  4112a8:	4693      	mov	fp, r2
  4112aa:	4680      	mov	r8, r0
  4112ac:	6849      	ldr	r1, [r1, #4]
  4112ae:	dd04      	ble.n	4112ba <__lshift+0x2a>
  4112b0:	005b      	lsls	r3, r3, #1
  4112b2:	429e      	cmp	r6, r3
  4112b4:	f101 0101 	add.w	r1, r1, #1
  4112b8:	dcfa      	bgt.n	4112b0 <__lshift+0x20>
  4112ba:	4640      	mov	r0, r8
  4112bc:	f7ff fdde 	bl	410e7c <_Balloc>
  4112c0:	f1ba 0f00 	cmp.w	sl, #0
  4112c4:	f100 0414 	add.w	r4, r0, #20
  4112c8:	dd09      	ble.n	4112de <__lshift+0x4e>
  4112ca:	2300      	movs	r3, #0
  4112cc:	461a      	mov	r2, r3
  4112ce:	4625      	mov	r5, r4
  4112d0:	3301      	adds	r3, #1
  4112d2:	4553      	cmp	r3, sl
  4112d4:	f845 2b04 	str.w	r2, [r5], #4
  4112d8:	d1fa      	bne.n	4112d0 <__lshift+0x40>
  4112da:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  4112de:	693a      	ldr	r2, [r7, #16]
  4112e0:	f107 0314 	add.w	r3, r7, #20
  4112e4:	f01b 0b1f 	ands.w	fp, fp, #31
  4112e8:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  4112ec:	d021      	beq.n	411332 <__lshift+0xa2>
  4112ee:	f1cb 0a20 	rsb	sl, fp, #32
  4112f2:	2200      	movs	r2, #0
  4112f4:	e000      	b.n	4112f8 <__lshift+0x68>
  4112f6:	462c      	mov	r4, r5
  4112f8:	6819      	ldr	r1, [r3, #0]
  4112fa:	4625      	mov	r5, r4
  4112fc:	fa01 f10b 	lsl.w	r1, r1, fp
  411300:	430a      	orrs	r2, r1
  411302:	f845 2b04 	str.w	r2, [r5], #4
  411306:	f853 2b04 	ldr.w	r2, [r3], #4
  41130a:	4563      	cmp	r3, ip
  41130c:	fa22 f20a 	lsr.w	r2, r2, sl
  411310:	d3f1      	bcc.n	4112f6 <__lshift+0x66>
  411312:	6062      	str	r2, [r4, #4]
  411314:	b10a      	cbz	r2, 41131a <__lshift+0x8a>
  411316:	f109 0602 	add.w	r6, r9, #2
  41131a:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  41131e:	687a      	ldr	r2, [r7, #4]
  411320:	3e01      	subs	r6, #1
  411322:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  411326:	6106      	str	r6, [r0, #16]
  411328:	6039      	str	r1, [r7, #0]
  41132a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  41132e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411332:	f853 2b04 	ldr.w	r2, [r3], #4
  411336:	459c      	cmp	ip, r3
  411338:	f844 2b04 	str.w	r2, [r4], #4
  41133c:	d9ed      	bls.n	41131a <__lshift+0x8a>
  41133e:	f853 2b04 	ldr.w	r2, [r3], #4
  411342:	459c      	cmp	ip, r3
  411344:	f844 2b04 	str.w	r2, [r4], #4
  411348:	d8f3      	bhi.n	411332 <__lshift+0xa2>
  41134a:	e7e6      	b.n	41131a <__lshift+0x8a>

0041134c <__mcmp>:
  41134c:	6902      	ldr	r2, [r0, #16]
  41134e:	690b      	ldr	r3, [r1, #16]
  411350:	b410      	push	{r4}
  411352:	1ad2      	subs	r2, r2, r3
  411354:	d115      	bne.n	411382 <__mcmp+0x36>
  411356:	009b      	lsls	r3, r3, #2
  411358:	3014      	adds	r0, #20
  41135a:	3114      	adds	r1, #20
  41135c:	4419      	add	r1, r3
  41135e:	4403      	add	r3, r0
  411360:	e001      	b.n	411366 <__mcmp+0x1a>
  411362:	4298      	cmp	r0, r3
  411364:	d211      	bcs.n	41138a <__mcmp+0x3e>
  411366:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  41136a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  41136e:	42a2      	cmp	r2, r4
  411370:	d0f7      	beq.n	411362 <__mcmp+0x16>
  411372:	4294      	cmp	r4, r2
  411374:	bf94      	ite	ls
  411376:	2001      	movls	r0, #1
  411378:	f04f 30ff 	movhi.w	r0, #4294967295
  41137c:	f85d 4b04 	ldr.w	r4, [sp], #4
  411380:	4770      	bx	lr
  411382:	4610      	mov	r0, r2
  411384:	f85d 4b04 	ldr.w	r4, [sp], #4
  411388:	4770      	bx	lr
  41138a:	2000      	movs	r0, #0
  41138c:	f85d 4b04 	ldr.w	r4, [sp], #4
  411390:	4770      	bx	lr
  411392:	bf00      	nop

00411394 <__mdiff>:
  411394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  411398:	460d      	mov	r5, r1
  41139a:	4604      	mov	r4, r0
  41139c:	4611      	mov	r1, r2
  41139e:	4628      	mov	r0, r5
  4113a0:	4616      	mov	r6, r2
  4113a2:	f7ff ffd3 	bl	41134c <__mcmp>
  4113a6:	1e07      	subs	r7, r0, #0
  4113a8:	d056      	beq.n	411458 <__mdiff+0xc4>
  4113aa:	db4f      	blt.n	41144c <__mdiff+0xb8>
  4113ac:	f04f 0900 	mov.w	r9, #0
  4113b0:	6869      	ldr	r1, [r5, #4]
  4113b2:	4620      	mov	r0, r4
  4113b4:	f7ff fd62 	bl	410e7c <_Balloc>
  4113b8:	692f      	ldr	r7, [r5, #16]
  4113ba:	6932      	ldr	r2, [r6, #16]
  4113bc:	3514      	adds	r5, #20
  4113be:	3614      	adds	r6, #20
  4113c0:	f8c0 900c 	str.w	r9, [r0, #12]
  4113c4:	f100 0314 	add.w	r3, r0, #20
  4113c8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  4113cc:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  4113d0:	2100      	movs	r1, #0
  4113d2:	f855 4b04 	ldr.w	r4, [r5], #4
  4113d6:	f856 2b04 	ldr.w	r2, [r6], #4
  4113da:	fa1f fa84 	uxth.w	sl, r4
  4113de:	448a      	add	sl, r1
  4113e0:	fa1f f982 	uxth.w	r9, r2
  4113e4:	0c11      	lsrs	r1, r2, #16
  4113e6:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  4113ea:	ebc9 020a 	rsb	r2, r9, sl
  4113ee:	eb01 4122 	add.w	r1, r1, r2, asr #16
  4113f2:	b292      	uxth	r2, r2
  4113f4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  4113f8:	45b0      	cmp	r8, r6
  4113fa:	f843 2b04 	str.w	r2, [r3], #4
  4113fe:	ea4f 4121 	mov.w	r1, r1, asr #16
  411402:	462c      	mov	r4, r5
  411404:	d8e5      	bhi.n	4113d2 <__mdiff+0x3e>
  411406:	45ac      	cmp	ip, r5
  411408:	4698      	mov	r8, r3
  41140a:	d915      	bls.n	411438 <__mdiff+0xa4>
  41140c:	f854 6b04 	ldr.w	r6, [r4], #4
  411410:	b2b2      	uxth	r2, r6
  411412:	4411      	add	r1, r2
  411414:	0c36      	lsrs	r6, r6, #16
  411416:	eb06 4621 	add.w	r6, r6, r1, asr #16
  41141a:	b289      	uxth	r1, r1
  41141c:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  411420:	45a4      	cmp	ip, r4
  411422:	f843 2b04 	str.w	r2, [r3], #4
  411426:	ea4f 4126 	mov.w	r1, r6, asr #16
  41142a:	d8ef      	bhi.n	41140c <__mdiff+0x78>
  41142c:	43eb      	mvns	r3, r5
  41142e:	4463      	add	r3, ip
  411430:	f023 0303 	bic.w	r3, r3, #3
  411434:	3304      	adds	r3, #4
  411436:	4443      	add	r3, r8
  411438:	3b04      	subs	r3, #4
  41143a:	b922      	cbnz	r2, 411446 <__mdiff+0xb2>
  41143c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  411440:	3f01      	subs	r7, #1
  411442:	2a00      	cmp	r2, #0
  411444:	d0fa      	beq.n	41143c <__mdiff+0xa8>
  411446:	6107      	str	r7, [r0, #16]
  411448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  41144c:	462b      	mov	r3, r5
  41144e:	f04f 0901 	mov.w	r9, #1
  411452:	4635      	mov	r5, r6
  411454:	461e      	mov	r6, r3
  411456:	e7ab      	b.n	4113b0 <__mdiff+0x1c>
  411458:	4620      	mov	r0, r4
  41145a:	4639      	mov	r1, r7
  41145c:	f7ff fd0e 	bl	410e7c <_Balloc>
  411460:	2301      	movs	r3, #1
  411462:	6147      	str	r7, [r0, #20]
  411464:	6103      	str	r3, [r0, #16]
  411466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  41146a:	bf00      	nop

0041146c <__ulp>:
  41146c:	4b0e      	ldr	r3, [pc, #56]	; (4114a8 <__ulp+0x3c>)
  41146e:	400b      	ands	r3, r1
  411470:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  411474:	2b00      	cmp	r3, #0
  411476:	dd02      	ble.n	41147e <__ulp+0x12>
  411478:	4619      	mov	r1, r3
  41147a:	2000      	movs	r0, #0
  41147c:	4770      	bx	lr
  41147e:	425b      	negs	r3, r3
  411480:	151b      	asrs	r3, r3, #20
  411482:	2b13      	cmp	r3, #19
  411484:	dd0a      	ble.n	41149c <__ulp+0x30>
  411486:	2b32      	cmp	r3, #50	; 0x32
  411488:	bfdd      	ittte	le
  41148a:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  41148e:	2201      	movle	r2, #1
  411490:	fa02 f303 	lslle.w	r3, r2, r3
  411494:	2301      	movgt	r3, #1
  411496:	2100      	movs	r1, #0
  411498:	4618      	mov	r0, r3
  41149a:	4770      	bx	lr
  41149c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4114a0:	fa42 f103 	asr.w	r1, r2, r3
  4114a4:	2000      	movs	r0, #0
  4114a6:	4770      	bx	lr
  4114a8:	7ff00000 	.word	0x7ff00000

004114ac <__b2d>:
  4114ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4114ae:	6904      	ldr	r4, [r0, #16]
  4114b0:	f100 0614 	add.w	r6, r0, #20
  4114b4:	eb06 0484 	add.w	r4, r6, r4, lsl #2
  4114b8:	f854 5c04 	ldr.w	r5, [r4, #-4]
  4114bc:	460f      	mov	r7, r1
  4114be:	4628      	mov	r0, r5
  4114c0:	f7ff fda2 	bl	411008 <__hi0bits>
  4114c4:	f1c0 0320 	rsb	r3, r0, #32
  4114c8:	280a      	cmp	r0, #10
  4114ca:	603b      	str	r3, [r7, #0]
  4114cc:	f1a4 0104 	sub.w	r1, r4, #4
  4114d0:	dc19      	bgt.n	411506 <__b2d+0x5a>
  4114d2:	428e      	cmp	r6, r1
  4114d4:	f1c0 070b 	rsb	r7, r0, #11
  4114d8:	bf38      	it	cc
  4114da:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
  4114de:	fa25 fc07 	lsr.w	ip, r5, r7
  4114e2:	f100 0015 	add.w	r0, r0, #21
  4114e6:	bf38      	it	cc
  4114e8:	fa21 f707 	lsrcc.w	r7, r1, r7
  4114ec:	fa05 f500 	lsl.w	r5, r5, r0
  4114f0:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  4114f4:	bf28      	it	cs
  4114f6:	2700      	movcs	r7, #0
  4114f8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  4114fc:	ea47 0205 	orr.w	r2, r7, r5
  411500:	4610      	mov	r0, r2
  411502:	4619      	mov	r1, r3
  411504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  411506:	428e      	cmp	r6, r1
  411508:	bf36      	itet	cc
  41150a:	f1a4 0108 	subcc.w	r1, r4, #8
  41150e:	2400      	movcs	r4, #0
  411510:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
  411514:	f1b0 070b 	subs.w	r7, r0, #11
  411518:	d01b      	beq.n	411552 <__b2d+0xa6>
  41151a:	42b1      	cmp	r1, r6
  41151c:	bf88      	it	hi
  41151e:	f851 1c04 	ldrhi.w	r1, [r1, #-4]
  411522:	fa05 f507 	lsl.w	r5, r5, r7
  411526:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  41152a:	fa24 fc00 	lsr.w	ip, r4, r0
  41152e:	bf88      	it	hi
  411530:	fa21 f000 	lsrhi.w	r0, r1, r0
  411534:	fa04 f407 	lsl.w	r4, r4, r7
  411538:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
  41153c:	bf98      	it	ls
  41153e:	2000      	movls	r0, #0
  411540:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  411544:	ea45 030c 	orr.w	r3, r5, ip
  411548:	ea40 0204 	orr.w	r2, r0, r4
  41154c:	4610      	mov	r0, r2
  41154e:	4619      	mov	r1, r3
  411550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  411552:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
  411556:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  41155a:	4622      	mov	r2, r4
  41155c:	4610      	mov	r0, r2
  41155e:	4619      	mov	r1, r3
  411560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  411562:	bf00      	nop

00411564 <__d2b>:
  411564:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  411568:	2101      	movs	r1, #1
  41156a:	b083      	sub	sp, #12
  41156c:	461d      	mov	r5, r3
  41156e:	f3c3 560a 	ubfx	r6, r3, #20, #11
  411572:	4614      	mov	r4, r2
  411574:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  411576:	f7ff fc81 	bl	410e7c <_Balloc>
  41157a:	f3c5 0313 	ubfx	r3, r5, #0, #20
  41157e:	4680      	mov	r8, r0
  411580:	b10e      	cbz	r6, 411586 <__d2b+0x22>
  411582:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  411586:	9301      	str	r3, [sp, #4]
  411588:	b324      	cbz	r4, 4115d4 <__d2b+0x70>
  41158a:	a802      	add	r0, sp, #8
  41158c:	f840 4d08 	str.w	r4, [r0, #-8]!
  411590:	4668      	mov	r0, sp
  411592:	f7ff fd59 	bl	411048 <__lo0bits>
  411596:	2800      	cmp	r0, #0
  411598:	d135      	bne.n	411606 <__d2b+0xa2>
  41159a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  41159e:	f8c8 2014 	str.w	r2, [r8, #20]
  4115a2:	2b00      	cmp	r3, #0
  4115a4:	bf0c      	ite	eq
  4115a6:	2401      	moveq	r4, #1
  4115a8:	2402      	movne	r4, #2
  4115aa:	f8c8 3018 	str.w	r3, [r8, #24]
  4115ae:	f8c8 4010 	str.w	r4, [r8, #16]
  4115b2:	b9de      	cbnz	r6, 4115ec <__d2b+0x88>
  4115b4:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  4115b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4115bc:	6038      	str	r0, [r7, #0]
  4115be:	6918      	ldr	r0, [r3, #16]
  4115c0:	f7ff fd22 	bl	411008 <__hi0bits>
  4115c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4115c6:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  4115ca:	6018      	str	r0, [r3, #0]
  4115cc:	4640      	mov	r0, r8
  4115ce:	b003      	add	sp, #12
  4115d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4115d4:	a801      	add	r0, sp, #4
  4115d6:	f7ff fd37 	bl	411048 <__lo0bits>
  4115da:	9b01      	ldr	r3, [sp, #4]
  4115dc:	2401      	movs	r4, #1
  4115de:	3020      	adds	r0, #32
  4115e0:	f8c8 3014 	str.w	r3, [r8, #20]
  4115e4:	f8c8 4010 	str.w	r4, [r8, #16]
  4115e8:	2e00      	cmp	r6, #0
  4115ea:	d0e3      	beq.n	4115b4 <__d2b+0x50>
  4115ec:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  4115f0:	eb09 0300 	add.w	r3, r9, r0
  4115f4:	603b      	str	r3, [r7, #0]
  4115f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4115f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4115fc:	6018      	str	r0, [r3, #0]
  4115fe:	4640      	mov	r0, r8
  411600:	b003      	add	sp, #12
  411602:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  411606:	9b01      	ldr	r3, [sp, #4]
  411608:	f1c0 0120 	rsb	r1, r0, #32
  41160c:	fa03 f101 	lsl.w	r1, r3, r1
  411610:	40c3      	lsrs	r3, r0
  411612:	9a00      	ldr	r2, [sp, #0]
  411614:	9301      	str	r3, [sp, #4]
  411616:	430a      	orrs	r2, r1
  411618:	f8c8 2014 	str.w	r2, [r8, #20]
  41161c:	e7c1      	b.n	4115a2 <__d2b+0x3e>
  41161e:	bf00      	nop

00411620 <__ratio>:
  411620:	b5f0      	push	{r4, r5, r6, r7, lr}
  411622:	b083      	sub	sp, #12
  411624:	460e      	mov	r6, r1
  411626:	4669      	mov	r1, sp
  411628:	4607      	mov	r7, r0
  41162a:	f7ff ff3f 	bl	4114ac <__b2d>
  41162e:	4604      	mov	r4, r0
  411630:	460d      	mov	r5, r1
  411632:	4630      	mov	r0, r6
  411634:	a901      	add	r1, sp, #4
  411636:	f7ff ff39 	bl	4114ac <__b2d>
  41163a:	693f      	ldr	r7, [r7, #16]
  41163c:	6936      	ldr	r6, [r6, #16]
  41163e:	4602      	mov	r2, r0
  411640:	460b      	mov	r3, r1
  411642:	ebc6 0e07 	rsb	lr, r6, r7
  411646:	e89d 0003 	ldmia.w	sp, {r0, r1}
  41164a:	1a41      	subs	r1, r0, r1
  41164c:	eb01 1e4e 	add.w	lr, r1, lr, lsl #5
  411650:	f1be 0f00 	cmp.w	lr, #0
  411654:	dd08      	ble.n	411668 <__ratio+0x48>
  411656:	eb05 510e 	add.w	r1, r5, lr, lsl #20
  41165a:	460d      	mov	r5, r1
  41165c:	4620      	mov	r0, r4
  41165e:	4629      	mov	r1, r5
  411660:	f7f8 fce2 	bl	40a028 <__aeabi_ddiv>
  411664:	b003      	add	sp, #12
  411666:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411668:	eba3 570e 	sub.w	r7, r3, lr, lsl #20
  41166c:	463b      	mov	r3, r7
  41166e:	e7f5      	b.n	41165c <__ratio+0x3c>

00411670 <__copybits>:
  411670:	b470      	push	{r4, r5, r6}
  411672:	6915      	ldr	r5, [r2, #16]
  411674:	f102 0314 	add.w	r3, r2, #20
  411678:	3901      	subs	r1, #1
  41167a:	114e      	asrs	r6, r1, #5
  41167c:	eb03 0585 	add.w	r5, r3, r5, lsl #2
  411680:	3601      	adds	r6, #1
  411682:	42ab      	cmp	r3, r5
  411684:	eb00 0686 	add.w	r6, r0, r6, lsl #2
  411688:	d20c      	bcs.n	4116a4 <__copybits+0x34>
  41168a:	4601      	mov	r1, r0
  41168c:	f853 4b04 	ldr.w	r4, [r3], #4
  411690:	429d      	cmp	r5, r3
  411692:	f841 4b04 	str.w	r4, [r1], #4
  411696:	d8f9      	bhi.n	41168c <__copybits+0x1c>
  411698:	1aab      	subs	r3, r5, r2
  41169a:	3b15      	subs	r3, #21
  41169c:	f023 0303 	bic.w	r3, r3, #3
  4116a0:	3304      	adds	r3, #4
  4116a2:	4418      	add	r0, r3
  4116a4:	4286      	cmp	r6, r0
  4116a6:	d904      	bls.n	4116b2 <__copybits+0x42>
  4116a8:	2300      	movs	r3, #0
  4116aa:	f840 3b04 	str.w	r3, [r0], #4
  4116ae:	4286      	cmp	r6, r0
  4116b0:	d8fb      	bhi.n	4116aa <__copybits+0x3a>
  4116b2:	bc70      	pop	{r4, r5, r6}
  4116b4:	4770      	bx	lr
  4116b6:	bf00      	nop

004116b8 <__any_on>:
  4116b8:	6903      	ldr	r3, [r0, #16]
  4116ba:	114a      	asrs	r2, r1, #5
  4116bc:	4293      	cmp	r3, r2
  4116be:	b410      	push	{r4}
  4116c0:	f100 0414 	add.w	r4, r0, #20
  4116c4:	da10      	bge.n	4116e8 <__any_on+0x30>
  4116c6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  4116ca:	429c      	cmp	r4, r3
  4116cc:	d221      	bcs.n	411712 <__any_on+0x5a>
  4116ce:	f853 0c04 	ldr.w	r0, [r3, #-4]
  4116d2:	3b04      	subs	r3, #4
  4116d4:	b118      	cbz	r0, 4116de <__any_on+0x26>
  4116d6:	e015      	b.n	411704 <__any_on+0x4c>
  4116d8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4116dc:	b992      	cbnz	r2, 411704 <__any_on+0x4c>
  4116de:	429c      	cmp	r4, r3
  4116e0:	d3fa      	bcc.n	4116d8 <__any_on+0x20>
  4116e2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4116e6:	4770      	bx	lr
  4116e8:	dd10      	ble.n	41170c <__any_on+0x54>
  4116ea:	f011 011f 	ands.w	r1, r1, #31
  4116ee:	d00d      	beq.n	41170c <__any_on+0x54>
  4116f0:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
  4116f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  4116f8:	fa20 f201 	lsr.w	r2, r0, r1
  4116fc:	fa02 f101 	lsl.w	r1, r2, r1
  411700:	4281      	cmp	r1, r0
  411702:	d0e2      	beq.n	4116ca <__any_on+0x12>
  411704:	2001      	movs	r0, #1
  411706:	f85d 4b04 	ldr.w	r4, [sp], #4
  41170a:	4770      	bx	lr
  41170c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  411710:	e7db      	b.n	4116ca <__any_on+0x12>
  411712:	2000      	movs	r0, #0
  411714:	e7e5      	b.n	4116e2 <__any_on+0x2a>
  411716:	bf00      	nop

00411718 <_realloc_r>:
  411718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  41171c:	460c      	mov	r4, r1
  41171e:	b083      	sub	sp, #12
  411720:	4690      	mov	r8, r2
  411722:	4681      	mov	r9, r0
  411724:	2900      	cmp	r1, #0
  411726:	f000 80ba 	beq.w	41189e <_realloc_r+0x186>
  41172a:	f7ff fba3 	bl	410e74 <__malloc_lock>
  41172e:	f108 060b 	add.w	r6, r8, #11
  411732:	f854 3c04 	ldr.w	r3, [r4, #-4]
  411736:	2e16      	cmp	r6, #22
  411738:	f023 0503 	bic.w	r5, r3, #3
  41173c:	f1a4 0708 	sub.w	r7, r4, #8
  411740:	d84b      	bhi.n	4117da <_realloc_r+0xc2>
  411742:	2110      	movs	r1, #16
  411744:	460e      	mov	r6, r1
  411746:	45b0      	cmp	r8, r6
  411748:	d84c      	bhi.n	4117e4 <_realloc_r+0xcc>
  41174a:	428d      	cmp	r5, r1
  41174c:	da51      	bge.n	4117f2 <_realloc_r+0xda>
  41174e:	f8df b384 	ldr.w	fp, [pc, #900]	; 411ad4 <_realloc_r+0x3bc>
  411752:	1978      	adds	r0, r7, r5
  411754:	f8db e008 	ldr.w	lr, [fp, #8]
  411758:	4586      	cmp	lr, r0
  41175a:	f000 80a6 	beq.w	4118aa <_realloc_r+0x192>
  41175e:	6842      	ldr	r2, [r0, #4]
  411760:	f022 0c01 	bic.w	ip, r2, #1
  411764:	4484      	add	ip, r0
  411766:	f8dc c004 	ldr.w	ip, [ip, #4]
  41176a:	f01c 0f01 	tst.w	ip, #1
  41176e:	d054      	beq.n	41181a <_realloc_r+0x102>
  411770:	2200      	movs	r2, #0
  411772:	4610      	mov	r0, r2
  411774:	07db      	lsls	r3, r3, #31
  411776:	d46f      	bmi.n	411858 <_realloc_r+0x140>
  411778:	f854 3c08 	ldr.w	r3, [r4, #-8]
  41177c:	ebc3 0a07 	rsb	sl, r3, r7
  411780:	f8da 3004 	ldr.w	r3, [sl, #4]
  411784:	f023 0303 	bic.w	r3, r3, #3
  411788:	442b      	add	r3, r5
  41178a:	2800      	cmp	r0, #0
  41178c:	d062      	beq.n	411854 <_realloc_r+0x13c>
  41178e:	4570      	cmp	r0, lr
  411790:	f000 80e9 	beq.w	411966 <_realloc_r+0x24e>
  411794:	eb02 0e03 	add.w	lr, r2, r3
  411798:	458e      	cmp	lr, r1
  41179a:	db5b      	blt.n	411854 <_realloc_r+0x13c>
  41179c:	68c3      	ldr	r3, [r0, #12]
  41179e:	6882      	ldr	r2, [r0, #8]
  4117a0:	46d0      	mov	r8, sl
  4117a2:	60d3      	str	r3, [r2, #12]
  4117a4:	609a      	str	r2, [r3, #8]
  4117a6:	f858 1f08 	ldr.w	r1, [r8, #8]!
  4117aa:	f8da 300c 	ldr.w	r3, [sl, #12]
  4117ae:	1f2a      	subs	r2, r5, #4
  4117b0:	2a24      	cmp	r2, #36	; 0x24
  4117b2:	60cb      	str	r3, [r1, #12]
  4117b4:	6099      	str	r1, [r3, #8]
  4117b6:	f200 8123 	bhi.w	411a00 <_realloc_r+0x2e8>
  4117ba:	2a13      	cmp	r2, #19
  4117bc:	f240 80b0 	bls.w	411920 <_realloc_r+0x208>
  4117c0:	6823      	ldr	r3, [r4, #0]
  4117c2:	2a1b      	cmp	r2, #27
  4117c4:	f8ca 3008 	str.w	r3, [sl, #8]
  4117c8:	6863      	ldr	r3, [r4, #4]
  4117ca:	f8ca 300c 	str.w	r3, [sl, #12]
  4117ce:	f200 812b 	bhi.w	411a28 <_realloc_r+0x310>
  4117d2:	3408      	adds	r4, #8
  4117d4:	f10a 0310 	add.w	r3, sl, #16
  4117d8:	e0a3      	b.n	411922 <_realloc_r+0x20a>
  4117da:	f026 0607 	bic.w	r6, r6, #7
  4117de:	2e00      	cmp	r6, #0
  4117e0:	4631      	mov	r1, r6
  4117e2:	dab0      	bge.n	411746 <_realloc_r+0x2e>
  4117e4:	230c      	movs	r3, #12
  4117e6:	2000      	movs	r0, #0
  4117e8:	f8c9 3000 	str.w	r3, [r9]
  4117ec:	b003      	add	sp, #12
  4117ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4117f2:	46a0      	mov	r8, r4
  4117f4:	1baa      	subs	r2, r5, r6
  4117f6:	2a0f      	cmp	r2, #15
  4117f8:	f003 0301 	and.w	r3, r3, #1
  4117fc:	d81a      	bhi.n	411834 <_realloc_r+0x11c>
  4117fe:	432b      	orrs	r3, r5
  411800:	607b      	str	r3, [r7, #4]
  411802:	443d      	add	r5, r7
  411804:	686b      	ldr	r3, [r5, #4]
  411806:	f043 0301 	orr.w	r3, r3, #1
  41180a:	606b      	str	r3, [r5, #4]
  41180c:	4648      	mov	r0, r9
  41180e:	f7ff fb33 	bl	410e78 <__malloc_unlock>
  411812:	4640      	mov	r0, r8
  411814:	b003      	add	sp, #12
  411816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41181a:	f022 0203 	bic.w	r2, r2, #3
  41181e:	eb02 0c05 	add.w	ip, r2, r5
  411822:	458c      	cmp	ip, r1
  411824:	dba6      	blt.n	411774 <_realloc_r+0x5c>
  411826:	68c2      	ldr	r2, [r0, #12]
  411828:	6881      	ldr	r1, [r0, #8]
  41182a:	46a0      	mov	r8, r4
  41182c:	60ca      	str	r2, [r1, #12]
  41182e:	4665      	mov	r5, ip
  411830:	6091      	str	r1, [r2, #8]
  411832:	e7df      	b.n	4117f4 <_realloc_r+0xdc>
  411834:	19b9      	adds	r1, r7, r6
  411836:	4333      	orrs	r3, r6
  411838:	f042 0001 	orr.w	r0, r2, #1
  41183c:	607b      	str	r3, [r7, #4]
  41183e:	440a      	add	r2, r1
  411840:	6048      	str	r0, [r1, #4]
  411842:	6853      	ldr	r3, [r2, #4]
  411844:	3108      	adds	r1, #8
  411846:	f043 0301 	orr.w	r3, r3, #1
  41184a:	6053      	str	r3, [r2, #4]
  41184c:	4648      	mov	r0, r9
  41184e:	f7fe f913 	bl	40fa78 <_free_r>
  411852:	e7db      	b.n	41180c <_realloc_r+0xf4>
  411854:	428b      	cmp	r3, r1
  411856:	da33      	bge.n	4118c0 <_realloc_r+0x1a8>
  411858:	4641      	mov	r1, r8
  41185a:	4648      	mov	r0, r9
  41185c:	f7fe ffbe 	bl	4107dc <_malloc_r>
  411860:	4680      	mov	r8, r0
  411862:	2800      	cmp	r0, #0
  411864:	d0d2      	beq.n	41180c <_realloc_r+0xf4>
  411866:	f854 3c04 	ldr.w	r3, [r4, #-4]
  41186a:	f1a0 0108 	sub.w	r1, r0, #8
  41186e:	f023 0201 	bic.w	r2, r3, #1
  411872:	443a      	add	r2, r7
  411874:	4291      	cmp	r1, r2
  411876:	f000 80bc 	beq.w	4119f2 <_realloc_r+0x2da>
  41187a:	1f2a      	subs	r2, r5, #4
  41187c:	2a24      	cmp	r2, #36	; 0x24
  41187e:	d86e      	bhi.n	41195e <_realloc_r+0x246>
  411880:	2a13      	cmp	r2, #19
  411882:	d842      	bhi.n	41190a <_realloc_r+0x1f2>
  411884:	4603      	mov	r3, r0
  411886:	4622      	mov	r2, r4
  411888:	6811      	ldr	r1, [r2, #0]
  41188a:	6019      	str	r1, [r3, #0]
  41188c:	6851      	ldr	r1, [r2, #4]
  41188e:	6059      	str	r1, [r3, #4]
  411890:	6892      	ldr	r2, [r2, #8]
  411892:	609a      	str	r2, [r3, #8]
  411894:	4621      	mov	r1, r4
  411896:	4648      	mov	r0, r9
  411898:	f7fe f8ee 	bl	40fa78 <_free_r>
  41189c:	e7b6      	b.n	41180c <_realloc_r+0xf4>
  41189e:	4611      	mov	r1, r2
  4118a0:	b003      	add	sp, #12
  4118a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4118a6:	f7fe bf99 	b.w	4107dc <_malloc_r>
  4118aa:	f8de 2004 	ldr.w	r2, [lr, #4]
  4118ae:	f106 0c10 	add.w	ip, r6, #16
  4118b2:	f022 0203 	bic.w	r2, r2, #3
  4118b6:	1950      	adds	r0, r2, r5
  4118b8:	4560      	cmp	r0, ip
  4118ba:	da3d      	bge.n	411938 <_realloc_r+0x220>
  4118bc:	4670      	mov	r0, lr
  4118be:	e759      	b.n	411774 <_realloc_r+0x5c>
  4118c0:	46d0      	mov	r8, sl
  4118c2:	f858 0f08 	ldr.w	r0, [r8, #8]!
  4118c6:	f8da 100c 	ldr.w	r1, [sl, #12]
  4118ca:	1f2a      	subs	r2, r5, #4
  4118cc:	2a24      	cmp	r2, #36	; 0x24
  4118ce:	60c1      	str	r1, [r0, #12]
  4118d0:	6088      	str	r0, [r1, #8]
  4118d2:	f200 80a0 	bhi.w	411a16 <_realloc_r+0x2fe>
  4118d6:	2a13      	cmp	r2, #19
  4118d8:	f240 809b 	bls.w	411a12 <_realloc_r+0x2fa>
  4118dc:	6821      	ldr	r1, [r4, #0]
  4118de:	2a1b      	cmp	r2, #27
  4118e0:	f8ca 1008 	str.w	r1, [sl, #8]
  4118e4:	6861      	ldr	r1, [r4, #4]
  4118e6:	f8ca 100c 	str.w	r1, [sl, #12]
  4118ea:	f200 80b2 	bhi.w	411a52 <_realloc_r+0x33a>
  4118ee:	3408      	adds	r4, #8
  4118f0:	f10a 0210 	add.w	r2, sl, #16
  4118f4:	6821      	ldr	r1, [r4, #0]
  4118f6:	461d      	mov	r5, r3
  4118f8:	6011      	str	r1, [r2, #0]
  4118fa:	6861      	ldr	r1, [r4, #4]
  4118fc:	4657      	mov	r7, sl
  4118fe:	6051      	str	r1, [r2, #4]
  411900:	68a3      	ldr	r3, [r4, #8]
  411902:	6093      	str	r3, [r2, #8]
  411904:	f8da 3004 	ldr.w	r3, [sl, #4]
  411908:	e774      	b.n	4117f4 <_realloc_r+0xdc>
  41190a:	6823      	ldr	r3, [r4, #0]
  41190c:	2a1b      	cmp	r2, #27
  41190e:	6003      	str	r3, [r0, #0]
  411910:	6863      	ldr	r3, [r4, #4]
  411912:	6043      	str	r3, [r0, #4]
  411914:	d862      	bhi.n	4119dc <_realloc_r+0x2c4>
  411916:	f100 0308 	add.w	r3, r0, #8
  41191a:	f104 0208 	add.w	r2, r4, #8
  41191e:	e7b3      	b.n	411888 <_realloc_r+0x170>
  411920:	4643      	mov	r3, r8
  411922:	6822      	ldr	r2, [r4, #0]
  411924:	4675      	mov	r5, lr
  411926:	601a      	str	r2, [r3, #0]
  411928:	6862      	ldr	r2, [r4, #4]
  41192a:	4657      	mov	r7, sl
  41192c:	605a      	str	r2, [r3, #4]
  41192e:	68a2      	ldr	r2, [r4, #8]
  411930:	609a      	str	r2, [r3, #8]
  411932:	f8da 3004 	ldr.w	r3, [sl, #4]
  411936:	e75d      	b.n	4117f4 <_realloc_r+0xdc>
  411938:	1b83      	subs	r3, r0, r6
  41193a:	4437      	add	r7, r6
  41193c:	f043 0301 	orr.w	r3, r3, #1
  411940:	f8cb 7008 	str.w	r7, [fp, #8]
  411944:	607b      	str	r3, [r7, #4]
  411946:	f854 3c04 	ldr.w	r3, [r4, #-4]
  41194a:	4648      	mov	r0, r9
  41194c:	f003 0301 	and.w	r3, r3, #1
  411950:	431e      	orrs	r6, r3
  411952:	f844 6c04 	str.w	r6, [r4, #-4]
  411956:	f7ff fa8f 	bl	410e78 <__malloc_unlock>
  41195a:	4620      	mov	r0, r4
  41195c:	e75a      	b.n	411814 <_realloc_r+0xfc>
  41195e:	4621      	mov	r1, r4
  411960:	f7ff fa22 	bl	410da8 <memmove>
  411964:	e796      	b.n	411894 <_realloc_r+0x17c>
  411966:	eb02 0c03 	add.w	ip, r2, r3
  41196a:	f106 0210 	add.w	r2, r6, #16
  41196e:	4594      	cmp	ip, r2
  411970:	f6ff af70 	blt.w	411854 <_realloc_r+0x13c>
  411974:	4657      	mov	r7, sl
  411976:	f857 1f08 	ldr.w	r1, [r7, #8]!
  41197a:	f8da 300c 	ldr.w	r3, [sl, #12]
  41197e:	1f2a      	subs	r2, r5, #4
  411980:	2a24      	cmp	r2, #36	; 0x24
  411982:	60cb      	str	r3, [r1, #12]
  411984:	6099      	str	r1, [r3, #8]
  411986:	f200 8086 	bhi.w	411a96 <_realloc_r+0x37e>
  41198a:	2a13      	cmp	r2, #19
  41198c:	d977      	bls.n	411a7e <_realloc_r+0x366>
  41198e:	6823      	ldr	r3, [r4, #0]
  411990:	2a1b      	cmp	r2, #27
  411992:	f8ca 3008 	str.w	r3, [sl, #8]
  411996:	6863      	ldr	r3, [r4, #4]
  411998:	f8ca 300c 	str.w	r3, [sl, #12]
  41199c:	f200 8084 	bhi.w	411aa8 <_realloc_r+0x390>
  4119a0:	3408      	adds	r4, #8
  4119a2:	f10a 0310 	add.w	r3, sl, #16
  4119a6:	6822      	ldr	r2, [r4, #0]
  4119a8:	601a      	str	r2, [r3, #0]
  4119aa:	6862      	ldr	r2, [r4, #4]
  4119ac:	605a      	str	r2, [r3, #4]
  4119ae:	68a2      	ldr	r2, [r4, #8]
  4119b0:	609a      	str	r2, [r3, #8]
  4119b2:	ebc6 020c 	rsb	r2, r6, ip
  4119b6:	eb0a 0306 	add.w	r3, sl, r6
  4119ba:	f042 0201 	orr.w	r2, r2, #1
  4119be:	f8cb 3008 	str.w	r3, [fp, #8]
  4119c2:	605a      	str	r2, [r3, #4]
  4119c4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4119c8:	4648      	mov	r0, r9
  4119ca:	f003 0301 	and.w	r3, r3, #1
  4119ce:	431e      	orrs	r6, r3
  4119d0:	f8ca 6004 	str.w	r6, [sl, #4]
  4119d4:	f7ff fa50 	bl	410e78 <__malloc_unlock>
  4119d8:	4638      	mov	r0, r7
  4119da:	e71b      	b.n	411814 <_realloc_r+0xfc>
  4119dc:	68a3      	ldr	r3, [r4, #8]
  4119de:	2a24      	cmp	r2, #36	; 0x24
  4119e0:	6083      	str	r3, [r0, #8]
  4119e2:	68e3      	ldr	r3, [r4, #12]
  4119e4:	60c3      	str	r3, [r0, #12]
  4119e6:	d02b      	beq.n	411a40 <_realloc_r+0x328>
  4119e8:	f100 0310 	add.w	r3, r0, #16
  4119ec:	f104 0210 	add.w	r2, r4, #16
  4119f0:	e74a      	b.n	411888 <_realloc_r+0x170>
  4119f2:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4119f6:	46a0      	mov	r8, r4
  4119f8:	f022 0203 	bic.w	r2, r2, #3
  4119fc:	4415      	add	r5, r2
  4119fe:	e6f9      	b.n	4117f4 <_realloc_r+0xdc>
  411a00:	4621      	mov	r1, r4
  411a02:	4640      	mov	r0, r8
  411a04:	4675      	mov	r5, lr
  411a06:	4657      	mov	r7, sl
  411a08:	f7ff f9ce 	bl	410da8 <memmove>
  411a0c:	f8da 3004 	ldr.w	r3, [sl, #4]
  411a10:	e6f0      	b.n	4117f4 <_realloc_r+0xdc>
  411a12:	4642      	mov	r2, r8
  411a14:	e76e      	b.n	4118f4 <_realloc_r+0x1dc>
  411a16:	4621      	mov	r1, r4
  411a18:	4640      	mov	r0, r8
  411a1a:	461d      	mov	r5, r3
  411a1c:	4657      	mov	r7, sl
  411a1e:	f7ff f9c3 	bl	410da8 <memmove>
  411a22:	f8da 3004 	ldr.w	r3, [sl, #4]
  411a26:	e6e5      	b.n	4117f4 <_realloc_r+0xdc>
  411a28:	68a3      	ldr	r3, [r4, #8]
  411a2a:	2a24      	cmp	r2, #36	; 0x24
  411a2c:	f8ca 3010 	str.w	r3, [sl, #16]
  411a30:	68e3      	ldr	r3, [r4, #12]
  411a32:	f8ca 3014 	str.w	r3, [sl, #20]
  411a36:	d018      	beq.n	411a6a <_realloc_r+0x352>
  411a38:	3410      	adds	r4, #16
  411a3a:	f10a 0318 	add.w	r3, sl, #24
  411a3e:	e770      	b.n	411922 <_realloc_r+0x20a>
  411a40:	6922      	ldr	r2, [r4, #16]
  411a42:	f100 0318 	add.w	r3, r0, #24
  411a46:	6102      	str	r2, [r0, #16]
  411a48:	6961      	ldr	r1, [r4, #20]
  411a4a:	f104 0218 	add.w	r2, r4, #24
  411a4e:	6141      	str	r1, [r0, #20]
  411a50:	e71a      	b.n	411888 <_realloc_r+0x170>
  411a52:	68a1      	ldr	r1, [r4, #8]
  411a54:	2a24      	cmp	r2, #36	; 0x24
  411a56:	f8ca 1010 	str.w	r1, [sl, #16]
  411a5a:	68e1      	ldr	r1, [r4, #12]
  411a5c:	f8ca 1014 	str.w	r1, [sl, #20]
  411a60:	d00f      	beq.n	411a82 <_realloc_r+0x36a>
  411a62:	3410      	adds	r4, #16
  411a64:	f10a 0218 	add.w	r2, sl, #24
  411a68:	e744      	b.n	4118f4 <_realloc_r+0x1dc>
  411a6a:	6922      	ldr	r2, [r4, #16]
  411a6c:	f10a 0320 	add.w	r3, sl, #32
  411a70:	f8ca 2018 	str.w	r2, [sl, #24]
  411a74:	6962      	ldr	r2, [r4, #20]
  411a76:	3418      	adds	r4, #24
  411a78:	f8ca 201c 	str.w	r2, [sl, #28]
  411a7c:	e751      	b.n	411922 <_realloc_r+0x20a>
  411a7e:	463b      	mov	r3, r7
  411a80:	e791      	b.n	4119a6 <_realloc_r+0x28e>
  411a82:	6921      	ldr	r1, [r4, #16]
  411a84:	f10a 0220 	add.w	r2, sl, #32
  411a88:	f8ca 1018 	str.w	r1, [sl, #24]
  411a8c:	6961      	ldr	r1, [r4, #20]
  411a8e:	3418      	adds	r4, #24
  411a90:	f8ca 101c 	str.w	r1, [sl, #28]
  411a94:	e72e      	b.n	4118f4 <_realloc_r+0x1dc>
  411a96:	4621      	mov	r1, r4
  411a98:	4638      	mov	r0, r7
  411a9a:	f8cd c004 	str.w	ip, [sp, #4]
  411a9e:	f7ff f983 	bl	410da8 <memmove>
  411aa2:	f8dd c004 	ldr.w	ip, [sp, #4]
  411aa6:	e784      	b.n	4119b2 <_realloc_r+0x29a>
  411aa8:	68a3      	ldr	r3, [r4, #8]
  411aaa:	2a24      	cmp	r2, #36	; 0x24
  411aac:	f8ca 3010 	str.w	r3, [sl, #16]
  411ab0:	68e3      	ldr	r3, [r4, #12]
  411ab2:	f8ca 3014 	str.w	r3, [sl, #20]
  411ab6:	d003      	beq.n	411ac0 <_realloc_r+0x3a8>
  411ab8:	3410      	adds	r4, #16
  411aba:	f10a 0318 	add.w	r3, sl, #24
  411abe:	e772      	b.n	4119a6 <_realloc_r+0x28e>
  411ac0:	6922      	ldr	r2, [r4, #16]
  411ac2:	f10a 0320 	add.w	r3, sl, #32
  411ac6:	f8ca 2018 	str.w	r2, [sl, #24]
  411aca:	6962      	ldr	r2, [r4, #20]
  411acc:	3418      	adds	r4, #24
  411ace:	f8ca 201c 	str.w	r2, [sl, #28]
  411ad2:	e768      	b.n	4119a6 <_realloc_r+0x28e>
  411ad4:	200005d8 	.word	0x200005d8

00411ad8 <__fpclassifyd>:
  411ad8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  411adc:	b410      	push	{r4}
  411ade:	d008      	beq.n	411af2 <__fpclassifyd+0x1a>
  411ae0:	4a0f      	ldr	r2, [pc, #60]	; (411b20 <__fpclassifyd+0x48>)
  411ae2:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  411ae6:	4294      	cmp	r4, r2
  411ae8:	d80a      	bhi.n	411b00 <__fpclassifyd+0x28>
  411aea:	2004      	movs	r0, #4
  411aec:	f85d 4b04 	ldr.w	r4, [sp], #4
  411af0:	4770      	bx	lr
  411af2:	2800      	cmp	r0, #0
  411af4:	bf0c      	ite	eq
  411af6:	2002      	moveq	r0, #2
  411af8:	2003      	movne	r0, #3
  411afa:	f85d 4b04 	ldr.w	r4, [sp], #4
  411afe:	4770      	bx	lr
  411b00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  411b04:	d201      	bcs.n	411b0a <__fpclassifyd+0x32>
  411b06:	2003      	movs	r0, #3
  411b08:	e7f7      	b.n	411afa <__fpclassifyd+0x22>
  411b0a:	4a06      	ldr	r2, [pc, #24]	; (411b24 <__fpclassifyd+0x4c>)
  411b0c:	4293      	cmp	r3, r2
  411b0e:	d001      	beq.n	411b14 <__fpclassifyd+0x3c>
  411b10:	2000      	movs	r0, #0
  411b12:	e7f2      	b.n	411afa <__fpclassifyd+0x22>
  411b14:	f1d0 0001 	rsbs	r0, r0, #1
  411b18:	bf38      	it	cc
  411b1a:	2000      	movcc	r0, #0
  411b1c:	e7ed      	b.n	411afa <__fpclassifyd+0x22>
  411b1e:	bf00      	nop
  411b20:	7fdfffff 	.word	0x7fdfffff
  411b24:	7ff00000 	.word	0x7ff00000

00411b28 <_sbrk_r>:
  411b28:	b538      	push	{r3, r4, r5, lr}
  411b2a:	4c07      	ldr	r4, [pc, #28]	; (411b48 <_sbrk_r+0x20>)
  411b2c:	2300      	movs	r3, #0
  411b2e:	4605      	mov	r5, r0
  411b30:	4608      	mov	r0, r1
  411b32:	6023      	str	r3, [r4, #0]
  411b34:	f7f3 ff40 	bl	4059b8 <_sbrk>
  411b38:	1c43      	adds	r3, r0, #1
  411b3a:	d000      	beq.n	411b3e <_sbrk_r+0x16>
  411b3c:	bd38      	pop	{r3, r4, r5, pc}
  411b3e:	6823      	ldr	r3, [r4, #0]
  411b40:	2b00      	cmp	r3, #0
  411b42:	d0fb      	beq.n	411b3c <_sbrk_r+0x14>
  411b44:	602b      	str	r3, [r5, #0]
  411b46:	bd38      	pop	{r3, r4, r5, pc}
  411b48:	2000402c 	.word	0x2000402c

00411b4c <nanf>:
  411b4c:	4800      	ldr	r0, [pc, #0]	; (411b50 <nanf+0x4>)
  411b4e:	4770      	bx	lr
  411b50:	7fc00000 	.word	0x7fc00000

00411b54 <__sread>:
  411b54:	b510      	push	{r4, lr}
  411b56:	460c      	mov	r4, r1
  411b58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  411b5c:	f000 fa72 	bl	412044 <_read_r>
  411b60:	2800      	cmp	r0, #0
  411b62:	db03      	blt.n	411b6c <__sread+0x18>
  411b64:	6d23      	ldr	r3, [r4, #80]	; 0x50
  411b66:	4403      	add	r3, r0
  411b68:	6523      	str	r3, [r4, #80]	; 0x50
  411b6a:	bd10      	pop	{r4, pc}
  411b6c:	89a3      	ldrh	r3, [r4, #12]
  411b6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  411b72:	81a3      	strh	r3, [r4, #12]
  411b74:	bd10      	pop	{r4, pc}
  411b76:	bf00      	nop

00411b78 <__swrite>:
  411b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  411b7c:	460c      	mov	r4, r1
  411b7e:	8989      	ldrh	r1, [r1, #12]
  411b80:	461d      	mov	r5, r3
  411b82:	05cb      	lsls	r3, r1, #23
  411b84:	4616      	mov	r6, r2
  411b86:	4607      	mov	r7, r0
  411b88:	d506      	bpl.n	411b98 <__swrite+0x20>
  411b8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  411b8e:	2200      	movs	r2, #0
  411b90:	2302      	movs	r3, #2
  411b92:	f000 fa43 	bl	41201c <_lseek_r>
  411b96:	89a1      	ldrh	r1, [r4, #12]
  411b98:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  411b9c:	81a1      	strh	r1, [r4, #12]
  411b9e:	4638      	mov	r0, r7
  411ba0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  411ba4:	4632      	mov	r2, r6
  411ba6:	462b      	mov	r3, r5
  411ba8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  411bac:	f000 b91e 	b.w	411dec <_write_r>

00411bb0 <__sseek>:
  411bb0:	b510      	push	{r4, lr}
  411bb2:	460c      	mov	r4, r1
  411bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  411bb8:	f000 fa30 	bl	41201c <_lseek_r>
  411bbc:	89a3      	ldrh	r3, [r4, #12]
  411bbe:	1c42      	adds	r2, r0, #1
  411bc0:	bf0e      	itee	eq
  411bc2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  411bc6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  411bca:	6520      	strne	r0, [r4, #80]	; 0x50
  411bcc:	81a3      	strh	r3, [r4, #12]
  411bce:	bd10      	pop	{r4, pc}

00411bd0 <__sclose>:
  411bd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  411bd4:	f000 b9a2 	b.w	411f1c <_close_r>

00411bd8 <__ssprint_r>:
  411bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  411bdc:	6894      	ldr	r4, [r2, #8]
  411bde:	b083      	sub	sp, #12
  411be0:	4692      	mov	sl, r2
  411be2:	4680      	mov	r8, r0
  411be4:	460d      	mov	r5, r1
  411be6:	6816      	ldr	r6, [r2, #0]
  411be8:	2c00      	cmp	r4, #0
  411bea:	d06f      	beq.n	411ccc <__ssprint_r+0xf4>
  411bec:	f04f 0b00 	mov.w	fp, #0
  411bf0:	6808      	ldr	r0, [r1, #0]
  411bf2:	688b      	ldr	r3, [r1, #8]
  411bf4:	465c      	mov	r4, fp
  411bf6:	2c00      	cmp	r4, #0
  411bf8:	d043      	beq.n	411c82 <__ssprint_r+0xaa>
  411bfa:	429c      	cmp	r4, r3
  411bfc:	461f      	mov	r7, r3
  411bfe:	d345      	bcc.n	411c8c <__ssprint_r+0xb4>
  411c00:	89ab      	ldrh	r3, [r5, #12]
  411c02:	f413 6f90 	tst.w	r3, #1152	; 0x480
  411c06:	d044      	beq.n	411c92 <__ssprint_r+0xba>
  411c08:	696f      	ldr	r7, [r5, #20]
  411c0a:	6929      	ldr	r1, [r5, #16]
  411c0c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  411c10:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  411c14:	ebc1 0900 	rsb	r9, r1, r0
  411c18:	1c62      	adds	r2, r4, #1
  411c1a:	107f      	asrs	r7, r7, #1
  411c1c:	444a      	add	r2, r9
  411c1e:	4297      	cmp	r7, r2
  411c20:	bf34      	ite	cc
  411c22:	4617      	movcc	r7, r2
  411c24:	463a      	movcs	r2, r7
  411c26:	055b      	lsls	r3, r3, #21
  411c28:	d535      	bpl.n	411c96 <__ssprint_r+0xbe>
  411c2a:	4611      	mov	r1, r2
  411c2c:	4640      	mov	r0, r8
  411c2e:	f7fe fdd5 	bl	4107dc <_malloc_r>
  411c32:	2800      	cmp	r0, #0
  411c34:	d039      	beq.n	411caa <__ssprint_r+0xd2>
  411c36:	6929      	ldr	r1, [r5, #16]
  411c38:	464a      	mov	r2, r9
  411c3a:	9001      	str	r0, [sp, #4]
  411c3c:	f7f8 ff48 	bl	40aad0 <memcpy>
  411c40:	89aa      	ldrh	r2, [r5, #12]
  411c42:	9b01      	ldr	r3, [sp, #4]
  411c44:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  411c48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  411c4c:	81aa      	strh	r2, [r5, #12]
  411c4e:	ebc9 0207 	rsb	r2, r9, r7
  411c52:	eb03 0009 	add.w	r0, r3, r9
  411c56:	616f      	str	r7, [r5, #20]
  411c58:	612b      	str	r3, [r5, #16]
  411c5a:	6028      	str	r0, [r5, #0]
  411c5c:	60aa      	str	r2, [r5, #8]
  411c5e:	4627      	mov	r7, r4
  411c60:	46a1      	mov	r9, r4
  411c62:	464a      	mov	r2, r9
  411c64:	4659      	mov	r1, fp
  411c66:	f7ff f89f 	bl	410da8 <memmove>
  411c6a:	f8da 2008 	ldr.w	r2, [sl, #8]
  411c6e:	68ab      	ldr	r3, [r5, #8]
  411c70:	6828      	ldr	r0, [r5, #0]
  411c72:	1bdb      	subs	r3, r3, r7
  411c74:	4448      	add	r0, r9
  411c76:	1b14      	subs	r4, r2, r4
  411c78:	60ab      	str	r3, [r5, #8]
  411c7a:	6028      	str	r0, [r5, #0]
  411c7c:	f8ca 4008 	str.w	r4, [sl, #8]
  411c80:	b324      	cbz	r4, 411ccc <__ssprint_r+0xf4>
  411c82:	f8d6 b000 	ldr.w	fp, [r6]
  411c86:	6874      	ldr	r4, [r6, #4]
  411c88:	3608      	adds	r6, #8
  411c8a:	e7b4      	b.n	411bf6 <__ssprint_r+0x1e>
  411c8c:	4627      	mov	r7, r4
  411c8e:	46a1      	mov	r9, r4
  411c90:	e7e7      	b.n	411c62 <__ssprint_r+0x8a>
  411c92:	46b9      	mov	r9, r7
  411c94:	e7e5      	b.n	411c62 <__ssprint_r+0x8a>
  411c96:	4640      	mov	r0, r8
  411c98:	f7ff fd3e 	bl	411718 <_realloc_r>
  411c9c:	4603      	mov	r3, r0
  411c9e:	2800      	cmp	r0, #0
  411ca0:	d1d5      	bne.n	411c4e <__ssprint_r+0x76>
  411ca2:	4640      	mov	r0, r8
  411ca4:	6929      	ldr	r1, [r5, #16]
  411ca6:	f7fd fee7 	bl	40fa78 <_free_r>
  411caa:	89aa      	ldrh	r2, [r5, #12]
  411cac:	230c      	movs	r3, #12
  411cae:	f8c8 3000 	str.w	r3, [r8]
  411cb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  411cb6:	2300      	movs	r3, #0
  411cb8:	f04f 30ff 	mov.w	r0, #4294967295
  411cbc:	81aa      	strh	r2, [r5, #12]
  411cbe:	f8ca 3008 	str.w	r3, [sl, #8]
  411cc2:	f8ca 3004 	str.w	r3, [sl, #4]
  411cc6:	b003      	add	sp, #12
  411cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411ccc:	4620      	mov	r0, r4
  411cce:	f8ca 4004 	str.w	r4, [sl, #4]
  411cd2:	b003      	add	sp, #12
  411cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00411cd8 <__swbuf_r>:
  411cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  411cda:	460d      	mov	r5, r1
  411cdc:	4614      	mov	r4, r2
  411cde:	4607      	mov	r7, r0
  411ce0:	b110      	cbz	r0, 411ce8 <__swbuf_r+0x10>
  411ce2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  411ce4:	2b00      	cmp	r3, #0
  411ce6:	d048      	beq.n	411d7a <__swbuf_r+0xa2>
  411ce8:	89a2      	ldrh	r2, [r4, #12]
  411cea:	69a0      	ldr	r0, [r4, #24]
  411cec:	b293      	uxth	r3, r2
  411cee:	60a0      	str	r0, [r4, #8]
  411cf0:	0718      	lsls	r0, r3, #28
  411cf2:	d538      	bpl.n	411d66 <__swbuf_r+0x8e>
  411cf4:	6926      	ldr	r6, [r4, #16]
  411cf6:	2e00      	cmp	r6, #0
  411cf8:	d035      	beq.n	411d66 <__swbuf_r+0x8e>
  411cfa:	0499      	lsls	r1, r3, #18
  411cfc:	b2ed      	uxtb	r5, r5
  411cfe:	d515      	bpl.n	411d2c <__swbuf_r+0x54>
  411d00:	6823      	ldr	r3, [r4, #0]
  411d02:	6962      	ldr	r2, [r4, #20]
  411d04:	1b9e      	subs	r6, r3, r6
  411d06:	4296      	cmp	r6, r2
  411d08:	da1c      	bge.n	411d44 <__swbuf_r+0x6c>
  411d0a:	3601      	adds	r6, #1
  411d0c:	68a2      	ldr	r2, [r4, #8]
  411d0e:	1c59      	adds	r1, r3, #1
  411d10:	3a01      	subs	r2, #1
  411d12:	60a2      	str	r2, [r4, #8]
  411d14:	6021      	str	r1, [r4, #0]
  411d16:	701d      	strb	r5, [r3, #0]
  411d18:	6963      	ldr	r3, [r4, #20]
  411d1a:	42b3      	cmp	r3, r6
  411d1c:	d01a      	beq.n	411d54 <__swbuf_r+0x7c>
  411d1e:	89a3      	ldrh	r3, [r4, #12]
  411d20:	07db      	lsls	r3, r3, #31
  411d22:	d501      	bpl.n	411d28 <__swbuf_r+0x50>
  411d24:	2d0a      	cmp	r5, #10
  411d26:	d015      	beq.n	411d54 <__swbuf_r+0x7c>
  411d28:	4628      	mov	r0, r5
  411d2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  411d2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  411d2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  411d32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  411d36:	6663      	str	r3, [r4, #100]	; 0x64
  411d38:	6823      	ldr	r3, [r4, #0]
  411d3a:	81a2      	strh	r2, [r4, #12]
  411d3c:	6962      	ldr	r2, [r4, #20]
  411d3e:	1b9e      	subs	r6, r3, r6
  411d40:	4296      	cmp	r6, r2
  411d42:	dbe2      	blt.n	411d0a <__swbuf_r+0x32>
  411d44:	4638      	mov	r0, r7
  411d46:	4621      	mov	r1, r4
  411d48:	f7fd fd36 	bl	40f7b8 <_fflush_r>
  411d4c:	b940      	cbnz	r0, 411d60 <__swbuf_r+0x88>
  411d4e:	6823      	ldr	r3, [r4, #0]
  411d50:	2601      	movs	r6, #1
  411d52:	e7db      	b.n	411d0c <__swbuf_r+0x34>
  411d54:	4638      	mov	r0, r7
  411d56:	4621      	mov	r1, r4
  411d58:	f7fd fd2e 	bl	40f7b8 <_fflush_r>
  411d5c:	2800      	cmp	r0, #0
  411d5e:	d0e3      	beq.n	411d28 <__swbuf_r+0x50>
  411d60:	f04f 30ff 	mov.w	r0, #4294967295
  411d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  411d66:	4638      	mov	r0, r7
  411d68:	4621      	mov	r1, r4
  411d6a:	f7fc fc57 	bl	40e61c <__swsetup_r>
  411d6e:	2800      	cmp	r0, #0
  411d70:	d1f6      	bne.n	411d60 <__swbuf_r+0x88>
  411d72:	89a2      	ldrh	r2, [r4, #12]
  411d74:	6926      	ldr	r6, [r4, #16]
  411d76:	b293      	uxth	r3, r2
  411d78:	e7bf      	b.n	411cfa <__swbuf_r+0x22>
  411d7a:	f7fd fd39 	bl	40f7f0 <__sinit>
  411d7e:	e7b3      	b.n	411ce8 <__swbuf_r+0x10>

00411d80 <_wcrtomb_r>:
  411d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  411d84:	461e      	mov	r6, r3
  411d86:	b086      	sub	sp, #24
  411d88:	460c      	mov	r4, r1
  411d8a:	4605      	mov	r5, r0
  411d8c:	4617      	mov	r7, r2
  411d8e:	4b0f      	ldr	r3, [pc, #60]	; (411dcc <_wcrtomb_r+0x4c>)
  411d90:	b191      	cbz	r1, 411db8 <_wcrtomb_r+0x38>
  411d92:	f8d3 8000 	ldr.w	r8, [r3]
  411d96:	f7fe fc9b 	bl	4106d0 <__locale_charset>
  411d9a:	9600      	str	r6, [sp, #0]
  411d9c:	4603      	mov	r3, r0
  411d9e:	4621      	mov	r1, r4
  411da0:	463a      	mov	r2, r7
  411da2:	4628      	mov	r0, r5
  411da4:	47c0      	blx	r8
  411da6:	1c43      	adds	r3, r0, #1
  411da8:	d103      	bne.n	411db2 <_wcrtomb_r+0x32>
  411daa:	2200      	movs	r2, #0
  411dac:	238a      	movs	r3, #138	; 0x8a
  411dae:	6032      	str	r2, [r6, #0]
  411db0:	602b      	str	r3, [r5, #0]
  411db2:	b006      	add	sp, #24
  411db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  411db8:	681f      	ldr	r7, [r3, #0]
  411dba:	f7fe fc89 	bl	4106d0 <__locale_charset>
  411dbe:	9600      	str	r6, [sp, #0]
  411dc0:	4603      	mov	r3, r0
  411dc2:	4622      	mov	r2, r4
  411dc4:	4628      	mov	r0, r5
  411dc6:	a903      	add	r1, sp, #12
  411dc8:	47b8      	blx	r7
  411dca:	e7ec      	b.n	411da6 <_wcrtomb_r+0x26>
  411dcc:	200009e8 	.word	0x200009e8

00411dd0 <__ascii_wctomb>:
  411dd0:	b121      	cbz	r1, 411ddc <__ascii_wctomb+0xc>
  411dd2:	2aff      	cmp	r2, #255	; 0xff
  411dd4:	d804      	bhi.n	411de0 <__ascii_wctomb+0x10>
  411dd6:	700a      	strb	r2, [r1, #0]
  411dd8:	2001      	movs	r0, #1
  411dda:	4770      	bx	lr
  411ddc:	4608      	mov	r0, r1
  411dde:	4770      	bx	lr
  411de0:	238a      	movs	r3, #138	; 0x8a
  411de2:	6003      	str	r3, [r0, #0]
  411de4:	f04f 30ff 	mov.w	r0, #4294967295
  411de8:	4770      	bx	lr
  411dea:	bf00      	nop

00411dec <_write_r>:
  411dec:	b570      	push	{r4, r5, r6, lr}
  411dee:	4c08      	ldr	r4, [pc, #32]	; (411e10 <_write_r+0x24>)
  411df0:	4606      	mov	r6, r0
  411df2:	2500      	movs	r5, #0
  411df4:	4608      	mov	r0, r1
  411df6:	4611      	mov	r1, r2
  411df8:	461a      	mov	r2, r3
  411dfa:	6025      	str	r5, [r4, #0]
  411dfc:	f7f1 fd36 	bl	40386c <_write>
  411e00:	1c43      	adds	r3, r0, #1
  411e02:	d000      	beq.n	411e06 <_write_r+0x1a>
  411e04:	bd70      	pop	{r4, r5, r6, pc}
  411e06:	6823      	ldr	r3, [r4, #0]
  411e08:	2b00      	cmp	r3, #0
  411e0a:	d0fb      	beq.n	411e04 <_write_r+0x18>
  411e0c:	6033      	str	r3, [r6, #0]
  411e0e:	bd70      	pop	{r4, r5, r6, pc}
  411e10:	2000402c 	.word	0x2000402c

00411e14 <__register_exitproc>:
  411e14:	b5f0      	push	{r4, r5, r6, r7, lr}
  411e16:	4c27      	ldr	r4, [pc, #156]	; (411eb4 <__register_exitproc+0xa0>)
  411e18:	b085      	sub	sp, #20
  411e1a:	6826      	ldr	r6, [r4, #0]
  411e1c:	4607      	mov	r7, r0
  411e1e:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  411e22:	2c00      	cmp	r4, #0
  411e24:	d040      	beq.n	411ea8 <__register_exitproc+0x94>
  411e26:	6865      	ldr	r5, [r4, #4]
  411e28:	2d1f      	cmp	r5, #31
  411e2a:	dd1e      	ble.n	411e6a <__register_exitproc+0x56>
  411e2c:	4822      	ldr	r0, [pc, #136]	; (411eb8 <__register_exitproc+0xa4>)
  411e2e:	b918      	cbnz	r0, 411e38 <__register_exitproc+0x24>
  411e30:	f04f 30ff 	mov.w	r0, #4294967295
  411e34:	b005      	add	sp, #20
  411e36:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411e38:	f44f 70c8 	mov.w	r0, #400	; 0x190
  411e3c:	9103      	str	r1, [sp, #12]
  411e3e:	9202      	str	r2, [sp, #8]
  411e40:	9301      	str	r3, [sp, #4]
  411e42:	f7fe fcc3 	bl	4107cc <malloc>
  411e46:	9903      	ldr	r1, [sp, #12]
  411e48:	4604      	mov	r4, r0
  411e4a:	9a02      	ldr	r2, [sp, #8]
  411e4c:	9b01      	ldr	r3, [sp, #4]
  411e4e:	2800      	cmp	r0, #0
  411e50:	d0ee      	beq.n	411e30 <__register_exitproc+0x1c>
  411e52:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  411e56:	2000      	movs	r0, #0
  411e58:	6025      	str	r5, [r4, #0]
  411e5a:	6060      	str	r0, [r4, #4]
  411e5c:	4605      	mov	r5, r0
  411e5e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  411e62:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  411e66:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  411e6a:	b93f      	cbnz	r7, 411e7c <__register_exitproc+0x68>
  411e6c:	1c6b      	adds	r3, r5, #1
  411e6e:	2000      	movs	r0, #0
  411e70:	3502      	adds	r5, #2
  411e72:	6063      	str	r3, [r4, #4]
  411e74:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  411e78:	b005      	add	sp, #20
  411e7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411e7c:	2601      	movs	r6, #1
  411e7e:	40ae      	lsls	r6, r5
  411e80:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  411e84:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  411e88:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  411e8c:	2f02      	cmp	r7, #2
  411e8e:	ea42 0206 	orr.w	r2, r2, r6
  411e92:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  411e96:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  411e9a:	d1e7      	bne.n	411e6c <__register_exitproc+0x58>
  411e9c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  411ea0:	431e      	orrs	r6, r3
  411ea2:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  411ea6:	e7e1      	b.n	411e6c <__register_exitproc+0x58>
  411ea8:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  411eac:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  411eb0:	e7b9      	b.n	411e26 <__register_exitproc+0x12>
  411eb2:	bf00      	nop
  411eb4:	00413490 	.word	0x00413490
  411eb8:	004107cd 	.word	0x004107cd

00411ebc <_calloc_r>:
  411ebc:	b510      	push	{r4, lr}
  411ebe:	fb02 f101 	mul.w	r1, r2, r1
  411ec2:	f7fe fc8b 	bl	4107dc <_malloc_r>
  411ec6:	4604      	mov	r4, r0
  411ec8:	b168      	cbz	r0, 411ee6 <_calloc_r+0x2a>
  411eca:	f850 2c04 	ldr.w	r2, [r0, #-4]
  411ece:	f022 0203 	bic.w	r2, r2, #3
  411ed2:	3a04      	subs	r2, #4
  411ed4:	2a24      	cmp	r2, #36	; 0x24
  411ed6:	d818      	bhi.n	411f0a <_calloc_r+0x4e>
  411ed8:	2a13      	cmp	r2, #19
  411eda:	d806      	bhi.n	411eea <_calloc_r+0x2e>
  411edc:	4603      	mov	r3, r0
  411ede:	2200      	movs	r2, #0
  411ee0:	601a      	str	r2, [r3, #0]
  411ee2:	605a      	str	r2, [r3, #4]
  411ee4:	609a      	str	r2, [r3, #8]
  411ee6:	4620      	mov	r0, r4
  411ee8:	bd10      	pop	{r4, pc}
  411eea:	2300      	movs	r3, #0
  411eec:	2a1b      	cmp	r2, #27
  411eee:	6003      	str	r3, [r0, #0]
  411ef0:	6043      	str	r3, [r0, #4]
  411ef2:	d90f      	bls.n	411f14 <_calloc_r+0x58>
  411ef4:	2a24      	cmp	r2, #36	; 0x24
  411ef6:	6083      	str	r3, [r0, #8]
  411ef8:	60c3      	str	r3, [r0, #12]
  411efa:	bf05      	ittet	eq
  411efc:	6103      	streq	r3, [r0, #16]
  411efe:	6143      	streq	r3, [r0, #20]
  411f00:	f100 0310 	addne.w	r3, r0, #16
  411f04:	f100 0318 	addeq.w	r3, r0, #24
  411f08:	e7e9      	b.n	411ede <_calloc_r+0x22>
  411f0a:	2100      	movs	r1, #0
  411f0c:	f7f8 fe56 	bl	40abbc <memset>
  411f10:	4620      	mov	r0, r4
  411f12:	bd10      	pop	{r4, pc}
  411f14:	f100 0308 	add.w	r3, r0, #8
  411f18:	e7e1      	b.n	411ede <_calloc_r+0x22>
  411f1a:	bf00      	nop

00411f1c <_close_r>:
  411f1c:	b538      	push	{r3, r4, r5, lr}
  411f1e:	4c07      	ldr	r4, [pc, #28]	; (411f3c <_close_r+0x20>)
  411f20:	2300      	movs	r3, #0
  411f22:	4605      	mov	r5, r0
  411f24:	4608      	mov	r0, r1
  411f26:	6023      	str	r3, [r4, #0]
  411f28:	f7f3 fd72 	bl	405a10 <_close>
  411f2c:	1c43      	adds	r3, r0, #1
  411f2e:	d000      	beq.n	411f32 <_close_r+0x16>
  411f30:	bd38      	pop	{r3, r4, r5, pc}
  411f32:	6823      	ldr	r3, [r4, #0]
  411f34:	2b00      	cmp	r3, #0
  411f36:	d0fb      	beq.n	411f30 <_close_r+0x14>
  411f38:	602b      	str	r3, [r5, #0]
  411f3a:	bd38      	pop	{r3, r4, r5, pc}
  411f3c:	2000402c 	.word	0x2000402c

00411f40 <_fclose_r>:
  411f40:	b570      	push	{r4, r5, r6, lr}
  411f42:	460c      	mov	r4, r1
  411f44:	4605      	mov	r5, r0
  411f46:	b131      	cbz	r1, 411f56 <_fclose_r+0x16>
  411f48:	b110      	cbz	r0, 411f50 <_fclose_r+0x10>
  411f4a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  411f4c:	2b00      	cmp	r3, #0
  411f4e:	d02f      	beq.n	411fb0 <_fclose_r+0x70>
  411f50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  411f54:	b90b      	cbnz	r3, 411f5a <_fclose_r+0x1a>
  411f56:	2000      	movs	r0, #0
  411f58:	bd70      	pop	{r4, r5, r6, pc}
  411f5a:	4628      	mov	r0, r5
  411f5c:	4621      	mov	r1, r4
  411f5e:	f7fd fc2b 	bl	40f7b8 <_fflush_r>
  411f62:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  411f64:	4606      	mov	r6, r0
  411f66:	b133      	cbz	r3, 411f76 <_fclose_r+0x36>
  411f68:	4628      	mov	r0, r5
  411f6a:	69e1      	ldr	r1, [r4, #28]
  411f6c:	4798      	blx	r3
  411f6e:	2800      	cmp	r0, #0
  411f70:	bfb8      	it	lt
  411f72:	f04f 36ff 	movlt.w	r6, #4294967295
  411f76:	89a3      	ldrh	r3, [r4, #12]
  411f78:	061b      	lsls	r3, r3, #24
  411f7a:	d41c      	bmi.n	411fb6 <_fclose_r+0x76>
  411f7c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  411f7e:	b141      	cbz	r1, 411f92 <_fclose_r+0x52>
  411f80:	f104 0340 	add.w	r3, r4, #64	; 0x40
  411f84:	4299      	cmp	r1, r3
  411f86:	d002      	beq.n	411f8e <_fclose_r+0x4e>
  411f88:	4628      	mov	r0, r5
  411f8a:	f7fd fd75 	bl	40fa78 <_free_r>
  411f8e:	2300      	movs	r3, #0
  411f90:	6323      	str	r3, [r4, #48]	; 0x30
  411f92:	6c61      	ldr	r1, [r4, #68]	; 0x44
  411f94:	b121      	cbz	r1, 411fa0 <_fclose_r+0x60>
  411f96:	4628      	mov	r0, r5
  411f98:	f7fd fd6e 	bl	40fa78 <_free_r>
  411f9c:	2300      	movs	r3, #0
  411f9e:	6463      	str	r3, [r4, #68]	; 0x44
  411fa0:	f7fd fca0 	bl	40f8e4 <__sfp_lock_acquire>
  411fa4:	2300      	movs	r3, #0
  411fa6:	81a3      	strh	r3, [r4, #12]
  411fa8:	f7fd fc9e 	bl	40f8e8 <__sfp_lock_release>
  411fac:	4630      	mov	r0, r6
  411fae:	bd70      	pop	{r4, r5, r6, pc}
  411fb0:	f7fd fc1e 	bl	40f7f0 <__sinit>
  411fb4:	e7cc      	b.n	411f50 <_fclose_r+0x10>
  411fb6:	4628      	mov	r0, r5
  411fb8:	6921      	ldr	r1, [r4, #16]
  411fba:	f7fd fd5d 	bl	40fa78 <_free_r>
  411fbe:	e7dd      	b.n	411f7c <_fclose_r+0x3c>

00411fc0 <fclose>:
  411fc0:	4b02      	ldr	r3, [pc, #8]	; (411fcc <fclose+0xc>)
  411fc2:	4601      	mov	r1, r0
  411fc4:	6818      	ldr	r0, [r3, #0]
  411fc6:	f7ff bfbb 	b.w	411f40 <_fclose_r>
  411fca:	bf00      	nop
  411fcc:	20000578 	.word	0x20000578

00411fd0 <_fstat_r>:
  411fd0:	b538      	push	{r3, r4, r5, lr}
  411fd2:	4c08      	ldr	r4, [pc, #32]	; (411ff4 <_fstat_r+0x24>)
  411fd4:	2300      	movs	r3, #0
  411fd6:	4605      	mov	r5, r0
  411fd8:	4608      	mov	r0, r1
  411fda:	4611      	mov	r1, r2
  411fdc:	6023      	str	r3, [r4, #0]
  411fde:	f7f3 fd23 	bl	405a28 <_fstat>
  411fe2:	1c43      	adds	r3, r0, #1
  411fe4:	d000      	beq.n	411fe8 <_fstat_r+0x18>
  411fe6:	bd38      	pop	{r3, r4, r5, pc}
  411fe8:	6823      	ldr	r3, [r4, #0]
  411fea:	2b00      	cmp	r3, #0
  411fec:	d0fb      	beq.n	411fe6 <_fstat_r+0x16>
  411fee:	602b      	str	r3, [r5, #0]
  411ff0:	bd38      	pop	{r3, r4, r5, pc}
  411ff2:	bf00      	nop
  411ff4:	2000402c 	.word	0x2000402c

00411ff8 <_isatty_r>:
  411ff8:	b538      	push	{r3, r4, r5, lr}
  411ffa:	4c07      	ldr	r4, [pc, #28]	; (412018 <_isatty_r+0x20>)
  411ffc:	2300      	movs	r3, #0
  411ffe:	4605      	mov	r5, r0
  412000:	4608      	mov	r0, r1
  412002:	6023      	str	r3, [r4, #0]
  412004:	f7f3 fd20 	bl	405a48 <_isatty>
  412008:	1c43      	adds	r3, r0, #1
  41200a:	d000      	beq.n	41200e <_isatty_r+0x16>
  41200c:	bd38      	pop	{r3, r4, r5, pc}
  41200e:	6823      	ldr	r3, [r4, #0]
  412010:	2b00      	cmp	r3, #0
  412012:	d0fb      	beq.n	41200c <_isatty_r+0x14>
  412014:	602b      	str	r3, [r5, #0]
  412016:	bd38      	pop	{r3, r4, r5, pc}
  412018:	2000402c 	.word	0x2000402c

0041201c <_lseek_r>:
  41201c:	b570      	push	{r4, r5, r6, lr}
  41201e:	4c08      	ldr	r4, [pc, #32]	; (412040 <_lseek_r+0x24>)
  412020:	4606      	mov	r6, r0
  412022:	2500      	movs	r5, #0
  412024:	4608      	mov	r0, r1
  412026:	4611      	mov	r1, r2
  412028:	461a      	mov	r2, r3
  41202a:	6025      	str	r5, [r4, #0]
  41202c:	f7f3 fd18 	bl	405a60 <_lseek>
  412030:	1c43      	adds	r3, r0, #1
  412032:	d000      	beq.n	412036 <_lseek_r+0x1a>
  412034:	bd70      	pop	{r4, r5, r6, pc}
  412036:	6823      	ldr	r3, [r4, #0]
  412038:	2b00      	cmp	r3, #0
  41203a:	d0fb      	beq.n	412034 <_lseek_r+0x18>
  41203c:	6033      	str	r3, [r6, #0]
  41203e:	bd70      	pop	{r4, r5, r6, pc}
  412040:	2000402c 	.word	0x2000402c

00412044 <_read_r>:
  412044:	b570      	push	{r4, r5, r6, lr}
  412046:	4c08      	ldr	r4, [pc, #32]	; (412068 <_read_r+0x24>)
  412048:	4606      	mov	r6, r0
  41204a:	2500      	movs	r5, #0
  41204c:	4608      	mov	r0, r1
  41204e:	4611      	mov	r1, r2
  412050:	461a      	mov	r2, r3
  412052:	6025      	str	r5, [r4, #0]
  412054:	f7f1 fbde 	bl	403814 <_read>
  412058:	1c43      	adds	r3, r0, #1
  41205a:	d000      	beq.n	41205e <_read_r+0x1a>
  41205c:	bd70      	pop	{r4, r5, r6, pc}
  41205e:	6823      	ldr	r3, [r4, #0]
  412060:	2b00      	cmp	r3, #0
  412062:	d0fb      	beq.n	41205c <_read_r+0x18>
  412064:	6033      	str	r3, [r6, #0]
  412066:	bd70      	pop	{r4, r5, r6, pc}
  412068:	2000402c 	.word	0x2000402c

0041206c <__aeabi_d2uiz>:
  41206c:	004a      	lsls	r2, r1, #1
  41206e:	d211      	bcs.n	412094 <__aeabi_d2uiz+0x28>
  412070:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  412074:	d211      	bcs.n	41209a <__aeabi_d2uiz+0x2e>
  412076:	d50d      	bpl.n	412094 <__aeabi_d2uiz+0x28>
  412078:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  41207c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  412080:	d40e      	bmi.n	4120a0 <__aeabi_d2uiz+0x34>
  412082:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  412086:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  41208a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  41208e:	fa23 f002 	lsr.w	r0, r3, r2
  412092:	4770      	bx	lr
  412094:	f04f 0000 	mov.w	r0, #0
  412098:	4770      	bx	lr
  41209a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  41209e:	d102      	bne.n	4120a6 <__aeabi_d2uiz+0x3a>
  4120a0:	f04f 30ff 	mov.w	r0, #4294967295
  4120a4:	4770      	bx	lr
  4120a6:	f04f 0000 	mov.w	r0, #0
  4120aa:	4770      	bx	lr

004120ac <__aeabi_uldivmod>:
  4120ac:	b94b      	cbnz	r3, 4120c2 <__aeabi_uldivmod+0x16>
  4120ae:	b942      	cbnz	r2, 4120c2 <__aeabi_uldivmod+0x16>
  4120b0:	2900      	cmp	r1, #0
  4120b2:	bf08      	it	eq
  4120b4:	2800      	cmpeq	r0, #0
  4120b6:	d002      	beq.n	4120be <__aeabi_uldivmod+0x12>
  4120b8:	f04f 31ff 	mov.w	r1, #4294967295
  4120bc:	4608      	mov	r0, r1
  4120be:	f000 b83b 	b.w	412138 <__aeabi_idiv0>
  4120c2:	b082      	sub	sp, #8
  4120c4:	46ec      	mov	ip, sp
  4120c6:	e92d 5000 	stmdb	sp!, {ip, lr}
  4120ca:	f000 f81d 	bl	412108 <__gnu_uldivmod_helper>
  4120ce:	f8dd e004 	ldr.w	lr, [sp, #4]
  4120d2:	b002      	add	sp, #8
  4120d4:	bc0c      	pop	{r2, r3}
  4120d6:	4770      	bx	lr

004120d8 <__gnu_ldivmod_helper>:
  4120d8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  4120dc:	9e08      	ldr	r6, [sp, #32]
  4120de:	4614      	mov	r4, r2
  4120e0:	461d      	mov	r5, r3
  4120e2:	4680      	mov	r8, r0
  4120e4:	4689      	mov	r9, r1
  4120e6:	f000 f829 	bl	41213c <__divdi3>
  4120ea:	fb04 f301 	mul.w	r3, r4, r1
  4120ee:	fba4 ab00 	umull	sl, fp, r4, r0
  4120f2:	fb00 3205 	mla	r2, r0, r5, r3
  4120f6:	4493      	add	fp, r2
  4120f8:	ebb8 080a 	subs.w	r8, r8, sl
  4120fc:	eb69 090b 	sbc.w	r9, r9, fp
  412100:	e9c6 8900 	strd	r8, r9, [r6]
  412104:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00412108 <__gnu_uldivmod_helper>:
  412108:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  41210c:	9e08      	ldr	r6, [sp, #32]
  41210e:	4614      	mov	r4, r2
  412110:	461d      	mov	r5, r3
  412112:	4680      	mov	r8, r0
  412114:	4689      	mov	r9, r1
  412116:	f000 f961 	bl	4123dc <__udivdi3>
  41211a:	fb00 f505 	mul.w	r5, r0, r5
  41211e:	fba0 ab04 	umull	sl, fp, r0, r4
  412122:	fb04 5401 	mla	r4, r4, r1, r5
  412126:	44a3      	add	fp, r4
  412128:	ebb8 080a 	subs.w	r8, r8, sl
  41212c:	eb69 090b 	sbc.w	r9, r9, fp
  412130:	e9c6 8900 	strd	r8, r9, [r6]
  412134:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00412138 <__aeabi_idiv0>:
  412138:	4770      	bx	lr
  41213a:	bf00      	nop

0041213c <__divdi3>:
  41213c:	2900      	cmp	r1, #0
  41213e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  412142:	f2c0 80a1 	blt.w	412288 <__divdi3+0x14c>
  412146:	2400      	movs	r4, #0
  412148:	2b00      	cmp	r3, #0
  41214a:	f2c0 8098 	blt.w	41227e <__divdi3+0x142>
  41214e:	4615      	mov	r5, r2
  412150:	4606      	mov	r6, r0
  412152:	460f      	mov	r7, r1
  412154:	2b00      	cmp	r3, #0
  412156:	d13f      	bne.n	4121d8 <__divdi3+0x9c>
  412158:	428a      	cmp	r2, r1
  41215a:	d958      	bls.n	41220e <__divdi3+0xd2>
  41215c:	fab2 f382 	clz	r3, r2
  412160:	b14b      	cbz	r3, 412176 <__divdi3+0x3a>
  412162:	f1c3 0220 	rsb	r2, r3, #32
  412166:	fa01 f703 	lsl.w	r7, r1, r3
  41216a:	fa20 f202 	lsr.w	r2, r0, r2
  41216e:	409d      	lsls	r5, r3
  412170:	fa00 f603 	lsl.w	r6, r0, r3
  412174:	4317      	orrs	r7, r2
  412176:	0c29      	lsrs	r1, r5, #16
  412178:	fbb7 f2f1 	udiv	r2, r7, r1
  41217c:	fb01 7712 	mls	r7, r1, r2, r7
  412180:	b2a8      	uxth	r0, r5
  412182:	fb00 f302 	mul.w	r3, r0, r2
  412186:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  41218a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  41218e:	42bb      	cmp	r3, r7
  412190:	d909      	bls.n	4121a6 <__divdi3+0x6a>
  412192:	197f      	adds	r7, r7, r5
  412194:	f102 3cff 	add.w	ip, r2, #4294967295
  412198:	f080 8105 	bcs.w	4123a6 <__divdi3+0x26a>
  41219c:	42bb      	cmp	r3, r7
  41219e:	f240 8102 	bls.w	4123a6 <__divdi3+0x26a>
  4121a2:	3a02      	subs	r2, #2
  4121a4:	442f      	add	r7, r5
  4121a6:	1aff      	subs	r7, r7, r3
  4121a8:	fbb7 f3f1 	udiv	r3, r7, r1
  4121ac:	fb01 7113 	mls	r1, r1, r3, r7
  4121b0:	fb00 f003 	mul.w	r0, r0, r3
  4121b4:	b2b6      	uxth	r6, r6
  4121b6:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  4121ba:	4288      	cmp	r0, r1
  4121bc:	d908      	bls.n	4121d0 <__divdi3+0x94>
  4121be:	1949      	adds	r1, r1, r5
  4121c0:	f103 37ff 	add.w	r7, r3, #4294967295
  4121c4:	f080 80f1 	bcs.w	4123aa <__divdi3+0x26e>
  4121c8:	4288      	cmp	r0, r1
  4121ca:	f240 80ee 	bls.w	4123aa <__divdi3+0x26e>
  4121ce:	3b02      	subs	r3, #2
  4121d0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4121d4:	2300      	movs	r3, #0
  4121d6:	e003      	b.n	4121e0 <__divdi3+0xa4>
  4121d8:	428b      	cmp	r3, r1
  4121da:	d90a      	bls.n	4121f2 <__divdi3+0xb6>
  4121dc:	2300      	movs	r3, #0
  4121de:	461a      	mov	r2, r3
  4121e0:	4610      	mov	r0, r2
  4121e2:	4619      	mov	r1, r3
  4121e4:	b114      	cbz	r4, 4121ec <__divdi3+0xb0>
  4121e6:	4240      	negs	r0, r0
  4121e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4121ec:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4121f0:	4770      	bx	lr
  4121f2:	fab3 f883 	clz	r8, r3
  4121f6:	f1b8 0f00 	cmp.w	r8, #0
  4121fa:	f040 8088 	bne.w	41230e <__divdi3+0x1d2>
  4121fe:	428b      	cmp	r3, r1
  412200:	d302      	bcc.n	412208 <__divdi3+0xcc>
  412202:	4282      	cmp	r2, r0
  412204:	f200 80e2 	bhi.w	4123cc <__divdi3+0x290>
  412208:	2300      	movs	r3, #0
  41220a:	2201      	movs	r2, #1
  41220c:	e7e8      	b.n	4121e0 <__divdi3+0xa4>
  41220e:	b912      	cbnz	r2, 412216 <__divdi3+0xda>
  412210:	2301      	movs	r3, #1
  412212:	fbb3 f5f2 	udiv	r5, r3, r2
  412216:	fab5 f285 	clz	r2, r5
  41221a:	2a00      	cmp	r2, #0
  41221c:	d13a      	bne.n	412294 <__divdi3+0x158>
  41221e:	1b7f      	subs	r7, r7, r5
  412220:	0c28      	lsrs	r0, r5, #16
  412222:	fa1f fc85 	uxth.w	ip, r5
  412226:	2301      	movs	r3, #1
  412228:	fbb7 f1f0 	udiv	r1, r7, r0
  41222c:	fb00 7711 	mls	r7, r0, r1, r7
  412230:	fb0c f201 	mul.w	r2, ip, r1
  412234:	ea4f 4816 	mov.w	r8, r6, lsr #16
  412238:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  41223c:	42ba      	cmp	r2, r7
  41223e:	d907      	bls.n	412250 <__divdi3+0x114>
  412240:	197f      	adds	r7, r7, r5
  412242:	f101 38ff 	add.w	r8, r1, #4294967295
  412246:	d202      	bcs.n	41224e <__divdi3+0x112>
  412248:	42ba      	cmp	r2, r7
  41224a:	f200 80c4 	bhi.w	4123d6 <__divdi3+0x29a>
  41224e:	4641      	mov	r1, r8
  412250:	1abf      	subs	r7, r7, r2
  412252:	fbb7 f2f0 	udiv	r2, r7, r0
  412256:	fb00 7012 	mls	r0, r0, r2, r7
  41225a:	fb0c fc02 	mul.w	ip, ip, r2
  41225e:	b2b6      	uxth	r6, r6
  412260:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  412264:	4584      	cmp	ip, r0
  412266:	d907      	bls.n	412278 <__divdi3+0x13c>
  412268:	1940      	adds	r0, r0, r5
  41226a:	f102 37ff 	add.w	r7, r2, #4294967295
  41226e:	d202      	bcs.n	412276 <__divdi3+0x13a>
  412270:	4584      	cmp	ip, r0
  412272:	f200 80ae 	bhi.w	4123d2 <__divdi3+0x296>
  412276:	463a      	mov	r2, r7
  412278:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  41227c:	e7b0      	b.n	4121e0 <__divdi3+0xa4>
  41227e:	43e4      	mvns	r4, r4
  412280:	4252      	negs	r2, r2
  412282:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  412286:	e762      	b.n	41214e <__divdi3+0x12>
  412288:	4240      	negs	r0, r0
  41228a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  41228e:	f04f 34ff 	mov.w	r4, #4294967295
  412292:	e759      	b.n	412148 <__divdi3+0xc>
  412294:	4095      	lsls	r5, r2
  412296:	f1c2 0920 	rsb	r9, r2, #32
  41229a:	fa27 f109 	lsr.w	r1, r7, r9
  41229e:	fa26 f909 	lsr.w	r9, r6, r9
  4122a2:	4097      	lsls	r7, r2
  4122a4:	0c28      	lsrs	r0, r5, #16
  4122a6:	fbb1 f8f0 	udiv	r8, r1, r0
  4122aa:	fb00 1118 	mls	r1, r0, r8, r1
  4122ae:	fa1f fc85 	uxth.w	ip, r5
  4122b2:	fb0c f308 	mul.w	r3, ip, r8
  4122b6:	ea49 0907 	orr.w	r9, r9, r7
  4122ba:	ea4f 4719 	mov.w	r7, r9, lsr #16
  4122be:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  4122c2:	428b      	cmp	r3, r1
  4122c4:	fa06 f602 	lsl.w	r6, r6, r2
  4122c8:	d908      	bls.n	4122dc <__divdi3+0x1a0>
  4122ca:	1949      	adds	r1, r1, r5
  4122cc:	f108 32ff 	add.w	r2, r8, #4294967295
  4122d0:	d27a      	bcs.n	4123c8 <__divdi3+0x28c>
  4122d2:	428b      	cmp	r3, r1
  4122d4:	d978      	bls.n	4123c8 <__divdi3+0x28c>
  4122d6:	f1a8 0802 	sub.w	r8, r8, #2
  4122da:	4429      	add	r1, r5
  4122dc:	1ac9      	subs	r1, r1, r3
  4122de:	fbb1 f3f0 	udiv	r3, r1, r0
  4122e2:	fb00 1713 	mls	r7, r0, r3, r1
  4122e6:	fb0c f203 	mul.w	r2, ip, r3
  4122ea:	fa1f f989 	uxth.w	r9, r9
  4122ee:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  4122f2:	42ba      	cmp	r2, r7
  4122f4:	d907      	bls.n	412306 <__divdi3+0x1ca>
  4122f6:	197f      	adds	r7, r7, r5
  4122f8:	f103 31ff 	add.w	r1, r3, #4294967295
  4122fc:	d260      	bcs.n	4123c0 <__divdi3+0x284>
  4122fe:	42ba      	cmp	r2, r7
  412300:	d95e      	bls.n	4123c0 <__divdi3+0x284>
  412302:	3b02      	subs	r3, #2
  412304:	442f      	add	r7, r5
  412306:	1abf      	subs	r7, r7, r2
  412308:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  41230c:	e78c      	b.n	412228 <__divdi3+0xec>
  41230e:	f1c8 0220 	rsb	r2, r8, #32
  412312:	fa25 f102 	lsr.w	r1, r5, r2
  412316:	fa03 fc08 	lsl.w	ip, r3, r8
  41231a:	fa27 f302 	lsr.w	r3, r7, r2
  41231e:	fa20 f202 	lsr.w	r2, r0, r2
  412322:	fa07 f708 	lsl.w	r7, r7, r8
  412326:	ea41 0c0c 	orr.w	ip, r1, ip
  41232a:	ea4f 491c 	mov.w	r9, ip, lsr #16
  41232e:	fbb3 f1f9 	udiv	r1, r3, r9
  412332:	fb09 3311 	mls	r3, r9, r1, r3
  412336:	fa1f fa8c 	uxth.w	sl, ip
  41233a:	fb0a fb01 	mul.w	fp, sl, r1
  41233e:	4317      	orrs	r7, r2
  412340:	0c3a      	lsrs	r2, r7, #16
  412342:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  412346:	459b      	cmp	fp, r3
  412348:	fa05 f008 	lsl.w	r0, r5, r8
  41234c:	d908      	bls.n	412360 <__divdi3+0x224>
  41234e:	eb13 030c 	adds.w	r3, r3, ip
  412352:	f101 32ff 	add.w	r2, r1, #4294967295
  412356:	d235      	bcs.n	4123c4 <__divdi3+0x288>
  412358:	459b      	cmp	fp, r3
  41235a:	d933      	bls.n	4123c4 <__divdi3+0x288>
  41235c:	3902      	subs	r1, #2
  41235e:	4463      	add	r3, ip
  412360:	ebcb 0303 	rsb	r3, fp, r3
  412364:	fbb3 f2f9 	udiv	r2, r3, r9
  412368:	fb09 3312 	mls	r3, r9, r2, r3
  41236c:	fb0a fa02 	mul.w	sl, sl, r2
  412370:	b2bf      	uxth	r7, r7
  412372:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  412376:	45ba      	cmp	sl, r7
  412378:	d908      	bls.n	41238c <__divdi3+0x250>
  41237a:	eb17 070c 	adds.w	r7, r7, ip
  41237e:	f102 33ff 	add.w	r3, r2, #4294967295
  412382:	d21b      	bcs.n	4123bc <__divdi3+0x280>
  412384:	45ba      	cmp	sl, r7
  412386:	d919      	bls.n	4123bc <__divdi3+0x280>
  412388:	3a02      	subs	r2, #2
  41238a:	4467      	add	r7, ip
  41238c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  412390:	fba5 0100 	umull	r0, r1, r5, r0
  412394:	ebca 0707 	rsb	r7, sl, r7
  412398:	428f      	cmp	r7, r1
  41239a:	f04f 0300 	mov.w	r3, #0
  41239e:	d30a      	bcc.n	4123b6 <__divdi3+0x27a>
  4123a0:	d005      	beq.n	4123ae <__divdi3+0x272>
  4123a2:	462a      	mov	r2, r5
  4123a4:	e71c      	b.n	4121e0 <__divdi3+0xa4>
  4123a6:	4662      	mov	r2, ip
  4123a8:	e6fd      	b.n	4121a6 <__divdi3+0x6a>
  4123aa:	463b      	mov	r3, r7
  4123ac:	e710      	b.n	4121d0 <__divdi3+0x94>
  4123ae:	fa06 f608 	lsl.w	r6, r6, r8
  4123b2:	4286      	cmp	r6, r0
  4123b4:	d2f5      	bcs.n	4123a2 <__divdi3+0x266>
  4123b6:	1e6a      	subs	r2, r5, #1
  4123b8:	2300      	movs	r3, #0
  4123ba:	e711      	b.n	4121e0 <__divdi3+0xa4>
  4123bc:	461a      	mov	r2, r3
  4123be:	e7e5      	b.n	41238c <__divdi3+0x250>
  4123c0:	460b      	mov	r3, r1
  4123c2:	e7a0      	b.n	412306 <__divdi3+0x1ca>
  4123c4:	4611      	mov	r1, r2
  4123c6:	e7cb      	b.n	412360 <__divdi3+0x224>
  4123c8:	4690      	mov	r8, r2
  4123ca:	e787      	b.n	4122dc <__divdi3+0x1a0>
  4123cc:	4643      	mov	r3, r8
  4123ce:	4642      	mov	r2, r8
  4123d0:	e706      	b.n	4121e0 <__divdi3+0xa4>
  4123d2:	3a02      	subs	r2, #2
  4123d4:	e750      	b.n	412278 <__divdi3+0x13c>
  4123d6:	3902      	subs	r1, #2
  4123d8:	442f      	add	r7, r5
  4123da:	e739      	b.n	412250 <__divdi3+0x114>

004123dc <__udivdi3>:
  4123dc:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4123e0:	4614      	mov	r4, r2
  4123e2:	4605      	mov	r5, r0
  4123e4:	460e      	mov	r6, r1
  4123e6:	2b00      	cmp	r3, #0
  4123e8:	d143      	bne.n	412472 <__udivdi3+0x96>
  4123ea:	428a      	cmp	r2, r1
  4123ec:	d953      	bls.n	412496 <__udivdi3+0xba>
  4123ee:	fab2 f782 	clz	r7, r2
  4123f2:	b157      	cbz	r7, 41240a <__udivdi3+0x2e>
  4123f4:	f1c7 0620 	rsb	r6, r7, #32
  4123f8:	fa20 f606 	lsr.w	r6, r0, r6
  4123fc:	fa01 f307 	lsl.w	r3, r1, r7
  412400:	fa02 f407 	lsl.w	r4, r2, r7
  412404:	fa00 f507 	lsl.w	r5, r0, r7
  412408:	431e      	orrs	r6, r3
  41240a:	0c21      	lsrs	r1, r4, #16
  41240c:	fbb6 f2f1 	udiv	r2, r6, r1
  412410:	fb01 6612 	mls	r6, r1, r2, r6
  412414:	b2a0      	uxth	r0, r4
  412416:	fb00 f302 	mul.w	r3, r0, r2
  41241a:	0c2f      	lsrs	r7, r5, #16
  41241c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  412420:	42b3      	cmp	r3, r6
  412422:	d909      	bls.n	412438 <__udivdi3+0x5c>
  412424:	1936      	adds	r6, r6, r4
  412426:	f102 37ff 	add.w	r7, r2, #4294967295
  41242a:	f080 80fd 	bcs.w	412628 <__udivdi3+0x24c>
  41242e:	42b3      	cmp	r3, r6
  412430:	f240 80fa 	bls.w	412628 <__udivdi3+0x24c>
  412434:	3a02      	subs	r2, #2
  412436:	4426      	add	r6, r4
  412438:	1af6      	subs	r6, r6, r3
  41243a:	fbb6 f3f1 	udiv	r3, r6, r1
  41243e:	fb01 6113 	mls	r1, r1, r3, r6
  412442:	fb00 f003 	mul.w	r0, r0, r3
  412446:	b2ad      	uxth	r5, r5
  412448:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  41244c:	4288      	cmp	r0, r1
  41244e:	d908      	bls.n	412462 <__udivdi3+0x86>
  412450:	1909      	adds	r1, r1, r4
  412452:	f103 36ff 	add.w	r6, r3, #4294967295
  412456:	f080 80e9 	bcs.w	41262c <__udivdi3+0x250>
  41245a:	4288      	cmp	r0, r1
  41245c:	f240 80e6 	bls.w	41262c <__udivdi3+0x250>
  412460:	3b02      	subs	r3, #2
  412462:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  412466:	2300      	movs	r3, #0
  412468:	4610      	mov	r0, r2
  41246a:	4619      	mov	r1, r3
  41246c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  412470:	4770      	bx	lr
  412472:	428b      	cmp	r3, r1
  412474:	d84c      	bhi.n	412510 <__udivdi3+0x134>
  412476:	fab3 f683 	clz	r6, r3
  41247a:	2e00      	cmp	r6, #0
  41247c:	d14f      	bne.n	41251e <__udivdi3+0x142>
  41247e:	428b      	cmp	r3, r1
  412480:	d302      	bcc.n	412488 <__udivdi3+0xac>
  412482:	4282      	cmp	r2, r0
  412484:	f200 80dd 	bhi.w	412642 <__udivdi3+0x266>
  412488:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  41248c:	2300      	movs	r3, #0
  41248e:	2201      	movs	r2, #1
  412490:	4610      	mov	r0, r2
  412492:	4619      	mov	r1, r3
  412494:	4770      	bx	lr
  412496:	b912      	cbnz	r2, 41249e <__udivdi3+0xc2>
  412498:	2401      	movs	r4, #1
  41249a:	fbb4 f4f2 	udiv	r4, r4, r2
  41249e:	fab4 f284 	clz	r2, r4
  4124a2:	2a00      	cmp	r2, #0
  4124a4:	f040 8082 	bne.w	4125ac <__udivdi3+0x1d0>
  4124a8:	1b09      	subs	r1, r1, r4
  4124aa:	0c26      	lsrs	r6, r4, #16
  4124ac:	b2a7      	uxth	r7, r4
  4124ae:	2301      	movs	r3, #1
  4124b0:	fbb1 f0f6 	udiv	r0, r1, r6
  4124b4:	fb06 1110 	mls	r1, r6, r0, r1
  4124b8:	fb07 f200 	mul.w	r2, r7, r0
  4124bc:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  4124c0:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  4124c4:	428a      	cmp	r2, r1
  4124c6:	d907      	bls.n	4124d8 <__udivdi3+0xfc>
  4124c8:	1909      	adds	r1, r1, r4
  4124ca:	f100 3cff 	add.w	ip, r0, #4294967295
  4124ce:	d202      	bcs.n	4124d6 <__udivdi3+0xfa>
  4124d0:	428a      	cmp	r2, r1
  4124d2:	f200 80c8 	bhi.w	412666 <__udivdi3+0x28a>
  4124d6:	4660      	mov	r0, ip
  4124d8:	1a89      	subs	r1, r1, r2
  4124da:	fbb1 f2f6 	udiv	r2, r1, r6
  4124de:	fb06 1112 	mls	r1, r6, r2, r1
  4124e2:	fb07 f702 	mul.w	r7, r7, r2
  4124e6:	b2ad      	uxth	r5, r5
  4124e8:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  4124ec:	42af      	cmp	r7, r5
  4124ee:	d908      	bls.n	412502 <__udivdi3+0x126>
  4124f0:	192c      	adds	r4, r5, r4
  4124f2:	f102 31ff 	add.w	r1, r2, #4294967295
  4124f6:	f080 809b 	bcs.w	412630 <__udivdi3+0x254>
  4124fa:	42a7      	cmp	r7, r4
  4124fc:	f240 8098 	bls.w	412630 <__udivdi3+0x254>
  412500:	3a02      	subs	r2, #2
  412502:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  412506:	4610      	mov	r0, r2
  412508:	4619      	mov	r1, r3
  41250a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  41250e:	4770      	bx	lr
  412510:	2300      	movs	r3, #0
  412512:	461a      	mov	r2, r3
  412514:	4610      	mov	r0, r2
  412516:	4619      	mov	r1, r3
  412518:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  41251c:	4770      	bx	lr
  41251e:	f1c6 0520 	rsb	r5, r6, #32
  412522:	fa22 f705 	lsr.w	r7, r2, r5
  412526:	fa03 f406 	lsl.w	r4, r3, r6
  41252a:	fa21 f305 	lsr.w	r3, r1, r5
  41252e:	fa01 fb06 	lsl.w	fp, r1, r6
  412532:	fa20 f505 	lsr.w	r5, r0, r5
  412536:	433c      	orrs	r4, r7
  412538:	ea4f 4814 	mov.w	r8, r4, lsr #16
  41253c:	fbb3 fcf8 	udiv	ip, r3, r8
  412540:	fb08 331c 	mls	r3, r8, ip, r3
  412544:	fa1f f984 	uxth.w	r9, r4
  412548:	fb09 fa0c 	mul.w	sl, r9, ip
  41254c:	ea45 0b0b 	orr.w	fp, r5, fp
  412550:	ea4f 451b 	mov.w	r5, fp, lsr #16
  412554:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  412558:	459a      	cmp	sl, r3
  41255a:	fa02 f206 	lsl.w	r2, r2, r6
  41255e:	d904      	bls.n	41256a <__udivdi3+0x18e>
  412560:	191b      	adds	r3, r3, r4
  412562:	f10c 35ff 	add.w	r5, ip, #4294967295
  412566:	d36f      	bcc.n	412648 <__udivdi3+0x26c>
  412568:	46ac      	mov	ip, r5
  41256a:	ebca 0303 	rsb	r3, sl, r3
  41256e:	fbb3 f5f8 	udiv	r5, r3, r8
  412572:	fb08 3315 	mls	r3, r8, r5, r3
  412576:	fb09 f905 	mul.w	r9, r9, r5
  41257a:	fa1f fb8b 	uxth.w	fp, fp
  41257e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  412582:	45b9      	cmp	r9, r7
  412584:	d904      	bls.n	412590 <__udivdi3+0x1b4>
  412586:	193f      	adds	r7, r7, r4
  412588:	f105 33ff 	add.w	r3, r5, #4294967295
  41258c:	d362      	bcc.n	412654 <__udivdi3+0x278>
  41258e:	461d      	mov	r5, r3
  412590:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  412594:	fbac 2302 	umull	r2, r3, ip, r2
  412598:	ebc9 0707 	rsb	r7, r9, r7
  41259c:	429f      	cmp	r7, r3
  41259e:	f04f 0500 	mov.w	r5, #0
  4125a2:	d34a      	bcc.n	41263a <__udivdi3+0x25e>
  4125a4:	d046      	beq.n	412634 <__udivdi3+0x258>
  4125a6:	4662      	mov	r2, ip
  4125a8:	462b      	mov	r3, r5
  4125aa:	e75d      	b.n	412468 <__udivdi3+0x8c>
  4125ac:	4094      	lsls	r4, r2
  4125ae:	f1c2 0920 	rsb	r9, r2, #32
  4125b2:	fa21 fc09 	lsr.w	ip, r1, r9
  4125b6:	4091      	lsls	r1, r2
  4125b8:	fa20 f909 	lsr.w	r9, r0, r9
  4125bc:	0c26      	lsrs	r6, r4, #16
  4125be:	fbbc f8f6 	udiv	r8, ip, r6
  4125c2:	fb06 cc18 	mls	ip, r6, r8, ip
  4125c6:	b2a7      	uxth	r7, r4
  4125c8:	fb07 f308 	mul.w	r3, r7, r8
  4125cc:	ea49 0901 	orr.w	r9, r9, r1
  4125d0:	ea4f 4119 	mov.w	r1, r9, lsr #16
  4125d4:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  4125d8:	4563      	cmp	r3, ip
  4125da:	fa00 f502 	lsl.w	r5, r0, r2
  4125de:	d909      	bls.n	4125f4 <__udivdi3+0x218>
  4125e0:	eb1c 0c04 	adds.w	ip, ip, r4
  4125e4:	f108 32ff 	add.w	r2, r8, #4294967295
  4125e8:	d23b      	bcs.n	412662 <__udivdi3+0x286>
  4125ea:	4563      	cmp	r3, ip
  4125ec:	d939      	bls.n	412662 <__udivdi3+0x286>
  4125ee:	f1a8 0802 	sub.w	r8, r8, #2
  4125f2:	44a4      	add	ip, r4
  4125f4:	ebc3 0c0c 	rsb	ip, r3, ip
  4125f8:	fbbc f3f6 	udiv	r3, ip, r6
  4125fc:	fb06 c113 	mls	r1, r6, r3, ip
  412600:	fb07 f203 	mul.w	r2, r7, r3
  412604:	fa1f f989 	uxth.w	r9, r9
  412608:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  41260c:	428a      	cmp	r2, r1
  41260e:	d907      	bls.n	412620 <__udivdi3+0x244>
  412610:	1909      	adds	r1, r1, r4
  412612:	f103 30ff 	add.w	r0, r3, #4294967295
  412616:	d222      	bcs.n	41265e <__udivdi3+0x282>
  412618:	428a      	cmp	r2, r1
  41261a:	d920      	bls.n	41265e <__udivdi3+0x282>
  41261c:	3b02      	subs	r3, #2
  41261e:	4421      	add	r1, r4
  412620:	1a89      	subs	r1, r1, r2
  412622:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  412626:	e743      	b.n	4124b0 <__udivdi3+0xd4>
  412628:	463a      	mov	r2, r7
  41262a:	e705      	b.n	412438 <__udivdi3+0x5c>
  41262c:	4633      	mov	r3, r6
  41262e:	e718      	b.n	412462 <__udivdi3+0x86>
  412630:	460a      	mov	r2, r1
  412632:	e766      	b.n	412502 <__udivdi3+0x126>
  412634:	40b0      	lsls	r0, r6
  412636:	4290      	cmp	r0, r2
  412638:	d2b5      	bcs.n	4125a6 <__udivdi3+0x1ca>
  41263a:	f10c 32ff 	add.w	r2, ip, #4294967295
  41263e:	2300      	movs	r3, #0
  412640:	e712      	b.n	412468 <__udivdi3+0x8c>
  412642:	4633      	mov	r3, r6
  412644:	4632      	mov	r2, r6
  412646:	e70f      	b.n	412468 <__udivdi3+0x8c>
  412648:	459a      	cmp	sl, r3
  41264a:	d98d      	bls.n	412568 <__udivdi3+0x18c>
  41264c:	f1ac 0c02 	sub.w	ip, ip, #2
  412650:	4423      	add	r3, r4
  412652:	e78a      	b.n	41256a <__udivdi3+0x18e>
  412654:	45b9      	cmp	r9, r7
  412656:	d99a      	bls.n	41258e <__udivdi3+0x1b2>
  412658:	3d02      	subs	r5, #2
  41265a:	4427      	add	r7, r4
  41265c:	e798      	b.n	412590 <__udivdi3+0x1b4>
  41265e:	4603      	mov	r3, r0
  412660:	e7de      	b.n	412620 <__udivdi3+0x244>
  412662:	4690      	mov	r8, r2
  412664:	e7c6      	b.n	4125f4 <__udivdi3+0x218>
  412666:	3802      	subs	r0, #2
  412668:	4421      	add	r1, r4
  41266a:	e735      	b.n	4124d8 <__udivdi3+0xfc>

0041266c <functionsMap>:
  41266c:	6f67 0000 0000 0000 0000 0000 0000 0000     go..............
	...
  41268c:	16fd 0040 5474 746f 6c61 6153 706d 656c     ..@.tTotalSample
	...
  4126b0:	1621 0040 6e65 0064 0000 0000 0000 0000     !.@.end.........
	...
  4126d4:	02dd 0040 003b 0000 4309 4d4f 414d 444e     ..@.;....COMMAND
  4126e4:	5520 4b4e 4f4e 0d57 000a 0000 4509 5252      UNKNOW......ERR
  4126f4:	524f 4320 4d4f 414d 444e 5b20 7325 0d5d     OR COMMAND [%s].
  412704:	000a 0000                                   ....

00412708 <offsetAcel>:
  412708:	0000 43af 4000 4483 0000 0000               ...C.@.D....

00412714 <offsetGyro>:
  412714:	0000 40a0 0000 0000 0000 0000 5754 2049     ...@........TWI 
  412724:	6e69 7469 4520 7272 726f 0021 4441 4c58     init Error!.ADXL
  412734:	6920 696e 2074 7245 6f72 2172 0000 0000      init Error!....
  412744:	5449 2047 6e69 7469 4520 7272 726f 0021     ITG init Error!.
	...
  41275c:	000a 0000 0f03 0000 4d49 2055 7246 6565     ........IMU Free
  41276c:	5452 534f 0000 0000 6341 6c65 0a3a 3d58     RTOS....Acel:.X=
  41277c:	3025 332e 2066 476d 590a 253d 2e30 6633     %0.3f mG.Y=%0.3f
  41278c:	6d20 0a47 7947 6f72 0a3a 3025 332e 2066      mG.Gyro:.%0.3f 
  41279c:	7247 7561 2f73 0073 6e41 6c67 2065 7550     Graus/s.Angle Pu
  4127ac:	6572 0a3a 3025 332e 2066 7247 7561 0a73     re:.%0.3f Graus.
  4127bc:	6e41 6c67 2065 6f43 706d 3a2e 250a 2e30     Angle Comp.:.%0.
  4127cc:	6633 4720 6172 7375 410a 676e 656c 4b20     3f Graus.Angle K
  4127dc:	6c61 616d 3a6e 250a 2e30 6633 4720 6172     alman:.%0.3f Gra
  4127ec:	7375 0000 6954 656d 2072 203d 3025 332e     us..Timer = %0.3
  4127fc:	2066 6573 6f63 646e 0d73 000a 6954 656d     f seconds...Time
  41280c:	2072 6156 756c 2065 7245 6f72 2072 255b     r Value Error [%
  41281c:	5d66 0a0d 0000 0000 3025 342e 3b66 3025     f]......%0.4f;%0
  41282c:	342e 3b66 3025 342e 3b66 3025 342e 3b66     .4f;%0.4f;%0.4f;
  41283c:	3025 342e 3b66 3025 342e 3b66 3025 342e     %0.4f;%0.4f;%0.4
  41284c:	3b66 3025 342e 3b66 3025 342e 0d66 000a     f;%0.4f;%0.4f...
  41285c:	6954 656d 4972 554d 0000 0000               TimerIMU....

00412868 <null_dma_control>:
	...

00412870 <all_twi_definitions>:
  412870:	8000 4001 8100 4001 0013 0000 0013 0000     ...@...@........

00412880 <all_uart_definitions>:
  412880:	0600 400e 0700 400e 0008 0000 0008 0000     ...@...@........

00412890 <LED_DESCRIPTOR>:
  412890:	0017 0000 0000 0000 002e 0000 0000 0000     ................
  4128a0:	0019 0000 0000 0000 0000 0000 0001 0000     ................

004128b0 <p_uc_charset10x14>:
	...
  4128cc:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  4128dc:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  4128ec:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  4128fc:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  41290c:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  41291c:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  41292c:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  41293c:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  412954:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  412964:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  412974:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  412984:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  412994:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  4129a4:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  4129b4:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  4129c4:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  4129dc:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4129ec:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  4129fc:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  412a0c:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  412a1c:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  412a2c:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  412a3c:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  412a4c:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  412a5c:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  412a6c:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  412a7c:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  412a8c:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  412a9c:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  412aac:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  412abc:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  412acc:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  412adc:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  412aec:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  412afc:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  412b0c:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  412b1c:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  412b2c:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  412b3c:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  412b4c:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  412b5c:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  412b6c:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  412b7c:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  412b8c:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  412b9c:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  412bac:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  412bbc:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  412bcc:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  412bdc:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  412bec:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  412bfc:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  412c0c:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  412c1c:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  412c2c:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  412c3c:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  412c4c:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  412c5c:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  412c6c:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  412c7c:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  412c8c:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  412c9c:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  412cac:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  412cbc:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  412ccc:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  412cdc:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  412cec:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  412cfc:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  412d0c:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  412d1c:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  412d2c:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  412d3c:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  412d4c:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  412d5c:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  412d6c:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  412d7c:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  412d8c:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  412d9c:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  412dac:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  412dbc:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  412dcc:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  412ddc:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  412dec:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  412dfc:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  412e0c:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  412e1c:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  412e2c:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  412e3c:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  412e4c:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  412e5c:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  412e6c:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  412e7c:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  412e8c:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  412e9c:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  412eac:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  412ebc:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  412ecc:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  412edc:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  412eec:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  412efc:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  412f0c:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  412f1c:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  412f2c:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  412f3c:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  412f4c:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  412f5c:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  412f6c:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  412f7c:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  412f8c:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  412f9c:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  412fac:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  412fbc:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  412fcc:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  412fdc:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  412fec:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  412ffc:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  41300c:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  41301c:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  41302c:	fcff fcff 4449 454c 0000 0000 0a0d 0000     ....IDLE........
  41303c:	7325 0909 6325 2509 0975 7525 2509 0d75     %s..%c.%u.%u.%u.
  41304c:	000a 0000 6d54 2072 7653 0063 6954 656d     ....Tmr Svc.Time
  41305c:	4972 554d 0000 0000 7245 6f72 2072 4d49     rIMU....Error IM
  41306c:	2155 0000 7473 6361 206b 766f 7265 6c66     U!..stack overfl
  41307c:	776f 2520 2078 7325 0a0d 0000 2d2d 202d     ow %x %s....--- 
  41308c:	754e 626d 7265 6f20 2066 6154 6b73 3a73     Number of Tasks:
  41309c:	2520 0a75 0000 0000 614e 656d 0909 7453      %u.....Name..St
  4130ac:	7461 0965 7250 6f69 0972 7453 6361 096b     ate.Prior.Stack.
  4130bc:	754e 0a6d 0000 0000 7246 6565 4820 6165     Num.....Free Hea
  4130cc:	3a70 2520 0a75 0000 6f43 736e 6c6f 2065     p: %u...Console 
  4130dc:	4b4f 0a21 0000 0000 654c 3064 0000 0000     OK!.....Led0....
  4130ec:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  4130fc:	7420 7365 2074 656c 2064 6174 6b73 0a0d      test led task..
  41310c:	0000 0000 4d49 5f55 0054 0000 6146 6c69     ....IMU_T...Fail
  41311c:	6465 7420 206f 7263 6165 6574 7420 7365     ed to create tes
  41312c:	2074 4d49 5455 7361 0d6b 000a 434c 5f44     t IMUTask...LCD_
  41313c:	0054 0000 6146 6c69 6465 7420 206f 7263     T...Failed to cr
  41314c:	6165 6574 7420 7365 2074 434c 5444 7361     eate test LCDTas
  41315c:	0d6b 000a 5854 545f 0000 0000 6146 6c69     k...TX_T....Fail
  41316c:	6465 7420 206f 7263 6165 6574 7420 7365     ed to create tes
  41317c:	2074 5854 545f 7361 0d6b 000a 5852 545f     t TX_Task...RX_T
  41318c:	0000 0000 6146 6c69 6465 7420 206f 7263     ....Failed to cr
  41319c:	6165 6574 7420 7365 2074 5852 545f 7361     eate test RX_Tas
  4131ac:	0d6b 000a                                   k...

004131b0 <npio2_hw>:
  4131b0:	21fb 3ff9 21fb 4009 d97c 4012 21fb 4019     .!.?.!.@|..@.!.@
  4131c0:	6a7a 401f d97c 4022 fdbb 4025 21fb 4029     zj.@|."@..%@.!)@
  4131d0:	463a 402c 6a7a 402f 475c 4031 d97c 4032     :F,@zj/@\G1@|.2@
  4131e0:	6b9c 4034 fdbb 4035 8fdb 4037 21fb 4039     .k4@..5@..7@.!9@
  4131f0:	b41b 403a 463a 403c d85a 403d 6a7a 403f     ..:@:F<@Z.=@zj?@
  413200:	7e4c 4040 475c 4041 106c 4042 d97c 4042     L~@@\GA@l.B@|.B@
  413210:	a28c 4043 6b9c 4044 34ac 4045 fdbb 4045     ..C@.kD@.4E@..E@
  413220:	c6cb 4046 8fdb 4047 58eb 4048 21fb 4049     ..F@..G@.XH@.!I@

00413230 <two_over_pi>:
  413230:	f983 00a2 4e44 006e 29fc 0015 57d1 0027     ....DNn..)...W'.
  413240:	34dd 00f5 db62 00c0 993c 0095 9041 0043     .4..b...<...A.C.
  413250:	5163 00fe debb 00ab 61b7 00c5 6e3a 0024     cQ.......a..:n$.
  413260:	4dd2 0042 0649 00e0 ea09 002e 921c 00d1     .MB.I...........
  413270:	1deb 00fe b129 001c 3ee8 00a7 35f5 0082     ....)....>...5..
  413280:	bb44 002e e99c 0084 26b4 0070 7e41 005f     D........&p.A~_.
  413290:	91d6 0039 8353 0039 f49c 0039 5f8b 0084     ..9.S.9...9.._..
  4132a0:	f928 00bd 1ff8 003b ffde 0097 980f 0005     (.....;.........
  4132b0:	2f11 00ef 5a0a 008b 1f6d 006d 7ecf 0036     ./...Z..m.m..~6.
  4132c0:	cb09 0027 4f46 00b7 669e 003f ea2d 005f     ..'.FO...f?.-._.
  4132d0:	27ba 0075 ebe5 00c7 7b3d 00f1 39f7 0007     .'u.....={...9..
  4132e0:	5292 008a 6bfb 00ea b11f 005f 5d08 008d     .R...k...._..]..
  4132f0:	0330 0056 fc7b 0046 abf0 006b bc20 00cf     0.V.{.F...k. ...
  413300:	f436 009a a9e3 001d 615e 0091 1b08 00e6     6.......^a......
  413310:	9985 0065 14a0 005f 408d 0068 d880 00ff     ..e..._..@h.....
  413320:	7327 004d 0606 0031 56ca 0015 a8c9 0073     'sM...1..V....s.
  413330:	e27b 0060 8c6b 00c0                         {.`.k...

00413338 <init_jk>:
  413338:	0002 0000 0003 0000 0004 0000 0006 0000     ................

00413348 <PIo2>:
  413348:	0000 4000 21fb 3ff9 0000 0000 442d 3e74     ...@.!.?....-Dt>
  413358:	0000 8000 4698 3cf8 0000 6000 cc51 3b78     .....F.<...`Q.x;
  413368:	0000 8000 1b83 39f0 0000 4000 2520 387a     .......9...@ %z8
  413378:	0000 8000 8222 36e3 0000 0000 f31d 3569     ...."..6......i5

00413388 <_ctype_>:
  413388:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  413398:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4133a8:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  4133b8:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  4133c8:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  4133d8:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  4133e8:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  4133f8:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  413408:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
  41348c:	0043 0000                                   C...

00413490 <_global_impure_ptr>:
  413490:	0150 2000                                   P.. 

00413494 <fpi.5238>:
  413494:	0035 0000 fbce ffff 03cb 0000 0001 0000     5...............
  4134a4:	0000 0000 666e 0000 6e69 7469 0079 0000     ....nf..inity...
  4134b4:	6e61 0000                                   an..

004134b8 <fpinan.5274>:
  4134b8:	0034 0000 fbce ffff 03cb 0000 0001 0000     4...............
	...

004134d0 <tinytens>:
  4134d0:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
  4134e0:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
  4134f0:	6f43 64ac 0628 1168                         Co.d(.h.

004134f8 <zeroes.6763>:
  4134f8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  413508:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  413518:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  413528:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  413538:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  413548:	0030 0000                                   0...

0041354c <blanks.6762>:
  41354c:	2020 2020 2020 2020 2020 2020 2020 2020                     

0041355c <zeroes.6721>:
  41355c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0041356c <blanks.6720>:
  41356c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  41357c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

0041358c <__hexdig>:
	...
  4135bc:	1110 1312 1514 1716 1918 0000 0000 0000     ................
  4135cc:	1a00 1c1b 1e1d 001f 0000 0000 0000 0000     ................
	...
  4135ec:	1a00 1c1b 1e1d 001f 0000 0000 0000 0000     ................
	...
  41368c:	4f50 4953 0058 0000 002e 0000               POSIX.......

00413698 <__mprec_tens>:
  413698:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4136a8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4136b8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4136c8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4136d8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4136e8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4136f8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  413708:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  413718:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  413728:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  413738:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  413748:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  413758:	9db4 79d9 7843 44ea                         ...yCx.D

00413760 <__mprec_bigtens>:
  413760:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  413770:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  413780:	bf3c 7f73 4fdd 7515                         <.s..O.u

00413788 <p05.5269>:
  413788:	0005 0000 0019 0000 007d 0000               ........}...

00413794 <_init>:
  413794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  413796:	bf00      	nop
  413798:	bcf8      	pop	{r3, r4, r5, r6, r7}
  41379a:	bc08      	pop	{r3}
  41379c:	469e      	mov	lr, r3
  41379e:	4770      	bx	lr

004137a0 <__init_array_start>:
  4137a0:	0040e6e1 	.word	0x0040e6e1

004137a4 <__frame_dummy_init_array_entry>:
  4137a4:	004000e9                                ..@.

004137a8 <_fini>:
  4137a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4137aa:	bf00      	nop
  4137ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4137ae:	bc08      	pop	{r3}
  4137b0:	469e      	mov	lr, r3
  4137b2:	4770      	bx	lr

004137b4 <__fini_array_start>:
  4137b4:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
__no_inline
RAMFUNC
void SystemInit(void)
{
20000000:	b480      	push	{r7}
20000002:	af00      	add	r7, sp, #0
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000004:	4b28      	ldr	r3, [pc, #160]	; (200000a8 <SystemInit+0xa8>)
20000006:	f44f 7240 	mov.w	r2, #768	; 0x300
2000000a:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2000000c:	4b27      	ldr	r3, [pc, #156]	; (200000ac <SystemInit+0xac>)
2000000e:	6a1b      	ldr	r3, [r3, #32]
20000010:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
20000014:	2b00      	cmp	r3, #0
20000016:	d109      	bne.n	2000002c <SystemInit+0x2c>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000018:	4b24      	ldr	r3, [pc, #144]	; (200000ac <SystemInit+0xac>)
2000001a:	4a25      	ldr	r2, [pc, #148]	; (200000b0 <SystemInit+0xb0>)
2000001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001e:	bf00      	nop
20000020:	4b22      	ldr	r3, [pc, #136]	; (200000ac <SystemInit+0xac>)
20000022:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000024:	f003 0301 	and.w	r3, r3, #1
20000028:	2b00      	cmp	r3, #0
2000002a:	d0f9      	beq.n	20000020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
2000002c:	4b1f      	ldr	r3, [pc, #124]	; (200000ac <SystemInit+0xac>)
2000002e:	4a21      	ldr	r2, [pc, #132]	; (200000b4 <SystemInit+0xb4>)
20000030:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000032:	bf00      	nop
20000034:	4b1d      	ldr	r3, [pc, #116]	; (200000ac <SystemInit+0xac>)
20000036:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
2000003c:	2b00      	cmp	r3, #0
2000003e:	d0f9      	beq.n	20000034 <SystemInit+0x34>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000040:	4b1a      	ldr	r3, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000042:	4a1a      	ldr	r2, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000044:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000046:	f022 0203 	bic.w	r2, r2, #3
2000004a:	f042 0201 	orr.w	r2, r2, #1
2000004e:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000050:	bf00      	nop
20000052:	4b16      	ldr	r3, [pc, #88]	; (200000ac <SystemInit+0xac>)
20000054:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000056:	f003 0308 	and.w	r3, r3, #8
2000005a:	2b00      	cmp	r3, #0
2000005c:	d0f9      	beq.n	20000052 <SystemInit+0x52>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000005e:	4b13      	ldr	r3, [pc, #76]	; (200000ac <SystemInit+0xac>)
20000060:	4a15      	ldr	r2, [pc, #84]	; (200000b8 <SystemInit+0xb8>)
20000062:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000064:	bf00      	nop
20000066:	4b11      	ldr	r3, [pc, #68]	; (200000ac <SystemInit+0xac>)
20000068:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000006a:	f003 0302 	and.w	r3, r3, #2
2000006e:	2b00      	cmp	r3, #0
20000070:	d0f9      	beq.n	20000066 <SystemInit+0x66>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
20000072:	4b0e      	ldr	r3, [pc, #56]	; (200000ac <SystemInit+0xac>)
20000074:	2211      	movs	r2, #17
20000076:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000078:	bf00      	nop
2000007a:	4b0c      	ldr	r3, [pc, #48]	; (200000ac <SystemInit+0xac>)
2000007c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000007e:	f003 0308 	and.w	r3, r3, #8
20000082:	2b00      	cmp	r3, #0
20000084:	d0f9      	beq.n	2000007a <SystemInit+0x7a>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000086:	4b09      	ldr	r3, [pc, #36]	; (200000ac <SystemInit+0xac>)
20000088:	2212      	movs	r2, #18
2000008a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000008c:	bf00      	nop
2000008e:	4b07      	ldr	r3, [pc, #28]	; (200000ac <SystemInit+0xac>)
20000090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000092:	f003 0308 	and.w	r3, r3, #8
20000096:	2b00      	cmp	r3, #0
20000098:	d0f9      	beq.n	2000008e <SystemInit+0x8e>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000009a:	4b08      	ldr	r3, [pc, #32]	; (200000bc <SystemInit+0xbc>)
2000009c:	4a08      	ldr	r2, [pc, #32]	; (200000c0 <SystemInit+0xc0>)
2000009e:	601a      	str	r2, [r3, #0]
}
200000a0:	46bd      	mov	sp, r7
200000a2:	f85d 7b04 	ldr.w	r7, [sp], #4
200000a6:	4770      	bx	lr
200000a8:	400e0a00 	.word	0x400e0a00
200000ac:	400e0400 	.word	0x400e0400
200000b0:	00370809 	.word	0x00370809
200000b4:	01370809 	.word	0x01370809
200000b8:	20073f01 	.word	0x20073f01
200000bc:	2000012c 	.word	0x2000012c
200000c0:	02dc6c00 	.word	0x02dc6c00

200000c4 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200000c4:	b480      	push	{r7}
200000c6:	b083      	sub	sp, #12
200000c8:	af00      	add	r7, sp, #0
200000ca:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000cc:	687a      	ldr	r2, [r7, #4]
200000ce:	4b11      	ldr	r3, [pc, #68]	; (20000114 <system_init_flash+0x50>)
200000d0:	429a      	cmp	r2, r3
200000d2:	d803      	bhi.n	200000dc <system_init_flash+0x18>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000d4:	4b10      	ldr	r3, [pc, #64]	; (20000118 <system_init_flash+0x54>)
200000d6:	2200      	movs	r2, #0
200000d8:	601a      	str	r2, [r3, #0]
200000da:	e015      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000dc:	687a      	ldr	r2, [r7, #4]
200000de:	4b0f      	ldr	r3, [pc, #60]	; (2000011c <system_init_flash+0x58>)
200000e0:	429a      	cmp	r2, r3
200000e2:	d804      	bhi.n	200000ee <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000e4:	4b0c      	ldr	r3, [pc, #48]	; (20000118 <system_init_flash+0x54>)
200000e6:	f44f 7280 	mov.w	r2, #256	; 0x100
200000ea:	601a      	str	r2, [r3, #0]
200000ec:	e00c      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000ee:	687a      	ldr	r2, [r7, #4]
200000f0:	4b0b      	ldr	r3, [pc, #44]	; (20000120 <system_init_flash+0x5c>)
200000f2:	429a      	cmp	r2, r3
200000f4:	d804      	bhi.n	20000100 <system_init_flash+0x3c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000f6:	4b08      	ldr	r3, [pc, #32]	; (20000118 <system_init_flash+0x54>)
200000f8:	f44f 7200 	mov.w	r2, #512	; 0x200
200000fc:	601a      	str	r2, [r3, #0]
200000fe:	e003      	b.n	20000108 <system_init_flash+0x44>
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000100:	4b05      	ldr	r3, [pc, #20]	; (20000118 <system_init_flash+0x54>)
20000102:	f44f 7240 	mov.w	r2, #768	; 0x300
20000106:	601a      	str	r2, [r3, #0]
	}
}
20000108:	370c      	adds	r7, #12
2000010a:	46bd      	mov	sp, r7
2000010c:	f85d 7b04 	ldr.w	r7, [sp], #4
20000110:	4770      	bx	lr
20000112:	bf00      	nop
20000114:	01406f3f 	.word	0x01406f3f
20000118:	400e0a00 	.word	0x400e0a00
2000011c:	01e847ff 	.word	0x01e847ff
20000120:	02dc6bff 	.word	0x02dc6bff

20000124 <sizeRecBuf>:
20000124:	00000032                                2...

20000128 <timer>:
20000128:	000003e8                                ....

2000012c <SystemCoreClock>:
2000012c:	003d0900                                ..=.

20000130 <uxCriticalNesting>:
20000130:	aaaaaaaa                                ....

20000134 <xFreeBytesRemaining>:
20000134:	000030f0                                .0..

20000138 <xNextTaskUnblockTime>:
20000138:	ffffffff 00000000                       ........

20000140 <dt>:
20000140:	47ae147b 3f847ae1                       {..G.z.?

20000148 <__ctype_ptr__>:
20000148:	00413388 00000000                       .3A.....

20000150 <impure_data>:
20000150:	00000000 2000043c 200004a4 2000050c     ....<.. ... ... 
	...
20000184:	0041348c 00000000 00000000 00000000     .4A.............
	...
200001f8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20000208:	0005deec 0000000b 00000000 00000000     ................
	...

20000578 <_impure_ptr>:
20000578:	20000150                                P.. 

2000057c <lconv>:
2000057c:	00413694 00413528 00413528 00413528     .6A.(5A.(5A.(5A.
2000058c:	00413528 00413528 00413528 00413528     (5A.(5A.(5A.(5A.
2000059c:	00413528 00413528 ffffffff ffffffff     (5A.(5A.........
200005ac:	ffffffff 0000ffff                       ........

200005b4 <lc_ctype_charset>:
200005b4:	49435341 00000049 00000000 00000000     ASCII...........
	...

200005d4 <__mb_cur_max>:
200005d4:	00000001                                ....

200005d8 <__malloc_av_>:
	...
200005e0:	200005d8 200005d8 200005e0 200005e0     ... ... ... ... 
200005f0:	200005e8 200005e8 200005f0 200005f0     ... ... ... ... 
20000600:	200005f8 200005f8 20000600 20000600     ... ... ... ... 
20000610:	20000608 20000608 20000610 20000610     ... ... ... ... 
20000620:	20000618 20000618 20000620 20000620     ... ...  ..  .. 
20000630:	20000628 20000628 20000630 20000630     (.. (.. 0.. 0.. 
20000640:	20000638 20000638 20000640 20000640     8.. 8.. @.. @.. 
20000650:	20000648 20000648 20000650 20000650     H.. H.. P.. P.. 
20000660:	20000658 20000658 20000660 20000660     X.. X.. `.. `.. 
20000670:	20000668 20000668 20000670 20000670     h.. h.. p.. p.. 
20000680:	20000678 20000678 20000680 20000680     x.. x.. ... ... 
20000690:	20000688 20000688 20000690 20000690     ... ... ... ... 
200006a0:	20000698 20000698 200006a0 200006a0     ... ... ... ... 
200006b0:	200006a8 200006a8 200006b0 200006b0     ... ... ... ... 
200006c0:	200006b8 200006b8 200006c0 200006c0     ... ... ... ... 
200006d0:	200006c8 200006c8 200006d0 200006d0     ... ... ... ... 
200006e0:	200006d8 200006d8 200006e0 200006e0     ... ... ... ... 
200006f0:	200006e8 200006e8 200006f0 200006f0     ... ... ... ... 
20000700:	200006f8 200006f8 20000700 20000700     ... ... ... ... 
20000710:	20000708 20000708 20000710 20000710     ... ... ... ... 
20000720:	20000718 20000718 20000720 20000720     ... ...  ..  .. 
20000730:	20000728 20000728 20000730 20000730     (.. (.. 0.. 0.. 
20000740:	20000738 20000738 20000740 20000740     8.. 8.. @.. @.. 
20000750:	20000748 20000748 20000750 20000750     H.. H.. P.. P.. 
20000760:	20000758 20000758 20000760 20000760     X.. X.. `.. `.. 
20000770:	20000768 20000768 20000770 20000770     h.. h.. p.. p.. 
20000780:	20000778 20000778 20000780 20000780     x.. x.. ... ... 
20000790:	20000788 20000788 20000790 20000790     ... ... ... ... 
200007a0:	20000798 20000798 200007a0 200007a0     ... ... ... ... 
200007b0:	200007a8 200007a8 200007b0 200007b0     ... ... ... ... 
200007c0:	200007b8 200007b8 200007c0 200007c0     ... ... ... ... 
200007d0:	200007c8 200007c8 200007d0 200007d0     ... ... ... ... 
200007e0:	200007d8 200007d8 200007e0 200007e0     ... ... ... ... 
200007f0:	200007e8 200007e8 200007f0 200007f0     ... ... ... ... 
20000800:	200007f8 200007f8 20000800 20000800     ... ... ... ... 
20000810:	20000808 20000808 20000810 20000810     ... ... ... ... 
20000820:	20000818 20000818 20000820 20000820     ... ...  ..  .. 
20000830:	20000828 20000828 20000830 20000830     (.. (.. 0.. 0.. 
20000840:	20000838 20000838 20000840 20000840     8.. 8.. @.. @.. 
20000850:	20000848 20000848 20000850 20000850     H.. H.. P.. P.. 
20000860:	20000858 20000858 20000860 20000860     X.. X.. `.. `.. 
20000870:	20000868 20000868 20000870 20000870     h.. h.. p.. p.. 
20000880:	20000878 20000878 20000880 20000880     x.. x.. ... ... 
20000890:	20000888 20000888 20000890 20000890     ... ... ... ... 
200008a0:	20000898 20000898 200008a0 200008a0     ... ... ... ... 
200008b0:	200008a8 200008a8 200008b0 200008b0     ... ... ... ... 
200008c0:	200008b8 200008b8 200008c0 200008c0     ... ... ... ... 
200008d0:	200008c8 200008c8 200008d0 200008d0     ... ... ... ... 
200008e0:	200008d8 200008d8 200008e0 200008e0     ... ... ... ... 
200008f0:	200008e8 200008e8 200008f0 200008f0     ... ... ... ... 
20000900:	200008f8 200008f8 20000900 20000900     ... ... ... ... 
20000910:	20000908 20000908 20000910 20000910     ... ... ... ... 
20000920:	20000918 20000918 20000920 20000920     ... ...  ..  .. 
20000930:	20000928 20000928 20000930 20000930     (.. (.. 0.. 0.. 
20000940:	20000938 20000938 20000940 20000940     8.. 8.. @.. @.. 
20000950:	20000948 20000948 20000950 20000950     H.. H.. P.. P.. 
20000960:	20000958 20000958 20000960 20000960     X.. X.. `.. `.. 
20000970:	20000968 20000968 20000970 20000970     h.. h.. p.. p.. 
20000980:	20000978 20000978 20000980 20000980     x.. x.. ... ... 
20000990:	20000988 20000988 20000990 20000990     ... ... ... ... 
200009a0:	20000998 20000998 200009a0 200009a0     ... ... ... ... 
200009b0:	200009a8 200009a8 200009b0 200009b0     ... ... ... ... 
200009c0:	200009b8 200009b8 200009c0 200009c0     ... ... ... ... 
200009d0:	200009c8 200009c8 200009d0 200009d0     ... ... ... ... 

200009e0 <__malloc_trim_threshold>:
200009e0:	00020000                                ....

200009e4 <__malloc_sbrk_base>:
200009e4:	ffffffff                                ....

200009e8 <__wctomb>:
200009e8:	00411dd1                                ..A.
