Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 22 19:12:32 2023
| Host         : SlenderNight-Legion running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file button_unit_control_sets_placed.rpt
| Design       : button_unit
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | debouncer_inst/counter_n_inst/pulse1kHz | debouncer_inst/timer_inst/count         |                1 |              5 |
|  clk_IBUF_BUFG |                                         |                                         |                3 |              6 |
|  clk_IBUF_BUFG |                                         | reset_IBUF                              |                2 |              6 |
|  clk_IBUF_BUFG |                                         | debouncer_inst/counter_n_inst/pulse1kHz |                4 |             16 |
+----------------+-----------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 6      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


