Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\khanmom1\DE1_SOC\DE1_SOC.qsys --block-symbol-file --output-directory=C:\Users\khanmom1\DE1_SOC\DE1_SOC --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SOC/DE1_SOC.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding single_port_ram_0 [single_port_ram 1.0]
Progress: Parameterizing module single_port_ram_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE1_SOC.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: DE1_SOC.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: DE1_SOC.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: DE1_SOC.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: DE1_SOC.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: DE1_SOC.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: DE1_SOC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE1_SOC.sys_sdram_pll_0: Refclk Freq: 50.0
Warning: DE1_SOC.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\khanmom1\DE1_SOC\DE1_SOC.qsys --synthesis=VERILOG --output-directory=C:\Users\khanmom1\DE1_SOC\DE1_SOC\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SOC/DE1_SOC.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding single_port_ram_0 [single_port_ram 1.0]
Progress: Parameterizing module single_port_ram_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE1_SOC.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: DE1_SOC.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: DE1_SOC.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: DE1_SOC.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: DE1_SOC.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: DE1_SOC.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: DE1_SOC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE1_SOC.sys_sdram_pll_0: Refclk Freq: 50.0
Warning: DE1_SOC.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: DE1_SOC: Generating DE1_SOC "DE1_SOC" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave single_port_ram_0.avalon_slave_0 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave jtag_uart_0.avalon_jtag_slave because the master is of type axi and the slave is of type avalon.
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "DE1_SOC" instantiated altera_hps "hps_0"
Info: jtag_uart_0: Starting RTL generation for module 'DE1_SOC_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/desl/quartus18/quartus/bin64/perl/bin/perl.exe -I C:/desl/quartus18/quartus/bin64/perl/lib -I C:/desl/quartus18/quartus/sopc_builder/bin/europa -I C:/desl/quartus18/quartus/sopc_builder/bin/perl_lib -I C:/desl/quartus18/quartus/sopc_builder/bin -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SOC_jtag_uart_0 --dir=C:/Users/khanmom1/AppData/Local/Temp/alt0472_6155567071897702877.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/desl/quartus18/quartus --verilog --config=C:/Users/khanmom1/AppData/Local/Temp/alt0472_6155567071897702877.dir/0005_jtag_uart_0_gen//DE1_SOC_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'DE1_SOC_jtag_uart_0'
Info: jtag_uart_0: "DE1_SOC" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: single_port_ram_0: "DE1_SOC" instantiated single_port_ram "single_port_ram_0"
Info: sys_sdram_pll_0: "DE1_SOC" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE1_SOC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DE1_SOC" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "DE1_SOC" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: single_port_ram_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "single_port_ram_0_avalon_slave_0_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: single_port_ram_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "single_port_ram_0_avalon_slave_0_agent"
Info: single_port_ram_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "single_port_ram_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: single_port_ram_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "single_port_ram_0_avalon_slave_0_burst_adapter"
Info: Reusing file C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: single_port_ram_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "single_port_ram_0_avalon_slave_0_rsp_width_adapter"
Info: Reusing file C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: DE1_SOC: Done "DE1_SOC" with 35 modules, 92 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
