# Generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 1286
attribute \dynports 1
attribute \hdlname "\\cva6_tlb_model"
attribute \src "cva6_tlb_model.v:5.1-153.10"
module \cva6_tlb_model
  attribute \src "cva6_tlb_model.v:72.2-151.5"
  wire width 128 $0\content_q[127:0]
  attribute \src "cva6_tlb_model.v:72.2-151.5"
  wire $0\synth__txn_flush_all[0:0]
  attribute \src "cva6_tlb_model.v:72.2-151.5"
  wire $0\synth__txn_update[0:0]
  attribute \src "cva6_tlb_model.v:72.2-151.5"
  wire width 124 $0\tags_q[123:0]
  attribute \src "cva6_tlb_model.v:72.2-151.5"
  wire $2\tags_q[0:0]
  attribute \src "cva6_tlb_model.v:72.2-151.5"
  wire width 128 $3\content_q[127:0]
  attribute \src "cva6_tlb_model.v:72.2-151.5"
  wire $3\tags_q[31:31]
  attribute \src "cva6_tlb_model.v:72.2-151.5"
  wire $4\tags_q[62:62]
  attribute \src "cva6_tlb_model.v:72.2-151.5"
  wire $5\tags_q[93:93]
  attribute \src "cva6_tlb_model.v:72.2-151.5"
  wire width 124 $7\tags_q[123:0]
  wire width 124 $auto$async2sync.cc:140:execute$1268
  wire width 128 $auto$async2sync.cc:140:execute$1270
  attribute \src "cva6_tlb_model.v:91.45-91.76"
  wire $eq$cva6_tlb_model.v:91$45_Y
  attribute \src "cva6_tlb_model.v:91.82-91.114"
  wire $eq$cva6_tlb_model.v:91$47_Y
  attribute \src "cva6_tlb_model.v:91.27-91.77"
  wire $logic_and$cva6_tlb_model.v:91$46_Y
  attribute \src "cva6_tlb_model.v:92.24-92.40"
  wire $logic_not$cva6_tlb_model.v:92$49_Y
  wire $procmux$1058_CMP
  wire $procmux$1067_CMP
  wire $procmux$1084_CMP
  wire $procmux$1091_CMP
  attribute \src "cva6_tlb_model.v:14.32-14.52"
  wire input 9 \asid_to_be_flushed_i
  attribute \src "cva6_tlb_model.v:6.11-6.16"
  wire input 1 \clk_i
  attribute \src "cva6_tlb_model.v:33.33-33.42"
  wire width 128 \content_q
  wire width 32 \content_q_0
  wire width 32 \content_q_1
  wire width 32 \content_q_2
  wire width 32 \content_q_3
  attribute \src "cva6_tlb_model.v:8.8-8.15"
  wire input 3 \flush_i
  attribute \src "cva6_tlb_model.v:10.13-10.24"
  wire input 5 \lu_access_i
  attribute \src "cva6_tlb_model.v:11.32-11.41"
  wire input 6 \lu_asid_i
  attribute \src "cva6_tlb_model.v:13.20-13.32"
  wire width 32 output 8 \lu_content_o
  attribute \src "cva6_tlb_model.v:17.13-17.21"
  wire output 12 \lu_hit_o
  attribute \src "cva6_tlb_model.v:16.13-16.23"
  wire output 11 \lu_is_4M_o
  attribute \src "cva6_tlb_model.v:12.20-12.30"
  wire width 32 input 7 \lu_vaddr_i
  attribute \src "cva6_tlb_model.v:20.36-20.53"
  wire width 128 output 14 \port_io_content_q
  attribute \src "cva6_tlb_model.v:21.26-21.44"
  wire width 4 input 15 \port_io_replace_en
  attribute \src "cva6_tlb_model.v:19.36-19.50"
  wire width 124 output 13 \port_io_tags_q
  attribute \src "cva6_tlb_model.v:45.25-45.35"
  wire width 4 \replace_en
  attribute \src "cva6_tlb_model.v:7.8-7.14"
  wire input 2 \rst_ni
  attribute \src "cva6_tlb_model.v:29.33-29.39"
  wire width 124 \tags_q
  wire width 31 \tags_q_0
  wire width 31 \tags_q_1
  wire width 31 \tags_q_2
  wire width 31 \tags_q_3
  attribute \src "cva6_tlb_model.v:9.20-9.28"
  wire width 63 input 4 \update_i
  attribute \src "cva6_tlb_model.v:15.20-15.41"
  wire width 32 input 10 \vaddr_to_be_flushed_i
  cell $mux $auto$async2sync.cc:149:execute$1269
    parameter \WIDTH 124
    connect \A 124'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$1268
    connect \S \rst_ni
    connect \Y \tags_q
  end
  cell $mux $auto$async2sync.cc:149:execute$1271
    parameter \WIDTH 128
    connect \A 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$1270
    connect \S \rst_ni
    connect \Y \content_q
  end
  attribute \src "cva6_tlb_model.v:91.45-91.76"
  cell $not $eq$cva6_tlb_model.v:91$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \asid_to_be_flushed_i
    connect \Y $eq$cva6_tlb_model.v:91$45_Y
  end
  attribute \src "cva6_tlb_model.v:91.82-91.114"
  cell $logic_not $eq$cva6_tlb_model.v:91$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vaddr_to_be_flushed_i
    connect \Y $eq$cva6_tlb_model.v:91$47_Y
  end
  attribute \src "cva6_tlb_model.v:91.27-91.77"
  cell $logic_and $logic_and$cva6_tlb_model.v:91$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \flush_i
    connect \B $eq$cva6_tlb_model.v:91$45_Y
    connect \Y $logic_and$cva6_tlb_model.v:91$46_Y
  end
  attribute \src "cva6_tlb_model.v:91.27-91.115"
  cell $logic_and $logic_and$cva6_tlb_model.v:91$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_model.v:91$46_Y
    connect \B $eq$cva6_tlb_model.v:91$47_Y
    connect \Y $0\synth__txn_flush_all[0:0]
  end
  attribute \src "cva6_tlb_model.v:92.24-92.62"
  cell $logic_and $logic_and$cva6_tlb_model.v:92$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_tlb_model.v:92$49_Y
    connect \B \update_i [62]
    connect \Y $0\synth__txn_update[0:0]
  end
  attribute \src "cva6_tlb_model.v:92.24-92.40"
  cell $logic_not $logic_not$cva6_tlb_model.v:92$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \flush_i
    connect \Y $logic_not$cva6_tlb_model.v:92$49_Y
  end
  attribute \src "cva6_tlb_model.v:72.2-151.5"
  cell $sdff $procdff$1232
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 124'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 124
    connect \CLK \clk_i
    connect \D $0\tags_q[123:0]
    connect \Q $auto$async2sync.cc:140:execute$1268
    connect \SRST \rst_ni
  end
  attribute \src "cva6_tlb_model.v:72.2-151.5"
  cell $sdff $procdff$1233
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 128
    connect \CLK \clk_i
    connect \D $0\content_q[127:0]
    connect \Q $auto$async2sync.cc:140:execute$1270
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:0.0-0.0|cva6_tlb_model.v:105.5-123.12"
  cell $mux $procmux$1057
    parameter \WIDTH 32
    connect \A \content_q [127:96]
    connect \B \update_i [31:0]
    connect \S $procmux$1058_CMP
    connect \Y $3\content_q[127:0] [127:96]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:0.0-0.0|cva6_tlb_model.v:105.5-123.12"
  cell $eq $procmux$1058_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \port_io_replace_en
    connect \B 4'1000
    connect \Y $procmux$1058_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:0.0-0.0|cva6_tlb_model.v:105.5-123.12"
  cell $mux $procmux$1066
    parameter \WIDTH 32
    connect \A \content_q [31:0]
    connect \B \update_i [31:0]
    connect \S $procmux$1067_CMP
    connect \Y $3\content_q[127:0] [31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:0.0-0.0|cva6_tlb_model.v:105.5-123.12"
  cell $eq $procmux$1067_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \port_io_replace_en
    connect \B 1'1
    connect \Y $procmux$1067_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:0.0-0.0|cva6_tlb_model.v:105.5-123.12"
  cell $mux $procmux$1075
    parameter \WIDTH 31
    connect \A { \tags_q [30:1] $2\tags_q[0:0] }
    connect \B { \update_i [40:32] \update_i [60:41] \update_i [61] 1'1 }
    connect \S $procmux$1067_CMP
    connect \Y $7\tags_q[123:0] [30:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:0.0-0.0|cva6_tlb_model.v:105.5-123.12"
  cell $mux $procmux$1083
    parameter \WIDTH 31
    connect \A { \tags_q [61:32] $3\tags_q[31:31] }
    connect \B { \update_i [40:32] \update_i [60:41] \update_i [61] 1'1 }
    connect \S $procmux$1084_CMP
    connect \Y $7\tags_q[123:0] [61:31]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:0.0-0.0|cva6_tlb_model.v:105.5-123.12"
  cell $eq $procmux$1084_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \port_io_replace_en
    connect \B 2'10
    connect \Y $procmux$1084_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:0.0-0.0|cva6_tlb_model.v:105.5-123.12"
  cell $mux $procmux$1090
    parameter \WIDTH 32
    connect \A \content_q [95:64]
    connect \B \update_i [31:0]
    connect \S $procmux$1091_CMP
    connect \Y $3\content_q[127:0] [95:64]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:0.0-0.0|cva6_tlb_model.v:105.5-123.12"
  cell $eq $procmux$1091_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \port_io_replace_en
    connect \B 3'100
    connect \Y $procmux$1091_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:0.0-0.0|cva6_tlb_model.v:105.5-123.12"
  cell $mux $procmux$1098
    parameter \WIDTH 32
    connect \A \content_q [63:32]
    connect \B \update_i [31:0]
    connect \S $procmux$1084_CMP
    connect \Y $3\content_q[127:0] [63:32]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:0.0-0.0|cva6_tlb_model.v:105.5-123.12"
  cell $mux $procmux$1105
    parameter \WIDTH 31
    connect \A { \tags_q [92:63] $4\tags_q[62:62] }
    connect \B { \update_i [40:32] \update_i [60:41] \update_i [61] 1'1 }
    connect \S $procmux$1091_CMP
    connect \Y $7\tags_q[123:0] [92:62]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:0.0-0.0|cva6_tlb_model.v:105.5-123.12"
  cell $mux $procmux$1111
    parameter \WIDTH 31
    connect \A { \tags_q [123:94] $5\tags_q[93:93] }
    connect \B { \update_i [40:32] \update_i [60:41] \update_i [61] 1'1 }
    connect \S $procmux$1058_CMP
    connect \Y $7\tags_q[123:0] [123:93]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:104.8-104.25|cva6_tlb_model.v:104.4-124.7"
  cell $mux $procmux$1116
    parameter \WIDTH 128
    connect \A \content_q
    connect \B $3\content_q[127:0]
    connect \S $0\synth__txn_update[0:0]
    connect \Y $0\content_q[127:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:104.8-104.25|cva6_tlb_model.v:104.4-124.7"
  cell $mux $procmux$1119
    parameter \WIDTH 124
    connect \A { \tags_q [123:94] $5\tags_q[93:93] \tags_q [92:63] $4\tags_q[62:62] \tags_q [61:32] $3\tags_q[31:31] \tags_q [30:1] $2\tags_q[0:0] }
    connect \B $7\tags_q[123:0]
    connect \S $0\synth__txn_update[0:0]
    connect \Y $0\tags_q[123:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:97.8-97.28|cva6_tlb_model.v:97.4-102.7"
  cell $mux $procmux$1122
    parameter \WIDTH 1
    connect \A \tags_q [93]
    connect \B 1'0
    connect \S $0\synth__txn_flush_all[0:0]
    connect \Y $5\tags_q[93:93]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:97.8-97.28|cva6_tlb_model.v:97.4-102.7"
  cell $mux $procmux$1125
    parameter \WIDTH 1
    connect \A \tags_q [62]
    connect \B 1'0
    connect \S $0\synth__txn_flush_all[0:0]
    connect \Y $4\tags_q[62:62]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:97.8-97.28|cva6_tlb_model.v:97.4-102.7"
  cell $mux $procmux$1128
    parameter \WIDTH 1
    connect \A \tags_q [31]
    connect \B 1'0
    connect \S $0\synth__txn_flush_all[0:0]
    connect \Y $3\tags_q[31:31]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_model.v:97.8-97.28|cva6_tlb_model.v:97.4-102.7"
  cell $mux $procmux$1131
    parameter \WIDTH 1
    connect \A \tags_q [0]
    connect \B 1'0
    connect \S $0\synth__txn_flush_all[0:0]
    connect \Y $2\tags_q[0:0]
  end
  connect \content_q_0 \content_q [31:0]
  connect \content_q_1 \content_q [63:32]
  connect \content_q_2 \content_q [95:64]
  connect \content_q_3 \content_q [127:96]
  connect \port_io_content_q \content_q
  connect \port_io_tags_q \tags_q
  connect \replace_en \port_io_replace_en
  connect \tags_q_0 \tags_q [30:0]
  connect \tags_q_1 \tags_q [61:31]
  connect \tags_q_2 \tags_q [92:62]
  connect \tags_q_3 \tags_q [123:93]
end
attribute \dynports 1
attribute \hdlname "\\cva6_tlb_sv32"
attribute \src "cva6_tlb_sv32.v:1.1-200.10"
module \cva6_tlb_sv32
  parameter \TLB_ENTRIES 4
  parameter \ASID_WIDTH 1
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $10\tags_n[31:31]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $11\tags_n[31:31]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire width 31 $12\tags_n[61:31]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $14\tags_n[62:62]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $15\tags_n[62:62]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $16\tags_n[62:62]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $17\tags_n[62:62]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire width 31 $18\tags_n[92:62]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire width 32 $1\lu_content_o[31:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $1\lu_is_4M_o[0:0]
  attribute \src "cva6_tlb_sv32.v:126.2-172.5"
  wire $1\plru_replacement.sv2v_autoblock_6.$for_loop$5[0].sv2v_autoblock_7.en[0:0]$415
  attribute \src "cva6_tlb_sv32.v:126.2-172.5"
  wire width 6 $1\plru_tree_n[5:0]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $20\tags_n[93:93]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $21\tags_n[93:93]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $22\tags_n[93:93]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $23\tags_n[93:93]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire width 31 $24\tags_n[123:93]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire width 32 $2\content_n[31:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire width 32 $2\lu_content_o[31:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $2\lu_hit[0:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $2\lu_is_4M_o[0:0]
  attribute \src "cva6_tlb_sv32.v:126.2-172.5"
  wire width 6 $2\plru_tree_n[5:0]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $2\tags_n[0:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire width 32 $3\lu_content_o[31:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $3\lu_hit_o[0:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $3\lu_is_4M_o[0:0]
  attribute \src "cva6_tlb_sv32.v:126.2-172.5"
  wire width 6 $3\plru_tree_n[5:0]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $3\tags_n[0:0]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire width 32 $4\content_n[63:32]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire width 32 $4\lu_content_o[31:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $4\lu_hit[1:1]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $4\lu_hit_o[0:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $4\lu_is_4M_o[0:0]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $4\tags_n[0:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire width 32 $5\lu_content_o[31:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $5\lu_hit_o[0:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $5\lu_is_4M_o[0:0]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $5\tags_n[0:0]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire width 32 $6\content_n[95:64]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire width 32 $6\lu_content_o[31:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $6\lu_hit[2:2]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $6\lu_hit_o[0:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $6\lu_is_4M_o[0:0]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire width 31 $6\tags_n[30:0]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire width 32 $8\content_n[127:96]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire width 32 $8\lu_content_o[31:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $8\lu_hit[3:3]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $8\lu_hit_o[0:0]
  attribute \src "cva6_tlb_sv32.v:73.2-91.5"
  wire $8\lu_is_4M_o[0:0]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $8\tags_n[31:31]
  attribute \src "cva6_tlb_sv32.v:98.2-123.5"
  wire $9\tags_n[31:31]
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $and$cva6_tlb_sv32.v:0$285_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $and$cva6_tlb_sv32.v:0$299_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $and$cva6_tlb_sv32.v:0$322_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $and$cva6_tlb_sv32.v:0$336_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $and$cva6_tlb_sv32.v:0$359_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $and$cva6_tlb_sv32.v:0$373_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $and$cva6_tlb_sv32.v:0$396_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $and$cva6_tlb_sv32.v:0$410_Y
  attribute \src "cva6_tlb_sv32.v:117.15-117.43"
  wire $and$cva6_tlb_sv32.v:117$129_Y
  attribute \src "cva6_tlb_sv32.v:117.15-117.43"
  wire $and$cva6_tlb_sv32.v:117$156_Y
  attribute \src "cva6_tlb_sv32.v:117.15-117.43"
  wire $and$cva6_tlb_sv32.v:117$183_Y
  attribute \src "cva6_tlb_sv32.v:117.15-117.43"
  wire $and$cva6_tlb_sv32.v:117$210_Y
  attribute \src "cva6_tlb_sv32.v:135.10-135.33"
  wire $and$cva6_tlb_sv32.v:135$264_Y
  attribute \src "cva6_tlb_sv32.v:135.10-135.33"
  wire $and$cva6_tlb_sv32.v:135$301_Y
  attribute \src "cva6_tlb_sv32.v:135.10-135.33"
  wire $and$cva6_tlb_sv32.v:135$338_Y
  attribute \src "cva6_tlb_sv32.v:135.10-135.33"
  wire $and$cva6_tlb_sv32.v:135$375_Y
  wire width 124 $auto$async2sync.cc:140:execute$1272
  wire width 128 $auto$async2sync.cc:140:execute$1274
  wire width 6 $auto$async2sync.cc:140:execute$1276
  attribute \src "cva6_tlb_sv32.v:112.148-112.196"
  wire $eq$cva6_tlb_sv32.v:112$117_Y
  attribute \src "cva6_tlb_sv32.v:112.148-112.196"
  wire $eq$cva6_tlb_sv32.v:112$144_Y
  attribute \src "cva6_tlb_sv32.v:112.148-112.196"
  wire $eq$cva6_tlb_sv32.v:112$171_Y
  attribute \src "cva6_tlb_sv32.v:112.148-112.196"
  wire $eq$cva6_tlb_sv32.v:112$198_Y
  attribute \src "cva6_tlb_sv32.v:83.30-83.67"
  wire $eq$cva6_tlb_sv32.v:83$70_Y
  attribute \src "cva6_tlb_sv32.v:83.102-83.135"
  wire $eq$cva6_tlb_sv32.v:83$73_Y
  attribute \src "cva6_tlb_sv32.v:83.30-83.67"
  wire $eq$cva6_tlb_sv32.v:83$77_Y
  attribute \src "cva6_tlb_sv32.v:83.102-83.135"
  wire $eq$cva6_tlb_sv32.v:83$80_Y
  attribute \src "cva6_tlb_sv32.v:83.30-83.67"
  wire $eq$cva6_tlb_sv32.v:83$84_Y
  attribute \src "cva6_tlb_sv32.v:83.102-83.135"
  wire $eq$cva6_tlb_sv32.v:83$87_Y
  attribute \src "cva6_tlb_sv32.v:83.30-83.67"
  wire $eq$cva6_tlb_sv32.v:83$91_Y
  attribute \src "cva6_tlb_sv32.v:83.102-83.135"
  wire $eq$cva6_tlb_sv32.v:83$94_Y
  attribute \src "cva6_tlb_sv32.v:84.35-84.68"
  wire $eq$cva6_tlb_sv32.v:84$75_Y
  attribute \src "cva6_tlb_sv32.v:84.35-84.68"
  wire $eq$cva6_tlb_sv32.v:84$82_Y
  attribute \src "cva6_tlb_sv32.v:84.35-84.68"
  wire $eq$cva6_tlb_sv32.v:84$89_Y
  attribute \src "cva6_tlb_sv32.v:84.35-84.68"
  wire $eq$cva6_tlb_sv32.v:84$96_Y
  attribute \src "cva6_tlb_sv32.v:108.11-108.60"
  wire $logic_and$cva6_tlb_sv32.v:108$105_Y
  attribute \src "cva6_tlb_sv32.v:110.45-110.87"
  wire $logic_and$cva6_tlb_sv32.v:110$106_Y
  attribute \src "cva6_tlb_sv32.v:110.93-110.136"
  wire $logic_and$cva6_tlb_sv32.v:110$107_Y
  attribute \src "cva6_tlb_sv32.v:110.17-110.138"
  wire $logic_and$cva6_tlb_sv32.v:110$109_Y
  attribute \src "cva6_tlb_sv32.v:110.16-110.167"
  wire $logic_and$cva6_tlb_sv32.v:110$111_Y
  attribute \src "cva6_tlb_sv32.v:110.45-110.87"
  wire $logic_and$cva6_tlb_sv32.v:110$133_Y
  attribute \src "cva6_tlb_sv32.v:110.93-110.136"
  wire $logic_and$cva6_tlb_sv32.v:110$134_Y
  attribute \src "cva6_tlb_sv32.v:110.17-110.138"
  wire $logic_and$cva6_tlb_sv32.v:110$136_Y
  attribute \src "cva6_tlb_sv32.v:110.16-110.167"
  wire $logic_and$cva6_tlb_sv32.v:110$138_Y
  attribute \src "cva6_tlb_sv32.v:110.45-110.87"
  wire $logic_and$cva6_tlb_sv32.v:110$160_Y
  attribute \src "cva6_tlb_sv32.v:110.93-110.136"
  wire $logic_and$cva6_tlb_sv32.v:110$161_Y
  attribute \src "cva6_tlb_sv32.v:110.17-110.138"
  wire $logic_and$cva6_tlb_sv32.v:110$163_Y
  attribute \src "cva6_tlb_sv32.v:110.16-110.167"
  wire $logic_and$cva6_tlb_sv32.v:110$165_Y
  attribute \src "cva6_tlb_sv32.v:110.45-110.87"
  wire $logic_and$cva6_tlb_sv32.v:110$187_Y
  attribute \src "cva6_tlb_sv32.v:110.93-110.136"
  wire $logic_and$cva6_tlb_sv32.v:110$188_Y
  attribute \src "cva6_tlb_sv32.v:110.17-110.138"
  wire $logic_and$cva6_tlb_sv32.v:110$190_Y
  attribute \src "cva6_tlb_sv32.v:110.16-110.167"
  wire $logic_and$cva6_tlb_sv32.v:110$192_Y
  attribute \src "cva6_tlb_sv32.v:112.19-112.142"
  wire $logic_and$cva6_tlb_sv32.v:112$116_Y
  attribute \src "cva6_tlb_sv32.v:112.18-112.197"
  wire $logic_and$cva6_tlb_sv32.v:112$118_Y
  attribute \src "cva6_tlb_sv32.v:112.17-112.226"
  wire $logic_and$cva6_tlb_sv32.v:112$120_Y
  attribute \src "cva6_tlb_sv32.v:112.16-112.254"
  wire $logic_and$cva6_tlb_sv32.v:112$122_Y
  attribute \src "cva6_tlb_sv32.v:112.19-112.142"
  wire $logic_and$cva6_tlb_sv32.v:112$143_Y
  attribute \src "cva6_tlb_sv32.v:112.18-112.197"
  wire $logic_and$cva6_tlb_sv32.v:112$145_Y
  attribute \src "cva6_tlb_sv32.v:112.17-112.226"
  wire $logic_and$cva6_tlb_sv32.v:112$147_Y
  attribute \src "cva6_tlb_sv32.v:112.16-112.254"
  wire $logic_and$cva6_tlb_sv32.v:112$149_Y
  attribute \src "cva6_tlb_sv32.v:112.19-112.142"
  wire $logic_and$cva6_tlb_sv32.v:112$170_Y
  attribute \src "cva6_tlb_sv32.v:112.18-112.197"
  wire $logic_and$cva6_tlb_sv32.v:112$172_Y
  attribute \src "cva6_tlb_sv32.v:112.17-112.226"
  wire $logic_and$cva6_tlb_sv32.v:112$174_Y
  attribute \src "cva6_tlb_sv32.v:112.16-112.254"
  wire $logic_and$cva6_tlb_sv32.v:112$176_Y
  attribute \src "cva6_tlb_sv32.v:112.19-112.142"
  wire $logic_and$cva6_tlb_sv32.v:112$197_Y
  attribute \src "cva6_tlb_sv32.v:112.18-112.197"
  wire $logic_and$cva6_tlb_sv32.v:112$199_Y
  attribute \src "cva6_tlb_sv32.v:112.17-112.226"
  wire $logic_and$cva6_tlb_sv32.v:112$201_Y
  attribute \src "cva6_tlb_sv32.v:112.16-112.254"
  wire $logic_and$cva6_tlb_sv32.v:112$203_Y
  attribute \src "cva6_tlb_sv32.v:114.18-114.69"
  wire $logic_and$cva6_tlb_sv32.v:114$124_Y
  attribute \src "cva6_tlb_sv32.v:114.17-114.124"
  wire $logic_and$cva6_tlb_sv32.v:114$126_Y
  attribute \src "cva6_tlb_sv32.v:114.16-114.152"
  wire $logic_and$cva6_tlb_sv32.v:114$128_Y
  attribute \src "cva6_tlb_sv32.v:114.18-114.69"
  wire $logic_and$cva6_tlb_sv32.v:114$151_Y
  attribute \src "cva6_tlb_sv32.v:114.17-114.124"
  wire $logic_and$cva6_tlb_sv32.v:114$153_Y
  attribute \src "cva6_tlb_sv32.v:114.16-114.152"
  wire $logic_and$cva6_tlb_sv32.v:114$155_Y
  attribute \src "cva6_tlb_sv32.v:114.18-114.69"
  wire $logic_and$cva6_tlb_sv32.v:114$178_Y
  attribute \src "cva6_tlb_sv32.v:114.17-114.124"
  wire $logic_and$cva6_tlb_sv32.v:114$180_Y
  attribute \src "cva6_tlb_sv32.v:114.16-114.152"
  wire $logic_and$cva6_tlb_sv32.v:114$182_Y
  attribute \src "cva6_tlb_sv32.v:114.18-114.69"
  wire $logic_and$cva6_tlb_sv32.v:114$205_Y
  attribute \src "cva6_tlb_sv32.v:114.17-114.124"
  wire $logic_and$cva6_tlb_sv32.v:114$207_Y
  attribute \src "cva6_tlb_sv32.v:114.16-114.152"
  wire $logic_and$cva6_tlb_sv32.v:114$209_Y
  attribute \src "cva6_tlb_sv32.v:83.10-83.96"
  wire $logic_and$cva6_tlb_sv32.v:83$72_Y
  attribute \src "cva6_tlb_sv32.v:83.9-83.136"
  wire $logic_and$cva6_tlb_sv32.v:83$74_Y
  attribute \src "cva6_tlb_sv32.v:83.10-83.96"
  wire $logic_and$cva6_tlb_sv32.v:83$79_Y
  attribute \src "cva6_tlb_sv32.v:83.9-83.136"
  wire $logic_and$cva6_tlb_sv32.v:83$81_Y
  attribute \src "cva6_tlb_sv32.v:83.10-83.96"
  wire $logic_and$cva6_tlb_sv32.v:83$86_Y
  attribute \src "cva6_tlb_sv32.v:83.9-83.136"
  wire $logic_and$cva6_tlb_sv32.v:83$88_Y
  attribute \src "cva6_tlb_sv32.v:83.10-83.96"
  wire $logic_and$cva6_tlb_sv32.v:83$93_Y
  attribute \src "cva6_tlb_sv32.v:83.9-83.136"
  wire $logic_and$cva6_tlb_sv32.v:83$95_Y
  attribute \src "cva6_tlb_sv32.v:112.19-112.43"
  wire $logic_not$cva6_tlb_sv32.v:112$112_Y
  attribute \src "cva6_tlb_sv32.v:112.202-112.226"
  wire $logic_not$cva6_tlb_sv32.v:112$119_Y
  attribute \src "cva6_tlb_sv32.v:112.19-112.43"
  wire $logic_not$cva6_tlb_sv32.v:112$139_Y
  attribute \src "cva6_tlb_sv32.v:112.19-112.43"
  wire $logic_not$cva6_tlb_sv32.v:112$166_Y
  attribute \src "cva6_tlb_sv32.v:112.19-112.43"
  wire $logic_not$cva6_tlb_sv32.v:112$193_Y
  attribute \src "cva6_tlb_sv32.v:110.44-110.137"
  wire $logic_or$cva6_tlb_sv32.v:110$108_Y
  attribute \src "cva6_tlb_sv32.v:110.44-110.137"
  wire $logic_or$cva6_tlb_sv32.v:110$135_Y
  attribute \src "cva6_tlb_sv32.v:110.44-110.137"
  wire $logic_or$cva6_tlb_sv32.v:110$162_Y
  attribute \src "cva6_tlb_sv32.v:110.44-110.137"
  wire $logic_or$cva6_tlb_sv32.v:110$189_Y
  attribute \src "cva6_tlb_sv32.v:83.29-83.95"
  wire $logic_or$cva6_tlb_sv32.v:83$71_Y
  attribute \src "cva6_tlb_sv32.v:83.29-83.95"
  wire $logic_or$cva6_tlb_sv32.v:83$78_Y
  attribute \src "cva6_tlb_sv32.v:83.29-83.95"
  wire $logic_or$cva6_tlb_sv32.v:83$85_Y
  attribute \src "cva6_tlb_sv32.v:83.29-83.95"
  wire $logic_or$cva6_tlb_sv32.v:83$92_Y
  attribute \src "cva6_tlb_sv32.v:84.10-84.69"
  wire $logic_or$cva6_tlb_sv32.v:84$76_Y
  attribute \src "cva6_tlb_sv32.v:84.10-84.69"
  wire $logic_or$cva6_tlb_sv32.v:84$83_Y
  attribute \src "cva6_tlb_sv32.v:84.10-84.69"
  wire $logic_or$cva6_tlb_sv32.v:84$90_Y
  attribute \src "cva6_tlb_sv32.v:84.10-84.69"
  wire $logic_or$cva6_tlb_sv32.v:84$97_Y
  attribute \src "cva6_tlb_sv32.v:166.20-166.57"
  wire $not$cva6_tlb_sv32.v:166$436_Y
  attribute \src "cva6_tlb_sv32.v:166.20-166.57"
  wire $not$cva6_tlb_sv32.v:166$488_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $or$cva6_tlb_sv32.v:0$286_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $or$cva6_tlb_sv32.v:0$300_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $or$cva6_tlb_sv32.v:0$323_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $or$cva6_tlb_sv32.v:0$337_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $or$cva6_tlb_sv32.v:0$360_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $or$cva6_tlb_sv32.v:0$374_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $or$cva6_tlb_sv32.v:0$397_Y
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  wire width 6 $or$cva6_tlb_sv32.v:0$411_Y
  attribute \src "cva6_tlb_sv32.v:31.32-31.52"
  wire input 9 \asid_to_be_flushed_i
  attribute \src "cva6_tlb_sv32.v:92.7-92.29"
  wire \asid_to_be_flushed_is0
  wire width 31 \cdata
  attribute \src "cva6_tlb_sv32.v:20.13-20.18"
  wire input 1 \clk_i
  attribute \src "cva6_tlb_sv32.v:38.33-38.42"
  wire width 128 \content_n
  attribute \src "cva6_tlb_sv32.v:37.33-37.42"
  wire width 128 \content_q
  attribute \src "cva6_tlb_sv32.v:51.13-51.24"
  wire width 32 \content_q_0
  attribute \src "cva6_tlb_sv32.v:55.13-55.24"
  wire width 32 \content_q_1
  attribute \src "cva6_tlb_sv32.v:59.13-59.24"
  wire width 32 \content_q_2
  attribute \src "cva6_tlb_sv32.v:63.13-63.24"
  wire width 32 \content_q_3
  attribute \src "cva6_tlb_sv32.v:22.13-22.20"
  wire input 3 \flush_i
  attribute \src "cva6_tlb_sv32.v:24.13-24.24"
  wire input 5 \lu_access_i
  attribute \src "cva6_tlb_sv32.v:25.32-25.41"
  wire input 6 \lu_asid_i
  attribute \src "cva6_tlb_sv32.v:30.20-30.32"
  wire width 32 output 8 \lu_content_o
  attribute \src "cva6_tlb_sv32.v:41.26-41.32"
  wire width 4 \lu_hit
  attribute \src "cva6_tlb_sv32.v:34.13-34.21"
  wire output 12 \lu_hit_o
  attribute \src "cva6_tlb_sv32.v:33.13-33.23"
  wire output 11 \lu_is_4M_o
  attribute \src "cva6_tlb_sv32.v:29.20-29.30"
  wire width 32 input 7 \lu_vaddr_i
  attribute \src "cva6_tlb_sv32.v:129.15-129.16"
  wire width 32 \plru_replacement.sv2v_autoblock_3.i
  attribute \src "cva6_tlb_sv32.v:151.10-151.12"
  wire \plru_replacement.sv2v_autoblock_6.$for_loop$5[0].sv2v_autoblock_7.en
  attribute \src "cva6_tlb_sv32.v:151.10-151.12"
  wire \plru_replacement.sv2v_autoblock_6.$for_loop$5[1].sv2v_autoblock_7.en
  attribute \src "cva6_tlb_sv32.v:151.10-151.12"
  wire \plru_replacement.sv2v_autoblock_6.$for_loop$5[2].sv2v_autoblock_7.en
  attribute \src "cva6_tlb_sv32.v:151.10-151.12"
  wire \plru_replacement.sv2v_autoblock_6.$for_loop$5[3].sv2v_autoblock_7.en
  attribute \src "cva6_tlb_sv32.v:148.15-148.16"
  wire width 32 \plru_replacement.sv2v_autoblock_6.i
  attribute \src "cva6_tlb_sv32.v:125.38-125.49"
  wire width 6 \plru_tree_n
  attribute \src "cva6_tlb_sv32.v:124.38-124.49"
  wire width 6 \plru_tree_q
  attribute \src "cva6_tlb_sv32.v:44.21-44.37"
  wire width 128 output 13 \port_content_q_o
  attribute \src "cva6_tlb_sv32.v:48.31-48.48"
  wire width 4 output 15 \port_replace_en_o
  attribute \src "cva6_tlb_sv32.v:46.21-46.34"
  wire width 124 output 14 \port_tags_q_o
  attribute \src "cva6_tlb_sv32.v:42.26-42.36"
  wire width 4 \replace_en
  attribute \src "cva6_tlb_sv32.v:21.13-21.19"
  wire input 2 \rst_ni
  attribute \src "cva6_tlb_sv32.v:36.33-36.39"
  wire width 124 \tags_n
  attribute \src "cva6_tlb_sv32.v:35.33-35.39"
  wire width 124 \tags_q
  attribute \src "cva6_tlb_sv32.v:52.13-52.21"
  wire width 31 \tags_q_0
  attribute \src "cva6_tlb_sv32.v:56.13-56.21"
  wire width 31 \tags_q_1
  attribute \src "cva6_tlb_sv32.v:60.13-60.21"
  wire width 31 \tags_q_2
  attribute \src "cva6_tlb_sv32.v:64.13-64.21"
  wire width 31 \tags_q_3
  attribute \src "cva6_tlb_sv32.v:68.13-68.18"
  wire width 31 \tdata
  attribute \src "cva6_tlb_sv32.v:81.15-81.16"
  wire width 32 \translation.sv2v_autoblock_1.i
  attribute \src "cva6_tlb_sv32.v:102.15-102.16"
  wire width 32 \update_flush.sv2v_autoblock_2.i
  attribute \src "cva6_tlb_sv32.v:23.20-23.28"
  wire width 63 input 4 \update_i
  attribute \src "cva6_tlb_sv32.v:32.20-32.41"
  wire width 32 input 10 \vaddr_to_be_flushed_i
  attribute \src "cva6_tlb_sv32.v:93.7-93.30"
  wire \vaddr_to_be_flushed_is0
  attribute \src "cva6_tlb_sv32.v:94.26-94.42"
  wire width 4 \vaddr_vpn0_match
  attribute \src "cva6_tlb_sv32.v:95.26-95.42"
  wire width 4 \vaddr_vpn1_match
  attribute \src "cva6_tlb_sv32.v:39.12-39.16"
  wire width 10 \vpn0
  attribute \src "cva6_tlb_sv32.v:40.12-40.16"
  wire width 10 \vpn1
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $and $and$cva6_tlb_sv32.v:0$285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A \plru_tree_q
    connect \B 6'111110
    connect \Y $and$cva6_tlb_sv32.v:0$285_Y
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $and $and$cva6_tlb_sv32.v:0$299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $or$cva6_tlb_sv32.v:0$286_Y
    connect \B 6'111101
    connect \Y $and$cva6_tlb_sv32.v:0$299_Y
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $and $and$cva6_tlb_sv32.v:0$322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $1\plru_tree_n[5:0]
    connect \B 6'111110
    connect \Y $and$cva6_tlb_sv32.v:0$322_Y
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $and $and$cva6_tlb_sv32.v:0$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $or$cva6_tlb_sv32.v:0$323_Y
    connect \B 6'111101
    connect \Y $and$cva6_tlb_sv32.v:0$336_Y
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $and $and$cva6_tlb_sv32.v:0$359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $2\plru_tree_n[5:0]
    connect \B 6'111110
    connect \Y $and$cva6_tlb_sv32.v:0$359_Y
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $and $and$cva6_tlb_sv32.v:0$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $or$cva6_tlb_sv32.v:0$360_Y
    connect \B 6'111011
    connect \Y $and$cva6_tlb_sv32.v:0$373_Y
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $and $and$cva6_tlb_sv32.v:0$396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $3\plru_tree_n[5:0]
    connect \B 6'111110
    connect \Y $and$cva6_tlb_sv32.v:0$396_Y
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $and $and$cva6_tlb_sv32.v:0$410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $or$cva6_tlb_sv32.v:0$397_Y
    connect \B 6'111011
    connect \Y $and$cva6_tlb_sv32.v:0$410_Y
  end
  attribute \src "cva6_tlb_sv32.v:117.15-117.43"
  cell $and $and$cva6_tlb_sv32.v:117$129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \update_i [62]
    connect \B \plru_replacement.sv2v_autoblock_6.$for_loop$5[0].sv2v_autoblock_7.en
    connect \Y $and$cva6_tlb_sv32.v:117$129_Y
  end
  attribute \src "cva6_tlb_sv32.v:117.15-117.43"
  cell $and $and$cva6_tlb_sv32.v:117$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \update_i [62]
    connect \B \plru_replacement.sv2v_autoblock_6.$for_loop$5[1].sv2v_autoblock_7.en
    connect \Y $and$cva6_tlb_sv32.v:117$156_Y
  end
  attribute \src "cva6_tlb_sv32.v:117.15-117.43"
  cell $and $and$cva6_tlb_sv32.v:117$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \update_i [62]
    connect \B \plru_replacement.sv2v_autoblock_6.$for_loop$5[2].sv2v_autoblock_7.en
    connect \Y $and$cva6_tlb_sv32.v:117$183_Y
  end
  attribute \src "cva6_tlb_sv32.v:117.15-117.43"
  cell $and $and$cva6_tlb_sv32.v:117$210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \update_i [62]
    connect \B \plru_replacement.sv2v_autoblock_6.$for_loop$5[3].sv2v_autoblock_7.en
    connect \Y $and$cva6_tlb_sv32.v:117$210_Y
  end
  attribute \src "cva6_tlb_sv32.v:135.10-135.33"
  cell $and $and$cva6_tlb_sv32.v:135$264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lu_hit [0]
    connect \B \lu_access_i
    connect \Y $and$cva6_tlb_sv32.v:135$264_Y
  end
  attribute \src "cva6_tlb_sv32.v:135.10-135.33"
  cell $and $and$cva6_tlb_sv32.v:135$301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lu_hit [1]
    connect \B \lu_access_i
    connect \Y $and$cva6_tlb_sv32.v:135$301_Y
  end
  attribute \src "cva6_tlb_sv32.v:135.10-135.33"
  cell $and $and$cva6_tlb_sv32.v:135$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lu_hit [2]
    connect \B \lu_access_i
    connect \Y $and$cva6_tlb_sv32.v:135$338_Y
  end
  attribute \src "cva6_tlb_sv32.v:135.10-135.33"
  cell $and $and$cva6_tlb_sv32.v:135$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lu_hit [3]
    connect \B \lu_access_i
    connect \Y $and$cva6_tlb_sv32.v:135$375_Y
  end
  attribute \src "cva6_tlb_sv32.v:164.15-164.56"
  cell $and $and$cva6_tlb_sv32.v:164$458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1\plru_replacement.sv2v_autoblock_6.$for_loop$5[0].sv2v_autoblock_7.en[0:0]$415
    connect \B \plru_tree_q [1]
    connect \Y \plru_replacement.sv2v_autoblock_6.$for_loop$5[1].sv2v_autoblock_7.en
  end
  attribute \src "cva6_tlb_sv32.v:164.15-164.56"
  cell $and $and$cva6_tlb_sv32.v:164$510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \plru_tree_q [0]
    connect \B \plru_tree_q [2]
    connect \Y \plru_replacement.sv2v_autoblock_6.$for_loop$5[3].sv2v_autoblock_7.en
  end
  attribute \src "cva6_tlb_sv32.v:166.15-166.57"
  cell $and $and$cva6_tlb_sv32.v:166$437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1\plru_replacement.sv2v_autoblock_6.$for_loop$5[0].sv2v_autoblock_7.en[0:0]$415
    connect \B $not$cva6_tlb_sv32.v:166$436_Y
    connect \Y \plru_replacement.sv2v_autoblock_6.$for_loop$5[0].sv2v_autoblock_7.en
  end
  attribute \src "cva6_tlb_sv32.v:166.15-166.57"
  cell $and $and$cva6_tlb_sv32.v:166$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \plru_tree_q [0]
    connect \B $not$cva6_tlb_sv32.v:166$488_Y
    connect \Y \plru_replacement.sv2v_autoblock_6.$for_loop$5[2].sv2v_autoblock_7.en
  end
  cell $mux $auto$async2sync.cc:149:execute$1273
    parameter \WIDTH 124
    connect \A 124'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$1272
    connect \S \rst_ni
    connect \Y \tags_q
  end
  cell $mux $auto$async2sync.cc:149:execute$1275
    parameter \WIDTH 128
    connect \A 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$1274
    connect \S \rst_ni
    connect \Y \content_q
  end
  cell $mux $auto$async2sync.cc:149:execute$1277
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B $auto$async2sync.cc:140:execute$1276
    connect \S \rst_ni
    connect \Y \plru_tree_q
  end
  attribute \src "cva6_tlb_sv32.v:105.28-105.85"
  cell $eq $eq$cva6_tlb_sv32.v:105$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \vaddr_to_be_flushed_i [21:12]
    connect \B \tags_q [11:2]
    connect \Y \vaddr_vpn0_match [0]
  end
  attribute \src "cva6_tlb_sv32.v:105.28-105.85"
  cell $eq $eq$cva6_tlb_sv32.v:105$130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \vaddr_to_be_flushed_i [21:12]
    connect \B \tags_q [42:33]
    connect \Y \vaddr_vpn0_match [1]
  end
  attribute \src "cva6_tlb_sv32.v:105.28-105.85"
  cell $eq $eq$cva6_tlb_sv32.v:105$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \vaddr_to_be_flushed_i [21:12]
    connect \B \tags_q [73:64]
    connect \Y \vaddr_vpn0_match [2]
  end
  attribute \src "cva6_tlb_sv32.v:105.28-105.85"
  cell $eq $eq$cva6_tlb_sv32.v:105$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \vaddr_to_be_flushed_i [21:12]
    connect \B \tags_q [104:95]
    connect \Y \vaddr_vpn0_match [3]
  end
  attribute \src "cva6_tlb_sv32.v:106.28-106.85"
  cell $eq $eq$cva6_tlb_sv32.v:106$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \vaddr_to_be_flushed_i [31:22]
    connect \B \tags_q [21:12]
    connect \Y \vaddr_vpn1_match [0]
  end
  attribute \src "cva6_tlb_sv32.v:106.28-106.85"
  cell $eq $eq$cva6_tlb_sv32.v:106$131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \vaddr_to_be_flushed_i [31:22]
    connect \B \tags_q [52:43]
    connect \Y \vaddr_vpn1_match [1]
  end
  attribute \src "cva6_tlb_sv32.v:106.28-106.85"
  cell $eq $eq$cva6_tlb_sv32.v:106$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \vaddr_to_be_flushed_i [31:22]
    connect \B \tags_q [83:74]
    connect \Y \vaddr_vpn1_match [2]
  end
  attribute \src "cva6_tlb_sv32.v:106.28-106.85"
  cell $eq $eq$cva6_tlb_sv32.v:106$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \vaddr_to_be_flushed_i [31:22]
    connect \B \tags_q [114:105]
    connect \Y \vaddr_vpn1_match [3]
  end
  attribute \src "cva6_tlb_sv32.v:112.148-112.196"
  cell $eq $eq$cva6_tlb_sv32.v:112$117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \asid_to_be_flushed_i
    connect \B \tags_q [30:22]
    connect \Y $eq$cva6_tlb_sv32.v:112$117_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.148-112.196"
  cell $eq $eq$cva6_tlb_sv32.v:112$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \asid_to_be_flushed_i
    connect \B \tags_q [61:53]
    connect \Y $eq$cva6_tlb_sv32.v:112$144_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.148-112.196"
  cell $eq $eq$cva6_tlb_sv32.v:112$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \asid_to_be_flushed_i
    connect \B \tags_q [92:84]
    connect \Y $eq$cva6_tlb_sv32.v:112$171_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.148-112.196"
  cell $eq $eq$cva6_tlb_sv32.v:112$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \asid_to_be_flushed_i
    connect \B \tags_q [123:115]
    connect \Y $eq$cva6_tlb_sv32.v:112$198_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.30-83.67"
  cell $eq $eq$cva6_tlb_sv32.v:83$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \lu_asid_i
    connect \B \tags_q [30:22]
    connect \Y $eq$cva6_tlb_sv32.v:83$70_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.102-83.135"
  cell $eq $eq$cva6_tlb_sv32.v:83$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \lu_vaddr_i [31:22]
    connect \B \tags_q [21:12]
    connect \Y $eq$cva6_tlb_sv32.v:83$73_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.30-83.67"
  cell $eq $eq$cva6_tlb_sv32.v:83$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \lu_asid_i
    connect \B \tags_q [61:53]
    connect \Y $eq$cva6_tlb_sv32.v:83$77_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.102-83.135"
  cell $eq $eq$cva6_tlb_sv32.v:83$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \lu_vaddr_i [31:22]
    connect \B \tags_q [52:43]
    connect \Y $eq$cva6_tlb_sv32.v:83$80_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.30-83.67"
  cell $eq $eq$cva6_tlb_sv32.v:83$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \lu_asid_i
    connect \B \tags_q [92:84]
    connect \Y $eq$cva6_tlb_sv32.v:83$84_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.102-83.135"
  cell $eq $eq$cva6_tlb_sv32.v:83$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \lu_vaddr_i [31:22]
    connect \B \tags_q [83:74]
    connect \Y $eq$cva6_tlb_sv32.v:83$87_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.30-83.67"
  cell $eq $eq$cva6_tlb_sv32.v:83$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \lu_asid_i
    connect \B \tags_q [123:115]
    connect \Y $eq$cva6_tlb_sv32.v:83$91_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.102-83.135"
  cell $eq $eq$cva6_tlb_sv32.v:83$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \lu_vaddr_i [31:22]
    connect \B \tags_q [114:105]
    connect \Y $eq$cva6_tlb_sv32.v:83$94_Y
  end
  attribute \src "cva6_tlb_sv32.v:84.35-84.68"
  cell $eq $eq$cva6_tlb_sv32.v:84$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \lu_vaddr_i [21:12]
    connect \B \tags_q [11:2]
    connect \Y $eq$cva6_tlb_sv32.v:84$75_Y
  end
  attribute \src "cva6_tlb_sv32.v:84.35-84.68"
  cell $eq $eq$cva6_tlb_sv32.v:84$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \lu_vaddr_i [21:12]
    connect \B \tags_q [42:33]
    connect \Y $eq$cva6_tlb_sv32.v:84$82_Y
  end
  attribute \src "cva6_tlb_sv32.v:84.35-84.68"
  cell $eq $eq$cva6_tlb_sv32.v:84$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \lu_vaddr_i [21:12]
    connect \B \tags_q [73:64]
    connect \Y $eq$cva6_tlb_sv32.v:84$89_Y
  end
  attribute \src "cva6_tlb_sv32.v:84.35-84.68"
  cell $eq $eq$cva6_tlb_sv32.v:84$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \lu_vaddr_i [21:12]
    connect \B \tags_q [104:95]
    connect \Y $eq$cva6_tlb_sv32.v:84$96_Y
  end
  attribute \src "cva6_tlb_sv32.v:108.11-108.60"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:108$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \asid_to_be_flushed_is0
    connect \B \vaddr_to_be_flushed_is0
    connect \Y $logic_and$cva6_tlb_sv32.v:108$105_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.45-110.87"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vaddr_vpn0_match [0]
    connect \B \vaddr_vpn1_match [0]
    connect \Y $logic_and$cva6_tlb_sv32.v:110$106_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.93-110.136"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vaddr_vpn1_match [0]
    connect \B \tags_q [1]
    connect \Y $logic_and$cva6_tlb_sv32.v:110$107_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.17-110.138"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \asid_to_be_flushed_is0
    connect \B $logic_or$cva6_tlb_sv32.v:110$108_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:110$109_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.16-110.167"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:110$109_Y
    connect \B $logic_not$cva6_tlb_sv32.v:112$119_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:110$111_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.45-110.87"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vaddr_vpn0_match [1]
    connect \B \vaddr_vpn1_match [1]
    connect \Y $logic_and$cva6_tlb_sv32.v:110$133_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.93-110.136"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vaddr_vpn1_match [1]
    connect \B \tags_q [32]
    connect \Y $logic_and$cva6_tlb_sv32.v:110$134_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.17-110.138"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \asid_to_be_flushed_is0
    connect \B $logic_or$cva6_tlb_sv32.v:110$135_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:110$136_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.16-110.167"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:110$136_Y
    connect \B $logic_not$cva6_tlb_sv32.v:112$119_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:110$138_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.45-110.87"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vaddr_vpn0_match [2]
    connect \B \vaddr_vpn1_match [2]
    connect \Y $logic_and$cva6_tlb_sv32.v:110$160_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.93-110.136"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vaddr_vpn1_match [2]
    connect \B \tags_q [63]
    connect \Y $logic_and$cva6_tlb_sv32.v:110$161_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.17-110.138"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \asid_to_be_flushed_is0
    connect \B $logic_or$cva6_tlb_sv32.v:110$162_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:110$163_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.16-110.167"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:110$163_Y
    connect \B $logic_not$cva6_tlb_sv32.v:112$119_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:110$165_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.45-110.87"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vaddr_vpn0_match [3]
    connect \B \vaddr_vpn1_match [3]
    connect \Y $logic_and$cva6_tlb_sv32.v:110$187_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.93-110.136"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vaddr_vpn1_match [3]
    connect \B \tags_q [94]
    connect \Y $logic_and$cva6_tlb_sv32.v:110$188_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.17-110.138"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \asid_to_be_flushed_is0
    connect \B $logic_or$cva6_tlb_sv32.v:110$189_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:110$190_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.16-110.167"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:110$192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:110$190_Y
    connect \B $logic_not$cva6_tlb_sv32.v:112$119_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:110$192_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.19-112.142"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_tlb_sv32.v:112$112_Y
    connect \B $logic_or$cva6_tlb_sv32.v:110$108_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:112$116_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.18-112.197"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:112$116_Y
    connect \B $eq$cva6_tlb_sv32.v:112$117_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:112$118_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.17-112.226"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:112$118_Y
    connect \B $logic_not$cva6_tlb_sv32.v:112$119_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:112$120_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.16-112.254"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:112$120_Y
    connect \B \asid_to_be_flushed_i
    connect \Y $logic_and$cva6_tlb_sv32.v:112$122_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.19-112.142"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_tlb_sv32.v:112$139_Y
    connect \B $logic_or$cva6_tlb_sv32.v:110$135_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:112$143_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.18-112.197"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:112$143_Y
    connect \B $eq$cva6_tlb_sv32.v:112$144_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:112$145_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.17-112.226"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:112$145_Y
    connect \B $logic_not$cva6_tlb_sv32.v:112$119_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:112$147_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.16-112.254"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:112$147_Y
    connect \B \asid_to_be_flushed_i
    connect \Y $logic_and$cva6_tlb_sv32.v:112$149_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.19-112.142"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_tlb_sv32.v:112$166_Y
    connect \B $logic_or$cva6_tlb_sv32.v:110$162_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:112$170_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.18-112.197"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:112$170_Y
    connect \B $eq$cva6_tlb_sv32.v:112$171_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:112$172_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.17-112.226"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:112$172_Y
    connect \B $logic_not$cva6_tlb_sv32.v:112$119_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:112$174_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.16-112.254"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:112$174_Y
    connect \B \asid_to_be_flushed_i
    connect \Y $logic_and$cva6_tlb_sv32.v:112$176_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.19-112.142"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_tlb_sv32.v:112$193_Y
    connect \B $logic_or$cva6_tlb_sv32.v:110$189_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:112$197_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.18-112.197"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:112$197_Y
    connect \B $eq$cva6_tlb_sv32.v:112$198_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:112$199_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.17-112.226"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:112$199_Y
    connect \B $logic_not$cva6_tlb_sv32.v:112$119_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:112$201_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.16-112.254"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:112$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:112$201_Y
    connect \B \asid_to_be_flushed_i
    connect \Y $logic_and$cva6_tlb_sv32.v:112$203_Y
  end
  attribute \src "cva6_tlb_sv32.v:114.18-114.69"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:114$124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_tlb_sv32.v:112$112_Y
    connect \B \vaddr_to_be_flushed_is0
    connect \Y $logic_and$cva6_tlb_sv32.v:114$124_Y
  end
  attribute \src "cva6_tlb_sv32.v:114.17-114.124"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:114$126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:114$124_Y
    connect \B $eq$cva6_tlb_sv32.v:112$117_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:114$126_Y
  end
  attribute \src "cva6_tlb_sv32.v:114.16-114.152"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:114$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:114$126_Y
    connect \B \asid_to_be_flushed_i
    connect \Y $logic_and$cva6_tlb_sv32.v:114$128_Y
  end
  attribute \src "cva6_tlb_sv32.v:114.18-114.69"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:114$151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_tlb_sv32.v:112$139_Y
    connect \B \vaddr_to_be_flushed_is0
    connect \Y $logic_and$cva6_tlb_sv32.v:114$151_Y
  end
  attribute \src "cva6_tlb_sv32.v:114.17-114.124"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:114$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:114$151_Y
    connect \B $eq$cva6_tlb_sv32.v:112$144_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:114$153_Y
  end
  attribute \src "cva6_tlb_sv32.v:114.16-114.152"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:114$155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:114$153_Y
    connect \B \asid_to_be_flushed_i
    connect \Y $logic_and$cva6_tlb_sv32.v:114$155_Y
  end
  attribute \src "cva6_tlb_sv32.v:114.18-114.69"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:114$178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_tlb_sv32.v:112$166_Y
    connect \B \vaddr_to_be_flushed_is0
    connect \Y $logic_and$cva6_tlb_sv32.v:114$178_Y
  end
  attribute \src "cva6_tlb_sv32.v:114.17-114.124"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:114$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:114$178_Y
    connect \B $eq$cva6_tlb_sv32.v:112$171_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:114$180_Y
  end
  attribute \src "cva6_tlb_sv32.v:114.16-114.152"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:114$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:114$180_Y
    connect \B \asid_to_be_flushed_i
    connect \Y $logic_and$cva6_tlb_sv32.v:114$182_Y
  end
  attribute \src "cva6_tlb_sv32.v:114.18-114.69"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:114$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_tlb_sv32.v:112$193_Y
    connect \B \vaddr_to_be_flushed_is0
    connect \Y $logic_and$cva6_tlb_sv32.v:114$205_Y
  end
  attribute \src "cva6_tlb_sv32.v:114.17-114.124"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:114$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:114$205_Y
    connect \B $eq$cva6_tlb_sv32.v:112$198_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:114$207_Y
  end
  attribute \src "cva6_tlb_sv32.v:114.16-114.152"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:114$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:114$207_Y
    connect \B \asid_to_be_flushed_i
    connect \Y $logic_and$cva6_tlb_sv32.v:114$209_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.10-83.96"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:83$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tags_q [0]
    connect \B $logic_or$cva6_tlb_sv32.v:83$71_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:83$72_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.9-83.136"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:83$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:83$72_Y
    connect \B $eq$cva6_tlb_sv32.v:83$73_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:83$74_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.10-83.96"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:83$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tags_q [31]
    connect \B $logic_or$cva6_tlb_sv32.v:83$78_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:83$79_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.9-83.136"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:83$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:83$79_Y
    connect \B $eq$cva6_tlb_sv32.v:83$80_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:83$81_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.10-83.96"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:83$86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tags_q [62]
    connect \B $logic_or$cva6_tlb_sv32.v:83$85_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:83$86_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.9-83.136"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:83$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:83$86_Y
    connect \B $eq$cva6_tlb_sv32.v:83$87_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:83$88_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.10-83.96"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:83$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tags_q [93]
    connect \B $logic_or$cva6_tlb_sv32.v:83$92_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:83$93_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.9-83.136"
  cell $logic_and $logic_and$cva6_tlb_sv32.v:83$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:83$93_Y
    connect \B $eq$cva6_tlb_sv32.v:83$94_Y
    connect \Y $logic_and$cva6_tlb_sv32.v:83$95_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.19-112.43"
  cell $logic_not $logic_not$cva6_tlb_sv32.v:112$112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \content_q [5]
    connect \Y $logic_not$cva6_tlb_sv32.v:112$112_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.19-112.43"
  cell $logic_not $logic_not$cva6_tlb_sv32.v:112$139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \content_q [37]
    connect \Y $logic_not$cva6_tlb_sv32.v:112$139_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.19-112.43"
  cell $logic_not $logic_not$cva6_tlb_sv32.v:112$166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \content_q [69]
    connect \Y $logic_not$cva6_tlb_sv32.v:112$166_Y
  end
  attribute \src "cva6_tlb_sv32.v:112.19-112.43"
  cell $logic_not $logic_not$cva6_tlb_sv32.v:112$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \content_q [101]
    connect \Y $logic_not$cva6_tlb_sv32.v:112$193_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.44-110.137"
  cell $logic_or $logic_or$cva6_tlb_sv32.v:110$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:110$106_Y
    connect \B $logic_and$cva6_tlb_sv32.v:110$107_Y
    connect \Y $logic_or$cva6_tlb_sv32.v:110$108_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.44-110.137"
  cell $logic_or $logic_or$cva6_tlb_sv32.v:110$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:110$133_Y
    connect \B $logic_and$cva6_tlb_sv32.v:110$134_Y
    connect \Y $logic_or$cva6_tlb_sv32.v:110$135_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.44-110.137"
  cell $logic_or $logic_or$cva6_tlb_sv32.v:110$162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:110$160_Y
    connect \B $logic_and$cva6_tlb_sv32.v:110$161_Y
    connect \Y $logic_or$cva6_tlb_sv32.v:110$162_Y
  end
  attribute \src "cva6_tlb_sv32.v:110.44-110.137"
  cell $logic_or $logic_or$cva6_tlb_sv32.v:110$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_tlb_sv32.v:110$187_Y
    connect \B $logic_and$cva6_tlb_sv32.v:110$188_Y
    connect \Y $logic_or$cva6_tlb_sv32.v:110$189_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.29-83.95"
  cell $logic_or $logic_or$cva6_tlb_sv32.v:83$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_tlb_sv32.v:83$70_Y
    connect \B \content_q [5]
    connect \Y $logic_or$cva6_tlb_sv32.v:83$71_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.29-83.95"
  cell $logic_or $logic_or$cva6_tlb_sv32.v:83$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_tlb_sv32.v:83$77_Y
    connect \B \content_q [37]
    connect \Y $logic_or$cva6_tlb_sv32.v:83$78_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.29-83.95"
  cell $logic_or $logic_or$cva6_tlb_sv32.v:83$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_tlb_sv32.v:83$84_Y
    connect \B \content_q [69]
    connect \Y $logic_or$cva6_tlb_sv32.v:83$85_Y
  end
  attribute \src "cva6_tlb_sv32.v:83.29-83.95"
  cell $logic_or $logic_or$cva6_tlb_sv32.v:83$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_tlb_sv32.v:83$91_Y
    connect \B \content_q [101]
    connect \Y $logic_or$cva6_tlb_sv32.v:83$92_Y
  end
  attribute \src "cva6_tlb_sv32.v:84.10-84.69"
  cell $logic_or $logic_or$cva6_tlb_sv32.v:84$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tags_q [1]
    connect \B $eq$cva6_tlb_sv32.v:84$75_Y
    connect \Y $logic_or$cva6_tlb_sv32.v:84$76_Y
  end
  attribute \src "cva6_tlb_sv32.v:84.10-84.69"
  cell $logic_or $logic_or$cva6_tlb_sv32.v:84$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tags_q [32]
    connect \B $eq$cva6_tlb_sv32.v:84$82_Y
    connect \Y $logic_or$cva6_tlb_sv32.v:84$83_Y
  end
  attribute \src "cva6_tlb_sv32.v:84.10-84.69"
  cell $logic_or $logic_or$cva6_tlb_sv32.v:84$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tags_q [63]
    connect \B $eq$cva6_tlb_sv32.v:84$89_Y
    connect \Y $logic_or$cva6_tlb_sv32.v:84$90_Y
  end
  attribute \src "cva6_tlb_sv32.v:84.10-84.69"
  cell $logic_or $logic_or$cva6_tlb_sv32.v:84$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tags_q [94]
    connect \B $eq$cva6_tlb_sv32.v:84$96_Y
    connect \Y $logic_or$cva6_tlb_sv32.v:84$97_Y
  end
  attribute \src "cva6_tlb_sv32.v:166.20-166.57"
  cell $not $not$cva6_tlb_sv32.v:166$423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \plru_tree_q [0]
    connect \Y $1\plru_replacement.sv2v_autoblock_6.$for_loop$5[0].sv2v_autoblock_7.en[0:0]$415
  end
  attribute \src "cva6_tlb_sv32.v:166.20-166.57"
  cell $not $not$cva6_tlb_sv32.v:166$436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \plru_tree_q [1]
    connect \Y $not$cva6_tlb_sv32.v:166$436_Y
  end
  attribute \src "cva6_tlb_sv32.v:166.20-166.57"
  cell $not $not$cva6_tlb_sv32.v:166$488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \plru_tree_q [2]
    connect \Y $not$cva6_tlb_sv32.v:166$488_Y
  end
  attribute \src "cva6_tlb_sv32.v:96.34-96.58"
  cell $not $not$cva6_tlb_sv32.v:96$99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \asid_to_be_flushed_i
    connect \Y \asid_to_be_flushed_is0
  end
  attribute \src "cva6_tlb_sv32.v:97.35-97.60"
  cell $not $not$cva6_tlb_sv32.v:97$101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_tlb_sv32.v:112$119_Y
    connect \Y \vaddr_to_be_flushed_is0
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $or $or$cva6_tlb_sv32.v:0$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A $and$cva6_tlb_sv32.v:0$285_Y
    connect \B 1'1
    connect \Y $or$cva6_tlb_sv32.v:0$286_Y
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $or $or$cva6_tlb_sv32.v:0$300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A $and$cva6_tlb_sv32.v:0$299_Y
    connect \B 2'10
    connect \Y $or$cva6_tlb_sv32.v:0$300_Y
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $or $or$cva6_tlb_sv32.v:0$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A $and$cva6_tlb_sv32.v:0$322_Y
    connect \B 1'1
    connect \Y $or$cva6_tlb_sv32.v:0$323_Y
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $or $or$cva6_tlb_sv32.v:0$337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A $and$cva6_tlb_sv32.v:0$336_Y
    connect \B 1'0
    connect \Y $or$cva6_tlb_sv32.v:0$337_Y
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $or $or$cva6_tlb_sv32.v:0$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A $and$cva6_tlb_sv32.v:0$359_Y
    connect \B 1'0
    connect \Y $or$cva6_tlb_sv32.v:0$360_Y
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $or $or$cva6_tlb_sv32.v:0$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 6
    connect \A $and$cva6_tlb_sv32.v:0$373_Y
    connect \B 3'100
    connect \Y $or$cva6_tlb_sv32.v:0$374_Y
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $or $or$cva6_tlb_sv32.v:0$397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A $and$cva6_tlb_sv32.v:0$396_Y
    connect \B 1'0
    connect \Y $or$cva6_tlb_sv32.v:0$397_Y
  end
  attribute \src "cva6_tlb_sv32.v:0.0-0.0"
  cell $or $or$cva6_tlb_sv32.v:0$411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A $and$cva6_tlb_sv32.v:0$410_Y
    connect \B 1'0
    connect \Y $or$cva6_tlb_sv32.v:0$411_Y
  end
  attribute \src "cva6_tlb_sv32.v:173.2-183.6"
  cell $sdff $procdff$1229
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 124'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 124
    connect \CLK \clk_i
    connect \D \tags_n
    connect \Q $auto$async2sync.cc:140:execute$1272
    connect \SRST \rst_ni
  end
  attribute \src "cva6_tlb_sv32.v:173.2-183.6"
  cell $sdff $procdff$1230
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 128
    connect \CLK \clk_i
    connect \D \content_n
    connect \Q $auto$async2sync.cc:140:execute$1274
    connect \SRST \rst_ni
  end
  attribute \src "cva6_tlb_sv32.v:173.2-183.6"
  cell $sdff $procdff$1231
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 6'000000
    parameter \WIDTH 6
    connect \CLK \clk_i
    connect \D \plru_tree_n
    connect \Q $auto$async2sync.cc:140:execute$1276
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$1000
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\lu_hit[1:1]
    connect \S $logic_and$cva6_tlb_sv32.v:83$81_Y
    connect \Y \lu_hit [1]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$1003
    parameter \WIDTH 1
    connect \A \lu_hit [0]
    connect \B $4\lu_hit_o[0:0]
    connect \S $logic_and$cva6_tlb_sv32.v:83$81_Y
    connect \Y $3\lu_hit_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$1006
    parameter \WIDTH 1
    connect \A $1\lu_is_4M_o[0:0]
    connect \B $4\lu_is_4M_o[0:0]
    connect \S $logic_and$cva6_tlb_sv32.v:83$81_Y
    connect \Y $3\lu_is_4M_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$1009
    parameter \WIDTH 32
    connect \A $1\lu_content_o[31:0]
    connect \B $4\lu_content_o[31:0]
    connect \S $logic_and$cva6_tlb_sv32.v:83$81_Y
    connect \Y $3\lu_content_o[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$1013
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_tlb_sv32.v:84$76_Y
    connect \Y $2\lu_hit[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$1025
    parameter \WIDTH 32
    connect \A 0
    connect \B \content_q [31:0]
    connect \S $logic_or$cva6_tlb_sv32.v:84$76_Y
    connect \Y $2\lu_content_o[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$1031
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \tags_q [1]
    connect \S $logic_or$cva6_tlb_sv32.v:84$76_Y
    connect \Y $2\lu_is_4M_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$1036
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\lu_hit[0:0]
    connect \S $logic_and$cva6_tlb_sv32.v:83$74_Y
    connect \Y \lu_hit [0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$1042
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\lu_is_4M_o[0:0]
    connect \S $logic_and$cva6_tlb_sv32.v:83$74_Y
    connect \Y $1\lu_is_4M_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$1045
    parameter \WIDTH 32
    connect \A 0
    connect \B $2\lu_content_o[31:0]
    connect \S $logic_and$cva6_tlb_sv32.v:83$74_Y
    connect \Y $1\lu_content_o[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:135.10-135.33|cva6_tlb_sv32.v:135.6-144.9"
  cell $mux $procmux$547
    parameter \WIDTH 6
    connect \A $3\plru_tree_n[5:0]
    connect \B $or$cva6_tlb_sv32.v:0$411_Y
    connect \S $and$cva6_tlb_sv32.v:135$375_Y
    connect \Y \plru_tree_n
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:135.10-135.33|cva6_tlb_sv32.v:135.6-144.9"
  cell $mux $procmux$574
    parameter \WIDTH 6
    connect \A $2\plru_tree_n[5:0]
    connect \B $or$cva6_tlb_sv32.v:0$374_Y
    connect \S $and$cva6_tlb_sv32.v:135$338_Y
    connect \Y $3\plru_tree_n[5:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:135.10-135.33|cva6_tlb_sv32.v:135.6-144.9"
  cell $mux $procmux$601
    parameter \WIDTH 6
    connect \A $1\plru_tree_n[5:0]
    connect \B $or$cva6_tlb_sv32.v:0$337_Y
    connect \S $and$cva6_tlb_sv32.v:135$301_Y
    connect \Y $2\plru_tree_n[5:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:135.10-135.33|cva6_tlb_sv32.v:135.6-144.9"
  cell $mux $procmux$628
    parameter \WIDTH 6
    connect \A \plru_tree_q
    connect \B $or$cva6_tlb_sv32.v:0$300_Y
    connect \S $and$cva6_tlb_sv32.v:135$264_Y
    connect \Y $1\plru_tree_n[5:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:117.15-117.43|cva6_tlb_sv32.v:117.11-120.9"
  cell $mux $procmux$652
    parameter \WIDTH 32
    connect \A \content_q [127:96]
    connect \B \update_i [31:0]
    connect \S $and$cva6_tlb_sv32.v:117$210_Y
    connect \Y $8\content_n[127:96]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:117.15-117.43|cva6_tlb_sv32.v:117.11-120.9"
  cell $mux $procmux$658
    parameter \WIDTH 31
    connect \A \tags_q [123:93]
    connect \B { \update_i [40:32] \update_i [60:41] \update_i [61] 1'1 }
    connect \S $and$cva6_tlb_sv32.v:117$210_Y
    connect \Y $24\tags_n[123:93]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:107.10-107.17|cva6_tlb_sv32.v:107.6-120.9"
  cell $mux $procmux$664
    parameter \WIDTH 30
    connect \A $24\tags_n[123:93] [30:1]
    connect \B \tags_q [123:94]
    connect \S \flush_i
    connect \Y \tags_n [123:94]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:112.16-112.254|cva6_tlb_sv32.v:112.12-115.30"
  cell $mux $procmux$668
    parameter \WIDTH 1
    connect \A $23\tags_n[93:93]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:112$203_Y
    connect \Y $22\tags_n[93:93]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:110.16-110.167|cva6_tlb_sv32.v:110.12-115.30"
  cell $mux $procmux$680
    parameter \WIDTH 1
    connect \A $22\tags_n[93:93]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:110$192_Y
    connect \Y $21\tags_n[93:93]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:108.11-108.60|cva6_tlb_sv32.v:108.7-115.30"
  cell $mux $procmux$689
    parameter \WIDTH 1
    connect \A $21\tags_n[93:93]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:108$105_Y
    connect \Y $20\tags_n[93:93]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:114.16-114.152|cva6_tlb_sv32.v:114.12-115.30"
  cell $mux $procmux$695
    parameter \WIDTH 1
    connect \A \tags_q [93]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:114$209_Y
    connect \Y $23\tags_n[93:93]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:107.10-107.17|cva6_tlb_sv32.v:107.6-120.9"
  cell $mux $procmux$709
    parameter \WIDTH 32
    connect \A $8\content_n[127:96]
    connect \B \content_q [127:96]
    connect \S \flush_i
    connect \Y \content_n [127:96]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:107.10-107.17|cva6_tlb_sv32.v:107.6-120.9"
  cell $mux $procmux$712
    parameter \WIDTH 1
    connect \A $24\tags_n[123:93] [0]
    connect \B $20\tags_n[93:93]
    connect \S \flush_i
    connect \Y \tags_n [93]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:117.15-117.43|cva6_tlb_sv32.v:117.11-120.9"
  cell $mux $procmux$715
    parameter \WIDTH 32
    connect \A \content_q [95:64]
    connect \B \update_i [31:0]
    connect \S $and$cva6_tlb_sv32.v:117$183_Y
    connect \Y $6\content_n[95:64]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:117.15-117.43|cva6_tlb_sv32.v:117.11-120.9"
  cell $mux $procmux$721
    parameter \WIDTH 31
    connect \A \tags_q [92:62]
    connect \B { \update_i [40:32] \update_i [60:41] \update_i [61] 1'1 }
    connect \S $and$cva6_tlb_sv32.v:117$183_Y
    connect \Y $18\tags_n[92:62]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:107.10-107.17|cva6_tlb_sv32.v:107.6-120.9"
  cell $mux $procmux$727
    parameter \WIDTH 30
    connect \A $18\tags_n[92:62] [30:1]
    connect \B \tags_q [92:63]
    connect \S \flush_i
    connect \Y \tags_n [92:63]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:112.16-112.254|cva6_tlb_sv32.v:112.12-115.30"
  cell $mux $procmux$731
    parameter \WIDTH 1
    connect \A $17\tags_n[62:62]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:112$176_Y
    connect \Y $16\tags_n[62:62]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:110.16-110.167|cva6_tlb_sv32.v:110.12-115.30"
  cell $mux $procmux$743
    parameter \WIDTH 1
    connect \A $16\tags_n[62:62]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:110$165_Y
    connect \Y $15\tags_n[62:62]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:108.11-108.60|cva6_tlb_sv32.v:108.7-115.30"
  cell $mux $procmux$752
    parameter \WIDTH 1
    connect \A $15\tags_n[62:62]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:108$105_Y
    connect \Y $14\tags_n[62:62]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:114.16-114.152|cva6_tlb_sv32.v:114.12-115.30"
  cell $mux $procmux$758
    parameter \WIDTH 1
    connect \A \tags_q [62]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:114$182_Y
    connect \Y $17\tags_n[62:62]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:107.10-107.17|cva6_tlb_sv32.v:107.6-120.9"
  cell $mux $procmux$772
    parameter \WIDTH 32
    connect \A $6\content_n[95:64]
    connect \B \content_q [95:64]
    connect \S \flush_i
    connect \Y \content_n [95:64]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:107.10-107.17|cva6_tlb_sv32.v:107.6-120.9"
  cell $mux $procmux$775
    parameter \WIDTH 1
    connect \A $18\tags_n[92:62] [0]
    connect \B $14\tags_n[62:62]
    connect \S \flush_i
    connect \Y \tags_n [62]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:117.15-117.43|cva6_tlb_sv32.v:117.11-120.9"
  cell $mux $procmux$778
    parameter \WIDTH 32
    connect \A \content_q [63:32]
    connect \B \update_i [31:0]
    connect \S $and$cva6_tlb_sv32.v:117$156_Y
    connect \Y $4\content_n[63:32]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:117.15-117.43|cva6_tlb_sv32.v:117.11-120.9"
  cell $mux $procmux$784
    parameter \WIDTH 31
    connect \A \tags_q [61:31]
    connect \B { \update_i [40:32] \update_i [60:41] \update_i [61] 1'1 }
    connect \S $and$cva6_tlb_sv32.v:117$156_Y
    connect \Y $12\tags_n[61:31]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:107.10-107.17|cva6_tlb_sv32.v:107.6-120.9"
  cell $mux $procmux$790
    parameter \WIDTH 30
    connect \A $12\tags_n[61:31] [30:1]
    connect \B \tags_q [61:32]
    connect \S \flush_i
    connect \Y \tags_n [61:32]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:112.16-112.254|cva6_tlb_sv32.v:112.12-115.30"
  cell $mux $procmux$794
    parameter \WIDTH 1
    connect \A $11\tags_n[31:31]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:112$149_Y
    connect \Y $10\tags_n[31:31]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:110.16-110.167|cva6_tlb_sv32.v:110.12-115.30"
  cell $mux $procmux$806
    parameter \WIDTH 1
    connect \A $10\tags_n[31:31]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:110$138_Y
    connect \Y $9\tags_n[31:31]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:108.11-108.60|cva6_tlb_sv32.v:108.7-115.30"
  cell $mux $procmux$815
    parameter \WIDTH 1
    connect \A $9\tags_n[31:31]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:108$105_Y
    connect \Y $8\tags_n[31:31]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:114.16-114.152|cva6_tlb_sv32.v:114.12-115.30"
  cell $mux $procmux$821
    parameter \WIDTH 1
    connect \A \tags_q [31]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:114$155_Y
    connect \Y $11\tags_n[31:31]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:107.10-107.17|cva6_tlb_sv32.v:107.6-120.9"
  cell $mux $procmux$835
    parameter \WIDTH 32
    connect \A $4\content_n[63:32]
    connect \B \content_q [63:32]
    connect \S \flush_i
    connect \Y \content_n [63:32]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:107.10-107.17|cva6_tlb_sv32.v:107.6-120.9"
  cell $mux $procmux$838
    parameter \WIDTH 1
    connect \A $12\tags_n[61:31] [0]
    connect \B $8\tags_n[31:31]
    connect \S \flush_i
    connect \Y \tags_n [31]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:117.15-117.43|cva6_tlb_sv32.v:117.11-120.9"
  cell $mux $procmux$841
    parameter \WIDTH 32
    connect \A \content_q [31:0]
    connect \B \update_i [31:0]
    connect \S $and$cva6_tlb_sv32.v:117$129_Y
    connect \Y $2\content_n[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:117.15-117.43|cva6_tlb_sv32.v:117.11-120.9"
  cell $mux $procmux$847
    parameter \WIDTH 31
    connect \A \tags_q [30:0]
    connect \B { \update_i [40:32] \update_i [60:41] \update_i [61] 1'1 }
    connect \S $and$cva6_tlb_sv32.v:117$129_Y
    connect \Y $6\tags_n[30:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:107.10-107.17|cva6_tlb_sv32.v:107.6-120.9"
  cell $mux $procmux$853
    parameter \WIDTH 30
    connect \A $6\tags_n[30:0] [30:1]
    connect \B \tags_q [30:1]
    connect \S \flush_i
    connect \Y \tags_n [30:1]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:112.16-112.254|cva6_tlb_sv32.v:112.12-115.30"
  cell $mux $procmux$857
    parameter \WIDTH 1
    connect \A $5\tags_n[0:0]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:112$122_Y
    connect \Y $4\tags_n[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:110.16-110.167|cva6_tlb_sv32.v:110.12-115.30"
  cell $mux $procmux$869
    parameter \WIDTH 1
    connect \A $4\tags_n[0:0]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:110$111_Y
    connect \Y $3\tags_n[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:108.11-108.60|cva6_tlb_sv32.v:108.7-115.30"
  cell $mux $procmux$878
    parameter \WIDTH 1
    connect \A $3\tags_n[0:0]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:108$105_Y
    connect \Y $2\tags_n[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:114.16-114.152|cva6_tlb_sv32.v:114.12-115.30"
  cell $mux $procmux$884
    parameter \WIDTH 1
    connect \A \tags_q [0]
    connect \B 1'0
    connect \S $logic_and$cva6_tlb_sv32.v:114$128_Y
    connect \Y $5\tags_n[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:107.10-107.17|cva6_tlb_sv32.v:107.6-120.9"
  cell $mux $procmux$898
    parameter \WIDTH 32
    connect \A $2\content_n[31:0]
    connect \B \content_q [31:0]
    connect \S \flush_i
    connect \Y \content_n [31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:107.10-107.17|cva6_tlb_sv32.v:107.6-120.9"
  cell $mux $procmux$901
    parameter \WIDTH 1
    connect \A $6\tags_n[30:0] [0]
    connect \B $2\tags_n[0:0]
    connect \S \flush_i
    connect \Y \tags_n [0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$905
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_tlb_sv32.v:84$97_Y
    connect \Y $8\lu_hit[3:3]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$911
    parameter \WIDTH 1
    connect \A $5\lu_hit_o[0:0]
    connect \B 1'1
    connect \S $logic_or$cva6_tlb_sv32.v:84$97_Y
    connect \Y $8\lu_hit_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$917
    parameter \WIDTH 32
    connect \A $5\lu_content_o[31:0]
    connect \B \content_q [127:96]
    connect \S $logic_or$cva6_tlb_sv32.v:84$97_Y
    connect \Y $8\lu_content_o[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$923
    parameter \WIDTH 1
    connect \A $5\lu_is_4M_o[0:0]
    connect \B \tags_q [94]
    connect \S $logic_or$cva6_tlb_sv32.v:84$97_Y
    connect \Y $8\lu_is_4M_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$928
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $8\lu_hit[3:3]
    connect \S $logic_and$cva6_tlb_sv32.v:83$95_Y
    connect \Y \lu_hit [3]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$931
    parameter \WIDTH 1
    connect \A $5\lu_hit_o[0:0]
    connect \B $8\lu_hit_o[0:0]
    connect \S $logic_and$cva6_tlb_sv32.v:83$95_Y
    connect \Y \lu_hit_o
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$934
    parameter \WIDTH 1
    connect \A $5\lu_is_4M_o[0:0]
    connect \B $8\lu_is_4M_o[0:0]
    connect \S $logic_and$cva6_tlb_sv32.v:83$95_Y
    connect \Y \lu_is_4M_o
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$937
    parameter \WIDTH 32
    connect \A $5\lu_content_o[31:0]
    connect \B $8\lu_content_o[31:0]
    connect \S $logic_and$cva6_tlb_sv32.v:83$95_Y
    connect \Y \lu_content_o
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$941
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_tlb_sv32.v:84$90_Y
    connect \Y $6\lu_hit[2:2]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$947
    parameter \WIDTH 1
    connect \A $3\lu_hit_o[0:0]
    connect \B 1'1
    connect \S $logic_or$cva6_tlb_sv32.v:84$90_Y
    connect \Y $6\lu_hit_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$953
    parameter \WIDTH 32
    connect \A $3\lu_content_o[31:0]
    connect \B \content_q [95:64]
    connect \S $logic_or$cva6_tlb_sv32.v:84$90_Y
    connect \Y $6\lu_content_o[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$959
    parameter \WIDTH 1
    connect \A $3\lu_is_4M_o[0:0]
    connect \B \tags_q [63]
    connect \S $logic_or$cva6_tlb_sv32.v:84$90_Y
    connect \Y $6\lu_is_4M_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$964
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $6\lu_hit[2:2]
    connect \S $logic_and$cva6_tlb_sv32.v:83$88_Y
    connect \Y \lu_hit [2]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$967
    parameter \WIDTH 1
    connect \A $3\lu_hit_o[0:0]
    connect \B $6\lu_hit_o[0:0]
    connect \S $logic_and$cva6_tlb_sv32.v:83$88_Y
    connect \Y $5\lu_hit_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$970
    parameter \WIDTH 1
    connect \A $3\lu_is_4M_o[0:0]
    connect \B $6\lu_is_4M_o[0:0]
    connect \S $logic_and$cva6_tlb_sv32.v:83$88_Y
    connect \Y $5\lu_is_4M_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:83.9-83.136|cva6_tlb_sv32.v:83.5-89.9"
  cell $mux $procmux$973
    parameter \WIDTH 32
    connect \A $3\lu_content_o[31:0]
    connect \B $6\lu_content_o[31:0]
    connect \S $logic_and$cva6_tlb_sv32.v:83$88_Y
    connect \Y $5\lu_content_o[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$977
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_tlb_sv32.v:84$83_Y
    connect \Y $4\lu_hit[1:1]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$983
    parameter \WIDTH 1
    connect \A \lu_hit [0]
    connect \B 1'1
    connect \S $logic_or$cva6_tlb_sv32.v:84$83_Y
    connect \Y $4\lu_hit_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$989
    parameter \WIDTH 32
    connect \A $1\lu_content_o[31:0]
    connect \B \content_q [63:32]
    connect \S $logic_or$cva6_tlb_sv32.v:84$83_Y
    connect \Y $4\lu_content_o[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_tlb_sv32.v:84.10-84.69|cva6_tlb_sv32.v:84.6-89.9"
  cell $mux $procmux$995
    parameter \WIDTH 1
    connect \A $1\lu_is_4M_o[0:0]
    connect \B \tags_q [32]
    connect \S $logic_or$cva6_tlb_sv32.v:84$83_Y
    connect \Y $4\lu_is_4M_o[0:0]
  end
  attribute \src "cva6_tlb_sv32.v:97.37-97.59"
  cell $reduce_or $reduce_or$cva6_tlb_sv32.v:97$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vaddr_to_be_flushed_i
    connect \Y $logic_not$cva6_tlb_sv32.v:112$119_Y
  end
  connect \cdata { \update_i [40:32] \update_i [60:41] \update_i [61] 1'1 }
  connect \content_q_0 \content_q [31:0]
  connect \content_q_1 \content_q [63:32]
  connect \content_q_2 \content_q [95:64]
  connect \content_q_3 \content_q [127:96]
  connect \plru_replacement.sv2v_autoblock_3.i 4
  connect \plru_replacement.sv2v_autoblock_6.i 4
  connect \port_content_q_o \content_q
  connect \port_replace_en_o { \plru_replacement.sv2v_autoblock_6.$for_loop$5[3].sv2v_autoblock_7.en \plru_replacement.sv2v_autoblock_6.$for_loop$5[2].sv2v_autoblock_7.en \plru_replacement.sv2v_autoblock_6.$for_loop$5[1].sv2v_autoblock_7.en \plru_replacement.sv2v_autoblock_6.$for_loop$5[0].sv2v_autoblock_7.en }
  connect \port_tags_q_o \tags_q
  connect \replace_en { \plru_replacement.sv2v_autoblock_6.$for_loop$5[3].sv2v_autoblock_7.en \plru_replacement.sv2v_autoblock_6.$for_loop$5[2].sv2v_autoblock_7.en \plru_replacement.sv2v_autoblock_6.$for_loop$5[1].sv2v_autoblock_7.en \plru_replacement.sv2v_autoblock_6.$for_loop$5[0].sv2v_autoblock_7.en }
  connect \tags_q_0 \tags_q [30:0]
  connect \tags_q_1 \tags_q [61:31]
  connect \tags_q_2 \tags_q [92:62]
  connect \tags_q_3 \tags_q [123:93]
  connect \tdata \update_i [30:0]
  connect \translation.sv2v_autoblock_1.i 4
  connect \update_flush.sv2v_autoblock_2.i 4
  connect \vpn0 \lu_vaddr_i [21:12]
  connect \vpn1 \lu_vaddr_i [31:22]
end
attribute \keep 1
attribute \hdlname "\\tlb_tb"
attribute \dynports 1
attribute \top 1
attribute \src "cva6_tlb_equiv.v:3.5-163.14"
module \tlb_tb
  parameter \TLB_ENTRIES 4
  parameter \ASID_WIDTH 1
  attribute \src "cva6_tlb_equiv.v:148.5-161.8"
  wire $0$formal$cva6_tlb_equiv.v:153$8_CHECK[0:0]$17
  attribute \src "cva6_tlb_equiv.v:148.5-161.8"
  wire $0$formal$cva6_tlb_equiv.v:153$8_EN[0:0]$18
  attribute \src "cva6_tlb_equiv.v:148.5-161.8"
  wire $0$formal$cva6_tlb_equiv.v:157$9_CHECK[0:0]$19
  attribute \src "cva6_tlb_equiv.v:148.5-161.8"
  wire $0$formal$cva6_tlb_equiv.v:157$9_EN[0:0]$20
  attribute \src "cva6_tlb_equiv.v:148.5-161.8"
  wire $0$formal$cva6_tlb_equiv.v:158$10_CHECK[0:0]$21
  attribute \src "cva6_tlb_equiv.v:148.5-161.8"
  wire width 8 $0\counter[7:0]
  wire $auto$rtlil.cc:2817:Anyseq$1279
  wire $auto$rtlil.cc:2817:Anyseq$1281
  wire $auto$rtlil.cc:2817:Anyseq$1283
  attribute \src "cva6_tlb_equiv.v:153.21-153.33"
  wire $eq$cva6_tlb_equiv.v:153$26_Y
  attribute \src "cva6_tlb_equiv.v:154.20-154.39"
  wire $eq$cva6_tlb_equiv.v:154$28_Y
  attribute \src "cva6_tlb_equiv.v:158.20-158.54"
  wire $eq$cva6_tlb_equiv.v:158$29_Y
  attribute \src "cva6_tlb_equiv.v:159.20-159.48"
  wire $eq$cva6_tlb_equiv.v:159$30_Y
  attribute \src "cva6_tlb_equiv.v:0.0-0.0"
  wire $formal$cva6_tlb_equiv.v:157$9_CHECK
  attribute \init 1'0
  attribute \src "cva6_tlb_equiv.v:0.0-0.0"
  wire $formal$cva6_tlb_equiv.v:157$9_EN
  attribute \src "cva6_tlb_equiv.v:0.0-0.0"
  wire $formal$cva6_tlb_equiv.v:158$10_CHECK
  attribute \src "cva6_tlb_equiv.v:150.21-150.32"
  wire $gt$cva6_tlb_equiv.v:150$24_Y
  attribute \src "cva6_tlb_equiv.v:150.13-150.32"
  wire $logic_and$cva6_tlb_equiv.v:150$25_Y
  attribute \src "cva6_tlb_equiv.v:153.13-153.33"
  wire $logic_and$cva6_tlb_equiv.v:153$27_Y
  attribute \src "cva6_tlb_equiv.v:4.15-4.18"
  wire input 1 \clk
  attribute \init 8'00000000
  attribute \src "cva6_tlb_equiv.v:8.19-8.26"
  wire width 8 \counter
  attribute \src "cva6_tlb_equiv.v:87.33-87.59"
  wire \de_io_asid_to_be_flushed_i
  attribute \src "cva6_tlb_equiv.v:106.41-106.56"
  wire width 128 \de_io_content_q
  attribute \src "cva6_tlb_equiv.v:58.14-58.27"
  wire \de_io_flush_i
  attribute \src "cva6_tlb_equiv.v:68.14-68.31"
  wire \de_io_lu_access_i
  attribute \src "cva6_tlb_equiv.v:73.33-73.48"
  wire \de_io_lu_asid_i
  attribute \src "cva6_tlb_equiv.v:84.21-84.39"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_lu_content_o
  attribute \src "cva6_tlb_equiv.v:100.14-100.28"
  attribute \unused_bits "0"
  wire \de_io_lu_hit_o
  attribute \src "cva6_tlb_equiv.v:98.14-98.30"
  attribute \unused_bits "0"
  wire \de_io_lu_is_4M_o
  attribute \src "cva6_tlb_equiv.v:78.21-78.37"
  wire width 32 \de_io_lu_vaddr_i
  attribute \src "cva6_tlb_equiv.v:107.32-107.48"
  wire width 4 \de_io_replace_en
  attribute \src "cva6_tlb_equiv.v:105.41-105.53"
  wire width 124 \de_io_tags_q
  attribute \src "cva6_tlb_equiv.v:63.21-63.35"
  wire width 63 \de_io_update_i
  attribute \src "cva6_tlb_equiv.v:92.21-92.48"
  wire width 32 \de_io_vaddr_to_be_flushed_i
  attribute \init 1'1
  attribute \src "cva6_tlb_equiv.v:9.13-9.17"
  wire \init
  attribute \src "cva6_tlb_equiv.v:88.33-88.59"
  wire \mo_io_asid_to_be_flushed_i
  attribute \src "cva6_tlb_equiv.v:104.41-104.56"
  wire width 128 \mo_io_content_q
  attribute \src "cva6_tlb_equiv.v:59.14-59.27"
  wire \mo_io_flush_i
  attribute \src "cva6_tlb_equiv.v:69.14-69.31"
  wire \mo_io_lu_access_i
  attribute \src "cva6_tlb_equiv.v:74.33-74.48"
  wire \mo_io_lu_asid_i
  attribute \src "cva6_tlb_equiv.v:85.21-85.39"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \mo_io_lu_content_o
  attribute \src "cva6_tlb_equiv.v:101.14-101.28"
  attribute \unused_bits "0"
  wire \mo_io_lu_hit_o
  attribute \src "cva6_tlb_equiv.v:99.14-99.30"
  attribute \unused_bits "0"
  wire \mo_io_lu_is_4M_o
  attribute \src "cva6_tlb_equiv.v:79.21-79.37"
  wire width 32 \mo_io_lu_vaddr_i
  attribute \src "cva6_tlb_equiv.v:103.41-103.53"
  wire width 124 \mo_io_tags_q
  attribute \src "cva6_tlb_equiv.v:64.21-64.35"
  wire width 63 \mo_io_update_i
  attribute \src "cva6_tlb_equiv.v:93.21-93.48"
  wire width 32 \mo_io_vaddr_to_be_flushed_i
  attribute \init 1'0
  attribute \src "cva6_tlb_equiv.v:111.21-111.26"
  wire \reset
  attribute \src "cva6_tlb_equiv.v:89.32-89.58"
  wire \tb_io_asid_to_be_flushed_i
  attribute \src "cva6_tlb_equiv.v:60.26-60.39"
  wire \tb_io_flush_i
  attribute \src "cva6_tlb_equiv.v:70.26-70.43"
  wire \tb_io_lu_access_i
  attribute \src "cva6_tlb_equiv.v:75.45-75.60"
  wire \tb_io_lu_asid_i
  attribute \src "cva6_tlb_equiv.v:80.33-80.49"
  wire width 32 \tb_io_lu_vaddr_i
  attribute \src "cva6_tlb_equiv.v:65.33-65.47"
  wire width 63 \tb_io_update_i
  attribute \src "cva6_tlb_equiv.v:94.20-94.47"
  wire width 32 \tb_io_vaddr_to_be_flushed_i
  attribute \src "cva6_tlb_equiv.v:149.20-149.31"
  cell $add $add$cva6_tlb_equiv.v:149$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \counter
    connect \B 1'1
    connect \Y $0\counter[7:0]
  end
  attribute \reg "tb_io_flush_i"
  attribute \src "cva6_tlb_equiv.v:0.0-0.0"
  cell $anyseq $anyseq$11
    parameter \WIDTH 1
    connect \Y \de_io_flush_i
  end
  attribute \reg "tb_io_update_i"
  attribute \src "cva6_tlb_equiv.v:0.0-0.0"
  cell $anyseq $anyseq$12
    parameter \WIDTH 63
    connect \Y \de_io_update_i
  end
  attribute \reg "tb_io_lu_access_i"
  attribute \src "cva6_tlb_equiv.v:0.0-0.0"
  cell $anyseq $anyseq$13
    parameter \WIDTH 1
    connect \Y \de_io_lu_access_i
  end
  attribute \reg "tb_io_lu_asid_i"
  attribute \src "cva6_tlb_equiv.v:0.0-0.0"
  cell $anyseq $anyseq$14
    parameter \WIDTH 1
    connect \Y \de_io_lu_asid_i
  end
  attribute \reg "tb_io_lu_vaddr_i"
  attribute \src "cva6_tlb_equiv.v:0.0-0.0"
  cell $anyseq $anyseq$15
    parameter \WIDTH 32
    connect \Y \de_io_lu_vaddr_i
  end
  attribute \src "cva6_tlb_equiv.v:157.25-158.55"
  cell $assert $assert$cva6_tlb_equiv.v:157$32
    connect \A $formal$cva6_tlb_equiv.v:157$9_CHECK
    connect \EN $formal$cva6_tlb_equiv.v:157$9_EN
  end
  attribute \src "cva6_tlb_equiv.v:158.56-159.49"
  cell $assert $assert$cva6_tlb_equiv.v:158$33
    connect \A $formal$cva6_tlb_equiv.v:158$10_CHECK
    connect \EN $formal$cva6_tlb_equiv.v:157$9_EN
  end
  attribute \src "cva6_tlb_equiv.v:153.40-154.40"
  cell $assume $assume$cva6_tlb_equiv.v:153$31
    connect \A $0$formal$cva6_tlb_equiv.v:153$8_CHECK[0:0]$17
    connect \EN $0$formal$cva6_tlb_equiv.v:153$8_EN[0:0]$18
  end
  attribute \src "cva6_tlb_equiv.v:148.5-161.8"
  cell $dffe $auto$opt_dff.cc:764:run$1284
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN $logic_and$cva6_tlb_equiv.v:150$25_Y
    connect \Q \reset
  end
  attribute \src "cva6_tlb_equiv.v:148.5-161.8"
  cell $dffe $auto$opt_dff.cc:764:run$1285
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_tlb_equiv.v:153$27_Y
    connect \Q \init
  end
  cell $anyseq $auto$setundef.cc:501:execute$1278
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$1279
  end
  cell $anyseq $auto$setundef.cc:501:execute$1280
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$1281
  end
  cell $anyseq $auto$setundef.cc:501:execute$1282
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$1283
  end
  attribute \src "cva6_tlb_equiv.v:153.21-153.33"
  cell $eq $eq$cva6_tlb_equiv.v:153$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'11
    connect \Y $eq$cva6_tlb_equiv.v:153$26_Y
  end
  attribute \src "cva6_tlb_equiv.v:154.20-154.39"
  cell $logic_not $eq$cva6_tlb_equiv.v:154$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 63
    parameter \Y_WIDTH 1
    connect \A \de_io_update_i
    connect \Y $eq$cva6_tlb_equiv.v:154$28_Y
  end
  attribute \src "cva6_tlb_equiv.v:158.20-158.54"
  cell $eq $eq$cva6_tlb_equiv.v:158$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 0
    parameter \B_WIDTH 128
    parameter \Y_WIDTH 1
    connect \A \mo_io_content_q
    connect \B \de_io_content_q
    connect \Y $eq$cva6_tlb_equiv.v:158$29_Y
  end
  attribute \src "cva6_tlb_equiv.v:159.20-159.48"
  cell $eq $eq$cva6_tlb_equiv.v:159$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 124
    parameter \B_SIGNED 0
    parameter \B_WIDTH 124
    parameter \Y_WIDTH 1
    connect \A \mo_io_tags_q
    connect \B \de_io_tags_q
    connect \Y $eq$cva6_tlb_equiv.v:159$30_Y
  end
  attribute \src "cva6_tlb_equiv.v:150.21-150.32"
  cell $gt $gt$cva6_tlb_equiv.v:150$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 1'1
    connect \Y $gt$cva6_tlb_equiv.v:150$24_Y
  end
  attribute \src "cva6_tlb_equiv.v:150.13-150.32"
  cell $logic_and $logic_and$cva6_tlb_equiv.v:150$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $gt$cva6_tlb_equiv.v:150$24_Y
    connect \Y $logic_and$cva6_tlb_equiv.v:150$25_Y
  end
  attribute \src "cva6_tlb_equiv.v:153.13-153.33"
  cell $logic_and $logic_and$cva6_tlb_equiv.v:153$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $eq$cva6_tlb_equiv.v:153$26_Y
    connect \Y $logic_and$cva6_tlb_equiv.v:153$27_Y
  end
  attribute \src "cva6_tlb_equiv.v:148.5-161.8"
  cell $dff $procdff$1251
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\counter[7:0]
    connect \Q \counter
  end
  attribute \src "cva6_tlb_equiv.v:148.5-161.8"
  cell $dff $procdff$1254
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_tlb_equiv.v:157$9_CHECK[0:0]$19
    connect \Q $formal$cva6_tlb_equiv.v:157$9_CHECK
  end
  attribute \src "cva6_tlb_equiv.v:148.5-161.8"
  cell $dff $procdff$1255
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_tlb_equiv.v:157$9_EN[0:0]$20
    connect \Q $formal$cva6_tlb_equiv.v:157$9_EN
  end
  attribute \src "cva6_tlb_equiv.v:148.5-161.8"
  cell $dff $procdff$1256
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_tlb_equiv.v:158$10_CHECK[0:0]$21
    connect \Q $formal$cva6_tlb_equiv.v:158$10_CHECK
  end
  attribute \src "cva6_tlb_equiv.v:153.13-153.33|cva6_tlb_equiv.v:153.9-156.12"
  cell $mux $procmux$1133
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_tlb_equiv.v:153$27_Y
    connect \Y $0$formal$cva6_tlb_equiv.v:153$8_EN[0:0]$18
  end
  attribute \src "cva6_tlb_equiv.v:153.13-153.33|cva6_tlb_equiv.v:153.9-156.12"
  cell $mux $procmux$1135
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$1279
    connect \B $eq$cva6_tlb_equiv.v:154$28_Y
    connect \S $logic_and$cva6_tlb_equiv.v:153$27_Y
    connect \Y $0$formal$cva6_tlb_equiv.v:153$8_CHECK[0:0]$17
  end
  attribute \src "cva6_tlb_equiv.v:157.13-157.18|cva6_tlb_equiv.v:157.9-160.12"
  cell $mux $procmux$1137
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \reset
    connect \Y $0$formal$cva6_tlb_equiv.v:157$9_EN[0:0]$20
  end
  attribute \src "cva6_tlb_equiv.v:157.13-157.18|cva6_tlb_equiv.v:157.9-160.12"
  cell $mux $procmux$1139
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$1281
    connect \B $eq$cva6_tlb_equiv.v:158$29_Y
    connect \S \reset
    connect \Y $0$formal$cva6_tlb_equiv.v:157$9_CHECK[0:0]$19
  end
  attribute \src "cva6_tlb_equiv.v:157.13-157.18|cva6_tlb_equiv.v:157.9-160.12"
  cell $mux $procmux$1143
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$1283
    connect \B $eq$cva6_tlb_equiv.v:159$30_Y
    connect \S \reset
    connect \Y $0$formal$cva6_tlb_equiv.v:158$10_CHECK[0:0]$21
  end
  attribute \module_not_derived 1
  attribute \src "cva6_tlb_equiv.v:128.24-145.10"
  cell \cva6_tlb_model \model
    connect \asid_to_be_flushed_i 1'0
    connect \clk_i \clk
    connect \flush_i \de_io_flush_i
    connect \lu_access_i \de_io_lu_access_i
    connect \lu_asid_i \de_io_lu_asid_i
    connect \lu_content_o \mo_io_lu_content_o
    connect \lu_hit_o \mo_io_lu_hit_o
    connect \lu_is_4M_o \mo_io_lu_is_4M_o
    connect \lu_vaddr_i \de_io_lu_vaddr_i
    connect \port_io_content_q \mo_io_content_q
    connect \port_io_replace_en \de_io_replace_en
    connect \port_io_tags_q \mo_io_tags_q
    connect \rst_ni \reset
    connect \update_i \de_io_update_i
    connect \vaddr_to_be_flushed_i 0
  end
  attribute \module_not_derived 1
  attribute \src "cva6_tlb_equiv.v:109.23-126.10"
  cell \cva6_tlb_sv32 \tlb_i
    connect \asid_to_be_flushed_i 1'0
    connect \clk_i \clk
    connect \flush_i \de_io_flush_i
    connect \lu_access_i \de_io_lu_access_i
    connect \lu_asid_i \de_io_lu_asid_i
    connect \lu_content_o \de_io_lu_content_o
    connect \lu_hit_o \de_io_lu_hit_o
    connect \lu_is_4M_o \de_io_lu_is_4M_o
    connect \lu_vaddr_i \de_io_lu_vaddr_i
    connect \port_content_q_o \de_io_content_q
    connect \port_replace_en_o \de_io_replace_en
    connect \port_tags_q_o \de_io_tags_q
    connect \rst_ni \reset
    connect \update_i \de_io_update_i
    connect \vaddr_to_be_flushed_i 0
  end
  connect \de_io_asid_to_be_flushed_i 1'0
  connect \de_io_vaddr_to_be_flushed_i 0
  connect \mo_io_asid_to_be_flushed_i 1'0
  connect \mo_io_flush_i \de_io_flush_i
  connect \mo_io_lu_access_i \de_io_lu_access_i
  connect \mo_io_lu_asid_i \de_io_lu_asid_i
  connect \mo_io_lu_vaddr_i \de_io_lu_vaddr_i
  connect \mo_io_update_i \de_io_update_i
  connect \mo_io_vaddr_to_be_flushed_i 0
  connect \tb_io_asid_to_be_flushed_i 1'0
  connect \tb_io_flush_i \de_io_flush_i
  connect \tb_io_lu_access_i \de_io_lu_access_i
  connect \tb_io_lu_asid_i \de_io_lu_asid_i
  connect \tb_io_lu_vaddr_i \de_io_lu_vaddr_i
  connect \tb_io_update_i \de_io_update_i
  connect \tb_io_vaddr_to_be_flushed_i 0
end
