<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-15732</identifier><datestamp>2014-10-16T14:01:47Z</datestamp><dc:title>Silicon Tunneling Field-Effect Transistors With Tunneling in Line With the Gate Field</dc:title><dc:creator>FISCHER, IA</dc:creator><dc:creator>BAKIBILLAH, ASM</dc:creator><dc:creator>GOLVE, M</dc:creator><dc:creator>HAHNEL, D</dc:creator><dc:creator>ISEMANN, H</dc:creator><dc:creator>KOTTANTHARAYIL, A</dc:creator><dc:creator>OEHME, M</dc:creator><dc:creator>SCHULZE, J</dc:creator><dc:subject>Semiconductor devices</dc:subject><dc:subject>transistors</dc:subject><dc:subject>tunneling</dc:subject><dc:subject>tunneling field-effect transistor (TFET)</dc:subject><dc:subject>PERFORMANCE</dc:subject><dc:subject>FET</dc:subject><dc:description>We present experimental results on the fabrication and characterization of vertical Si tunneling field-effect transistors (TFETs) in a device geometry with tunneling in line with the gate field. Compared to vertical Si TFETs without this geometry modification, on-currents are increased by more than one order of magnitude with I-ON = 1.1 mu A/mu m at V-DS = 0.5 V and an I-ON/I-OFF ratio of 3.4.10(4) in n-channel operation. We present further suggestions for device improvements.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2014-10-16T14:01:47Z</dc:date><dc:date>2014-10-16T14:01:47Z</dc:date><dc:date>2013</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE ELECTRON DEVICE LETTERS, 34(2)154-156</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/LED.2012.2228250</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/jspui/handle/100/15732</dc:identifier><dc:language>en</dc:language></oai_dc:dc>