[1] M. E. Acacio, J. Gonzalez, J. M. Garcia, and J. Duato. A New Scalable
Directory Architecture for Large-scale Multiprocessors. In HPCA 2001.
[2] M. E. Acacio, J. Gonzalez, J. M. Garcia, and J. Duato. A Two-Level
Directory Architecture for Highly Scalable cc-NUMA Multiprocessors.
In IEEE TPDS, January 2005.
[3] A. Agarwal, R. Simoni, J. L. Hennessy, and M. Horowitz. An Evaluation
of Directory Schemes for Cache Coherence. In ISCA 1988.
[4] M. Alisafaee. Spatiotemporal Coherence Tracking. In MICRO 2012.
[5] C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC Benchmark
Suite: Characterization and Architectural Implications. In PACT 2008.
[6] L. M. Censier and P. Feautrier. A New Solution to Coherence Problems
in Multicache Systems. In IEEE TC, December 1978.
[7] D. Chaiken, J. Kubiatowicz, and A. Agarwal. LimitLESS Directories:
A Scalable Cache Coherence Scheme. In ASPLOS 1991.
[8] Y. Chang and L. Bhuyan. An Efficient Hybrid Cache Coherence Protocol
for Shared Memory Multiprocessors. In ICPP 1996.
[9] G. Chen. SLiD – A Cost-effective and Scalable Limited-directory
Scheme for Cache Coherence. In PARLE 1993.
[10] B. Choi, R. Komuravelli, H. Sung, R. Smolinski, N. Honarmand, S. V.
Adve, V. S. Adve, N. P. Carter, and C. T. Chou. DeNovo: Rethinking
the Memory Hierarchy for Disciplined Parallelism. In PACT 2011.
[11] J. H. Choi and K. H. Park. Segment Directory Enhancing the Limited
Directory Cache Coherence Schemes. In IPDPS 1999.
[12] B. A. Cuesta, A. Ros, M. E. Gomez, A. Robles, and J. Duato. Increasing
the Effectiveness of Directory Caches by Deactivating Coherence for
Private Memory Blocks. In ISCA 2011.
[13] S. Demetriades and S. Cho. Stash Directory: A Scalable Directory for
Many-core Coherence. In HPCA 2014.
[14] L. Fang, P. Liu, Q. Hu, M. C. Huang, and G. Jiang. Building Expressive,
Area-efficient Coherence Directories. In PACT 2013.
[15] M. Ferdman, P. Lotfi-Kamran, K. Balet, and B. Falsafi. Cuckoo Directory: A Scalable Directory for Many-core Systems. In HPCA 2011.
[16] A. Garcia-Guirado, R. Fernandez-Pascual, and J. M. Garcia. ICCI: Incache Coherence Information. In IEEE TC, April 2015.
[17] K. Gharachorloo. Memory Consistency Models for Shared Memory
Multiprocessors. WRL Research Report 95/9, December 1995.
[18] K. Gharachorloo, M. Sharma, S. Steely, and S. vanDoren. Architecture
and Design of AlphaServer GS320. In ASPLOS 2000.
[19] S. Guo, H. Wang, Y. Xue, D. Li, and D. Wang. Hierarchical Cache
Directory for CMP. In Journal of Computer Science and Technology,
March 2010.

[20] A. Gupta, W.-D. Weber, and T. Mowry. Reducing Memory and Traffic
Requirements for Scalable Directory-based Cache Coherence Schemes.
In ICPP 1990.
[21] HP Labs. CACTI: An Integrated Cache and Memory Access Time,
Cycle Time, Area, Leakage, and Dynamic Power Model. Available at
http://www.hpl.hp.com/research/cacti/.
[22] HP Labs. McPAT: An Integrated Power, Area, and Timing Modeling
Framework for Multicore and Manycore Architectures. Available at
http://www.hpl.hp.com/research/mcpat/.
[23] D. James, A. Laundrie, S. Gjessing, and G. Sohi. Distributed Directory
Scheme: Scalable Coherent Interface. In IEEE Computer, June 1990.
[24] J. H. Kelm, M. R. Johnson, S. S. Lumetta, and S. J. Patel. WAYPOINT:
Scaling Coherence to Thousand-core Architectures. In PACT 2010.
[25] G. Kurian, J. E. Miller, J. Psota, J. Eastep, J. Liu, J. Michel, L.
C. Kimerling, and A. Agarwal. ATAC: A 1000-core Cache-coherent
Processor with On-chip Optical Network. In PACT 2010.
[26] J. Laudon and D. Lenoski. The SGI Origin: A ccNUMA Highly Scalable
Server. In ISCA 1997.
[27] Y. Li, R. G. Melhem, and A. K. Jones. Practically Private: Enabling
High Performance CMPs through Compiler-assisted Data Classification.
In PACT 2012.
[28] Y. Maa, D. Pradhan, and D. Thiebaut. Two Economical Directory
Schemes for Large-scale Cache Coherent Multiprocessors. In ACM
SIGARCH Computer Architecture News, September 1991.
[29] M. M. K. Martin, M. D. Hill, and D. J. Sorin. Why On-chip Cache
Coherence is Here to Stay. In CACM, July 2012.
[30] S. S. Mukherjee and M. D. Hill. An Evaluation of Directory Protocols
for Medium-scale Shared Memory Multiprocessors. In ICS 1994.
[31] H. Nilsson and P. Stenstrom. The Scalable Tree Protocol – A Cache
Coherence Approach for Large-scale Multiprocessors. In IPDPS 1992.
[32] B. O’Krafka and A. Newton. An Empirical Evaluation of Two Memoryefficient Directory Methods. In ISCA 1990.
[33] A. Ros and S. Kaxiras. Complexity-effective Multicore Coherence. In
PACT 2012.
[34] P. Rosenfeld, E. Cooper-Balis, and B. Jacob. DRAMSim2: A Cycle
Accurate Memory System Simulator. In IEEE CAL, January-June 2011.
[35] D. Sanchez and C. Kozyrakis. SCD: A Scalable Coherence Directory
with Flexible Sharer Set Encoding. In HPCA 2012.
[36] D. Sanchez and C. Kozyrakis. The ZCache: Decoupling Ways and
Associativity. In MICRO 2010.
[37] S. Shukla and M. Chaudhuri. Pool Directory: Efficient Coherence
Tracking with Dynamic Directory Allocation in Many-core Systems.
In ICCD 2015.
[38] R. Simoni and M. Horowitz. Dynamic Pointer Allocation for Scalable
Cache Coherence Directories. In Shared Memory Multiprocessing 1991.
[39] R. T. Simoni, Jr. Cache Coherence Directories for Scalable Multiprocessors. PhD dissertation, Stanford University, 1992.
[40] H. Sung, R. Komuravelli, and S. V. Adve. DeNovoND: Efficient Hardware Support for Disciplined Non-determinism. In ASPLOS 2013.
[41] R. Ubal, B. Jang, P. Mistry, D. Schaa, and D. Kaeli. Multi2Sim: A
Simulation Framework for CPU-GPU Computing. In PACT 2012.
[42] D. Wallach. PHD: A Hierarchical Cache Coherent Protocol. Ph.D.
dissertation, MIT, 1992.
[43] W.-D. Weber. Scalable Directories for Cache-coherent Shared-memory
Multiprocessors. Ph.D. dissertations, Stanford University, 1993.
[44] W.-D. Weber and A. Gupta. Analysis of Cache Invalidation Patterns in
Multiprocessors. In ASPLOS 1989.
[45] S. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2
Programs: Characterization and Methodological Considerations. In ISCA
1995.
[46] Y. Yao, G. Wang, Z. Ge, T. Mitra, W. Chen, and N. Zhang. SelectDirectory: A Selective Directory for Cache Coherence in Many-core
Architectures. In DATE 2015.
[47] J. Zebchuk, B. Falsafi, and A. Moshovos. Multi-grain Coherence Directories. In MICRO 2013.
[48] J. Zebchuk, V. Srinivasan, M. K. Qureshi, and A. Moshovos. A Tagless
Coherence Directory. In MICRO 2009.
[49] L. Zhang, D. Strukov, H. Saadeldeen, D. Fan, M. Zhang, and D.
Franklin. SpongeDirectory: Flexible Sparse Directories Utilizing MultiLevel Memristors. In PACT 2014.
[50] H. Zhao, A. Shriraman, S. Dwarkadas, and V. Srinivasan. SPATL: Honey,
I Shrunk the Coherence Directory. In PACT 2011.
[51] H. Zhao, A. Shriraman, and S. Dwarkadas. SPACE: Sharing Patternbased Directory Coherence for Multicore Scalability. In PACT 2010.
