// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt_kernel0_inner_15 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 6,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    output wire [0:0] __rs_pt_m_axi_C_BID,
    input wire        __rs_pt_m_axi_C_BREADY,
    output wire [1:0] __rs_pt_m_axi_C_BRESP,
    output wire       __rs_pt_m_axi_C_BVALID,
    input wire        ap_clk,
    input wire        ap_rst_n,
    input wire  [0:0] m_axi_C_BID,
    output wire       m_axi_C_BREADY,
    input wire  [1:0] m_axi_C_BRESP,
    input wire        m_axi_C_BVALID
);




__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_kernel0_inner_m_axi_C_BID_inst /**   Generated by RapidStream   **/ (
    .din  (m_axi_C_BID),
    .dout (__rs_pt_m_axi_C_BID)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_kernel0_inner_m_axi_C_BREADY_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_C_BREADY),
    .dout (m_axi_C_BREADY)
);


__rs_pass_through #(
    .WIDTH (2)
) __rs_pt_kernel0_inner_m_axi_C_BRESP_inst /**   Generated by RapidStream   **/ (
    .din  (m_axi_C_BRESP),
    .dout (__rs_pt_m_axi_C_BRESP)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_kernel0_inner_m_axi_C_BVALID_inst /**   Generated by RapidStream   **/ (
    .din  (m_axi_C_BVALID),
    .dout (__rs_pt_m_axi_C_BVALID)
);

endmodule  // __rs_pt_kernel0_inner_15