#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_00000264036eb880 .scope module, "top" "top" 2 4;
 .timescale 0 0;
v00000264035a3720_0 .var "addr", 5 0;
v00000264035a37c0_0 .var "addr_l", 5 0;
v00000264035a3860_0 .var "clk", 0 0;
v00000264035a3900_0 .var "data_in", 31 0;
v00000264035a39a0_0 .net "data_out", 31 0, v00000264036eb410_0;  1 drivers
v00000264035a4850_0 .var "data_out_l", 31 0;
v00000264035a42b0_0 .var "en", 0 0;
v00000264035a3e50_0 .net "out_en", 0 0, v0000026403572e00_0;  1 drivers
v00000264035a4490_0 .var "rstn", 0 0;
v00000264035a45d0 .array "temp", 0 63, 31 0;
v00000264035a3ef0_0 .var "wr_rd", 0 0;
S_00000264035967a0 .scope task, "comp" "comp" 2 76, 2 76 0, S_00000264036eb880;
 .timescale 0 0;
TD_top.comp ;
    %load/vec4 v00000264035a37c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000264035a45d0, 4;
    %load/vec4 v00000264035a4850_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 79 "$display", "RAM is PASSED " {0 0 0};
    %load/vec4 v00000264035a37c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000264035a45d0, 4;
    %vpi_call 2 80 "$display", "temp[%h]=%h data_out_l=%h \012", v00000264035a37c0_0, S<0,vec4,u32>, v00000264035a4850_0 {1 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 82 "$display", "RAM is FAILED " {0 0 0};
    %load/vec4 v00000264035a37c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000264035a45d0, 4;
    %vpi_call 2 83 "$display", "temp[%h]=%h data_out_l=%h \012", v00000264035a37c0_0, S<0,vec4,u32>, v00000264035a4850_0 {1 0 0};
T_0.1 ;
    %end;
S_000002640359ce80 .scope module, "dut" "ram" 2 15, 3 3 0, S_00000264036eb880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 6 "addr";
    .port_info 4 /INPUT 1 "wr_rd";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "out_en";
v0000026403596930_0 .net "addr", 5 0, v00000264035a3720_0;  1 drivers
v00000264036eaf10_0 .net "clk", 0 0, v00000264035a3860_0;  1 drivers
v00000264036ebd00_0 .net "data_in", 31 0, v00000264035a3900_0;  1 drivers
v00000264036eb410_0 .var "data_out", 31 0;
v000002640359d010_0 .net "en", 0 0, v00000264035a42b0_0;  1 drivers
v000002640359d0b0_0 .var/i "i", 31 0;
v0000026403572d60 .array "mem", 0 63, 31 0;
v0000026403572e00_0 .var "out_en", 0 0;
v0000026403572ea0_0 .net "rstn", 0 0, v00000264035a4490_0;  1 drivers
v0000026403572f40_0 .net "wr_rd", 0 0, v00000264035a3ef0_0;  1 drivers
E_000002640359afa0 .event posedge, v00000264036eaf10_0;
S_0000026403572fe0 .scope task, "read_mem" "read_mem" 2 65, 2 65 0, S_00000264036eb880;
 .timescale 0 0;
E_000002640359b520 .event anyedge, v0000026403572e00_0;
TD_top.read_mem ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264035a3ef0_0, 0, 1;
    %load/vec4 v00000264035a37c0_0;
    %store/vec4 v00000264035a3720_0, 0, 6;
T_1.2 ;
    %load/vec4 v00000264035a3e50_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_000002640359b520;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v00000264035a39a0_0;
    %store/vec4 v00000264035a4850_0, 0, 32;
    %vpi_call 2 71 "$display", "READ PACKET :: en=%b wr_rd=%b addr=%h data_out=%h", v00000264035a42b0_0, v00000264035a3ef0_0, v00000264035a3720_0, v00000264035a39a0_0 {0 0 0};
    %end;
S_00000264035a3590 .scope task, "write_mem" "write_mem" 2 53, 2 53 0, S_00000264036eb880;
 .timescale 0 0;
TD_top.write_mem ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264035a3ef0_0, 0, 1;
    %vpi_func 2 56 "$random" 32 {0 0 0};
    %pushi/vec4 64, 0, 32;
    %mod/s;
    %pad/s 6;
    %store/vec4 v00000264035a3720_0, 0, 6;
    %vpi_func 2 57 "$random" 32 {0 0 0};
    %store/vec4 v00000264035a3900_0, 0, 32;
    %load/vec4 v00000264035a3720_0;
    %store/vec4 v00000264035a37c0_0, 0, 6;
    %load/vec4 v00000264035a3900_0;
    %load/vec4 v00000264035a37c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v00000264035a45d0, 4, 0;
    %vpi_call 2 60 "$display", "WRITE PACKET :: en=%b wr_rd=%b addr=%h data_in=%h", v00000264035a42b0_0, v00000264035a3ef0_0, v00000264035a3720_0, v00000264035a3900_0 {0 0 0};
    %end;
    .scope S_000002640359ce80;
T_3 ;
    %wait E_000002640359afa0;
    %load/vec4 v000002640359d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000026403572ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000264036eb410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026403572e00_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000026403572f40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v00000264036ebd00_0;
    %load/vec4 v0000026403596930_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026403572d60, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000026403596930_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000026403572d60, 4;
    %assign/vec4 v00000264036eb410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026403572e00_0, 0;
    %wait E_000002640359afa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026403572e00_0, 0;
T_3.5 ;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 3 37 "$display", "RAM is disabled" {0 0 0};
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002640359ce80;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002640359d0b0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000002640359d0b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002640359d0b0_0;
    %store/vec4a v0000026403572d60, 4, 0;
    %load/vec4 v000002640359d0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002640359d0b0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_00000264036eb880;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264035a3860_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v00000264035a3860_0;
    %inv;
    %store/vec4 v00000264035a3860_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000264036eb880;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264035a42b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264035a4490_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264035a4490_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_00000264036eb880;
T_7 ;
    %vpi_call 2 39 "$dumpfile", "singlePortRAMoptimized.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000264036eb880 {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000264036eb880;
T_8 ;
    %pushi/vec4 10, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_top.write_mem, S_00000264035a3590;
    %join;
    %delay 50, 0;
    %fork TD_top.read_mem, S_0000026403572fe0;
    %join;
    %fork TD_top.comp, S_00000264035967a0;
    %join;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_00000264036eb880;
T_9 ;
    %delay 1000, 0;
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "singlePortRAMoptimizedTestBench.v";
    "./singlePortRam.v";
