.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
110000000000000000
000000000000000001
100000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
010000000000000000
000000000000000000
110000000000000001
000000000000000100
000000000000001000
001101010000000000
000000001000000000
000010000000000000
000000110000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
010000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000010000000000000
000000010000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001100110010000000000
000000000000000000000000001001001011011001100000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000001000000001000000000
000000000000000000000011010000001110000000000000001000
000000000000000111000111010001011110001100111000000000
000000000000000000100111010000101101110011000010000000
000001000000000000000011100101001001001100111000000000
000000000000010000000111010000101011110011000000000000
000000000000000000000011100000001001001100111000000000
000000001110000000000000000000001100110011000000000000
000000010000000000000011100001101000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010001010011100000000101001000001100111000000000
000000010000100000000000000000101011110011000000000000
000000010000000000000000000101001001001100111000000000
000000010000000000000000000000101001110011000000000000
000000010000000111000000000001001001001100111000000000
000000010000000000100000000000101000110011000000000000

.logic_tile 3 4
000000000000101000000000000000000000000000001000000000
000000000000001111000011110000001111000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000011100111001000101010101000000000
000000000000000000000000000000000000101010100000000000
000000000000001000000000000101001001110011001000000000
000000000000001011000011100000101110001100110000000000
000000010000000000000000000101101001110011001000000000
000000010000000000000000000000101100001100110000000000
000000010000000000000000000001001000101010101000000000
000000010000001111000000000000100000101010100000000000
000000010000000000000010000101101000101010101000000000
000000010000000001000111100000000000101010100000000000
000000010000000000000000000001001000101010101000000000
000000010000001111000000000000000000101010100000000000

.logic_tile 4 4
000000000000100000000000000101000000000000001000000000
000000000000000011000011110000001111000000000000001000
000000000000000101100110100111100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000111100110110101000001000000001000000000
000000000000000001000010100000101110000000000000000000
000000000000101000000000010101000000000000001000000000
000000000001010101000010100000101110000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000000000000000000001100000000000000000000
000000010000000000000010000001000001000000001000000000
000000010000000111000100000000101000000000000000000000
000000010000000000000011100101100000000000001000000000
000000010000001001000000000000101010000000000000000000
000000010000000111000110000001000001000000001000000000
000000010000000000000100000000001001000000000000000000

.logic_tile 5 4
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000111000000010110100000000000
000000010000000000000000000000100000010110100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111100000010110100000000000
000000010000000000000010100000000000010110100000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000001111000000000000
000000000000000000000100000000001011001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000100000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001000000010110100000000000
000000010000000000000000000000100000010110100000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000001000000000010100111001000001100110000000000
000000000000100000000010100000101111110011000000010001
000000000000000000000000001001011001100010000000000000
000000000000001001000010101111101010001000100000000000
000010000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000101000010100000000001001111000000000000
000000000000000101000000000000001010001111000000000000
000000010000000000000000000000000001001111000000000000
000000010000000000000000000000001001001111000000000000
000000010000000000000000000000011010000011110000000000
000000010000000000000000000000000000000011110000000000
000000010000000000000010000001000000010110100000000000
000000011010000000000011110000100000010110100000000000
000000010000000000000000000001000000010110100000000000
000000010000000000000010000000100000010110100000000000

.logic_tile 3 5
000000000000000000000110000000001000101010100000000000
000000001010001001000010111101000000010101010000010000
000000000000000000000110110000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000001101100011111011101011110011000000000000
000000000000000101000010001011101001000000000000000000
000000000000000000000000000001001001110011000000000000
000000000000000000000000001011011001000000000000000000
000010010000000000000110000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000110000101011110100000000000000000
000000010000000000010110001101011001000000000000000000
000000010001000000000010000000000000000000000000000000
000000010000100000000110010000000000000000000000000000
000000010000000001100110010111101111100010000000000000
000000010000000000100010011111011111001000100000000000

.logic_tile 4 5
000000000000001011000011100001000000000000001000000000
000000000000000101000000000000001000000000000000010000
000000000000100101000111000000001000111100001000000000
000000000001011101100100000000000000111100000000000001
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100011100101101111111111110000000010
000000000000000000000010111001001111110111100000000000
000000010000000000000000000001100000010110100000000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000101100000010110100000000000
000000010000000000100000000000100000010110100000000000
000000010000000000000000011101111001100110000000000000
000000010000000000000011000001101001011000100000000000

.logic_tile 5 5
000000000000000000000110010011101000100010000000000000
000000000000000000000010001111111011000100010000000000
000000000000000000000110100011111000110011000000000000
000000000000000111000000000111001111010010000000000000
000000000000001001100010001111101100000000000000000000
000000000000000001000000001011001101110011000000000000
000000000000000000000000001000001100001100110000000000
000000000000000000000000000111000000110011000000000000
000000010000000011100000000001101010100000000000000000
000000010000000111000010011001101010000000000000000100
000000010000000000000010110000011100000011110000000000
000000010000001101000111000000000000000011110000000000
000000010000000000000010000111000000010110100000000000
000000010000000001000010110000100000010110100000000000
000000010000001000000000000000000000010110100000000000
000000010000001011000000001001000000101001010000000000

.ramb_tile 6 5
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000101000001100110010000000000
000000010000000000000000000000101101100110010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000001000000000000000101100001000000001000000000
000000000000000111000000000000101110000000000000001000
000000000000000000000000000011100001000000001000000000
000000000000000111000011100000101010000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000001000000111010001000000000000001000000000
000000000000000101000111010000001101000000000000000000
000000010000000000000110100111100001000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000000101100110100101100001000000001000000000
000000010000001111000010000000101100000000000000000000
000000010100000011100000010111100001000000001000000000
000000010000000000000010100000101100000000000000000000
000000010000011001000000010111000001000000001000000000
000000010000000101000010100000001101000000000000000000

.logic_tile 9 5
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000111100001100000000000001000000000
000000000000001111000100000000000000000000000000000000
000000000000000000000000000011001001110011001000000000
000000000000000000000011100000001011001100110000000000
000000000000000000000111100011001001110011001000000000
000000000000000000000100000000101001001100110000000000
000000010000001011100000010111001001110011001000000000
000000010000001011100011000000101011001100110000000000
000000010000000000000000000011001000101010101000000000
000000010000000000000000000000000000101010100000000000
000000010000000011100111010000001000110011001000000000
000000010000000000000011010000001110110011000000000000
000000010000000000000000000111001001110011001000000000
000000010000000000000000000000101001001100110000000000

.logic_tile 10 5
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000010010111000001000000001000000000
000000000000001001000111010000001111000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000111000000000000001001000000000000000000
000000001110000111000000000011000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000010000000001000011100011000001000000001000000000
000000010000000000100110010000001101000000000000000000
000000010000000011100000000111100001000000001000000000
000000010000000000000010000000101001000000000000000000
000000010000001011100010000011100001000000001000000000
000000010000000111000100000000001000000000000000000000
000000011100000000000010000111000000000000001000000000
000000010000000000000010010000101110000000000000000000

.logic_tile 11 5
000000000000000111100010010001000000000000001000000000
000000000000001001000110010000100000000000000000001000
000000000000000011100000000001000000000000001000000000
000000000000000000100011100000001100000000000000000000
000000000000000000000010000001000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000011100101000000000000001000000000
000000000000000101000010100000101111000000000000000000
000000010000000111000000000001100000000000001000000000
000000010000000000000000000000001111000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000000000000000000101010000000000000000000
000000010000000000000010110111100000000000001000000000
000010010000000000000011010000001001000000000000000000
000000010000001000000011100111100001000000001000000000
000000010000000011000000000000101011000000000000000000

.logic_tile 12 5
000000000000000111100000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000100000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000110000000001111100000000001001001001100111000000000
000000000000001101000000000000001110110011000000000000
000001000000000000000000000101001000001100111000000000
000000100000000000000011110000001111110011000000000100
000001010000000000000000000111101000001100111000000000
000000010000000000000011100000001010110011000000000000
000100010000100000010000000011001000001100111000000000
000000010001000111000000000000101000110011000000000000
000001010000000000000000010000001001001100111000000001
000000010000000000000011000000001100110011000000000000
000001010000001011100011000111101000001100111000000000
000010110000000011000100000000101000110011000000000000

.logic_tile 13 5
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001101101001110011000000000000
000000010000000000000010000101111111000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000101000000000000000000000000001000000000
000000000000000000100010110000001001000000000000001000
000000000000000000000010100001100000000000001000000000
000000000000001101000111110000000000000000000000000000
000000000000000101000000000001000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000101000000000101100001000000001000000000
000000001110000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000010000000000000000000000000001101000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000011000010100000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000011000000000000001001000000000000000000

.logic_tile 2 6
000000000000000000000000000011000000000000001000000000
000000000000000000000010100000001110000000000000001000
000000000000000101000000010011100001000000001000000000
000000000000000000000011010000101100000000000000000000
000000000001000111000010100011100001000000001000000000
000000000000100000000000000000101011000000000000000000
000000000000000000000010100101000001000000001000000000
000000000000000101000010100000001011000000000000000000
000000000000000011100010000011000000000000001000000000
000000000000000000100000000000101011000000000000000000
000000000000000101100010000111000001000000001000000000
000000000000000000000010000000101000000000000000000000
000000000000000111100011010101100001000000001000000000
000000000000000000000111000000001001000000000000000000
000000000000010000000000000001000000000000001000000000
000000000000100000000000000000101111000000000000000000

.logic_tile 3 6
000000000000000000000111110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001101001100110000000000
000000000000000000000000001111011110110011000000000000
000000000000000000000000000000000000001111000010000000
000000000000000000000000000000001001001111000010000000
000000100000000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000010100000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000010000000000001000000001000000000
000000000000100000000000000000001001000000000000001000
000000000000000001000111110000000001000000001000000000
000000000000000000100111110000001000000000000000000000
000000000000000101000000000111101000001100111000000000
000001000000000000100000000000001110110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000001001110011000000000000
000000100000000000000111000011101001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001011100000000101001001001100111000000000
000000000000001011000000000000001110110011000000000000
000000000000000011100000000001101001001100111000000000
000000000010000000100000000000101100110011000000000000
000001000000001111000000000111101000001100111000000000
000010100000001011000000000000001101110011000000000000

.logic_tile 5 6
000000000000000000000011100101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010100111000000000000001000000000
000000000110000000000000000000101001000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000000000010000000101010000000000000000000
000000000000000101000111100011000001000000001000000000
000000000000000000000010100000101011000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000001111000010000000001100000000000000000000
000000000000000101000011110101100001000000001000000000
000000000000000000100110010000001101000000000000000000
000000000000001000000111100111100001000000001000000000
000001000000000111000000000000001011000000000000000000
000000000010001000000000000011100000000000001000000000
000000000000001001000000000000101110000000000000000000

.ramt_tile 6 6
000000000000110000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000100000000010100111100000000000001000000000
000000000000000000000110010000000000000000000000001000
000000000000001000000111000101000001000000001000000000
000000100000000111000100000000001100000000000000000000
000000000000000111100000000001100001000000001000000000
000000000000000000000011110000101000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000001111000000000000001001000000000000000000
000000000000000001000010010011000001000000001000000000
000000000000000000000011010000001100000000000000000000
000000000110101001000000010011100001000000001000000000
000000000001010011000011000000101010000000000000000000
000001000000000111100000000011000000000000001000000000
000010000000000000000000000000101001000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000001000000000000101011000000000000000000

.logic_tile 8 6
000000000001000000000000000000000000000000001000000000
000000000000100000000000000000001100000000000000010000
000000000110100000000000000111000000000000001000000000
000000000001010000000000000000000000000000000000000000
000000100000010000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000100000000000000011000000000000001000000000
000000100001000000000000000000100000000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000000101000010100000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000001000101100000000000000000000000001000000000
000000000000100000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 9 6
000000000000000000000000000101101000101010101000000000
000000000000000000000000000000100000101010100000010000
000000000000000000000000000011101001110011001000000000
000000000000000000000000000000001111001100110000000000
000010000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010100000000000000011010000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101010000000000000010000
000000001110000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000
000010100001000000000000000000000000000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000100011100011100111000000000000001000000000
000000000001000111100000000000000000000000000000000000
000000000001010000000110100000000000000000001000000000
000000000000100000000100000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000001000000000
000000000000000000100100000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000010000000000000000000000011100001000000001000000000
000000000000000000000000000000101000000000000000010000
000001000000001000000000000111000001000000001000000000
000000100000001011000000000000001110000000000000000000
000011000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000101100000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110110000000000000000001000000000
000000000000000000000010100000001100000000000000000000
000000000001000011100000000011000000000000001000000000
000000000100100000100000000000000000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001100000000000000000000

.logic_tile 12 6
000000000000000000000000000111101000001100111000000000
000000000000000000000010000000001001110011000000010000
000000001110000101000000000000001001111100001000000000
000000000000000000000000000000001110111100000000000000
000000000000000000000000000111001001000100000000000000
000000000000000000000000000000001011000100000000000000
000000000000000000000010100000000000001111000000000000
000010000000000000000010100000001101001111000000000000
000000000000000000000110100101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000001000000000000000000001001111000000000000
000000000000000001000000000000001011001111000000000000
000000001100000000000000001000000000010110100000000000
000000000000000111000000000001000000101001010000000000

.logic_tile 13 6
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000000001100110011000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000001011001100110000000000
000000000000000000000000000000001101110011000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100111000111111010000000000000000000
000000000000000000100100001101111100010000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000000001110001100110000000000
000000000000000000000000000000011001001100110000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000010110
001000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000110000000000000010110100000000000
000000000000000000000000001111000000101001010000000000
000000000000000000000000000101000000010110100100000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000110100000011110000011110000000001
000000000000000000000000000000000000000011110000000010
000000000000001000000010010000011110000011110000000000
000000000000001011000011000000010000000011110000000000

.logic_tile 2 7
000000000000001111100000010101000000000000001000000000
000000000000000101100010000000101001000000000000010000
111000000000000111000000000111001000000000000010000000
100000000000000000000000001111101000001000000000000000
110000000000001000000110000011000000010110100000000000
010001000010000101000011100000000000010110100000000000
000000000000000111100000010111111011101001110100100000
000000000000000000100011100101001000101000010000000011
000000000000000001000010010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000101000000011101000000001100110000000000
000000000000000000100010001101100000110011000000000000
000000000000000000000010011011011100010010100100000000
000000000000000000000011100101101000010111100000000000
000010100000000001100000000000011100000011110000000001
000000000000000000000000000000010000000011110000100010

.logic_tile 3 7
000000000001100001000010000011000000000000001000000000
000000000000000000000110110000000000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000101000000000101101000001100111000000000
000001001000000000100000000000001100110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000001101000000000000101000110011000000000000
000000000000000101000000000001001000001100111000000000
000000000000001001100010110000101001110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000101100010100111101000001100111000000000
000000000000000000000100000000101100110011000000000000
000000000000010000000000000101001000001100111000000000
000000000000100000000010110000001001110011000000000000

.logic_tile 4 7
000000000000000000000000001000001000001100110000000000
000010000000000000000000001111001110110011000000010010
111000000000000000000000001000000000010110100000000001
100000000000000000000000001111000000101001010000000000
110000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000001111000110100000
000001000000100000000010100000001101001111000001100100
000000000000000111100110010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000001000000000000000001010000011110000000000
000000000000001011000000000000010000000011110000000000
000000000000000011100000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010101110000000000010100101011101100010000000000000
000000000000000000000110110011101011001000100000000000

.logic_tile 5 7
000000000000011000000000000001100000000000001000000000
000000000000000011000000000000101111000000000000010000
000000000000000001100011000101000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000011000000010001101101001000000000000000000
000000000000000101000000000011001010000100000000000000
000000000010001111100110101000000000010110100000000000
000000000000000111000000001011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000110000000000000001111000000000000
000000001000010011000100000000001010001111000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001011011001001010000000010
000000000000000000000010011111011111010110100000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000

.logic_tile 7 7
000000000000010000000011000001000001000000001000000000
000000000000100000000100000000101001000000000000010000
000000000000000111000010100101000001000000001000000000
000000000000000000000110110000001001000000000000000000
000000000000000001000000010000001000111100001000000000
000000000000000000000011100000000000111100000001000000
000000000110000000000000001000000000100110010000000000
000000100000000000000000000001001011011001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 8 7
000010000000000000000000000101000000000000001000000000
000000000100010000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010000001000111100001000000001
000000000000000000000010010000000000111100000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000001001111000000000000
000000000001000000000000000000001101001111000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000

.logic_tile 9 7
000001000001000000000000000001100000000000001000000000
000000001010001111000000000000100000000000000000001000
000000000000000000000111100001000000000000001000000000
000000000000000000000000000000001101000000000000000000
000010100000000000000000000111000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000101100010000111100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001000101000111000011100000000000001000000000
000000000000100000000000000000101110000000000000000000
000001000000000000000110100011100001000000001000000000
000010100000001001000000000000001111000000000000000000
000010100000000001000000000011000001000000001000000000
000000000110001001000011100000001011000000000000000000
000000000000001101100010010101100001000000001000000000
000000000000000111000110100000001110000000000000000000

.logic_tile 10 7
000100100000000000000000000000000000000000001000000000
000001000100000000000011100000001001000000000000010000
000101001110000000000000000001000000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000000010000000000000000000000000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000010000000000000000000001000111100001000000000
000000001010000000000000000000000000111100000000000100
000000000000000000000000000011100000010110100000000000
000000000000000000000010000000100000010110100000000000
000000100000000000000000000000011110000011110000000000
000001000100000000000000000000010000000011110000000000
000000001100101000000000010000000001001111000000000000
000000000001010011000011000000001110001111000000000000

.logic_tile 11 7
000000000000000001100000000001000000000000001000000000
000000000100000000100000000000000000000000000000010000
000000001110000000000000000000000000000000001000000000
000000000000000000000011110000001000000000000000000000
000000000100000000000000000001000000000000001000000000
000000000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000001000000000
000010100000000000000000000000001000000000000000000000
000001000000000000000000000111001001001000000000000000
000000000100000000000000000000001001001000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000111100000000101111000100100000000000000
000000001010100000100000000000101010100100000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000010001111011011001000100000000000
000000000001010000000100001111101101100010000000000000
000000000001010000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001000000000011000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000001001101010010111100000000000
000000000000000000000000001001011011000111010000000001
000000000000000101000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000110000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000111100110000001000000000000001000000000
000000000000000000100100000000000000000000000000001000
000000000000000101000110000001100000000000001000000000
000000000000001111100110100000001001000000000000000000
000000000100000101000010100101101000001100111000000000
000000000100000000100100000000001011110011000000000000
000000000000000000000010100101101001001100111000000000
000000000000001111000100000000101010110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000001010000000000000001101001001100111000000000
000000000000100000000000000000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000101010110011000000000000

.logic_tile 2 8
000000000001000111100000010001001100001100110000000000
000000000000000000100011101101000000110011000000000000
111000000000000001100110000000001110000010100110000000
100000000000000000000000000011000000000001010010000001
010000000000001000000110001000000000010110100010000000
010000000000000001000000000111000000101001010000000000
000000000000000111000000010111011101010000000110000000
000000000000001111000010010101001001010010100010000001
000000000000000001100110000011000001000110000000000000
000000001000000000000100000000101010000110000000000000
000000000000001000000000001111011101010110000100000100
000000001010000001000000000101001011000010000000000000
000000101000000001000000000000011000000011110000000001
000001000100000000000000000000000000000011110010000000
110000001110010101100000000000001010001100110000000000
100000000000100000000000000000011100110011000000000000

.logic_tile 3 8
000000000000000111000110011111101000001100110000000000
000000000000000000000011101101000000110011000000010000
111000000000000000000010101101011111010000000100000000
100000000000000101000000001001011010010110000010000110
010000000000000111000010100001000000010110100000000000
010000000000010000000010100000100000010110100010000010
000000000000001101000110001001111100000111000110000000
000000000000000101000000000101001000000010000000000100
000000100000001000000000010101011010001001000100000000
000001000000000001000010101011101010000101000010000110
000000000000001000000000001101001110000111000110000100
000000000000000101000000000101111000000010000000000000
000000000010000000000110101001011011000110100100000000
000000000000000101000000000101001110000100000000000101
110000000000000101100110100101001101000100000100000000
100000000000000001000000000111001010010100100010000001

.logic_tile 4 8
000000000001010101100000010111000000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000010001000000000000000001001001100111000000000
000000000000000101000000000000001110110011000000000000
000010000000000000000000000000001000001100111000000000
000000000110000000000000000000001001110011000000000000
000000000000001000000000000101001000001100111000000000
000000000000000111000011110000000000110011000000000000
000000000000000000000000000000001001001100111010000000
000000000000000000000011110000001100110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000001111000000000000001000110011000000000000

.logic_tile 5 8
000001001000100000000111100111000000000000001000000000
000010101110000000000000000000100000000000000000001000
000000000000000111100000010111100000000000001000000000
000000000000000000000011010000001001000000000000000000
000010100001010000000000000101100001000000001000000000
000001000010100000000000000000001111000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000001101000010110000101100000000000000000000
000000000000000111000000000101100000000000001000000000
000000000000000111000000000000101100000000000000000000
000000000000000011100000000011100001000000001000000000
000000000000001101100000000000001110000000000000000000
000000000000000101000010110001100000000000001000000000
000000100000000000100111010000001110000000000000000000
000000000000001111000111000111000001000000001000000000
000000000000001011100100000000101100000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 7 8
000000000000001000000000000000000000000000001000000000
000000000000000111000000000000001011000000000000001000
000000000000000000000011110001000000000000001000000000
000000000000000000000111110000000000000000000000000000
000000000000100000000111100011001000101010101000100000
000000000000010000000100000000000000101010100000000000
000000000000000111000000000000001001110011001000100000
000000000000000000100000000000001001110011000000000000
000000000110010111100000000000001000110011001000000000
000000000001101111000000000000001100110011000000000010
000000000000000000000000000111001000101010101000000000
000000000000000000000000000000000000101010100000100000
000000000000000111000000000000001001110011001000000000
000000000000000000100000000000001010110011000000000000
000000000000000000000000000001101000101010100000000000
000000000000000000000000000000100000101010100000000000

.logic_tile 8 8
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000011100101100001000000001000000000
000010100000000000000000000000101101000000000000000000
000000000000000000000011100001100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000001000011100011100001000000001000000000
000000000000000000100010010000001001000000000000000000
000000000000000001000111000011000001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000001000000010000000000000000000001000000000
000000000000000011000000000000001101000000000000000000
000000000000001000000000000101100001000000001000000000
000000000000000011000000000000101011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 9 8
000000000000010000000000000011100001000000001000000000
000000000000100000000000000000001110000000000000010000
000000000000000101000010100111100001000000001000000000
000000000000000000100100000000101111000000000000000000
000000000000000000000000000001100000000000001000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001001000000000000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000010101100000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000100000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000010010000000001000000001000000000
000000000001000000100110100000001010000000000000000000

.logic_tile 10 8
000000000010000000000010100111111110100000000000000000
000000000000000000000110111011011111000000000000000000
000000000000000000000010100000011000000011110000000000
000000000000001101000100000000000000000011110000000000
000000000000000000000010000001001011100010000000000000
000000000110001001000000001001101011000100010000000000
000000000000001101000010001111101011100010000000000000
000000000000000111100110111011011001001000100000000000
000000000000001111000000011111011011110011000000000000
000000001010000001000010000101111111000000000000000000
000000001110000000010011100000000001001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000110000001100000010110100000000000
000000000000000000000011100000100000010110100000000000
000000000000001011100011010011011001010000110000000000
000000000000000001000111000011001010110000100000000000

.logic_tile 11 8
000000000000000111000000010001000000000000001000000000
000000000000000000000011100000001100000000000000001000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001101000000000000000000
000010000010000000000000000011000000000000001000000000
000000000110000000000000000000101101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011110000101111000000000000000000
000011100100101111000111000011000001000000001000000000
000000000000001011000010100000001100000000000000000000
000000000000000101000111000001000001000000001000000000
000000000000000101000110100000101100000000000000000000
000000100101000000000010110111100001000000001000000000
000001000100100000000011010000001101000000000000000000
000000000000001101100010100111100001000000001000000000
000000000000001011000000000000101011000000000000000000

.logic_tile 12 8
000000000000000001100000010011111110000000000000000000
000000000000000000000011110101101001001100110000000000
000000000000000111100111100011111111010001000000000000
000000000000000000100111111101011001001000100000000000
000000000000001111100111100001001011011111110000000000
000000000000000001100110011111001011111111110001000000
000000001100000000000110000111101100000001000000000000
000000000000001001000000000111011100000000100000000000
000001000000000111000000000000000000000000000000000000
000000001010000000100011010000000000000000000000000000
000000000000001000000111000111011101110011000000000000
000000000000001011000110100000011000001100110000000000
000000100000000011100110000000000000000000000000000000
000001000000001011100000000000000000000000000000000000
000000000000000001000010001001101011010001000000000000
000000000000000001100011100101111111000100010000000000

.logic_tile 13 8
000000000111000000000000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000000101000010101000011100101010100000000000
000000000000000000100100001111000000010101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000010000001100000000001111000001000000000000000
000000000000000000000000000111101001000000000000000000
000000000000100000000000010000000000001111000000000000
000000000001000000000011000000001100001111000000000000

.logic_tile 14 8
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001000000110100111100001000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000011100111010111000001000000001000000000
000000000000001101000011000000101111000000000000000000
000000000000000011100111100011000000000000001000000000
000000000000001101100110110000001101000000000000000000
000000000000000101000000000111100001000000001000000000
000000000000000000100010110000001100000000000000000000
000000000000000111100111000111000001000000001000000000
000000000000000111100000000000001101000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000001111000010100011001000001100110000000000
000000000000001011000000000000001110110011000000010000
111000000000000000000010100001101011110000010100100000
100000000000000101000010100101101111110001110011000010
110000000000001111000000000000000000000000000000000000
010000000000001011000010100000000000000000000000000000
000000000000000000000000000001001010101001110110100000
000000000000000000000000001111001011010100100010000010
000000000000000101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000011111000101101010110000000
000000000000000101000000000101001000101000010010100010
000000000000000111000110111001101010010110100100000000
000000000000000000000010101111101010101010010000100000
000000000000000000000110110101001110111000100110000000
000000000000000000000010100101011001111100000000100010

.logic_tile 2 9
000000000010010101100110100011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000011100110100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000001001000001100111000000000
000010000000000000000000000000100000110011000000000000
000000000000000101100010000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000001010000000010000000001001001100111000000000
000000000000000000000100000000001010110011000000000000
000000000000000000000010000101101000001100111000000000
000000000000000000000000000000100000110011000000000010
000000000000100000000000000001001000001100111000000000
000000000111010000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 3 9
000000000000000000000000000000000001000000001000000000
000010000001010000000011110000001101000000000000001000
000000000000000000000111010000000001000000001000000000
000000000000000000000111110000001001000000000000000000
000000000000000001000000000111100000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000111000001000000000000001000000000
000000000000000000000000000000101100000000000000000000
000010000001010001000000000111000000000000001000000000
000001000000100000000011110000101010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000010011000000000000001000000000
000000001100000000000011100000001101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000011110000101100000000000000000000

.logic_tile 4 9
000000000001010000000000000000001001001100110000000000
000000000110000000000000000000001111110011000000010000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000101010000000000000101100000010110100000000000
000000000000100000000000000000100000010110100000000000
000000000000000000000000001000000000010110100000000000
000000000000001111000011100101000000101001010000000000
000000000001000000000000000000000000001111000000000000
000000000000100000000000000000001110001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000111000011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000111100001000000001000000000
000000000000000111000000000000001011000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000100000000000000000010000001000111100001000100000
000001000000000000000010100000000000111100000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000010000000000000000000000000010110100000000000
000000000000001111000000000001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000011000000101001010000000000
000000000000000011100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001000000000000011000000000000001000000000
000000000000001111000000000000101110000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000010010000001100000000000000000000
000000000000000111000000000111000000000000001000000000
000000000000000000100010000000101101000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000000001000010000000101100000000000000000000
000000000000001001000000000011000001000000001000000000
000000000000000111000010000000001100000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101100000000000000000000

.logic_tile 8 9
000000000000000000000011110011100000000000001000000000
000000000000000000000011100000101001000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000010000000000000111000000000000001000000000
000010000000000000000011100000100000000000000000010000
000000001110000000000110000000000000000000001000000000
000000000000000000000100000000001111000000000000000000
000010100000001000000000000111000000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001111000000000000000000
000000000100000000000000001101101001000000000010000000
000000000000010000000000000111101101000100000000000000
000000000000100000000000000000000000010110100000000000
000000000001010000000010010111000000101001010000000000
000000000000000101000000000001101011010000000000000000
000000000000000101000010101001101111000100000000000000
000000000000000111100010000111000000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 10 9
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001011000000000000001000
000001000000000000000010000111000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010101001000001100111000100000
000000000000000000000011110000101001110011000000000000
000000000000000111100111000101101001001100111000100000
000000000000000000000100000000001001110011000000000000
000000000000000011100000000011101000001100111000000000
000000000000000000100000000000000000110011000000000000
000000000000000011100000000111101000001100111010000000
000000000000000000000000000000001011110011000000000000
000000000000000111100000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000010000000000111000000010101101001001100111000000000
000001100000000000100011000000001111110011000000000000

.logic_tile 11 9
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111000000000000001000000000
000000001000000000000000000000100000000000000000000000
000000100001000000000000000000000000000000001000000000
000001001100000000000000000000001111000000000000000000
000000000000000101000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 12 9
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000001000000111000000000001111100001100111000000000
000000000000000111000000000000011111110011000000000000
000010000000000000000000000000001001110011001000000000
000000000000000000000000000000001100110011000000000000
000000000000101000000111000000001000110011001000000000
000000000001001011000111100000001000110011000000000000
000000100001000000000000010000001001110011001000000000
000001000000100000000011110000001011110011000000000000
000000000000001000000000010011001001110011001000000000
000000000000000011000010100000101010001100110000000000
000010000000000000000000010101101000101010101000000000
000000000000000000000011110000100000101010100000000000
000001000000000000000000000000001001110011001000000000
000010100000000000000000000000001000110011000000000000

.logic_tile 13 9
000000000000010111000010100000001000000011110000000000
000000000000000000000110110000010000000011110000000000
000000000000000101000111000000000001001111000000000000
000000000000001101100100000000001000001111000000000000
000000000000000101100000000000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000010100000011010000011110000000000
000000000000000000000100000000010000000011110000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000000101000000001001001010101010000000000000
000000000000000000100000001001101111000101010000000000
000010100000000000000000000011100000010110100010000110
000000000110000000000010000000000000010110100011100110
000000000000000000000000000000011000101010100000000000
000000000000000000000000000001000000010101010000000000

.logic_tile 14 9
000000000000000000000110100111100001000000001000000000
000000000000000000000000000000001001000000000000010000
000000000000000101000000000111000000000000001000000000
000000000000000000100010110000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100101100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000000000000000001000000001000000000
000000000000000011000000000000001100000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000010011000000000000001000000000
000000000000001001000011110000100000000000000000001000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010010000000000000000001000000000
000000000000001011000010100000001000000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000111100000000111000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000001000000000000001000000000000001000000000
000000000000000011000000000000100000000000000000000000

.logic_tile 2 10
000000000000000000000000010000001000001100110000000000
000000000000000000000011110111000000110011000000010000
111000000000001000000000001001101100111000100100000000
100000000000000111000000000101001110111100000000000110
010000000000000000000000000000001010000011110000000000
010000000000000001000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000011100000010110100000000000
000000000000000001000000000000100000010110100000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000101100000010001000000000000001000000000
000000000000000000000011010000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011100111001010000000000
000000000000000000000000000111011110110100010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000010000000010000000011110001000000
000000000000000000000000001000000000010110100000000000
000000000000000001000000001111000000101001010000100000
000000000000000000000010000000000000000000000000000000
000010000000000001000000000000000000000000000000000000

.logic_tile 4 10
000000000000000111100000010000000000000000001000000000
000000001000000000000011100000001001000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000001000000000000001110000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000111000000000000001011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000001001000000000000001110000000000000000000
000000000101000001000000000000000001000000001000000000
000000000000101001100000000000001100000000000000000000
000000000000001000000000000011000000000000001000000000
000000000000001011000000000000001011000000000000000000

.logic_tile 5 10
000000000001000111100000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000100000000000011100000000001000000001000000000
000000000000001111000100000000001010000000000000000000
000000000001000000000000000011100001000000001000000000
000000001000100000000000000000101000000000000000000000
000000000000001000000111100011000001000000001000000000
000000001110001111000100000000001101000000000000000000
000000000000000111000000000001100000000000001000000000
000000001000000111000000000000100000000000000000000000
000000001110001000000011100000000000000000001000000000
000000000000001011000000000000001100000000000000000000
000000000000000000000000000011100001000000001000000000
000000001000000000000000000000101100000000000000000000
000000000000000000000011100111100000000000001000000000
000000000000000000000000000000101000000000000000000000

.ramt_tile 6 10
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000001000000000000000111000001000000001000000000
000000000000100000000000000000101111000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 8 10
000000000000001111000000000000000000000000001000000000
000001000010000111100011110000001001000000000000001000
000000001100000000000000000111101000110011001000000000
000000000000000000000000000000111011001100110000000000
000000100000010111000000010011101000110011001000000000
000000001000001111000011100000101000001100110000000000
000000000000000000000000000111101000110011001000000000
000000000000000000000000000000101010001100110000000000
000000100001010000000000000011101000110011001000000000
000000000010000000000000000000101010001100110000000000
000000000000000000000011100000001000110011001000000000
000000000000000000000000000000001000110011000000000000
000010100000010000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000001000000000000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 9 10
000000100010000101100011110001100001000000001000000000
000001000000000000000110100000101011000000000000001000
000000000000001000000011100101100000000000001000000000
000000000000001011000111100000001101000000000000000000
000000100001000000000110100111100001000000001000000000
000001000000100000000000000000101000000000000000000000
000000001100000001000010000001100001000000001000000000
000000000000000000000010010000101101000000000000000000
000010100000000001000111000001000000000000001000000000
000000001000000000100100000000101110000000000000000000
000000001100000000000011100011100000000000001000000000
000000000000000000000110000000101000000000000000000000
000000000000000001000000000011000000000000001000000000
000001000000000000000000000000001001000000000000000000
000001000110000000000000000101000001000000001000000000
000010100000000000000011110000101011000000000000000000

.logic_tile 10 10
000000000000000001100010000011001000001100111000000000
000000001010100000000100000000100000110011000000010000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000001010000000000000001001000111100001000100000
000000000000000000000000000000100000111100000000000000
000000000000000000000000000011001000010100000000100000
000000000000000000000000000001000000000000000000000000
000000000100001000010111000000000000000000000000000000
000000000100000001000100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000010000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000001000111100001000000000
000001000000100000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000100100000000010100000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000000000000000000000000000000011011110011000000000000
000000001010000000000000000000001101110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000001000000010000000000000001101001110011001000000000
000000001010000000000000000000101111001100110000010000
111001001110100000000010010101101000101010101000000000
100000100001000000000110010000100000101010100000000000
110000000000000000000000000000001000111100001000000000
110000000100000000000000000000000000111100000000000000
000000001100000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000101000000000000000011000000100000110000100
000000000001000111000000000000010000000000000001100101
000010100001000000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
110000001100000000000111000000000000000000000000000000
010000000000000000000100000000000000000000000000000000

.logic_tile 13 10
000001000000010000000000000101100000000000001000000000
000000000000011111000011110000100000000000000000001000
000000000000000111100000000001000001000000001000000000
000000000100001111000011100000001101000000000000000000
000001000010000000000011100000001001001100111000000000
000000000100000000000100000000001010110011000000000000
000001000000000011100000000001101000001100111000100000
000000100000000000100010100000100000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000000000000011100001101001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000001000000000000000000000000001001001100111000000000
000010100000000000000000000000001000110011000000000000

.logic_tile 14 10
000000000001010000000000000000000000000000001000000000
000000001110000000000000000000001101000000000000010000
000000000000000000000000010011000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000000000000001000111100001000000000
000000001010000000100010110000000000111100000001000000
000000000001010000000000000000000000010110100000000000
000000000010000000000000000111000000101001010000000000
000000000000000000000000000000000001001111000000000000
000000000000001101000000000000001001001111000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001100001111000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 2 11
000000001110000000000000000000000001000000001000000000
000000000000000000000010100000001000000000000000001000
000000000000000011000000010001000001000000001000000000
000000000000000101000010010000101000000000000000000000
000000000000000111000010000001100001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000001100010000101000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 11
000000000000000001000111100001000000000000001000000000
000000000000000000100100000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000011100111000011000000000000001000000000
000000000000000000100100000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000001011100000000000000001000000001000000000
000000000000001011000000000000001111000000000000000000
000000000000000000000011100000001000111100001000000000
000000000000000000000100000000000000111100000000100000

.logic_tile 4 11
000000000000000000000000000011100001000000001000000000
000000000000000000000010010000001101000000000000010000
111000000000000000000000000000000000000000001000000000
100000000000000000000000000000001100000000000000000000
010000000000000000000000000000001000111100001000100000
010000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100011100110100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100111100001111001110100000000
000000000000000000000000000000101101111001110000000010

.logic_tile 5 11
000010000001010000000011100111000000000000001000000000
000000000010000000000100000000101100000000000000010000
111000000000000000000000010000000001000000001000000000
100000000000000000000010000000001010000000000000000000
110000000001100000000000000000001000111100001000000000
110000000100000000000000000000000000111100000000100000
000000000000000111000110001001111011010000110100000010
000000000000001111100011111011111111110000110000000000
000001000000000000000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000110000000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000010011101101001111100110000000000
000000000000000001000011011111111110000000000000000000
000000000000000001000111010011111010110011000000000000
000000001010000000000110110111001101100001000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000001000000000000000000000000001000000000
000000000000000000100000000000001111000000000000001000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000011100111000011000000000000001000000000
000000000000000000100110010000101101000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000011100111000000000000001000000000
000000000000000011000000000000001101000000000000000000
000000000000000000000111000111100000000000001000000000
000000000000001001000000000000101000000000000000000000

.logic_tile 8 11
000000100000000001000000000101100000000000001000000000
000001000100001001100000000000100000000000000000001000
000000000000000001000000000000000001000000001000000000
000000000000000000100010010000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000100000000000000000000101110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000011100000101111000000000000000000
000000100000000000000000010001100000000000001000000000
000000001010000000000011010000001101000000000000000000
000100000000000000000000000000000000000000001000000000
000000000000000000000010010000001000000000000000000000
000100100000000001000000010111000000000000001000000000
000001000000000000100011010000101000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000111000000000000101111000000000000000000

.logic_tile 9 11
000010000001000000000000000111100000000000001000000000
000000000100000000000000000000000000000000000000010000
000001000000000000000000000111100000000000001000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000000000
000001001100000000000000000000000001000000001000000000
000010100000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000000010000000000000000001111000000000000000000
000000000001010000000000000111100000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000001001100000010000000001000000001000000000
000000001110001001100010010000001111000000000000000000

.logic_tile 10 11
000000000001000111100000000001000000000000001000000000
000000000100100000100000000000000000000000000000001000
000000000000000101100000000000000001000000001000000000
000000000000000000100000000000001110000000000000000000
000010000000010000000000000011000000000000001000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101000000000000000000000
000010000010000111000000000000000001000000001000000000
000000000110000000100000000000001111000000000000000000
000000000000000111000111000111100001000000001000000000
000000000000000000100100000000001101000000000000000000
000010000000100000000011100111000001000000001000000000
000010000110000111000100000000001110000000000000000000
000000000000001001000011100000000001000000001000000000
000000000000000011000100000000001100000000000000000000

.logic_tile 11 11
000000000001010000000111100111100000000000001000000000
000000000100000000000000000000001100000000000000001000
000000000000000000000011100111100000000000001000000000
000000000000000000000011110000101001000000000000000000
000000000000001000000011100101100001000000001000000000
000000000110000111000000000000101110000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010100000101111000000000000000000
000010100000100000000000000101000000000000001000000000
000010000110000111000011100000001111000000000000000000
000000000000001101100000000011100001000000001000000000
000000000000000101000000000000001001000000000000000000
000010000000000000000110110011100001000000001000000000
000000000000010000000010100000001001000000000000000000
000000000000001011100010110101000001000000001000000000
000000000000000011100010100000101111000000000000000000

.logic_tile 12 11
000000000011010111000011100000000001000000001000000000
000000001010000000100000000000001011000000000000001000
000000001100000000000000000011100000000000001000000000
000000000000000000000011110000000000000000000000000000
000010000000000111000011100111001001110011001000000000
000010001010000000000100000000101001001100110000000000
000001000000100000000010100000001000110011001000000000
000010100001000000000100000000001000110011000000000000
000001000000000011100011000111001000110011001000000000
000000000000000000100000000000101011001100110000000000
000000001100000000000000000101001000110011001000000000
000000000000000011000000000000001100001100110000000000
000000000001000011100000010001001000101010101000000000
000000000000100000100011000000100000101010100000000000
000000000000000000000000000111001000110011001000000000
000000000000000000000000000000001101001100110000000000

.logic_tile 13 11
000010000000000000000000000111001000001100111000000000
000000000000000000000011100000101001110011000000110000
000000000000000000000010110000001000001100111000000000
000000000000000000000010000000001110110011000000000000
000010100000000000000000000111001000111100001000000000
000000000000000000000010100000100000111100000000000010
000000000100101101000000000011001001010100000000000000
000000000001010001000010100011101001100000000000000000
000000000001000001100110010101100001100110010000000000
000000000000100000000011110000101101100110010000000000
000000000000000000000000001111001100101110000000000000
000000000000000000000011111001011011101101010000000000
000000000001000001000000010111100001011001100000000000
000000000000100111100011010000101010011001100000000000
000001000000000001100000010001111111000000000000000000
000000100000000000000011111011101010010000000000100000

.logic_tile 14 11
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000100000000000000000001001111100001000000000
000000000001010000000011110000001000111100000000010000
111010100000001000000000000000001000000011110100100000
100001000000000111000000000000000000000011110000000000
010000000100000001000000001111111010111111010000100000
010000000000000000100000000101101010101111010000000010
000010100001000011100000010000000000000000000000000000
000000000000101111100010000000000000000000000000000000
000000000000100001000000000101111010111101010000000000
000001000000000000100000000000010000111101010000100000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000011011110000010100000000100
000000000000000000000000000000010000000010100000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000

.logic_tile 3 12
000000100000000000000000010001100000000000001000000000
000001000000000000000011110000000000000000000000001000
000000001100000101100000000011100000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000001000000000000011100001000000001000000000
000000000000001011000010000000101011000000000000000000
000000000000000000000011100011000001000000001000000000
000000000000000001000100000000101101000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000000000010000000101110000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000001111000000010001100001000000001000000000
000000000000001011000011010000101000000000000000000000
000000000000000111000000000101100001000000001000000000
000000000000000001100000000000001101000000000000000000
000000000000001000000000000101000001000000001000000000
000000000000001011000011110000001010000000000000000000
000000100000000000000000000101100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000011100001100001000000001000000000
000000000000000000000110010000001101000000000000000000
000000000001000001000000000101000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000

.logic_tile 5 12
000000000000000000000111100000000000000000001000000000
000001000000000000000100000000001111000000000000001000
000000100000000000000000000111000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000011100101100001000000001000000000
000010100000000111000000000000101111000000000000000000
000000000000000001000000000101100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000111000011100011000001000000001000000000
000000000000000111000000000000001011000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001010000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000001000000100000000000000000000000000000
000000001110000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001011000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000001000000000000000000111100000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000001001010010100000000000100
000000000000000000000000000000100000010100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000100000000011100000010111000000000000001000000000
000000000000000000000010100000100000000000000000010000
000000001000001000000000000111000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000001001001010000000000000000
000000000000000000000000001001001000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000010000001100000000000001000000000
000000000000000000000100000000000000000000000000010000
000001000000000111000000000000000001000000001000000000
000010000000000000000000000000001000000000000000000000
000000000000001000000111101101001000000000000010000000
000000000000001011000000000111000000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000101001010000000100
000000001010100000000000001101100000000000000000100000
000000000000010001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000111100000000101000000000000001000000000
000000001010000000000000000000001100000000000000010000
000000000000100000000000000000000000000000001000000000
000000000001000000000000000000001000000000000000000000
000010100000101000000000000000001000111100001000000000
000000000100001111000000000000000000111100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000010000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000010000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001100000000000000000000
000010000001010101100000000011000000000000001000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000011000000000000011000000000000001000000000
000000001010000101000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 12 12
000001000000000000000000000111001001110011001000000000
000000000000000000000000000000101111001100110000010000
111000001101000000000000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000
010000000000000000000111100000000000000000000000000000
110000001010000000000011100000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000010000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
110000000000000111000010001000000000001100110110100101
110000000000000000100000001011001011110011000001100111

.logic_tile 13 12
000000000000100000000011100000000000000000001000000000
000000000000000000000100000000001100000000000000001000
000000100000000000000011100011000001000000001000000000
000001000000000000000000000000101001000000000000000000
000001000000000000000111100111100000000000001000000000
000000000000000000000111110000000000000000000000000000
000000001110100111100000000000000001000000001000000000
000000000001010000000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000110000111000011100000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001010000000000000001100001000000001000000000
000000000000000000000000000000101010000000000000000000
000001000000000000000000000000000000000000001000000000
000010100000000111000011100000001001000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001110000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001101000000000011100000000000001000000000
000000000000001111000010100000100000000000000000000000
000000000000000101000000000101000001000000001000000000
000000000000000000000010100000001100000000000000000000
000000000000000001000010000001000001000000001000000000
000000000000000000100110010000001111000000000000000000

.logic_tile 2 13
000000100001000101000000000000000001000000001000000000
000001000000000000100010110000001110000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000001001000001100111000000000
000000000000000111000000000000001111110011000000000000
000000000000000101000000000101101001001100111010000000
000000001100000000100010110000001100110011000000000010
000000000000000000000111100011001001001100111000000000
000000000000010000000000000000101111110011000000100000
000000000000000111000000000111001001001100111000000000
000000000000000000100000000000101011110011000010100000
000000000000000000000111100101001000001100111010000000
000000000000000000000000000000001111110011000010000000
000001000000000111000011100111001001001100111000000000
000010100000000000000011100000101111110011000010000000

.logic_tile 3 13
000000000000000000000000010011100000000000001000000000
000000000010000000000010100000100000000000000000010000
000000000000001000000000000000001000111100001000000000
000000000000000101000000000000000000111100000010000000
000000000000000000000000000111111010101011110000100000
000000000000000000000000000000100000101011110010000100
000000000000000111100000011001101000110011000000000000
000000000000000111000010000011011101000000000000000000
000000000001001000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000001101100011100011011101110100110000000011
000000000000000101100000000000001011110100110000000000
000010000001000000000000001000011110010100000000000000
000000000000000000000000000101010000101000000010000000
000000000000000000000000010001000000010110100010000000
000000001110000000000010100000100000010110100000000000

.logic_tile 4 13
000000000000101000000110110000000000010110100100000000
000000000111000001000010000001000000101001011000000000
111000000000000001100000011011111011100010000000000000
100000000000000000000011011111101011000100010000000000
110000100000010000000000000101001011100010000000000000
110001001100001001000010011011011100000100010000000000
000000000000100111000000000111001000100000000000000000
000000000001000000000011100000011001100000000000000010
000000100000000000000000010000001111110000000000000000
000000000000100000000011100000011001110000000001000010
000000000000001000000000010001000001100110010100000000
000000000000000111000011100000001000100110011000000000
000000000000000001100111000001100000010110100010000000
000000000010100000000011110001000000000000000010000001
110000000000100011100000001000011110001100110000000000
100000000001010001100011100111000000110011000000000010

.logic_tile 5 13
000010100000001111100000010000001000111100001000000000
000001000010000101000011110000000000111100000000010000
000000000000000101100111111000000000010110100000100000
000000000000000000000010101101000000101001010000000000
000000000001001000000011101001000001010110100000000000
000000001000000001000000001001001011111001110000000001
000000000000000101100010001001011101000001000000000010
000000000000000000000011110001011101000000000000000000
000001000000000000000000000101000001000000000000000100
000010000000000000000011111011001010010000100000000000
000000000000001001100110000001001010101000000000000000
000000000000001011000110001111111110010000000000000000
000000000000011000000000001011111001000000010000000000
000010000010101101000010000011011111000000000011100000
000000000000000000000010000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000100000000000000000000000000000
000010000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000010000000000000000011100001000000000000001000000000
000000000000010000000011110000100000000000000000001000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001000000000111100011100000000000001000000000
000000000000100000000000000000001001000000000000000000
000001000000000001000000000011000001000000001000000000
000000100000000000000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000110001111000011110000001101000000000000000000
000001000000100111000000000011100000000000001000000000
000010100001011111100000000000000000000000000000000000
000010000001111000000000000111000001000000001000000000
000010100000000111000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000001000000000000100000000000000000000000

.logic_tile 8 13
000000000001100111000000000101000000000000001000000000
000000000000100000100011110000100000000000000000001000
000000000000000000000011100001000001000000001000000000
000000000000000000000100000000101101000000000000000000
000000000001000000000000000001100001000000001000000000
000000000000100000000010000000101100000000000000000000
000000000001110000000111010101100000000000001000000000
000000000001010000000111010000100000000000000000000000
000000000010000000000000000001000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000100000000000010000111100001000000001000000000
000000000001010001000000000000101001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000101000000010000001000001000000001000000000
000000000000010011000000000000101110000000000000000000

.logic_tile 9 13
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000100011000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000011100000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000001000000111000001100000000000001000000000
000000000000001111000100000000000000000000000000000000
000000000000000111100000000111000000000000001000000000
000000001000000111100000000000101111000000000000000000
000100000000001000000000010101000001000000001000000000
000100001000001011000011010000001101000000000000000000
000000000000000000000000000101100000000000001000000000
000010000000000000000000000000101010000000000000000000
000000000000000000000010000101000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000010000101000000000000001000000000
000000000000000000000011110000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 11 13
000000000000000001100111010001000000000000001000000000
000000000000000000100010000000000000000000000000010000
000000000001001000000111100000000000000000001000000000
000000000000000001000000000000001000000000000000000000
000000000000000011100111100101101000000000000000000000
000000000000000111000100000101100000010100000000000000
000000000000010000000010000000000000000000000000000000
000000000100000000000011110000000000000000000000000000
000000000000000000000000001101000000110000110000000000
000010000000000000000000001101001011000000000000000000
000000000000000000000000000001011001001000000000000000
000000001110000000000000001001101001101001010000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000010100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000011000000011110011000100
000001000000000000000000000000010000000011110011100011
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000001000111100001000100000
000000000110000000000000000000000000111100000000010000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000001110000011110000000000
000000000000000000000010010000010000000011110000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000010000000101100000000000000000001111000000000000
000000010000000000000010010000001101001111000000000000
000000010000000101100000000000000000001111000000000000
000000010000000000000010010000001100001111000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000001001111000000000000
000000010000000000000000000000001100001111000000000000

.logic_tile 2 14
000000000000000111100111100111001000001100110000000000
000000000000000000000010110000101110110011000001010000
111000000001010101000000010111001000010000100100100000
100000000000100000100010011101111000101000000000000001
110001000000000101000010110011101010000001010110000000
010000000000000000100110010101111111000001100010000001
000000000001000000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000001000000000111101101111011110000000000
000000010000000000000010000000001001111011110011000000
000000010000000000000111000111001010010000100100000100
000000010000000000000100001101111001101000000000000001
000001010000100011100010110000000001001111000000000000
000000010000000000000011000000001011001111000000000001
110000010000001000000011101111011110000010000100000000
100000010000000011000000000001111011001011000000000100

.logic_tile 3 14
000000000000001101100000010000000000000000001000000000
000000000100000111000010100000001001000000000000001000
000000000000000000000000010000001000110011001000000000
000000000000000000000011100000011000110011000000000000
000000000000000000000000000000001001110011001000000000
000000000001000000000000000000001010110011000000000000
000000000000000101100000010001001000101010101000000000
000000000000000000000010100000000000101010100000000000
000000010000000000000000000101101000101010101000000000
000000010000010000000000000000100000101010100000000000
000000010000000000000000000111101000101010101000000000
000000010000000000000000000000100000101010100000000000
000010110000000000000111000000001001110011001000000000
000000010010000000000000000000001001110011000000000000
000000010000010000000111000111001000101010100000000000
000000010000100000000100000000100000101010100000000000

.logic_tile 4 14
000100000000000101100110110101100000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000001000000000000111100001000000001000000000
000000000000000101000000000000001011000000000000000000
000000100000000000000000000111100000000000001000000000
000001000000000000000000000000001111000000000000000000
000000000000000101100000000111000000000000001000000000
000000000000000001000011110000001000000000000000000000
000000010000010000000000000111000000000000001000000000
000000010000100000000000000000001001000000000000000000
000000010000000001000010000011100000000000001000000000
000000010000000000000010000000101001000000000000000000
000000010000000001000010000011100001000000001000000000
000000011010100001000000000000101000000000000000000000
000000010000000101000000000101100001000000001000000000
000000010000001111100000000000001100000000000000000000

.logic_tile 5 14
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001100000000000000001000
000000000000000000000011100101100000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111100000000111100000000000001000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000001100000000000001000000000
000001010000000000000010010000101101000000000000000000
000000010000000001000000000000000001000000001000000000
000000010000001111100000000000001100000000000000000000
000010010000000000000000000111000000000000001000000000
000001010000001001000000000000001101000000000000000000
000000010000000001000000000011000001000000001000000000
000000010000001001100010010000101111000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000010000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101111000000000000010000
000000000000001000000111000001100000000000001000000000
000000000000001011000100000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000001110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000010000000000000000000000000000000
000000010000010000000100000000000000000000000000000000

.logic_tile 8 14
000010100000000000000000010011000000000000001000000000
000000000110100000000010100000000000000000000000010000
000001000000000000000000001001001001000001000010000000
000010100000000000000000000101101110000011000000000000
000000000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000110000010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000101000000000000000000000000000000000000000
000000011110010011000000000000000000000000000000000000

.logic_tile 9 14
000010100001000111100000000011100000000000001000000000
000000001000000000000000000000100000000000000000001000
000000000001010000000011110101100001000000001000000000
000000000000101111000011010000001001000000000000000000
000010000100000000000000000101100001000000001000000000
000000001010000000000000000000001011000000000000000000
000000000000001011100010000001100000000000001000000000
000000000000000111100000000000001000000000000000000000
000000010001010000000011100011000001000000001000000000
000000010100000000000100000000101001000000000000000000
000001011100000111000111000111100001000000001000000000
000000110000000000100000000000101100000000000000000000
000010010000000001000010100111000000000000001000000000
000000010010000000000010100000101110000000000000000000
000000010000000000000110100111000001000000001000000000
000000010000000000000010000000101111000000000000000000

.logic_tile 10 14
000000000000000000000000000101000001000000001000000000
000000000010100111000000000000001010000000000000010000
000010000000010000000000000000000001000000001000000000
000001000000100000000000000000001110000000000000000000
000000100001000000000000000000001000111100001000000000
000000000000001001000000000000000000111100000001000000
000100001110000111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010100000000000000000000000000000000000000000000
000000010001001000000000001001000000111111110000000000
000000010000100011000010001111000000000000000000000000

.logic_tile 11 14
000000100001000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000001000
000000100000000000000000000011100000000000001000000000
000000001110000000000000000000100000000000000000000000
000000000000010000000000000111000000000000001000000000
000000000000000000000000000000001101000000000000000000
000011100110100000000000010111000000000000001000000000
000011100001010000000010010000101100000000000000000000
000000110000001101100000010011100000000000001000000000
000000010110000101000010100000000000000000000000000000
000000010000100101100000010111000001000000001000000000
000000011110010000000010100000101110000000000000000000
000000010000001001000010000000000000000000001000000000
000000010000000011000100000000001100000000000000000000
000000010000001000000000000111000000000000001000000000
000000010000000101000000000000001110000000000000000000

.logic_tile 12 14
000000000000000000000010100000011000000011110010100001
000000000000000000000100000000010000000011110011100101
000010000101010101000010100000000001001111000010100101
000001000001100000100110110000001010001111000011100110
000000000000000000000000000001000000010110100010100011
000000000000000000000010110000100000010110100011100101
000001001010000000000000000000000000000000000000000000
000010000000001101000000000000000000000000000000000000
000000010000000000000000000000000001001111000010000110
000000011010000000000000000000001001001111000011100011
000011110000100000000000000000000001001111000010000110
000000010001000000000000000000001000001111000010100011
000000010000000000000000000101000000010110100001000101
000000010000000000000000000000100000010110100011100110
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000001001101100000010011000000000000001000000000
000000000000100101000010100000100000000000000000001000
000000000000001000000000000011100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000010000000000000101100000000000001000000000
000000001010000000000000000000100000000000000000000000
000000100000000101100000010001000001000000001000000000
000001000000000000000010100000101111000000000000000000
000001010000000000000110100001000000000000001000000000
000010110000000000000100000000000000000000000000000000
000000010000000000000000010101100000000000001000000000
000000010100010000000010010000000000000000000000000000
000000010000000000000000000111100001000000001000000000
000000010000000000000000000000101000000000000000000000
000010110000000000000000000001000001000000001000000000
000000010000000000000011100000001111000000000000000000

.logic_tile 14 14
000010100000001000000111100000000000000000001000000000
000000000000001011000100000000001000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001001000000000000000000
000000000000000000000000000111100000000000001000000000
000000000110001001000000000000000000000000000000000000
000010100001000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000101000000000000001000000000
000000010000001111000011110000001101000000000000000000
000000010000000000000000000001100000000000001000000000
000000010010001111000000000000101111000000000000000000
000000010000001000000000010111000001000000001000000000
000000010000000111000011100000001001000000000000000000
000000010000001000000000000011000000000000001000000000
000000011000000111000000000000001010000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000001000000000
000000000000000000000011110000001001000000000000001000
000010000000000101000110000101100000000000001000000000
000001000000000000000100000000001011000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000111000010100101100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000001000000001000000000
000001010000000000000010100000001001000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001011000000000000000000
000100010000000000000000000011100000000000001000000000
000100011100000000000000000000100000000000000000000000

.logic_tile 2 15
000100000000000000000000000101100000000000001000000000
000100000000000000000010100000001110000000000000001000
000000000000001101000010100001001000001100111000000000
000000000000001011100100000000101011110011000000000000
000000000000000101000000000101001000001100111000000000
000000000000000000000011100000101010110011000000000000
000110000000000101000000000101101000001100111000000000
000101000000001101000010100000001011110011000000000000
000000010000000000000000000001101001001100111000000000
000000010000000000000000000000001000110011000000000000
000000010001010000000000000001101001001100111000000000
000000010000100000000000000000001011110011000000000000
000000010000000011100000000001101001001100111000000000
000000010000000000100000000000101000110011000000000000
000010010000000101000000000111101000001100111000000000
000000010000000000100000000000001011110011000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100100000000
000000000000000000000000001011000000101001010000000000
000100010000000000000110000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000001000000000010110100010000000
000000010000000000000000000111000000101001010000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000001101000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000001100001000000001000000000
000000000000000000000011100000101101000000000000000000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110010000000000000000000000000000
000000010000000000000110010000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000100001000000000000000101100001000000001000000000
000000000000000000000000000000001111000000000000010000
000001000000001000000000000000000000000000001000000000
000010001100001111000000000000001010000000000000000000
000000000000001000000000001000001001111011110000000000
000001000010100111000000000001001010110111110000100000
000010000001010011100000000000000000000000000000000000
000001000000100001100000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010110000000000010000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000001011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000001010001000000000011100000000000001000000000
000000000110000001100010000000100000000000000000001000
000000100000000000000000000011000000000000001000000000
000001000000000000000000000000101101000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010000000101001000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000011110000101000000000000000000000
000000010000000000000010000001000000000000001000000000
000000010000000000000010010000001000000000000000000000
000000010000000000000010000111100000000000001000000000
000000010001010000000010000000101000000000000000000000
000000010000000000000010000000000000000000001000000000
000000010000000000000000000000001111000000000000000000
000000010000000000000010000000000001000000001000000000
000000010001000000000100000000001011000000000000000000

.logic_tile 8 15
000000000000000000000000000000000001000000001000000000
000000001010100000000000000000001001000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000011100000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000010010000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001011000000000000000000
000000110000000000000011100101000000000000001000000000
000001010000001001000010010000100000000000000000000000
000000010000000000000000000011000000000000001000000000
000000010000001001000010010000100000000000000000000000
000010010001000000000000010111000000000000001000000000
000000010000000000000011010000101100000000000000000000
000000010000010000000000000011100000000000001000000000
000000010000100000000000000000100000000000000000000000

.logic_tile 9 15
000010100001000000000000000011000001000000001000000000
000000001000000000000000000000001100000000000000010000
000000001000000000000000000111100000000000001000000000
000000001110000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000001000110000000000010000000001101000000000000000000
000010000000010000000000000111100000000000001000000000
000011100001100000000000000000100000000000000000000000
000000010000000111000000000000000001000000001000000000
000000010000000000100000000000001111000000000000000000
000000011010101000000000010111100000000000001000000000
000000011111000101000010100000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000100000000000000000001111000000000000000000
000010010000010101100110100111100000000000001000000000
000001110001110000000000000000100000000000000000000000

.logic_tile 10 15
000000000000010000000000010101100000000000001000000000
000000000110001111000011110000100000000000000000001000
000010000000001000000000000001000000000000001000000000
000001000000001111000011110000000000000000000000000000
000010000001000000000000000011101000110011001000000000
000000001010000000000000000000001001001100110000000000
000000000000000111000011110001101000101010101000000000
000000000000000000000011100000000000101010100000000000
000000010011000000000000000011101001110011001000000000
000001010000000000000000000000001001001100110000000000
000000010111010001000000000101101001110011001000000000
000000110000100000000000000000001100001100110000000000
000000110011010000000000000011101001110011001000000000
000000010000000000000000000000001011001100110000000000
000010110000000000000000000000001000111100001000000000
000001010001010000000000000000000000111100000000000000

.logic_tile 11 15
000000000000000000000000000000000001000000001000000000
000000000100000000000000000000001101000000000000010000
000001001100010000000000000000001000111100001000000000
000010000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010110001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001011010100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000111000101000000000000001000000000
000000000000000000000111100000000000000000000000001000
111000000000001000000000000000000000000000001000000000
100000000000010001000000000000001001000000000000000000
010010000000000000000110000000001000001100111110000100
010000000010000111000000000000001101110011000001000111
000000000001010000000000000101001000001100111110100011
000000000000000000000000000000100000110011000001000111
000000010000000000000000010000001001001100111110000101
000000010000000000000010000000001000110011000001100111
000000010000000000000000010111101000001100111110100101
000010010110000001000010000000000000110011000001100111
000000010000000000000000000000001001001100111110100111
000000010000000000000000000000001101110011000001100001
110100010000010001100110000111101000001100111110100111
010000010001100000000000000000100000110011000001100011

.logic_tile 13 15
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000010000
000010000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000011000000010110100010000011
000000000100000000000000000000000000010110100001100001
000000010000000000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000001010000100000000010110000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000001000000000
000000001110000000000000000000001011000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110101001000010100000000000000
000000001110000000000010100000100000010100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000001000000000000000110000001000000000000001000000000
000000000000001111000000000000100000000000000000010000
011000000000000000000000000111101000000010000000000001
100000000000000000000000000000001011000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000001000000000000001110000011110000000000
000000000000001101000000000000000000000011110000000000
000000000001010000000000000000000000000000100100000000
000000000000000000000000000000001000000000000110000000
000000000000000000000000010011100000010110100000000001
000000000000000000000010100000100000010110100000000010
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001111000000001001000001001100110000000000
110000000000000101000000000101001110110011000010000000

.logic_tile 2 16
000001000000000111000110000001001000001100110000000000
000010101000000000100100000000001110110011000000010000
111010000000000111100010100011001010000001010100100000
100000000000001101100110100111001001000001100000000110
110000000000000001000111000001100000110110110000000000
010000000100001111000000000000001011110110110000000000
000000000001010001100010100011111010001000000000000000
000000000000100101000010111011101010000000000000000000
000000000000001000000010010011101000001001000110000000
000000001000000011000011001111111010000101000010100010
000000000001010000000010110001101011000000010100000001
000000000000100000000110001001001010000001110000100000
000000000000001001100011101001011000000010000100000000
000000000000000001000100001101111010001011000000000000
110000000000000000000000000101011001010000100100000000
100000000000000000000000001001011011010100000000100010

.logic_tile 3 16
000000000000000000000000000101100000000000001000000000
000000000000000111000000000000000000000000000000001000
000000000000000000000111110000000001000000001000000000
000000000000000111000111010000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001110001001000011100000001011000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100001000000001000000000
000000001000000000000010000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001001000000000000000000

.logic_tile 4 16
000010000000000000000011100000000001000000001000000000
000001000010000111000000000000001111000000000000001000
000000000000000011100000000011000000000000001000000000
000001000000000111100000000000001010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000111000011100000001000000000000000000000
000000000000000011100000010101100000000000001000000000
000000000000000000100011010000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000001001000000000000101000000000000000000000
000000000000010000000000000011100000000000001000000000
000000000000100001000000000000000000000000000000000000
000000000001000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000110000000000001000111000000000000000000001000000000
000001000000000000000000000000001001000000000000000000

.logic_tile 5 16
000000000000000000000000000011100000000000001000000000
000000001010000000000000000000100000000000000000001000
000000000000000000000000010011000000000000001000000000
000000000110000000000011010000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000111100000000000001000000000
000000000110000000000000000000001111000000000000000000
000100000000001000000000000000000001000000001000000000
000000000000001011000010000000001001000000000000000000
000000000000000001000111000011000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000001000011110000001101000000000000000000
000000000000010001000000000000000001000000001000000000
000000000000100001000010000000001111000000000000000000

.ramt_tile 6 16
000000000001010000000000000000000000000000
000000000010100000000000000000000000000000
000000001110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001010100000000000000000000000000000
000000001100010000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000010000000000000000001000111100001000000000
000000000000100000000000000000000000111100000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000111100001000000001000000000
000000000000100000000000000000001011000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000111100001010100010
000001000000000000000000000000000000111100000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010000000000001100000000000000000000000000000000000

.logic_tile 9 16
000000000010000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000001000000000110000000000001000000001000000000
000000000000100000000100000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000100000000000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 10 16
000010000000010000000000000000000000000000001000000000
000000000110010000000000000000001111000000000000001000
000000000000100000000111100000001111001100111000000000
000000000001000000000100000000011011110011000000000010
000010100001010000000000010101000001000000001000000000
000000001000000001000011110000001101000000000000000000
000010000000000000000000010011000001000000001000000000
000001001110000000000011000000001001000000000000000000
000000000000000000000000000101000001000000001000000000
000000000110100001000000000000001110000000000000000000
000000000110010111000000000011000001000000001000000000
000010100001100000000010010000001100000000000000000000
000000000000000000000111000111100000000000001000000000
000000001000000000000100000000101100000000000000000000
000000001000000011100000000011000000000000001000000000
000000000000000000100011110000001011000000000000000000

.logic_tile 11 16
000011000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000111110000000000000000001000000000
000000001100000000000011100000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000100001111000000000000001100000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101010000000000000000000
000010000001010000000000000101000001000000001000000000
000000000100000001000000000000001101000000000000000000
000000001000000000000000010000001001111100110010000000
000000000000000000000010100000001001111100110001000010
000000000001010000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000011100000000111001000001100111100100100
000000000000000000100000000000000000110011000011010100
111010100011010000000000000000001000001100110111000100
100000101010010000000000000011000000110011000011000110
010000000000000000000111000000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000010000110100000000000000000000000000000000000000000
000000000000000001100000000001001010101010100000000000
000000001100000000000000000000000000101010100000000000
000000100000001000000000000000000000000000000000000000
000011000000000111000000000000000000000000000000000000
000000000000001000000000000011000000010110100010000101
000000000000000001000000000000000000010110100011000101
110010001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000001000000001000000000
000000001100000000000000000000001000000000000000001000
000000000001000000000000000101100000000000001000000000
000000001010100111000011100000100000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000001010000000011100001100000000000001000000000
000000000110000000000011100000101101000000000000000000
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001100000000000000000000
000000000011001000000110000111100001000000001000000000
000000000010101001000100000000001011000000000000000000
000000000000000000000000010111100001000000001000000000
000000000000000000000010010000101001000000000000000000
000000000101010001100000010000000001000000001000000000
000000000110000000100010010000001101000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000011001100000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000010
000000000000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101100001001100110000000000
000000000000000001000000000000001010110011000000000000

.logic_tile 2 17
000000000000000000000000000001100001000000001000000000
000000000000000111000000000000001000000000000000000000
000010100000000101100111000000001000001100111000100000
000000000000000101000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000001000000000000001000110011000000100000
000000000000000101000010100000001001001100111000000000
000000000000000000000000000000001001110011000000100000
000001000000000000000000000000001001001100111000000000
000000100000000001000000000000001010110011000000000000
000000000000000001100000000011001000001100111000000000
000000000000000000100000000000000000110011000000100000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000

.logic_tile 3 17
000000000000101000000000010111000000000000001000000000
000000000001000011000010000000000000000000000000010000
111000000000000000000000000000001000111100001000000001
100000000000000000000000000000000000111100000000000000
010000100001000000000000010111000001101111010000000000
010000000000000000000011011011101101101001010000000000
000010000000010000000000010001001111000000000000000000
000001000000100000000011001011001011010000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000001001100000000000010000000000000000000000000000000
000000000001001001100000010000001010000100000110000000
000001000000000011100010110000010000000000000000100010
110010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 4 17
000010000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000010000
111000000000000000000111100000000001000000001000000000
100000001110000000000000000000001011000000000000000000
110000000000010000000110100000001000111100001000000010
010001000000000001000000000000000000111100000000000000
000010000000000000000000001111101011011110100100000000
000001000000000000000010001111011001101001010000000100
000000000000000000000000000000000000000000000000000000
000001001000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110000000000011100000000000000000000000000000000000
000101000000000000100011110000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000101100001000000001000000000
000001001000000000000000000000001011000000000000010000
000000000000000000000000000101100000000000001000000000
000000001100000000000000000000000000000000000000000000
000000100000000000000000000000001000111100001000000000
000000001100000000000000000000000000111100000000000001
000010000000000001000111100000000000000000000000000000
000001001101001001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.ramb_tile 6 17
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000001010000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 7 17
000000000000001000000000010011000000000000001000000000
000001000000101111000011100000100000000000000000001000
000010000000010000000000010011000001000000001000000000
000001101110100000000011100000101010000000000000000000
000000100000000000000000010111000001000000001000000000
000000000000000000000011110000101001000000000000000000
000001000000100000000000010001000000000000001000000000
000010001100011111000011110000101111000000000000000000
000000000000000000000010100101000000000000001000000000
000000000000000000000010000000101101000000000000000000
000010000110000000000000010001000000000000001000000000
000011100000000000000011000000000000000000000000000000
000000100001000000000000000101100000000000001000000000
000000000000000000000011110000100000000000000000000000
000001001010000000000000000011100000000000001000000000
000010001100000000000000000000101111000000000000000000

.logic_tile 8 17
000000000000110000000010100000000001000000001000000000
000001000000000000000111110000001110000000000000001000
000010000000100000000000000001000000000000001000000000
000001001101000000000000000000101001000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000000000000000001000000000
000010100000100000000000000000001101000000000000000000
000000000000000101100110100011000000000000001000000000
000000000000000000000000000000001001000000000000000000
000011001011000101100110100001000001000000001000000000
000011001100100000000000000000101100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000110100000000000000000001001000000000000000000
000010100000011101000000010000000001000000001000000000
000011101110100101100010100000001101000000000000000000

.logic_tile 9 17
000000000000000000000000001000000001001001000000100010
000000000000000000000000001111001100000110000000000010
000001000110100000000000000000000001001111000011100110
000010100001010000000000000000001110001111000011100101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110010000000000000000000000001111000010100010
000001100101100000000000000000001101001111000001100100
000000000000000000000010100000000001001111000010000100
000000000000000000000000000000001101001111000011100100
000001001000001101000010101000000000010110100010000000
000010101111000011000010100011000000101001010011100101
000000100001000000000000000111000000010110100010000110
000001000000100000000010100000100000010110100011100000
000010001011000000000010101000000000010110100010000111
000001001100100101000100001011000000101001010011100100

.logic_tile 10 17
000000000000000000000000000111000001000000001000000000
000010000000000000000000000000101110000000000000010000
000010100000000000000000010111000000000000001000000000
000001000000000000000011010000000000000000000000000000
000001000010000000000010001011001000010100000000000010
000000000000000000000100001001001111000100000000000000
000000000000000001000000001101011011000000000000000010
000000000100000000100011100111101011000000100010000000
000000000000100111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111000110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 11 17
000001000000000000000000000000000001000000001000000000
000000000100010000000000000000001000000000000000001000
000000000000011000000111000000000001000000001000000000
000000000000000011000000000000001001000000000000000000
000000000100000001000000000011001000101010101000000000
000000000000000000000000000000000000101010100000000000
000000000000011001000010000101001001110011001000000000
000000000000001011000000000000001101001100110000000000
000000000000000001000000000101101001110011001000000000
000000000000000000000000000000001110001100110000000000
000010100100000001000111100101101001110011001000000000
000000000000000000000000000000101101001100110000000000
000000000000000000000000000000001001110011001000000000
000000000000000000000000000000001010110011000000000000
000000000000000011100000000111101001110011001000000000
000000000100000000100000000000001100001100110000000000

.logic_tile 12 17
000000000000000111100000000111100000000000001000000000
000000000000000000100000000000001101000000000000001000
000000100001000111100000000001100001000000001000000000
000011000100100101000000000000001000000000000000000000
000000000000000000000110110101000000000000001000000000
000000000000000000000010100000101111000000000000000000
000000000011111101100110110101000000000000001000000000
000000000000000101000010100000101000000000000000000000
000010000000000111100000000101100000000000001000000000
000000000000001111000010010000001100000000000000000000
000000000001000000000000000101100000000000001000000000
000010000000101111000000000000001100000000000000000000
000000000000001000000011100101100001000000001000000000
000000000000000111000100000000101100000000000000000000
000101000000000000000000000101100000000000001000000000
000010101010000001000000000000101110000000000000000000

.logic_tile 13 17
000000000000001000000111100001000000000000001000000000
000000000000001011000000000000101100000000000000010000
111000000100010000000000000111000000000000001000000000
100000000100000000000000000000000000000000000000000000
110000000000000000000000000111001000101011110100000000
010000000000000000000000000001100000111111110000000001
000001100000100000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000100011000000000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000000000000110001100000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000100000000000001100000011111100001101001010000000000
000000000000000111000010001111001100110000110000000000
111000000000000000000011101001011111110110100100000000
100000000000000000000000001011001010101001000000000000
000000000000001000000011100111000001100000010000000000
000000000000000001000000000000001011100000010000000000
000000000000000000000111001101011100011111100000000000
000000000000000111000111101001101000010111110000000000
000000000000000000000000001101011011100001010100000000
000000000000000000000000001101011110111001010000000000
000000000000001001100110001001011111101000000100000000
000000000000000001000000001111101100111000100000000001
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010000000001001000010000000011111000111100000000000
000001000000001111100010010001011110001011010000000000

.logic_tile 2 18
000000000000000111100110110000001000001100110000100000
000000000000000111000011010000001001110011000000010000
111000000000001000000110010000011011000111100000000000
100000000000000001000011010001011001001011010000000000
000000000000000000000000000000001010110000000000000000
000000000000000000000010000000011000110000000000000100
000000000000000111000111001001011101100010110100000000
000000000000000000000100001111011100000011110000000000
000000000000000111100110001011011001001111100000000000
000000000000000000000000000101111001011111110000000000
000000000000000111000010011001100000111001110000000000
000000000000000000000110001011001001100000010000000100
000001000000000001100000001001001100010110100000000000
000000000000000000000000001101010000000011110000000000
000001000000000000000000000001001111100010110100000000
000000100000000000000010100011001100000011110000000000

.logic_tile 3 18
000000000001010000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000001000000000101100000000000000001000000001000000000
000000100000000000100000000000001110000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111100011100000000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000000001000000010011100000000000001000000000
000000000000000111100011010000100000000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000001111000010000000001111000000000000000000

.logic_tile 4 18
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000001010000000000000011000000000000001000000000
000000001110000000000000000000000000000000000000000000
000000000000000001000000000111000000000000001000000000
000000000010000001000000000000001010000000000000000000
000000000001010000000011100111100000000000001000000000
000000000000100000000100000000001101000000000000000000
000000000000000000000010000101000000000000001000000000
000000001000000001000000000000000000000000000000000000
000000000001010000000000000111100000000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000111000010000000001111000000000000000000
000011000001010011100010000000000001000000001000000000
000011101100100000100010000000001111000000000000000000

.logic_tile 5 18
000000100000001111000011100101000000000000001000000000
000000001000000111100111100000100000000000000000001000
000010100000010001000011100000000000000000001000000000
000001000000100000100100000000001001000000000000000000
000000000000000000000111100001000000000000001000000000
000000000000000000000011110000000000000000000000000000
000010000110000001000011100101000000000000001000000000
000001000100000000100000000000100000000000000000000000
000000000001000000000000000001100001000000001000000000
000000000010000000000000000000101010000000000000000000
000000000000000000000000000001000000000000001000000000
000000001110000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000100000000000000000001011000000000000000000
000011000001010000000000000001000001000000001000000000
000011001111100000000000000000001000000000000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000010000
000010100001010000000000000000001000111100001000000000
000001001100100000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110010000001
000000001100000000000000000000010000000011110001100000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000010000000110100000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 8 18
000000000000000000000000000011100001000000001000000000
000000000000100000000000000000101111000000000000010000
111000100001110000000000000000000001000000001000000000
100000001110110000000000000000001110000000000000000000
110000000001000000000000000000001000111100001000000000
110000001000000000000000000000000000111100000000000000
000010000000010101100000000000000000001111000001100010
000001001111110000000000000000001111001111000001000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000010100000000000000000000000000000
000001001110101001000000000000000000000000000000000000
000000000001000000000111100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110010001010010000000111000000011010000100000110000001
010001101110110101000100000000000000000000000000100100

.logic_tile 9 18
000010000000000000000010100000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000101000101000010100000000001000000001000000000
000000000000100000000100000000001011000000000000000000
000000000000000101000110100001000000000000001000000000
000000000010000000000000000000100000000000000000000000
000000001011010000000010100101000000000000001000000000
000000001011100101000010100000000000000000000000000000
000000100000000000000000000001100000000000001000000000
000001000000000000000000000000000000000000000000000000
000010100101000111000000000000000001000000001000000000
000011100000010000000000000000001010000000000000000000
000000000000000000000000000011100001000000001000000000
000001000000000000000000000000001011000000000000000000
000101000000100111000000000111100001000000001000000000
000010000110000000000000000000001001000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
111000000000010000000000010011001010101000001000000000
100000001100000000000010000000100000101000000000000100
110010000000000111100110010101001000001100111110100011
110001000000000000000010000000100000110011000011000111
000000001010000001000110000101001000001100111110100001
000000000110000000100000000000100000110011000011000100
000000000000000000000000000000001001001100111110000100
000000000000000000000010110000001100110011000011000111
000000000001011001100000000000001001001100111110000101
000000000110000001000000000000001100110011000011100010
000001000000000000000011000000001001001100111110000110
000010000000000000000000000000001001110011000011100011
010000000001100000000000000101101000001100111110000101
110000000001010000000000000000100000110011000011100000

.logic_tile 11 18
000000000000000000000000000111001001110011001000000000
000000000000000000000000000000001011001100110000010000
000010000001000000000000000000001001110011001000000000
000000000100100000000000000000001010110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010000000000000000111100000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000001000000000010111000000000000001000000000
000000000000000101000010100000101000000000000000010000
000010000010000000000000000101000000000000001000000000
000000000100100000000000000000000000000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000100000001000000000000000001000000000000001000000000
000010000100010000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000100100100000000000000001000000000000001000000000
000001000100000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001001000000000000000000
000001100011100000000000000001000000000000001000000000
000001000110000000000000000000100000000000000000000000

.logic_tile 13 18
000000001000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000011000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000100110000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000110000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000111100111110000000001000000001000000000
000000000000000000000111100000001011000000000000001000
000000000100111111000000000000000000000000001000000000
000000000010000111000000000000001000000000000000000000
000000000000001000000000000101000000000000001000000000
000000001110000111000010010000001100000000000000000000
000010000000010011100011100001000000000000001000000000
000000001000000000100100000000101011000000000000000000
000010000110010000000000000101000001000000001000000000
000001000001101001000000000000101000000000000000000000
000010100001000000000000000011000000000000001000000000
000000000100100000000000000000001001000000000000000000
000001001000000000000000000101000001000000001000000000
000010000000000000000000000000101010000000000000000000
000000000001000000000000000000000001000000001000000000
000001001000000000000000000000001000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000010011100000000101100000101001010000000000
000000000000001001100010000101000000000000000000000000
111010000000001001100110000111001001000101010000000000
100000000000000001000000000101111011011110100000000000
000000000001001111100000011000000001100000010000000000
000000000000000011000010001101001111010000100000000000
000000000000000000000111110001101100110110100100000000
000000000000001111000110000011001000010110000000000000
000000000000010111000000010011111100010110100000000000
000000000000001001100011101111100000000011110000000000
000010100000000111100010000001001101101000000100000000
000001000000000000100100001101011000110100010010000000
000110000000010000000110000101111000110001010100000000
000010000000000000000000000001111100110000000000000000
000000000000001000000011100000011111110000000000000000
000000000000001111000100000000011110110000000000000000

.logic_tile 2 19
000000000000110000000111100001100000000000001000000000
000000000000000111000100000000000000000000000000001000
000000000000001011100000000001100000000000001000000000
000000001100000111100000000000000000000000000000000000
000000000001011000000011110101000000000000001000000000
000000000000001111000011110000001011000000000000000000
000000000000001000000111110101000000000000001000000000
000000000000001011000011100000101001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000110000000000000101100001000000001000000000
000000000001010000000000000000101010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000110000000000000000000101011000000000000000000
000001000000000000000000000001000001000000001000000000
000000100000000000000000000000001010000000000000000000

.logic_tile 3 19
000000000000000000000000010101000000000000001000000000
000001000000000000000010000000000000000000000000010000
111000001111010000000111110000001000111100001000000000
100000000000100000000011110000000000111100000000000001
000000000000001001000000010111111100100011110100000000
000000000000001111000011110101011111000011010000000000
000000000000000101100000010011101100010100110000000000
000000000000000000100010111111001011011000110000000100
000000000000001000000000010000011011000100000010000100
000000000000000011000011010011011101001000000010000000
000010101110001000000110001011011000011111100000000000
000001000000000101000011001111111011011111010000000000
000000000000000000000010010101100001000000000010000100
000000000000000000000111100011101101100000010010000000
000000001110001000000000010001011011000111100000000000
000000000000001011000010100000101001000111100000000000

.logic_tile 4 19
000000000000000000000000000111000001000000001000000000
000000001010000000000000000000001000000000000000010000
111000000000001111100110010000000001000000001000000000
100000000000001111000010110000001000000000000000000000
000000000000000000000011100000001000111100001000000000
000010000000000111000100000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000000000011111011110110100100000000
000000000000000000000011111101011110010010100000000000
000000000000000001100000000001101101000111100000000000
000000000000000000000000000000111110000111100000000000
000010000000001000000000000101011001100010110100000000
000000000000100011000000001101011110000011110000000000
000000001100001011100000010011011001000111100000000000
000000000000000001100010000000111111000111100000000000

.logic_tile 5 19
000000000000000000000000010101100001000000001000000000
000000000000000000000010100000001101000000000000010000
000000000101010000000000000101100000000000001000000000
000000001110010000000000000000000000000000000000000000
000000000000000000000000000000001000001100000000000000
000000000000000000000000000000001001001100000000000001
000011000000110001000000000000000000000000000000000000
000001001010000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000111010000000000000000000000000000000000000000
000011100000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000010100001010000000000000000000000000000
000000000001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001010000000000000000000000000000
000001000000110000000000000000000000000000

.logic_tile 7 19
000000000000000101000000010000000000000000001000000000
000000000000001001000011110000001000000000000000001000
000010100000000000000000010101000000000000001000000000
000001100000000000000011110000000000000000000000000000
000000000001000111100000000000000000000000001000000000
000000000000001111100010010000001101000000000000000000
000000100000010000000111000011000000000000001000000000
000001001110100000000100000000001011000000000000000000
000000000000001000000000010000000000000000001000000000
000001000000000011000011000000001001000000000000000000
000010100000010000000000000001100000000000001000000000
000001000000100000000000000000101011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000101101000001000000000000000
000010001110100000000000000000101000001000000000100000

.logic_tile 8 19
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000001010000000000000011100000000000001000000000
000000000000100000000000000000101111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000010000000101101000000000000000000
000010000000000000000000000000000000000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000001001000010000000000000000000000000000000
000000000001011000000110100011000001000000001000000000
000000000110100101000010000000001011000000000000000000
000000000000000000000000010011100000000000001000000000
000001001000000001000011000000100000000000000000000000
000010000000000000000000000011100000000000001000000000
000001001101010001000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000010000
111000000001011000000110010000001000001100000000000000
100000000101110001000110010000001111001100000000000000
110000000000000011100111011101000000001100110110100000
010000000000000000100110001111100000110011000010000111
000000100011000011100000000000000000000000000000000000
000011000000110000100000000000000000000000000000000000
000000000000000101100000000000001100000011110010000000
000000000000000000000011110000000000000011110011100100
000011100011000000000000000101001010101000000000100000
000000001100100000000000000000010000101000000000000000
000000000000001000000000011000011000010100000010000100
000000000000000101000010011001010000101000000000000000
010000000011010000000110000000000000010110100010000100
110000001010010000000100000111000000101001010011000111

.logic_tile 10 19
000000000000001001100000000111001000001100111100000101
000000000000001111000010100000000000110011000011110110
111010000000000001100000010000001000001100110110100001
100000000000000101000010100000001000110011000011100100
110000001100000101100010110000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000010000101000000011101011001001001010000000000
000000001010000000000010001101011000101001010000100010
000000000000000000000000000011100001110000110010000110
000000000000000000000000000001101100100000010000000010
000010100100000000000010000001111010000000000000000000
000001000100011101000000000111001000000010000000000000
000000000000001000000111100101011110000100000000000100
000000000000000001000000001101111001000000000000000000
110010000000000001000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000

.logic_tile 11 19
000001000000000001000000000111100000000000001000000000
000000100000000000100000000000000000000000000000001000
000000000000000011100000000001100001000000001000000000
000000000000010000100010010000101100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000001000001000000000011100001000000001000000000
000000000000110000000000000000001000000000000000000000
000000000000000000000010000001000001000000001000000000
000000000000001001000000000000001001000000000000000000
000000100000110001000000000011000001000000001000000000
000001000000000001000000000000001000000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000100000000000000000000000000000000001000000000
000000000100000001000000000000001101000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001101000000000000010000
000000000001000000000000000011000000000000001000000000
000000000010110000000000000000100000000000000000000000
000010100000000000000000000000000000000000001000000000
000001000000000000000000000000001101000000000000000000
000010100000000000000000001001001001000011010000000000
000000000000000000000011100111001011000011110000000100
000000000000000000000000010000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000100000000000000000000000000000000000000000
000000001000011111000000000000000000000000000000000000

.logic_tile 13 19
000000000000000011100000000000000000000000001000000000
000000000000000111100000000000001010000000000000001000
000010100000000000000111000101100000000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000111000111000000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000111000000000000000000000000001000000000
000000000111000000000000000000001000000000000000000000
000000000000000000000111000011000000000000001000000000
000000001100000000000100000000101110000000000000000000
000001000001010000000000000111000001000000001000000000
000000000110000000000000000000101110000000000000000000
000000000000000011100111000011000000000000001000000000
000000001110000000100100000000101000000000000000000000
000000100000001000000000000111000001000000001000000000
000001000000000011000000000000101001000000000000000000

.logic_tile 14 19
000010000000000000000000000000001000111100001010000000
000001000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000010000000000000000000000111101111100000010100000000
000000000000000101000010010001101101111000100000000000
111000000000000000000000010111011100101000000000000000
100000000000000000000010000000000000101000000000000000
000000000000000000000111101101101100111100010100000000
000000000000000111000110011011111100011100000000000100
000000000000000000000000010011001001111000010000000000
000000000000000000000011100000111101111000010000000000
000000000000001001100110011011101010101001010000000000
000000000000000111000010001111110000111100000000000000
000000000000000000000010010101011000001111100000000000
000000000000001111000111000111111010101111110000000000
000000000000001111000000011011011111111001010100000000
000000000000000001000011101011011001010000000000000000
000000000000001000000110001111011100101001000100000000
000000000000000001000010000111011111110110100000000001

.logic_tile 2 20
000000000000001111100010110101000000000000001000000000
000000001000001111100110010000000000000000000000010000
111000000000000011100010111001001001000100000000000000
100000000000001101100110000001001110000000000010000000
000000000000001111100011110011001011101101010000000000
000000000010001011100011000111011001101000000000000000
000000000000001001100110001101011110100000010000000000
000000000000001011100011101011001001111101010000000000
000000100000000001100110001000011101110001010000000000
000000000000001001100000000101011011110010100000000000
000000000000000000000010001111111001101000000100000000
000000000000000000000000000101001011110100010000000000
000000000000000001000000000011011100101001110000000000
000000000000000000000000000011111011101000100000000000
000000000000001001100011001001011110010111110000000000
000000000000000111000000001001111000100111110000000000

.logic_tile 3 20
000000000000000000000011100000000001000000001000000000
000000000000000111000011100000001010000000000000001000
000000001100001000000000010001000000000000001000000000
000000000000000111000011100000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000001110000001000000010000000000000000001000000000
000000000000000111100011010000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000100000000000000001100001000000001000000000
000000001011000001000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 4 20
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000010100000000000000000010001100000000000001000000000
000001000000000111000011010000000000000000000000000000
000000000001000000000011100101100000000000001000000000
000000000000100111000000000000000000000000000000000000
000001000001011000000000000001100000000000001000000000
000000100000001011000000000000100000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000010001000000000111100000000000001000000000
000000100000100001000000000000001010000000000000000000
000001000000000000000000000000000000000000001000000000
000010100000000000000000000000001011000000000000000000
000010000001000001000000000000000001000000001000000000
000000000000100000000010000000001111000000000000000000

.logic_tile 5 20
000000000000001011100111110000000000010000100000000000
000000000000000001000111100011001101100000010000000100
111000000000001000000000011001001110000000000000000000
100000000000000111000011100111111111010000000010000000
000000000000000111000111000001011011000100000000000000
000000000000000000000111100101111100000000000000000001
000000000110101011100111011011101110111101010100000010
000000000000010011000011011011100000111111110000000000
000000000000000011100010100000001010000000010000000000
000000001010000001000110001101011000000000100000000000
000000000000010000000111110001001011000001000000000001
000000001110100111000010001011001011000000000000100000
000000000000000011000111011001011111001001010000000000
000000000000000000000110001101001000101001010000000000
010010000001011000000000001001111010000000000000000000
110001001110100001000000000101111100100000000001000010

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000100100000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 8 20
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010010
000000001011010001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101111000000000000000000000
000000000000000000000000000111101101010000000000000100
000000000000000000000000000000000000000000000000000000
000000100000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001100000010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000111000111100001011010000000000010000000
000011000000000111000111101001111000000010000000000000
000000100110000101000000010000000000000000000000000000
000001000110000111000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010000010100000000000010000000000000000000000000000
000000001010000001000011010000000000000000000000000000
000000001100100000000111001001001110101000000000000000
000000000000000001000000000111000000000000000000100110
000000100000000000000000001011000000100000010000000000
000001000000010000000000000101001101000000000000000000
000000000000001000000000000101011011000000000000000000
000000000000000001000000000011101000000000100000000000
000001000100010001100000001001011001000000000000000000
000000000000000000000000000001111011010000000010000000

.logic_tile 10 20
000000000000001000000010000000000001000000001000000000
000000000000001111000000000000001000000000000000001000
000000000001011111100000000101100000000000001000000000
000000001010000111100000000000001001000000000000000000
000000000000000001000111000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000100000000111100000000011000000000000001000000000
000001000000010000100000000000100000000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011000000000000000000000000000000
000000100010010000000000000001000001000000001000000000
000001001010000000000000000000001000000000000000000000
000000000000001111000000000001100000000000001000000000
000000000000001011100000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000100001000000000000000000000001000000001000000000
000001000000110000000011110000001000000000000000010000
000000100001010000000000000001001000111100001000000010
000011000100001001000000000000100000111100000000000000
000000000000010000000000000101001000111000000000000000
000000000000000000000010000000101101111000000000000100
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000100000100000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000011100000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000100101011111000011100101100001000000001000000000
000001000100001011000000000000001111000000000000000000
000000000000000011100000000111100001000000001000000000
000000000000000000000010000000101000000000000000000000
000000100000011011100111100101000001000000001000000000
000001000000000011100000000000001111000000000000000000
000001000000000000000000000001100000000000001000000000
000010000000000000000000000000100000000000000000000000
000001000000000000000000000000000001000000001000000000
000000001010000000000000000000001000000000000000000000
000000000001000000000000000101100000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000101011000000000000000000

.logic_tile 13 20
000000000000000000000111100011000000000000001000000000
000000000000000000000100000000000000000000000000010000
000000100011000000000000000101001000111100000000000000
000000000110100000000000001001001110101100000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000101000110000011111100101000000000000000
100000000000000000000000000000100000101000000000000000
000000000000000000000010100001111110111101010000000000
000000000000000000000100000011000000101000000000000000
000000000000000000000000001111001011101000000100000000
000000000000000111000000001001111100110100010000000000
000000000000001001100000000001011011011110100000000000
000000000000000111000000001111101110011111110000000000
000000000000001111100000010101011111111001010100000000
000000000000000011100011000011101100100000000000000000
000000000000000000000110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001001100000000011100000100000010000000000
000000000000000001000000000000001110100000010000000000

.logic_tile 2 21
000000000010010111000110000000000001100000010000000000
000000000000001101100010100011001000010000100000000000
111000000000001000000111001000011010000111100000000000
100000000000001111000100001001011111001011010000000000
000000000000000111000000000001001011110001010100000001
000000000000000000100010111011011100110000000000000000
000000000000000000000110000001011100101000000100000000
000000000000000000000000000001001001111000100000000000
000000000000000000000000010000011100000011000000000000
000000000000000101000010000000001001000011000000100000
000000000000101011100000000101011111100000010100000000
000000000001000001000000000111001111111000100000000000
000000000001001001100000010000000000000000000000000000
000000000000100001000011000000000000000000000000000000
000000000000000001100000011111011001100110100100000000
000000000000000001000010101111001110010110100000000000

.logic_tile 3 21
000010100000010001000000000000000001000000001000000000
000000000000000111100010110000001101000000000000010000
111001000000000000000011100000001000111100001000000000
100010100000000000000000000000000000111100000000000001
000000000000000111100000000011111001000111100000000000
000000000100000000000011100000011110000111100000000000
000000000000000000000110010101111100101011010000000000
000000000000000000000011011111101000000111010000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100001100000011001001100100011110100000000
000000000001011001000011001111011000000011100000100000
000000000000000000000000010000001011000011000000000000
000010000000000000000010010000011011000011000000100110
000000000000001011100000011101001001101001110000000000
000000000000001001000010001101011110010000100000000000

.logic_tile 4 21
000000000000000000000000000000000001000000001000000000
000001000000000000000000000000001010000000000000010000
000000000001010111000000000000001000111100001000000001
000000000000100111000000000000000000111100000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001001100000010110100000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000100000000000000111100000000000000000001000000000
000000000000000000000100000000001010000000000000001000
000010100000001000000011100101000001000000001000000000
000001000000000011000011100000101011000000000000000000
000000000000000111000111100001000001000000001000000000
000000000000100000000100000000101001000000000000000000
000000000000010011100000010111100000000000001000000000
000000000000100111100011100000001001000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001100000000000000000000001010000000000000000000
000000000001000000000000000001100000000000001000000000
000000000000000000000000000000101011000000000000000000
000011100001010011100000000101100000000000001000000000
000010100100100000000000000000001001000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001010000000000000000000000000000000

.logic_tile 7 21
000000000000000011100000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000010000001010011100111000101000000000000001000000000
000000000000000000100100000000000000000000000000000000
000000000000000111000000000001100000000000001000000000
000000000000000001000010000000100000000000000000000000
000010100001000001000010000111000001000000001000000000
000001000000100000000100000000101000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000101100000000000001000000000
000000001010000000000000000000001011000000000000000000
000000000000000000000111100111000000000000001000000000
000000000000000001000000000000001111000000000000000000
000010000000000000000000000101100000000000001000000000
000001000000000000000000000000101011000000000000000000

.logic_tile 8 21
000000000001011000000111110000000000000000001000000000
000000000000000011000011100000001001000000000000001000
000001100001000000000000000001100001000000001000000000
000011100100100000000011110000101011000000000000000000
000000000000100000000000000001000001000000001000000000
000000000000000111000000000000101111000000000000000000
000010100000000011100000010001000000000000001000000000
000010000000000000000011000000000000000000000000000000
000001000000001000000000000001000001000000001000000000
000000000000001011000000000000101010000000000000000000
000001000000010000000111000001100000000000001000000000
000000100000010000000000000000101010000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000010000000000000000101001000000000000000000
000010000001010000000010000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000001010000000000010100000000000000000000000000000
000000000000100000000000001011001011001001010000000000
000000000000000101000000001101001001010110100000000001
000000000000000000000111100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000101000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000011000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 10 21
000000000000001000000000000000001000111100001000000100
000000000000001111000000000000001000111100000000010000
000000000000000000000000011111101001000100000000000000
000000000000000000000011110011001011001100000000000001
000000000000101000000111100000000000000000000000000000
000000000001010011000100000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000000000000000000000001101011110000000000000000000
000000000000000000000000001001001011100000000000000010
000000100001000001000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000111000000000000000000000000000000000000
000000000100100001100000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000010000000000000000001000000000
000000000100000000000011010000001010000000000000001000
000000000000001000000000000001101010001100111000000000
000000000000001011000000000000000000110011000000000001
000000000000001001000000000111000000000000001000000000
000000000000000101000010010000101101000000000000000000
000000000001000000000000000011000000000000001000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000001000010000000000000000000000000000000
000010000001000001000000000111100000000000001000000000
000001000000100000000000000000001011000000000000000000
000000000000000001000000010000000000000000001000000000
000000000000000000000011100000001110000000000000000000
000000000001000111000000000001001000100000000000000010
000010000000100000100000000000101010100000000000000000

.logic_tile 12 21
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000010000000000000111001000010100000000000000
000100000001000000000000000000000000010100000010000000
000000100000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000001000000010110100000000000
000000000000000000100000000000000000010110100000000000
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000010100000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000110100000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000010000000000000000000001000000000010000100010000000
000000000110010000000000001011001000100000010000000100

.logic_tile 14 21
000000000000001000000000000101100000000000001000000000
000000000000001111000000000000100000000000000000001000
000000000000001000000111000011100000000000001000000000
000000000000001111000100000000100000000000000000000000
000000000000001111100000000000000001000000001000000000
000000000000001111100000000000001000000000000000000000
000000100000000000000000010101000000000000001000000000
000000000000000000000011100000001010000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000001000010000000001001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000010000000000000000000000000111100000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000001111000000001011111100010110100000000000
000000000000000001000010100001100000000011110000000000
111000000000001011100000001111111011011001110000000000
100000000000000001100000000001111110000110100000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000110010000011100000010100000100000
000000000000000000000011101111010000000001010000000000
000000000000000001100110000101101100110110100100000000
000000000000000000000000000001111111101001000000000000
000000000001010111100010010000000000100000010000000000
000000000000100000000010000001001011010000100000000000
000000000000000000000010010011011110101001010000000000
000000000000000000000011101001001010101010000000000000
000000000000000001100010001101111110110001010100000000
000000000000001001000010011111101101110000000000000000

.logic_tile 2 22
000000000001010000000000000011011010101000000000000000
000000000000000000000011100000100000101000000000000000
111001000000000101100110010001000000101001010000000000
100010100000000000100010011011100000000000000000000000
000000000000000001100011100101100001100000010000000000
000000000000000000000100000000001110100000010000000000
000000000000000001100110010101001111000000010000000010
000000000000000111000010000000101101000000010000100000
000001000000000000000110001011111001111100010000000000
000000000000000000000000001101101010010100010000000000
000000000000000111000010001001111011111001010100000000
000000000000000000000100001101101100100000000000000000
000000100000000001000110100000000000100000010000000000
000001000000000000100000001111001001010000100000000000
000000000000000101100000001001101011101000010100000000
000000000000000000000000001001101100101000100000000000

.logic_tile 3 22
000000000000000000000110001001000000000000000000100000
000000000000000000000100001111101110001001000000000100
111000100000001001100011100111101110000000000000000011
100001000110000001000010100101100000010100000011100000
000000000000001000000111101101111101101101010000000000
000000000000001111000100000001001111100100010000000000
000000000000001000000000010111011110000000000000100000
000000000000000101000011101001010000010100000001100100
000000000000000000000000001001111101110100010100000000
000000001010000000000000000111011001111100000000000000
000000000001010001100110001111011110000000000010000100
000000000110100000100000001101010000000010100000000100
000000000000000111000000001001000000000000000000000100
000000000100000000000000001111101110100000010000100100
000000001110000101000111000101011001011110000000000000
000000000000000000000100000000101001011110000000000000

.logic_tile 4 22
000000000000000011100000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000100000000000000000000101000001000000001000000000
000001001100000000000000000000101100000000000000000000
000010000000000000000010000011100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001000000000010000011000001000000001000000000
000000000110100000000000000000001100000000000000000000
000000100000000000000000000011100001000000001000000000
000001000000001001000000000000001101000000000000000000
000010100000010111000000000011100000000000001000000000
000000000110000001000010000000000000000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000111000000000111000000000000001000000000
000000001110000000000010000000100000000000000000000000

.logic_tile 5 22
000000000000001000000000000101000000000000001000000000
000000001010001011000010000000101001000000000000010000
000000000000001111000111110011000000000000001000000000
000000000000000011000010000000100000000000000000000000
000000000000000111000000011011101001011100000010000000
000000000000000111000011111001001111111100000000000000
000010100001000000000011100101100001001001000000000000
000001001100100111000000000000101010001001000001000000
000000000000000000000110000011000000100000010010000010
000000000000000000000010010000101000100000010000000000
000010000001010001000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000101000000000110000000000000
000000000000000000000000000000001010000110000000000100
000100100000000000000110001011011001000000000000000000
000001000000000000000000001001101000001000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000110010000001000111100001000000000
000000000000000000000011010000000000111100000000000000
000001000000000001000010000011001100010100000010000000
000010000000000000000010000000100000010100000011100000
000010100000010000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000000000000000101100000011001101110100000000000000000
000000000000000000000010001001111110000000000000000000
000010000000000001000000000101001011000000000000000000
000000001110000000000000001101011010000000010000000000

.logic_tile 8 22
000000000000000101100111001001001001010100000000000001
000000000000000000000000000001001001000100000000010000
000010000001111000000000010111100001100000010000000000
000001001100001011000010000000101111100000010001000010
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100100010000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000000000000000000000001101001001000001000000000000
000000000000000000000000000111111100000000000000000000
000000000000010001000010000000000000000000000000000000
000001000110100000000010000000000000000000000000000000

.logic_tile 9 22
000000001100000000000011100101000000000000001000000000
000000000000000111000000000000000000000000000000001000
000010100000000000000000010111000000000000001000000000
000000000000010000000011010000100000000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000001011000011000000101100000000000000000000
000000000011010000000000000011000000000000001000000000
000000000110000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000010111000010000000001000000000000000000000
000000000001000101100000000001100000000000001000000000
000010000110100000100000000000101110000000000000000000
000000000000000000000110100011100000000000001000000000
000000000000000111000100000000000000000000000000000000
000011100000000000000000000011000000000000001000000000
000000000000000000000000000000101110000000000000000000

.logic_tile 10 22
000001000000000000000000000011100000000000001000000000
000000100000000000000000000000100000000000000000001000
000000000000011111100000000011000000000000001000000000
000000000000000011100000000000100000000000000000000000
000000000000001001000010010000000000000000001000000000
000000000000001011000011000000001011000000000000000000
000000000001110000000000000101000001000000001000000000
000000000000000111000000000000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010000000100000000000000000000000
000010100000010000000110100000000000000000001000000000
000000000100000000000100000000001010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001000000000000000000000
000010100000000000000000000000000001000000001000000000
000000000010000000000000000000001010000000000000000000

.logic_tile 11 22
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000111000011001000001100111000000000
000000000000000001000000000000000000110011000000000000
000010000000000000000000000011001000001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000001000000000101001000001100111000000000
000000000000000000000010000000001110110011000000000000
000000000001000000000010000111001001001100111000000000
000000000000100000000000000000001101110011000000000000
000010100000001011100000000111101000001100111000000000
000001000000000111100000000000000000110011000000000000
000000000000000000000000000111001000111100001000000000
000000000110000001000000000000000000111100000000000001

.logic_tile 12 22
000000000000000000000111000111000000000000001000000000
000000000000000000000111100000001100000000000000001000
000000000100000011100000000001000000000000001000000000
000010000000000000000010100000101100000000000000000000
000000000000000011100000010011000000000000001000000000
000000000000000000000011000000101010000000000000000000
000000100100011011100000000011100001000000001000000000
000001000100001011100010000000001000000000000000000000
000000000000000001000010000101000001000000001000000000
000000000000001111000000000000101001000000000000000000
000000000000001000000000000111100001000000001000000000
000100000000001101000000000000101011000000000000000000
000000000000000101000000000001000001000000001000000000
000000000000001001100000000000101010000000000000000000
000010000001010000000010100111000001000000001000000000
000000000100010000000100000000001010000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000010011100000000101100000000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000000000111000101000000000000001000000000
000000000000000000000011100000100000000000000000000000
000010100000010111000010000000000001000000001000000000
000000000110000000000010000000001011000000000000000000
000000000000000011000000000111000001000000001000000000
000000000000000001000011100000101011000000000000000000
000000100001010000000000000011000000000000001000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000001100000000000001000000000
000000000000010000000011100000001101000000000000000000
000010000000010000000000000000000000000000001000000000
000000000100000000000000000000001100000000000000000000

.logic_tile 14 22
000000000000000000000000010101000000000000001000000000
000000000000000000000011000000100000000000000000001000
000000100000000000000111010000000000000000001000000000
000001000100000000000011110000001100000000000000000000
000000000000000001000010000101100000000000001000000000
000000000000000000000010000000101011000000000000000000
000010000001000011100000010001100001000000001000000000
000000000100000000000011110000101001000000000000000000
000000000000000001000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000
000010100000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000010011100000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000001000000000010101000011000111000010000000000
000000000000000000000000001111001111110100100000000000
111000000000000001100000000011101011101101010000000000
100000000000000101000000001011001110100100010000000000
000000000000000011100110000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000000000000000110000111111011111100010100000000
000000000000000000000000001001011111011100000000000000
000000000001001000000110000111111001101000000000000000
000000000000000001000000000111001000110110110000000000
000000000000001000000000001101001100110100010100000000
000000000000000001000000001111101001111100000000000000
000000000001000011000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000111000111000111011110101001010000000000
000000000000001111000111111011110000111100000000000000

.logic_tile 2 23
000000000001010001100111100000001000111000010000000000
000000000000000000100000001111011010110100100000000000
111000000001001000000000010101001101110100010100000000
100000000000100001000010011011101011111100000000000000
000000000001000001100010101101101101111000110100000000
000000000000000000000000001001111111100000110000000000
000000000000000000000010101011111010111111000000000000
000000000000001001000110111111111101010110000000000001
000000000000001000000011111011111011101000000100000000
000001000010000001000110000001011100111000100000000000
000001000000001001100000010000000000100000010000000000
000000100000000011000011100001001101010000100000000000
000000100000000000000011101101101110010101000000000000
000000000000010011000000000001001101111101000000000000
000010100001000000000110010011001110101001010000000000
000000000000100000000010011001110000111100000000000000

.logic_tile 3 23
000000000000000000000010000000000001000000001000000000
000000000000000000000111110000001001000000000000001000
000000000000001000000000010111000000000000001000000000
000000000000001111000011100000000000000000000000000000
000000000001000000000000000001000001000000001000000000
000000000000100000000011100000101010000000000000000000
000000001111000111100000000001100000000000001000000000
000000100000100000100000000000001001000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000001001000011000000101100000000000000000000
000001000000000000000000000000000000000000001000000000
000010000110000000000000000000001011000000000000000000
000000000000000011000000000000001000111100001000000000
000000000110000000000000000000000000111100000000100000
000000000000001000000000001001001100000000000010000010
000000000000000011000010000111110000000001010000000110

.logic_tile 4 23
000000000000001000000111110000000000000000001000000000
000000000000001111000011110000001000000000000000010000
111000000000000000000111100000000001000000001000000000
100000001110000000000100000000001011000000000000000000
000000000000000111100111000111101001010100000000000000
000000000000000000100110001101101010001000000000000001
000001000000000111000000010001001100010000000100000000
000010100000000000100011111001111011110000000010000011
000000000000000111000011100000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000000000000011111100000000010000001
000000000000000000000000001011001001010000000000100000
000000000000000111000000001011001100000000000010000000
000001000000000000100010010111011010010000000001100000
000000000000000111000000000111001010010000000010000000
000000000000000000100010100000001111010000000011100000

.logic_tile 5 23
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000111000011100111000001000000001000000000
000000000000000111000011100000101101000000000000000000
000000000000000000000111000111100001000000001000000000
000000000000000000000000000000001000000000000000000000
000001000001010000000000000111000001000000001000000000
000010100000100000000000000000101000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000111000000000000101011000000000000000000
000010100000000000000111000111000000000000001000000000
000000000100000000000000000000101000000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001001000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000011000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 7 23
000000000000001111100011110001001001000000010000000000
000000000000001011100010001001011110000000000000000000
000000000001010011100000000001101101000000100000000000
000000000000010111000010100000101011000000100010000000
000000000000000000000010000101011010000000000000000000
000000000000000000000010001011101000000000010000000000
000000000010001011100000010000000000000000000000000000
000000000000010011100011010000000000000000000000000000
000000000000001001000111001001101101000000000000000000
000000000000000001000010000101011000001000000001000000
000010101011010000000010001111011000000000000000000000
000000000000000000000000001011101100000000100000000000
000000000000000000000111010111001100000000000000000000
000000000000000000000011011101101001100000000001000000
000000000100000001100000000111101000101000000000000000
000000000000010000000000000000010000101000000001000000

.logic_tile 8 23
000000000000000000000000000000000000000000001000000000
000000000001010000000000000000001011000000000000001000
000000000000000001000000000000000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000000000011100011100001000000001000000000
000000000000000000000010010000001101000000000000000000
000000000001000001000000000111000000000000001000000000
000000000000100000000010000000100000000000000000000000
000100000000000000000000000101100001000000001000000000
000000000000000000000000000000101101000000000000000000
000010100100010001000000010101100000000000001000000000
000000000000100001000011000000000000000000000000000000
000001000000000000000010000001100001000000001000000000
000010100000000000000000000000001100000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000000000000010000000001111000000000000000000

.logic_tile 9 23
000000000000000000000000010000000000000000001000000000
000000000000000000000011000000001001000000000000010000
000010100001010000000000000000001000111100001000000000
000000000110000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000

.logic_tile 10 23
000000000000001101100000010000000000000000001000000000
000000000000001111000010000000001010000000000000010000
000001000000100000000111100000001001111100001000000000
000000000001000000000100000000001110111100000000000000
000000000000000111100110000111001000101000000010000000
000000000000000000100100000000000000101000000000000000
000000000100000000000000001011001110000001010000000000
000000000000000000000010001001001101000001000000000011
000000000000001000000111000000000000010110100010000000
000000000000000011000010001101000000101001010000000000
000000000000000000000111101001001000111000000000000000
000000000100000000000000001011011000101000000000000001
000000000000001001100110100101101110000000000000000000
000000000000000011000110001011111011110011000000000000
000000100000000000000000000000001110110000000000000101
000001000000000001000000000000011111110000000011000000

.logic_tile 11 23
000000000000000000000000000111101001000100000000000000
000000000000000000000000000000001001000100000000010000
000000000001000000000111000000000001001111000000000000
000000000000100000000110100000001010001111000000000000
000000000000000111000011100101111001110011000000000000
000000000000000000000010100101011010000000000000000000
000000000000010101000000010011111111000000000000000000
000000000110000101000010100111001011010000000000000000
000000000000000000000010001000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000000000000000000000101001110110011000000000000
000000000000000101000000001011111011000000000000000000
000000000000001000000111001000000000010110100000000000
000000000000000001000100001001000000101001010000000000
000010100000001001100000000000000000001111000000000000
000000000000001111000000000000001011001111000000000000

.logic_tile 12 23
000010000000000000000000010101100000000000001000000000
000001000000000000000011010000001001000000000000010000
000000000000000000000000010001100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000001011000000000000111100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000010010000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000110000111100000000000001000000000
000000000000000000000100000000100000000000000000000000

.logic_tile 13 23
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101011000000000000000000000000000000000000000
000000000001000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000010000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000010000000000111100110000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000000111000110000101101010001100111100000000
100000000000000000100000000000001100110011000000000000
010000000000000111100000010101001001001100111100000000
100000000000010000000010000000101010110011000000000000
000000000000000111000000010101101000001100111100000000
000000000000000000100010000000001001110011000000000000
000000000000000001100000000001101001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000111101001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000010000000000000000000000000101010110011000000000000
000000000000000001100000000101101001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 2 24
000000000000001101000110111000011000101100010000000000
000000000000000001000010101111011110011100100000000000
111000000000000111100111100001001011000010000000000000
100000000000000000000110101001101010000000000000000100
000000000000000101100010101111100000101001010000000000
000000000000000000000100001011001111110000110000000000
000000000000001111000010100101001111101000110000000000
000000000000000101100100000001101000011000110000000000
000000000000000001000110010111101100101001010100000000
000000000000000001100010001011101100100110100000000000
000000000000000001100110011111011010110000010000000000
000000000000000000000011000111011101110110010000000000
000000000000000101000011100000011101000011000000000000
000000000000000000000010100000011010000011000000000000
000000000000001000000110111001011000111000000000000000
000000000000000001000010000011011111111001000000000000

.logic_tile 3 24
000000000000000000000000000111101100101000000000000000
000000000000000000000000000000000000101000000000000000
111000000000010011100000010101111100010111100000000000
100000000000000000100010101011001010110111110001000000
000000000000000000000010011111100000101001010000000000
000000000000000001000110001101000000000000000000000000
000010000000000001000010110111011000111001000100000000
000000000000000000000010001011011110110000000000000000
000000000000000011100110001101011001111001010100000000
000000000000000000000000001001101100010000000000000000
000000000000011000000000000101000001100000010000000000
000000000000000001000010110000101110100000010000000000
000000000000001111000000001001111011101000010100000000
000000000100000001000000001001011110011000100000000000
000000000000000001100000001101111100010110110000000000
000000000000001001000000001101011010011111110000000000

.logic_tile 4 24
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001000000000000000001000
000000000000000111000111000101100001000000001000000000
000000000000000000000111100000001001000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000111000000000011000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000010000001100001000000001000000000
000000000000000001000010000000001001000000000000000000
000000000000010000000000000101100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000000000000000000011000000000000001000000000
000000000000000001000000000000100000000000000000000000

.logic_tile 5 24
000000000000000111000000000000000001000000001000000000
000000000000000111000000000000001010000000000000010000
000000000000000000000000010001000000000000001000000000
000010001010000000000010000000000000000000000000000000
000000000000000000000000000011001001010100000000000000
000000000000000000000000000111001001000100000000000000
000000000000000011100111100101111100000000000000000000
000000000110000000100000001011111000010000000000000100
000000000000000011100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000100000001000011000000000000000000000000000000
000000000000000001000000001001011111001000000000000000
000000000000000000000000000011011011000000000000000000
000010000000010000000000010000000000000000000000000000
000000001110000000000011000000000000000000000000000000

.ramt_tile 6 24
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000010000000100000000000000000000000000000
000000000111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000011100101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000011100000000000000001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000111000011100000101111000000000000000000
000000000000000000000111000111000001000000001000000000
000000000000000000000110000000101101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000010000111000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000010000001100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000100000000000000000000000

.logic_tile 8 24
000001000000000000000111110111000000000000001000000000
000010100000000000000110000000001111000000000000010000
000000000000100001100000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000000111100000001101101000011100000000000000
000010100000000000100000000011101101111100000000000000
000000000000001111100111100011100001000000000010000001
000000000000000001000011111011101000100000010000000010
000001000000001000000011110001011111000000100000000000
000000000000000111000110010000111011000000100000000000
000000000000001001000000001101101011000000000000000000
000000000000001001000010111101001010000000100000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000100000001000000000010011001001110011110010000000
000001000000001101000011001111011110100001010000000000

.logic_tile 9 24
000000000000001000000111000001100000000000001000000000
000000000000000011000000000000000000000000000000001000
000010100000000111100000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000011100000000101000000000000001000000000
000000000000000111000010000000001000000000000000000000
000000100010000000000111000000000000000000001000000000
000001001010000000000100000000001001000000000000000000
000000000001000000000000000011100000000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000000101100000000111000000000000001000000000
000000000110000000100000000000101011000000000000000000
000000000010000101100111000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000100000001010000000000000111000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 10 24
000000000000000000000010000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000111100000000000000000001000000000
000000000100000000000100000000001001000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001100001001000000111110011000000000000001000000000
000001000000100111000111000000100000000000000000000000
000000000000001111000000010001100000000000001000000000
000000000000001011100011000000101100000000000000000000
000000000000000000000000000101100001000000001000000000
000001000000000000000000000000101010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100001001000000000000101000000000000001000000000
000000001010101101000000000000000000000000000000000000

.logic_tile 11 24
000000000000000111100000000101000000000000001000000000
000000000000010000000011110000000000000000000000001000
000010000000100000000111100101000000000000001000000000
000010000000000000000000000000101000000000000000000000
000000000001010001000010000111100000000000001000000000
000000000000100001000000000000001001000000000000000000
000000100100000000000010000101000000000000001000000000
000001000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001111000000000000000000
000001000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000011000000010000000010000001000001000000001000000000
000000000000100000000000000000001011000000000000000000
000000000000000001000000000001000001000000001000000000
000000000000000001000000000000101001000000000000000000

.logic_tile 12 24
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000100010000000011100000000001000000001000000000
000000000000000000000010010000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111000111101000011100000000000000
000001000000000000000100001011101111111100000000000100
000000001111000001000110001111000000111111110000000000
000000000000100000100100001001000000000000000000000001
000000000001000011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000101100110000101111111000000000000000000
000000001010000000100000000011101100110011000000000000

.logic_tile 13 24
000000000000000000000011100000000000000000001000000000
000000000000000000000011100000001011000000000000001000
000010000100000011100000000001000000000000001000000000
000000000000000111100000000000101001000000000000000000
000000000000000011100111010101000000000000001000000000
000000000000000000000111110000101001000000000000000000
000000000001000001000000000001100000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000000111100000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101100000000101100000000000001000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000111001001001100111100000000
000000000000000000000000000000001110110011000000010000
111000000000000000000000000101001001001100111100000000
100000000000000000000000000000001100110011000000000000
010000000000000001100110000011101000001100111100000000
100000000000000000000000000000001101110011000000000000
000000000000000001100000000101001001001100111100000000
000000000000000000000000000000101100110011000000000000
000000000000000000000000010011101001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001011100000000101101001001100111100000000
000000000000000001100000000000001100110011000000000001
000000000000001000000000000111101001001100111100000000
000000000000000001000000000000101110110011000000000000
000000000000000011100110010111101001001100111100000000
000000000000000000100010000000101100110011000000000000

.logic_tile 2 25
000000000001001000000110111001001010000010000000000000
000000000000000111000010000001111010000000000000000000
111000000000001000000110011011100001101001010000000000
100000000000000101000010001001101101110000110000000000
000000000000001101100010011011101100101001010000000000
000000000110000101000010101011110000111100000000000000
000000000000001000000010001101001001110100010100000000
000000000000000001000010100111111011111100000000000000
000000000000110111000110000011101100101000000000000000
000000000000000000100000000000000000101000000000000000
000000000000000001000111010111111111000010000000000000
000000001100000000000111000101011111000000000000000000
000000000001000001100000000101111011101000010100000000
000001000000100000000000000001101001101000100000000000
000000000000000001100110011111011011100001010100000000
000000000000000001100110010111011011111001010000000000

.logic_tile 3 25
000000100000001001000110000000000000000000001000000000
000001000000000011000011100000001001000000000000001000
111000000001011111000011100000001000001100111010100100
100000000000000001000000000000011000110011000010000100
000000000000000011100010100000001001001100110010100000
000000000000000000100100000011001111110011000000000100
000000000001010011100000010101011100101000000000000000
000000000000000000100010000000010000101000000000000000
000000000000000000000110110011111001100110100100000000
000000000000000001000011001101101101010110100000000000
000000000001010000000110001101011010111000110100000000
000000000000100000000010101111101101100000110000000000
000000000000000000000000000001011010100000010100000000
000000000000000000000000000001111011110100010000000000
000000000001010000000010000011011001000111100000000000
000000001010000000000010100000101001000111100000000000

.logic_tile 4 25
000000000000000000000110000000000000000000001000000000
000000000000000000000110110000001110000000000000010000
000000001100000101100000000000000000000000001000000000
000000000000000111000010110000001101000000000000000000
000000000000000111100011111001001001000100000000000000
000000000000000111000010011001101011001100000000000000
000000000000001001100111011000011001111000010000000000
000000000000001111000010010001001111110100100000000000
000000000001000000000010011101001110001011000000000000
000000000000000000000010000101011101001111000000000000
000000000000001001000000011111101011100000000000000000
000000000000001101000010000101011011000000000000000000
000000000000000001000000000101001001000110000000000000
000010000000000000000010101001111100010110000000000000
000000000001011001000000001011101011000001000000000100
000000000110100001000010000111101100000000000000000000

.logic_tile 5 25
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000100000000111100111010001100001000000001000000000
000001000110000000100011100000101001000000000000000000
000000000000000000000010000011000001000000001000000000
000000001000000111000000000000001001000000000000000000
000000000000000001000010010101000001000000001000000000
000000000000000000000011100000101011000000000000000000
000000000000000001000000000001100001000000001000000000
000000000000000000000010000000001001000000000000000000
000010100001010000000000000011000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000001010000000000000000000001011000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000111000111100111000000000000001000000000
000000000000000111000111100000001101000000000000010000
000010000000000000000011110000000000000000001000000000
000000000000000000000111100000001111000000000000000000
000000000000000000000110000011101001011100000010000000
000000000000001111000000001101101001111100000000000010
000000000001000111100000011001011011000000000010000000
000000000000100111100011010101101011010000000000000000
000000000000000000000000000011111001001001010000000000
000000000000000001000011110011111110010110100000000000
000000000001000000000110000001001110000000010000000000
000000000000100000000000000000001010000000010000100000
000000000000001001000000010001001000101000000010000000
000000000000001011000011000000010000101000000000000000
000001100000000001100010111111100000101001010000000000
000001001010000000000010001111100000000000000000000000

.logic_tile 8 25
000000000000000011100111010101100000000000001000000000
000000000000000000000011000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000001000000001001000011100001000000000000001000000000
000000000000000011000110000000000000000000000000000000
000001000001110000000010010001000001000000001000000000
000000101010010000000011010000101101000000000000000000
000000100000000000000000000001000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000100000000000000111100101000000000000001000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000110000000000000000000101010000000000000000000

.logic_tile 9 25
000000000000001000000110000000000000000000001000000000
000000000000000011000011100000001001000000000000010000
000000000000100000000000000001000000000000001000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000001000111100001000000000
000000000000100111000000000000000000111100000000000000
000000100001000001000010001101111010000000000000000000
000001000000100000000010001101011100010000000000000000
000000000010001001000000010000000000000000000000000000
000000000000001101000011010000000000000000000000000000
000010000000000101100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110001101011100100000000000000100
000000000000000000000000000011001111000000000000000000
000010100000000000000000000011001101100000000000000010
000000001010000000000010001001101111000000000000000000

.logic_tile 10 25
000000000000000000000111010101001000111100001000100000
000000000000000000000111010000100000111100000000010010
000000000110001111100000010001101001000100000000000000
000000000000000111000010000000101000000100000000000100
000010100000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000001000000000111100111111011111011000000000000000000
000000100100000000100011101101101101000100000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000011100000001000000011000010000000
000000000000000000000011100000011001000011000011000100
000000000000000000000000001011011111000000000000000000
000000000000000000000000001101111000001000000000000000
000000100000000000000000010000000000000000000000000000
000001000000000000000010110000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000001010000000000000000001001111100001000000000
000010000110000000000000000000001101111100000000000001
000000000000000000000000001011001001010000000000000000
000000000000000000000000000111001111000000000000000001
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 12 25
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000010110000001000111100001000000000
000000000000000000000111010000000000111100000010010000
000000000100100000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000000000000000000000010000011011111100000000000100000
000000000000000000000010110000101110100000000000000000
000001000000000101000000000001101111110011000000000000
000000000000001101100010111101111010000000000000000000
000000000000000000000110001101101110100010000000000001
000000001100000000000010000101111101000100010000000000
000000000000100011100000000101011100110011000000000000
000000000000000001000000000111101001000000000000000000
000000000000001000000010010000011100001100110000000001
000000000000000011000011100000001001110011000000000000
000000000000001001100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010101000000000010110100000000000
000000000000000000000110110011000000101001010000000000
000000000000000000000000000000011110000011110000000000
000000000000001101000000000000000000000011110000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000101000000001000000000010110100000000000
000000000000000000100010111101000000101001010000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000011000000110000111001000001100111100000000
000000000000000001000000000000001000110011000000010000
111000000000000000000000000111001000001100111100000000
100000000000000000000000000000001110110011000000000000
010000000000000000000000010101001000001100111100000000
100000000000000000000010000000101100110011000000000000
000000000000001000000000010011001000001100111100000000
000000000000000001000010000000001001110011000000000000
000000010000001000000000000101101000001100111100000000
000000010000000011000000000000001100110011000000000000
000000010000000001100000000011001001001100111100000000
000000010000000000000000000000001100110011000000000001
000000010000001001100000000101101000001100111100000001
000000010000000011000000000000101100110011000000000000
000000010000000000000110000111101000001100111100000100
000000010000000000000000000000101110110011000000000000

.logic_tile 2 26
000000000000000101100110111101101010100000000000000010
000000000000000101000010100101111000000000000000000000
111010000000001001100000001111011110100000010100000000
100001000000000101000011100111001101111000100000000000
000000000000001001100000010011100001111001110010000000
000000000000000101100011010101001100100000010000000000
000000000000000101000010111001101010111001010000000000
000000000000001111000110000001101100010001010000000000
000000110000000001100110100101101110101000000000000000
000001010000000000000000000000010000101000000000000000
000000010000000101100000010111111011101000010100000000
000000010000000001000011001011011000010100010000000000
000000010000000001100000001101011111000010000000000000
000000010000000000000010001011011111000000000000000000
000000010000001111000110010001101000000010000000000100
000000010000000001000110010001011001000000000000000000

.logic_tile 3 26
000000000000000101000000001001011000110000010000000000
000000000000000000000010100101011011110110010000000000
111000000000010101000010100101001000000000010000000000
100000000000100101000110100000011000000000010010000110
000000000000000001000110111011111111101110000000000000
000000001000000001000011001011111100101101010000000000
000000000000000101000010001000000001000110000000000000
000000001010001111100010111111001010001001000000000000
000000010000000011100000001101001101000101010000000000
000000010000000001000000000001001001101101010000000000
000000010000001000000010011101101101011110100000000000
000000010000000101000110101101101000011111110000000000
000000010000001111100111010111011110111000000000000000
000001010100000001000010000111001001110110000000000000
110000010000001111000000010000001110011111110110000000
110000010000000001100010001111011011101111110000000010

.logic_tile 4 26
000000000000000111100000000000011110000100000100000100
000000000000000000000011110000010000000000001000000000
111000000000000000000000001111111011111111010000000000
100000000000000000000000000011111111111001110010000000
010000000000001000000010000101001100010100000010000000
010000000000000111000000000000010000010100000000100100
000000100000000111000010100000000000000000000000000000
000001000100000000000011110000000000000000000000000000
000000010000000000000110100000011010110000000010000100
000000010000000000000000000000011011110000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000010110000000000000000000001001100101000000010000000
000000010000000001000000000000010000101000000000000010
010000010000000000000010100000011100101011110000000000
110000010000000000000010100111010000010111110001000000

.logic_tile 5 26
000000000000100000000000010000000001000000001000000000
000000000000010000000011110000001110000000000000010000
111000000000000101000110000000000001000000001000000000
100000000000001111100010110000001101000000000000000000
000000000000000111100000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000001100111100010010001011110000000000000000000
000000000000110000100011101111110000000010100000000000
000000010000001000000110001001111100100000000000000000
000000011000001101000010000001101101000000000000000000
000000010000000001100010000101111011000000000000000000
000000011010000000000000001011101011000000100000100010
000000010001010000000000001000011110000001010110000001
000000010000000000000010001001010000000010100000000010
000000010001000001000010010011001011100000000000000000
000000010000000000000010000000001000100000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000001000000011110001001010000000000000000000
000000000000001011000011010011111000100000000000000000
000000000000000111100000010101011000000100000000000000
000000000000000101000011100111111100001100000010000000
000000001100000001000110000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000001001100010011111100001000000000000000000
000000000000000011000011001101101010001001000001000000
000000010000000001000010000011001011000000000000000000
000000010000000001000010000101101011001000000000000000
000000010000000101100000001001001101000000000000000000
000000010000000000100000000011111110100000000000000000
000000010000001000000000001001100000010110100010000000
000000010000000001000000000111000000000000000010000000
000000010000001001000110110001111011001001010000000001
000000010000000001000010000000001111001001010000000110

.logic_tile 8 26
000000000000000000000000010000000001000000001000000000
000000000000000111000010010000001011000000000000010000
000000000000000001100110000000000000000000001000000000
000000000000000000000011100000001110000000000000000000
000000000000001111100011100101001000000100000000000001
000000000000000111100000001111001001001100000000000000
000000000000001000000010001011001011000000010000000000
000000000000000011000000001001001000000000000000000000
000000010000000001000000000101101010101000000000000001
000000010000000001000000000000000000101000000000000000
000000010010100000000000001001001010000010100000000000
000010110000000000000000000101010000000000000011000000
000000010000000000000110000111111110101000000000000000
000000010000000001000000000000100000101000000011000000
000000010000000000000000000000011000000011000000000000
000010010000000001000010000000011100000011000000000100

.logic_tile 9 26
000000000000001000000011100101100000000000001000000000
000010000000000011000000000000000000000000000000001000
000000000000001000000000000001000000000000001000000000
000000000000001011000000000000000000000000000000000000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000011000010000000000000000000000000000000
000000010100000000000000000011100001000000001000000000
000000010000000000000000000000101000000000000000000000
000000010000000000000111000111100000000000001000000000
000000010000000000000100000000101001000000000000000000
000000010000000101100000000111000001000000001000000000
000000010000000000100010000000101111000000000000000000
000000010000000101100111000000000001000000001000000000
000000011010000000100100000000001011000000000000000000

.logic_tile 10 26
000000000000001101000010100000000000001001000000000000
000000000000001111000000001101001100000110000001000000
000000000000001011100111010011011011100000000000000000
000010000000000001000011100101101000000000000000000000
000000000000001011100111000101111001000010000000000000
000000000000000001100100000001011001000000000000000000
000000000000001101000000000011101010011100000000000000
000000000000000111000000001111001001111100000000000000
000000010000000000000110101001000001001001000000000100
000000010000000001000110001111001110010110100000000000
000000010000001000000000000000011110101000000000000000
000000010000000111000000000001000000010100000000000001
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000011100111111001100000101001010000000000
000000010100000000100011001111001101001001000000000000

.logic_tile 11 26
000000000000000101000010010101111101000111000000000000
000000000000000111000111000101001011000011000000000000
000000000000000000000000010000011101000010000000000000
000000000000000000000010001011011111000001000000000000
000000000000000001100000000101011011110000010000000000
000000000000000111000010101001011001110000110000000000
000000000000000000000111011011111100000000000000000000
000000000000000111000111001111011101000001000000000000
000000010000000000000010000001011100101000000000000000
000000010000000000000000000000000000101000000000000000
000000010000001101100000000101101110101001010000000000
000000010000000001100010001101101001000000100000000001
000000011010000111000000000000011111110000000000000000
000000010000000000000000000000011100110000000000000000
000000010000000000000000010001011001111000000000000000
000000010000000000000010110000011011111000000000000000

.logic_tile 12 26
000000000000000011100111000111000000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000000000000000111100011000000000000001000000000
000000000000000000000100000000101000000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000111000011010000101101000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000010000000000000000010011100001000000001000000000
000000010000000000000011110000001100000000000000000000
000000010000000111100000000000000000000000001000000000
000000010000000001000000000000001010000000000000000000
000000010000000101000000010000001000111100001000000100
000000010000000000100010110000001101111100000000000000
000000010000000111100000001111001000000000000000000000
000000010000000000000000001001000000010100000000000100

.logic_tile 13 26
000000000000000000000000010000000000000000001000000000
000000000000000111010011000000001011000000000000001000
000000000010001011100111000001000000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000010010101001000001100111000000000
000000000000001011000011010000000000110011000000000000
000001000000100000000011100101101001001100111000000000
000000000000000000000100000000101000110011000000000000
000000011000000000000000000001101001001100111000000000
000000010000000000000000000000101011110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001000110011000000000000
000000010000000000000000000101101000001100111000000000
000000010000000000000000000000101011110011000000000000

.logic_tile 14 26
000000000000000000000111000101000000000000001000000000
000000000000000101000100000000000000000000000000001000
000000000000001011100010110101000001000000001000000000
000000000000000011000011000000101000000000000000000000
000000000000001011100111000001100001000000001000000000
000000000000000011000010100000101000000000000000000000
000000000000000101000010000001000000000000001000000000
000000000000000101000010100000001001000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000101010000000000000000000
000000010000000001000000000001100001000000001000000000
000000010000000000000000000000101010000000000000000000
000000010000000000000000000011100001000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000000000000000000101011000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000001101000001100111100000000
000000000000000000000000000000001100110011000000010000
111000000000000011100110000101101000001100111100000000
100000000000000000100000000000001100110011000000000000
010000000000000000000110000111001001001100111100000000
100000000000000000000000000000101010110011000000000000
000000000000000011100000000101001001001100111100000000
000000000000000000100000000000101000110011000000000000
000000010000001001100000000001101001001100111100000000
000000010000000001000000000000001100110011000000000000
000000010000001001100000000101101001001100111100000000
000000010000000001000000000000001100110011000000000000
000000010000000000000000010111101001001100111100000000
000000010000000000000010000000101010110011000000000000
000000010000000000000000010101101001001100110100000000
000000010000000000000010000000001001110011000000000000

.logic_tile 2 27
000000000000000011100111110001001110011111110000000000
000000000000000000100111001111101100001011110000000010
111000000000000111100000011111011000101001010000000000
100000000000000000000011001111110000111100000000000000
000000000000000000000110001111111010101001010000000000
000000000000000000000110011001110000111100000000000000
000000000000000000000000010101001111111100010100000000
000000000000000000000010001101101000101100000000000000
000001110000001000000010110001011100101000000000000000
000001010000000101000010000000000000101000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000001001100110001011101100111000100100000000
000000010000001101000000000111011101110000110000000000
000000010000000001000000010000001001110000000000000000
000000010000000000000011010000011000110000000000000000

.logic_tile 3 27
000000000000010000000010100001011011101001010100000000
000000000000000000000000001111111010100110100000000000
111000000000000111000111000101000001010110100000000000
100000000000000000000100001101101111001111000000000000
000000000000000101000111110001111010101000000000000000
000000001010000000000111000000110000101000000000000000
000000000000000011100000010011001010101001010000000000
000000000000000000000010011101010000111100000000000000
000000010000001011100000010001111010101000000000000000
000000010000000001100010000000010000101000000000000000
000000010000001000000000000011111110100000010100000000
000000010000000001000000000011001001110100010000000000
000000010000000001100110000001011010101111000100000000
000000010000000000000000000101111110001011000000000000
000000010000000001100110010011011110111001010100000000
000000010000000000000010001001111100010000000000000000

.logic_tile 4 27
000000000000000000000000001101111101000010100000000000
000000000000000000000010010111111101000001000000000001
111000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000010001100000000000000101100000000000000100000000
000000010001010000000000000000000000000001001000000010
000000010000000000000110110000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000001000011011000000100000000000
000000010000000000000000000111011101000000010010000000
010000010000000101100000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000011111011111101110000000000
000000000000000000000010010000101001111101110000000001
111001000000000111100000010000000000000000000000000000
100000000000000101100010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000110001000000000000000000100000000
000000010000000000000011001111000000000010000000000000
000000010000000000000000001001100000101001010000000000
000000010000000000000000001011000000000000000000000000
010000010001010000000000000101111100101000000000000000
010000010000000000000010000000110000101000000010000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000010100000001000101000000000000000
000000000000000000000011111001010000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010110100000000000000000000000000000000000000000

.logic_tile 8 27
000000000000100000000000000000000001000000001000000000
000000000001000000000000000000001000000000000000001000
000000000000000000000010100111100000000000001000000000
000000000000000111000100000000000000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000010000000001101000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001111000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000101000001000000001000000000
000000010000000000000010000000001001000000000000000000
000000010000000001000000000001100000000000001000000000
000000010000000000000010000000101110000000000000000000
000000010000000101100000000101100000000000001000000000
000000010000000000100010000000101111000000000000000000

.logic_tile 9 27
000001000000100000000000000000000001000000001000000000
000000100001010000000010010000001010000000000000010000
000000000000000000000110000111101000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000001100000000111001001000100000000000001
000000000000000000100000000101101101000000000010000000
000000000000010011100111001000011101100000000000000000
000000000000000000000000000111001001010000000000000001
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001001000000010101100000010000100010000001
000000010000001001000011010000101100010000100000100000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000001100010100111101001001000000000000000
000000010000000001000100000000011100001000000000000000

.logic_tile 10 27
000000000000000101010010110001001010000000000000000000
000000000000000000000010100101011110000100000000000010
000000000000100000000111110111001010000000100000000000
000000000000000000000011010000111101000000100000000000
000000000000000101100111110001000001000110000000000000
000000000000000000000111010000101001000110000000000000
000000000000000000000000001000011000101000000000000000
000000000000000000000000001001010000010100000000000000
000000010000000000000110100000001110111101010000000000
000000010000000000000000001111010000111110100000000000
000000010000000000000000000000000001100000010000000000
000000010000000000000000001001001001010000100000000000
000000010000000111000110000101011000101000000000000000
000000010000000000000011110000110000101000000000000000
000000010000000000000000001001101000000010100000000000
000000010000000000000000001001111001000011010000000000

.logic_tile 11 27
000000000000000000000000001001111111111000000100000000
000000000000000101000010101111001100111100001000000100
111000000000001101000010110000001010001100000000000000
100000000000000101000010010000001011001100000000000000
110000000000001111000010111101000001010000100000000000
110000000000000101000010100111001011000000000000000000
000000000000000011100110011000011000000100000000000000
000000000000000000100111011101011101001000000000000000
000000010000000001100010011011101100000011100000000000
000000010000000000000011001001101001000010100000000000
000000010000000001000110011001011101110000000100000001
000000010000001111000110000011001110110000101000000000
000000011110000000000011011111001100000011010000000000
000000010000001111000010000101011101000011110000000000
010000010000000001100110000101011101101001010000000000
010000010000001101100000001111111001010100100000000000

.logic_tile 12 27
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000011100000000111100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000100001000000000000000001000000001000000000
000000000000010000000000000000001011000000000000000000
000000000000000111000011100101000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000010000000001000000000001100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110101101101000000000000000000000
000000010100000000000100001111001100010000000000000000
000000010000000011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000

.logic_tile 13 27
000000000000000000000110000111101000001100111000100000
000000000000000111000000000000001110110011000000010000
000000000000000011100000000001001001001100111000000000
000000000000000000100000000000001110110011000000000000
000000000000000001000000000000001000111100001000000000
000000000000000001000000000000000000111100000000000000
000000000000001001000010100101111010100010000000000000
000000000000000011000000001111101010000100010000000000
000000010000000001100000011000000000010110100000000000
000000010000000000000010001101000000101001010000000000
000001010000000000000000000011000001000000000000000000
000000010000000000000000000011101000100000010000000000
000000010000000001000000011001011010000000010000000000
000000010000000000000011100111101010000000000000100000
000000010000000001100000000000000000001111000000000000
000000010000000001000000000000001100001111000000000000

.logic_tile 14 27
000000000000001000000000010101100000000000001000000000
000000000000001011000010100000001000000000000000010000
000000000000000000000110100101100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000010100001000000000000001000000000
000000000000000101000100000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000000000000010000001000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000100000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000100000000001100000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000001101000010100111011011000010000000000000
100000000000000001000010100101101011000000000000000000
010000000000000101000010100000000000010110100000100000
100000000000000101000010100011000000101001010000000000
000000000000000001000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000001000000000000101101010000010000000000000
000000000000000001000000000101011011000000000000000000
000000000000000000000000001011011001000000000000000000
000000001100000000000000001001011000000001000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000111111001100000000000000000
000000000000000000000010000001001111000000000000000000

.logic_tile 2 28
000000000001000000000110001011000000101001010000000000
000000000000100000000011101011101101110000110000000000
111000000000000111100000001011001110111000100100000000
100000000000000101000010101111011011110000110000000000
000000000000001000000000000101001110100001010100000000
000000000000000001000010110011011111111001010000000000
000000000000000000000000010001001101111001100000000000
000000000000001101000010000011111000110000100000000000
000000000000001001100111011001011100101000010000000000
000000000000000011000010001001101001101110010000000000
000000000000000001100110011111011110101001010100000000
000000000000000000000011011011111110100110100000000000
000000000000101000000110100101111011101000010100000000
000000000000000011000011001111011000011000100000000000
000000000000000001100010000111111100101001010000000000
000000000000000000000010001011010000111100000000000000

.logic_tile 3 28
000000000000000101000000000011001111111000110100000000
000000000000000111100010110001101100100000110000000000
111000000000000001100111111101001100010001100000000000
100000000000000000000110001111001100110001110000000000
000000000000001011100000000111000001100000010000000000
000000000000000001000000000000001101100000010000000000
000000000000001111000110011101100000010110100000000000
000000000000000101000011111001100000000000000000000000
000000000000001001000110010101101011111000010000000000
000000000000000001000010000000101111111000010000000000
000000000000001000000000010001011010101001010000000000
000000000000000001000010110001100000101010100000000000
000000000000000001100000000111101101101000000100000000
000000000000000001000000001011011001110100010000000000
000010100000000000000111011101001111101000000000000000
000001000000001101000110000001001010111110000000000010

.logic_tile 4 28
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001000000000000000001000
000000000000000000000011110001100001000000001000000000
000000000000000000000011100000101001000000000000000000
000000000000000001000000000011000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000010001100001000000001000000000
000000000000000001000011100000101010000000000000000000
000000000000000001000010000111000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 5 28
000000000000000011100111110001100000000000001000000000
000000000000000000100011010000100000000000000000001000
000000000000001111000011100000000000000000001000000000
000010000000000011000000000000001000000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000100000000000000000000000000000001000000001000000000
000100000000000000000000000000001100000000000000000000
000000001010000000000000000000000000000000001000000000
000000000000000001000000000000001111000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010000000101001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000001110000000000000000011100000000000001000000000
000000000000000000000000000000101111000000000000010000
111000000000000000000000000011100000000000001000000000
100000000000000000000000000000100000000000000000000000
000000000000000001000000010101001000010100000100000001
000000000000000000000011110011101010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000011000011
000000000000000000000000000000000000000000000011100110

.logic_tile 9 28
000000000000101000000000000000000001000000001000000000
000000000000010011010000000000001110000000000000001000
000000000000001000000110100101100001000000001000000000
000000000000000011000000000000001001000000000000000000
000000000001010011100011100000000001000000001000000000
000000000000100000100000000000001000000000000000000000
000000000000000001000111010101100001000000001000000000
000000000000000000000011010000101001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000001000000100000010000000
000000000000000000000000000001001010001000000000000010
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 10 28
000000000000100001100000000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
111000000000000101000000000001011000000010100000000000
100000000000000000000010100000010000000010100000000000
110000000000000101000010100000011010000100000100000000
010000000000000111000000000000010000000000001000000000
000000000000001000000000010111101011111000110100000000
000000000000001001000010000101101011110000111000000000
000000000000000000000000000000011001000011000000000000
000000000000000000000011110000001001000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000011001111010001001000000000000
000010000000000000000010011111001011001011000000000000
110000000000000111100110000000000000010000100000000000
110000000000000000000000001111001000100000010000000000

.logic_tile 11 28
000000000000100101000011100001001000100000110000000000
000000000001010000000011110000011010100000110000000000
111000000000000000000000001111001010111101010100000000
100000000000000000000010101011110000111100001000000000
010000000000000101100110000000000000000000000000000000
010000001100000000000010100000000000000000000000000000
000000000000001001100111101001111110101100000000000000
000000000000000101100010001101111110001100000000000000
000001000000000000000000001101101011111111110000000010
000010000000000000000000001101011010011111110000100010
000000001010001000000110000000001010000100000100000000
000000000000000111000100000000010000000000001000000000
000010100000001000000010000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
010000000000000000000100000000000000000000000000000000

.logic_tile 12 28
000000000000000000000111100101000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000010000000000000000001001000000000000000000
000000000001000000000000010000000000000000001000000000
000000000000000000000011000000001101000000000000000000
000010000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000000000
000000000000001000000000010000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000010000001000111100001010000000
000000000000001001000010010000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000101000000000001100000101001010000000000
010000000000000000000000000111101010110000110000000000
000000000000000000000000000111011110101000000100000000
000000000000000000000000000000110000101000000000000000
000000000000000000000000000000011000001100110000000001
000000000000000000000000000000011110001100110000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000011000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 3 29
000000000000001000000010100111000001100000010000000000
000000000000000001000000000000101010100000010000000000
111000000000001001100111001111011100011111110000000000
100000000000000101000100001011011101001011110000000000
000000000000000111000110000111111111011111110000000000
000000000000000000000000000111011101001111100000000000
000000000000000001000000011101011000100000010100000000
000000000000000000000010001101101001111000100000000000
000000000000000000000110001001101001101000000100000000
000000000000000000000000000001011100111000100000000000
000000000000001000000110001101100000101001010000000000
000000000000000001000010001001000000000000000000000000
000000000000000001000000010000000001100000010000000000
000000000000000000000010110101001010010000100000000000
000000000000001000000000010001011001111001010100000000
000000000000000001000010011001001101010000000000000000

.logic_tile 4 29
000000000000000000000000000111000000000000001000000000
000000000000001001000000000000100000000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001011001000010100000000100000
000000000000000000000000000101001000000100000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000011100000000001000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000001000000000000000001000111100001000000000
000000000000000001000011100000000000111100000000000000
000000000000000000000000000101000001000110000000000000
000000000010000111000000000011001000000000000010000000
000000000000000000000000001001100000001111000000000000
000000000000000000000000000011101111001001000010000000
000000000000000000000000001011101110000010100000000000
000000000000000001000000001001010000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000001000000000000101000000000000001000000000
000000000000001011000000000000100000000000000000001000
000000000000000011100110000011000001000000001000000000
000000000000000000000100000000101001000000000000000000
000000000000001011100000010000000000000000001000000000
000000000000000011100011010000001010000000000000000000
000000000000000000000110000001000001000000001000000000
000000000000000000000100000000001001000000000000000000
000001000000000000000000000101000001000000001000000000
000010100000000000000010000000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000111010001100000000000001000000000
000000000000000000000111010000101111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 8 29
000000000000000000000111100000000000000000001000000000
000000000000000000000100000000001110000000000000001000
000000000000000011100010110101100001000000001000000000
000000000000000000000011000000101010000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000001000000010100001100000000000001000000000
000000000000000011000010000000100000000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000101100000000001100001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 9 29
000000000000100011100000000000000001000000001000000000
000000000001010000100000000000001010000000000000001000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000011100000010011100000000000001000000000
000000000000000000000011010000101010000000000000000000
000000000000000011100011100011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000110000000000000010001000001000000001000000000
000000000000000000000010110000001111000000000000000000
000000000000000000000110000111100000000000001000000000
000000000000000000000100000000101011000000000000000000
000001000000000000000000000111100001000000001000000000
000010000000000000000000000000101111000000000000000000
000000000000000000000110000101100001000000001000000000
000000000001000011000111000000101101000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000001000000111100001101000101001010100000000
100000000000000011000000001101010000111110100010000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000001100000010110100010000001
000000000000000000000000000000100000010110100000000000
110000000000000000000000000001101010111000110100000001
010000000000000000000000000000011011111000110000000000

.logic_tile 11 29
000000000000001011100000000001001101111011110100000001
000000000000001011000000000001001011010010100000000000
111000000000000000000000000101011010101110010100000000
100000000000000000000000000011111000101101010001000000
000000000000000101000010001001001101101011010100000001
000000000000000000000000000101001011000010000000000000
000000000000000101000010000101101010101110000100000000
000000000000000000000100000001101100010100000000000001
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000011000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000001100111100000000000100
000000000000000000000000000000000000111100000000000000
111000000000000000000000000000000001000000100110100101
100000000000000000000000000000001101000000000001000011
010000000000000000000011000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000100101100010100000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000000000111100000100000010000000000
100000000000000000000000000000101000100000010000000011
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001101001111000000100000
000000000000001000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000000000001000001000110000000100000
000000000000000000000000000000001111000110000000000000
110000000000000111100110000000011100000000110100000000
110000000000000000100000000000001001000000110010100010

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000011100111000000000000000000000000000000
000000001100000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000010000
111000000000000000000000000111101000111011110100000000
100000000000000000000000001101001110101011110001000000
110000000000000000000000000000000000000000000000000000
010000000000000111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000100000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000001100
000000000000001100
001000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000010110000000000

.io_tile 13 31
000000000000000010
000100000000000000
000010000000000000
000001110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010110
000001110000011100
001001111000000100
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000010000000000100
000011110000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000010000000000000
000001110000000001
000001011000000010
000000000000110000
001000000000000100
000000000000011000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.extra_bit 0 691 335
.sym 5 ballvga.inverty_$glb_clk
.sym 8 del_$glb_ce
.sym 9 ballvga.invertx_$glb_clk
.sym 10 start$SB_IO_IN_$glb_clk
.sym 11 start_SB_LUT4_I2_1_O[2]_$glb_sr
.sym 12 clk_pxl$SB_IO_OUT
.sym 289 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 906 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 910 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 930 row[8]
.sym 936 $PACKER_VCC_NET
.sym 1011 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 1140 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 1141 row[9]
.sym 1190 $PACKER_VCC_NET
.sym 1231 $PACKER_VCC_NET
.sym 1237 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 1336 right_SB_LUT4_I0_I2[7]
.sym 1337 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 1338 right_SB_LUT4_I0_I2[0]
.sym 1339 ballvga.diry_SB_LUT4_O_I3[0]
.sym 1340 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 1342 paddlevga.paddlex[8]
.sym 1343 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 1431 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 1435 paddlevga.paddlex[7]
.sym 1439 paddlevga.paddlex[3]
.sym 1441 right_SB_LUT4_I0_I2[7]
.sym 1443 paddlevga.paddlex[5]
.sym 1546 left_SB_LUT4_I3_I0[2]
.sym 1547 left_SB_LUT4_I3_I0[3]
.sym 1548 left_SB_LUT4_I3_I0[4]
.sym 1549 left_SB_LUT4_I3_I0[5]
.sym 1550 left_SB_LUT4_I3_I0[6]
.sym 1551 left_SB_LUT4_I3_I0[7]
.sym 1572 col[8]
.sym 1594 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 1635 right_SB_LUT4_I0_I2[7]
.sym 1640 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 1642 paddlevga.paddlex[4]
.sym 1645 left$SB_IO_IN
.sym 1753 left_SB_LUT4_I3_I0[8]
.sym 1754 paddlevga.paddlex[7]
.sym 1756 paddlevga.paddlex[3]
.sym 1758 paddlevga.paddlex[5]
.sym 1759 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 1760 paddlevga.paddlex[4]
.sym 1829 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 1835 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 2031 paddlevga.paddlex[3]
.sym 2035 paddlevga.paddlex[5]
.sym 2039 paddlevga.paddlex[4]
.sym 2044 paddlevga.paddlex[7]
.sym 2081 $PACKER_VCC_NET
.sym 2085 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 2191 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 2251 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 2283 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 2429 $PACKER_VCC_NET
.sym 2455 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 2490 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 2656 ballvga.dirx_SB_DFF_D_Q[2]
.sym 2814 ballvga.changex_SB_LUT4_I2_I1[8]
.sym 2815 ballvga.ballx_SB_LUT4_O_I3[1]
.sym 2816 ballvga.ballx_SB_LUT4_O_I3[6]
.sym 2817 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[4]
.sym 2818 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 2820 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 2864 $PACKER_VCC_NET
.sym 2888 ballvga.ballx[7]
.sym 2895 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[7]
.sym 2904 $PACKER_VCC_NET
.sym 2918 $PACKER_VCC_NET
.sym 2920 ballvga.changex_SB_LUT4_I2_I1[8]
.sym 3096 ballvga.play_SB_LUT4_I3_O
.sym 3134 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[9]
.sym 3251 ballvga.changex_SB_LUT4_I2_O[3]
.sym 3253 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[8]
.sym 3254 ballvga.temp
.sym 3255 ballvga.ballx[8]
.sym 3257 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 3460 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 3461 ballvga.velocity[1]
.sym 3463 ballvga.velocity_SB_LUT4_I1_O[0]
.sym 3504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 3527 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 3553 row[6]
.sym 3555 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 3556 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 3559 row[6]
.sym 3560 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 3561 changex
.sym 3562 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 3563 row[7]
.sym 3664 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 3665 brickvga.curr3[2]
.sym 3666 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 3667 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 3668 brickvga.curr3[0]
.sym 3669 brickvga.curr3[1]
.sym 3671 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 3761 $PACKER_VCC_NET
.sym 3873 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 3874 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 3875 brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 3876 brickvga.curr3[8]
.sym 3877 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 3878 brickvga.curr5[9]
.sym 3879 brickvga.curr3[9]
.sym 3880 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 3926 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 3948 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 3968 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 3973 row[6]
.sym 4085 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 4086 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 4087 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 4088 brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 4089 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 4090 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 4091 brickvga.curr2[4]
.sym 4092 brickvga.curr2[9]
.sym 4111 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 4150 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 4152 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 4158 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 4164 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 4174 brickvga.lvl[1]
.sym 4175 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 4203 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 4204 row[7]
.sym 4313 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 4314 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 4315 brickvga.curr2[0]
.sym 4316 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4317 brickvga.curr2[2]
.sym 4319 brickvga.curr2_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 4379 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 4384 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 4389 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 4391 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 4398 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 4419 row[7]
.sym 4423 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 4424 row[6]
.sym 4426 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 4428 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 4430 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 4431 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 4432 changex
.sym 4433 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 4539 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 4540 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4542 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 4543 brickvga.curr2[5]
.sym 4544 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 4545 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 4546 brickvga.curr2[8]
.sym 4564 row[6]
.sym 4607 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 4616 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 4628 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 4651 $PACKER_VCC_NET
.sym 4766 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 4767 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 4769 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 4770 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 4771 brickvga.curr2[7]
.sym 4773 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 4792 row[7]
.sym 4845 del
.sym 4846 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 4852 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 4992 brickvga.brick_count[1]
.sym 4993 brickvga.brick_count[2]
.sym 4994 brickvga.brick_count[3]
.sym 4995 brickvga.brick_count[4]
.sym 4996 brickvga.brick_count[5]
.sym 4997 brickvga.brick_count[6]
.sym 4998 brickvga.brick_count[7]
.sym 5045 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 5048 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 5050 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 5062 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 5063 brickvga.lvl[1]
.sym 5090 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 5096 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 5197 brickvga.brick_count[8]
.sym 5198 brickvga.brick_count[9]
.sym 5199 brickvga.brick_count[10]
.sym 5200 brickvga.brick_count[11]
.sym 5201 brickvga.brick_count[12]
.sym 5202 brickvga.brick_count[13]
.sym 5203 brickvga.brick_count[14]
.sym 5204 brickvga.brick_count[15]
.sym 5405 brickvga.brick_count[16]
.sym 5406 brickvga.brick_count[17]
.sym 5407 brickvga.brick_count[18]
.sym 5408 brickvga.brick_count[19]
.sym 5409 brickvga.brick_count[20]
.sym 5410 brickvga.brick_count[21]
.sym 5411 brickvga.brick_count[22]
.sym 5412 brickvga.brick_count[23]
.sym 5454 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 5502 $PACKER_VCC_NET
.sym 5506 brickvga.brick_count[0]
.sym 5614 brickvga.brick_count[24]
.sym 5615 brickvga.brick_count[25]
.sym 5616 brickvga.brick_count[26]
.sym 5617 brickvga.brick_count[27]
.sym 5618 brickvga.brick_count[28]
.sym 5619 brickvga.brick_count[29]
.sym 5620 brickvga.brick_count[30]
.sym 5621 brickvga.brick_count[31]
.sym 5720 brickvga.brick_count[23]
.sym 5826 brickvga.del_SB_DFFE_E_Q[0]
.sym 5827 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 5828 brickvga.brick_count[0]
.sym 5830 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 5831 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 5833 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 5940 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 6280 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 6281 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 6397 $PACKER_VCC_NET
.sym 6540 brickvga.529.S[0]
.sym 6584 brickvga.529.B_AND_S[11]
.sym 6586 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 6615 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 6708 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 7034 paddlevga.paddlex[7]
.sym 7035 paddlevga.paddlex[5]
.sym 7043 paddlevga.paddlex[3]
.sym 7156 left_SB_LUT4_I3_I0[1]
.sym 7157 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 7158 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 7159 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 7160 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 7161 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 7162 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 7183 paddlevga.paddlex[4]
.sym 7302 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 7303 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 7304 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 7305 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 7306 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 7307 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 7308 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 7309 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 7320 $PACKER_VCC_NET
.sym 7326 right_SB_LUT4_I0_I2[7]
.sym 7328 row[7]
.sym 7331 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 7333 paddlevga.paddlex[2]
.sym 7345 paddlevga.paddlex[5]
.sym 7353 paddlevga.paddlex[7]
.sym 7384 paddlevga.paddlex[7]
.sym 7407 paddlevga.paddlex[5]
.sym 7463 paddlevga.paddlex[5]
.sym 7465 paddlevga.paddlex[7]
.sym 7474 paddlevga.paddlex[8]
.sym 7475 paddlevga.paddlex[6]
.sym 7476 row[8]
.sym 7478 start$SB_IO_IN
.sym 7479 row[9]
.sym 7481 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 7482 left_SB_LUT4_I3_I0[1]
.sym 7484 paddlevga.paddlex[9]
.sym 7491 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 7492 right_SB_LUT4_I0_I2[0]
.sym 7494 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 7496 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 7497 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 7499 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 7503 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 7510 $PACKER_VCC_NET
.sym 7512 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 7518 $PACKER_VCC_NET
.sym 7522 $nextpnr_ICESTORM_LC_95$O
.sym 7525 right_SB_LUT4_I0_I2[0]
.sym 7528 right_SB_LUT4_I0_I2[1]
.sym 7530 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 7534 right_SB_LUT4_I0_I2[2]
.sym 7536 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 7537 $PACKER_VCC_NET
.sym 7540 right_SB_LUT4_I0_I2[3]
.sym 7542 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 7543 $PACKER_VCC_NET
.sym 7546 right_SB_LUT4_I0_I2[4]
.sym 7549 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 7552 right_SB_LUT4_I0_I2[5]
.sym 7554 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 7558 right_SB_LUT4_I0_I2[6]
.sym 7561 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 7564 $nextpnr_ICESTORM_LC_96$I3
.sym 7567 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 7597 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 7598 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 7599 paddlevga.paddlex[2]
.sym 7601 left_SB_LUT4_I3_I1[1]
.sym 7602 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 7603 paddlevga.paddlex[6]
.sym 7607 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 7610 left$SB_IO_IN
.sym 7616 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 7622 paddlevga.paddlex[7]
.sym 7623 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 7624 paddlevga.paddlex[8]
.sym 7626 paddlevga.paddlex[3]
.sym 7629 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 7630 paddlevga.paddlex[5]
.sym 7631 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 7632 $nextpnr_ICESTORM_LC_96$I3
.sym 7648 ballvga.diry_SB_LUT4_O_I3[0]
.sym 7659 paddlevga.paddlex[4]
.sym 7664 paddlevga.paddlex[2]
.sym 7665 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 7667 paddlevga.paddlex[3]
.sym 7668 paddlevga.paddlex[9]
.sym 7673 $nextpnr_ICESTORM_LC_96$I3
.sym 7677 paddlevga.paddlex[4]
.sym 7682 paddlevga.paddlex[2]
.sym 7689 ballvga.diry_SB_LUT4_O_I3[0]
.sym 7697 paddlevga.paddlex[3]
.sym 7709 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 7715 paddlevga.paddlex[9]
.sym 7717 ballvga.inverty_$glb_clk
.sym 7743 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 7744 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 7745 ballvga.bally[4]
.sym 7746 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 7747 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 7748 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 7749 ballvga.bally[7]
.sym 7750 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 7760 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7761 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 7764 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 7765 left$SB_IO_IN
.sym 7770 paddlevga.paddlex[4]
.sym 7777 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 7785 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7787 paddlevga.paddlex[2]
.sym 7788 $PACKER_VCC_NET
.sym 7789 paddlevga.paddlex[5]
.sym 7790 paddlevga.paddlex[8]
.sym 7791 paddlevga.paddlex[6]
.sym 7793 paddlevga.paddlex[7]
.sym 7795 paddlevga.paddlex[3]
.sym 7796 $PACKER_VCC_NET
.sym 7799 paddlevga.paddlex[4]
.sym 7816 $nextpnr_ICESTORM_LC_47$O
.sym 7818 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7822 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 7824 $PACKER_VCC_NET
.sym 7825 paddlevga.paddlex[2]
.sym 7828 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 7830 $PACKER_VCC_NET
.sym 7831 paddlevga.paddlex[3]
.sym 7832 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 7834 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 7836 paddlevga.paddlex[4]
.sym 7837 $PACKER_VCC_NET
.sym 7838 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 7840 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 7842 paddlevga.paddlex[5]
.sym 7843 $PACKER_VCC_NET
.sym 7844 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 7846 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 7848 $PACKER_VCC_NET
.sym 7849 paddlevga.paddlex[6]
.sym 7850 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 7852 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 7854 $PACKER_VCC_NET
.sym 7855 paddlevga.paddlex[7]
.sym 7856 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 7858 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 7860 paddlevga.paddlex[8]
.sym 7861 $PACKER_VCC_NET
.sym 7862 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 7892 left_SB_LUT4_I3_I1[2]
.sym 7893 left_SB_LUT4_I3_I1[3]
.sym 7894 left_SB_LUT4_I3_I1[4]
.sym 7895 left_SB_LUT4_I3_I1[5]
.sym 7896 left_SB_LUT4_I3_I1[6]
.sym 7897 left_SB_LUT4_I3_I1[7]
.sym 7903 ballvga.bally[7]
.sym 7905 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 7906 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 7908 $PACKER_VCC_NET
.sym 7911 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 7913 ballvga.bally[4]
.sym 7920 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 7922 right_SB_LUT4_I0_I2[7]
.sym 7926 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 7931 right_SB_LUT4_I0_I2[7]
.sym 7932 left$SB_IO_IN
.sym 7934 left_SB_LUT4_I3_I0[3]
.sym 7935 left_SB_LUT4_I3_I0[4]
.sym 7937 left_SB_LUT4_I3_I0[6]
.sym 7938 left_SB_LUT4_I3_I0[7]
.sym 7939 right_SB_LUT4_I0_I2[7]
.sym 7940 left$SB_IO_IN
.sym 7941 left_SB_LUT4_I3_I0[2]
.sym 7948 paddlevga.paddlex[9]
.sym 7949 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 7951 left_SB_LUT4_I3_I1[4]
.sym 7956 $PACKER_VCC_NET
.sym 7957 left_SB_LUT4_I3_I1[2]
.sym 7958 left_SB_LUT4_I3_I1[3]
.sym 7961 left_SB_LUT4_I3_I1[6]
.sym 7962 left_SB_LUT4_I3_I1[7]
.sym 7965 paddlevga.paddlex[9]
.sym 7966 $PACKER_VCC_NET
.sym 7967 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 7970 right_SB_LUT4_I0_I2[7]
.sym 7971 left_SB_LUT4_I3_I0[6]
.sym 7972 left_SB_LUT4_I3_I1[6]
.sym 7973 left$SB_IO_IN
.sym 7982 left_SB_LUT4_I3_I1[2]
.sym 7983 right_SB_LUT4_I0_I2[7]
.sym 7984 left_SB_LUT4_I3_I0[2]
.sym 7985 left$SB_IO_IN
.sym 7994 right_SB_LUT4_I0_I2[7]
.sym 7995 left_SB_LUT4_I3_I1[4]
.sym 7996 left$SB_IO_IN
.sym 7997 left_SB_LUT4_I3_I0[4]
.sym 8000 left_SB_LUT4_I3_I1[7]
.sym 8001 left_SB_LUT4_I3_I0[7]
.sym 8002 left$SB_IO_IN
.sym 8003 right_SB_LUT4_I0_I2[7]
.sym 8006 right_SB_LUT4_I0_I2[7]
.sym 8007 left$SB_IO_IN
.sym 8008 left_SB_LUT4_I3_I0[3]
.sym 8009 left_SB_LUT4_I3_I1[3]
.sym 8010 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 8011 clk_pxl$SB_IO_OUT
.sym 8037 left_SB_LUT4_I3_I1[8]
.sym 8038 paddlevga.paddlex[9]
.sym 8039 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[1]
.sym 8041 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[0]
.sym 8051 paddlevga.paddlex[5]
.sym 8053 paddlevga.paddlex[7]
.sym 8057 paddlevga.paddlex[3]
.sym 8064 ballvga.die
.sym 8066 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 8067 start$SB_IO_IN
.sym 8068 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 8070 ballvga.die_SB_DFFESR_Q_E
.sym 8071 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 8072 paddlevga.paddlex[9]
.sym 8078 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 8080 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 8094 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 8096 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[1]
.sym 8097 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 8098 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[0]
.sym 8103 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 8104 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 8106 $PACKER_VCC_NET
.sym 8110 $nextpnr_ICESTORM_LC_128$O
.sym 8112 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 8116 ballvga.changey_SB_LUT4_I3_I2[1]
.sym 8118 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[0]
.sym 8119 $PACKER_VCC_NET
.sym 8122 ballvga.changey_SB_LUT4_I3_I2[2]
.sym 8125 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[1]
.sym 8128 ballvga.changey_SB_LUT4_I3_I2[3]
.sym 8130 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 8134 ballvga.changey_SB_LUT4_I3_I2[4]
.sym 8137 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 8140 ballvga.changey_SB_LUT4_I3_I2[5]
.sym 8142 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 8146 ballvga.changey_SB_LUT4_I3_I2[6]
.sym 8148 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 8152 ballvga.changey_SB_LUT4_I3_I2[7]
.sym 8154 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 8197 left$SB_IO_IN
.sym 8205 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 8209 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 8211 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 8217 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[5]
.sym 8219 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[6]
.sym 8220 ballvga.changey_SB_LUT4_I3_I2[7]
.sym 8255 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 8257 $nextpnr_ICESTORM_LC_129$I3
.sym 8259 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 8267 $nextpnr_ICESTORM_LC_129$I3
.sym 8331 start_SB_LUT4_I2_1_O[0]
.sym 8332 ballvga.die
.sym 8333 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 8335 ballvga.die_SB_DFFESR_Q_E
.sym 8337 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 8347 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 8352 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 8358 ballvga.ballx[3]
.sym 8480 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[3]
.sym 8481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[4]
.sym 8482 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[5]
.sym 8483 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[6]
.sym 8484 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[7]
.sym 8485 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[8]
.sym 8487 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 8491 $PACKER_VCC_NET
.sym 8495 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 8510 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 8519 $PACKER_VCC_NET
.sym 8527 $PACKER_VCC_NET
.sym 8539 ballvga.ballx[7]
.sym 8540 ballvga.ballx[4]
.sym 8541 ballvga.ballx[6]
.sym 8544 ballvga.ballx[3]
.sym 8545 ballvga.ballx[2]
.sym 8548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 8549 ballvga.ballx[8]
.sym 8550 ballvga.ballx[5]
.sym 8551 $nextpnr_ICESTORM_LC_123$O
.sym 8554 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 8557 ballvga.changex_SB_LUT4_I2_I1[1]
.sym 8559 $PACKER_VCC_NET
.sym 8560 ballvga.ballx[2]
.sym 8563 ballvga.changex_SB_LUT4_I2_I1[2]
.sym 8566 ballvga.ballx[3]
.sym 8569 ballvga.changex_SB_LUT4_I2_I1[3]
.sym 8572 ballvga.ballx[4]
.sym 8575 ballvga.changex_SB_LUT4_I2_I1[4]
.sym 8578 ballvga.ballx[5]
.sym 8581 ballvga.changex_SB_LUT4_I2_I1[5]
.sym 8583 ballvga.ballx[6]
.sym 8587 ballvga.changex_SB_LUT4_I2_I1[6]
.sym 8589 $PACKER_VCC_NET
.sym 8590 ballvga.ballx[7]
.sym 8593 ballvga.changex_SB_LUT4_I2_I1[7]
.sym 8595 $PACKER_VCC_NET
.sym 8596 ballvga.ballx[8]
.sym 8625 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[9]
.sym 8626 ballvga.ballx[3]
.sym 8627 ballvga.ballx[2]
.sym 8629 ballvga.play_SB_LUT4_I3_O
.sym 8630 ballvga.ballx[4]
.sym 8631 ballvga.ballx[6]
.sym 8632 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[5]
.sym 8638 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[7]
.sym 8640 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[4]
.sym 8642 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[8]
.sym 8644 start_SB_LUT4_I2_1_O[1]
.sym 8645 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 8649 $PACKER_VCC_NET
.sym 8650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 8651 start$SB_IO_IN
.sym 8652 ballvga.ballx[9]
.sym 8653 ballvga.die
.sym 8654 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 8655 $PACKER_VCC_NET
.sym 8656 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[5]
.sym 8658 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 8659 ballvga.ballx[8]
.sym 8660 ballvga.ballx[5]
.sym 8661 ballvga.changex_SB_LUT4_I2_I1[7]
.sym 8676 ballvga.ballx[9]
.sym 8683 ballvga.ballx[3]
.sym 8684 ballvga.ballx[5]
.sym 8687 ballvga.ballx[4]
.sym 8688 ballvga.ballx[7]
.sym 8692 ballvga.ballx[2]
.sym 8698 $nextpnr_ICESTORM_LC_124$I3
.sym 8700 ballvga.ballx[9]
.sym 8708 $nextpnr_ICESTORM_LC_124$I3
.sym 8714 ballvga.ballx[2]
.sym 8718 ballvga.ballx[7]
.sym 8725 ballvga.ballx[5]
.sym 8731 ballvga.ballx[3]
.sym 8743 ballvga.ballx[4]
.sym 8773 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 8774 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 8775 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 8776 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 8777 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 8778 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 8779 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 8795 ballvga.ballx[2]
.sym 8798 ballvga.ballx[7]
.sym 8799 ballvga.velocity_SB_LUT4_I1_O[1]
.sym 8801 ballvga:39_SB_LUT4_I3_O[0]
.sym 8802 ballvga.ballx[4]
.sym 8803 ballvga.changex_SB_LUT4_I2_O[3]
.sym 8804 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 8807 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 8815 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[1]
.sym 8818 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 8820 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[5]
.sym 8823 ballvga.ballx_SB_LUT4_O_I3[1]
.sym 8824 ballvga.ballx_SB_LUT4_O_I3[6]
.sym 8825 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[4]
.sym 8826 $PACKER_VCC_NET
.sym 8828 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 8835 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 8845 $nextpnr_ICESTORM_LC_101$O
.sym 8848 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[1]
.sym 8851 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[2]
.sym 8853 $PACKER_VCC_NET
.sym 8854 ballvga.ballx_SB_LUT4_O_I3[1]
.sym 8857 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[3]
.sym 8859 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 8863 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[4]
.sym 8865 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 8869 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[5]
.sym 8871 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[4]
.sym 8875 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[6]
.sym 8878 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[5]
.sym 8881 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[7]
.sym 8884 ballvga.ballx_SB_LUT4_O_I3[6]
.sym 8887 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[8]
.sym 8889 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 8919 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 8920 ballvga.ballx[9]
.sym 8921 ballvga.temp_SB_LUT4_I3_O[0]
.sym 8922 ballvga.changex_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 8923 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 8924 ballvga.ballx[5]
.sym 8925 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 8926 ballvga.ballx[7]
.sym 8928 row[7]
.sym 8929 row[7]
.sym 8931 row[6]
.sym 8933 row[7]
.sym 8935 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[1]
.sym 8944 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 8945 ballvga.ballx[8]
.sym 8946 ballvga.play_SB_LUT4_I3_O
.sym 8947 ballvga.ballx[3]
.sym 8951 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 8953 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 8954 ballvga.ballx[9]
.sym 8955 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[8]
.sym 8960 $PACKER_VCC_NET
.sym 8963 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[8]
.sym 8970 ballvga.changex_SB_LUT4_I2_I1[8]
.sym 8972 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 8973 ballvga.die
.sym 8982 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 8985 ballvga.ballx[9]
.sym 8988 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 8989 changex
.sym 8992 ballvga.changex_SB_LUT4_I2_I3[8]
.sym 8994 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[8]
.sym 9000 changex
.sym 9001 ballvga.changex_SB_LUT4_I2_I1[8]
.sym 9002 ballvga.changex_SB_LUT4_I2_I3[8]
.sym 9014 ballvga.ballx[9]
.sym 9019 $PACKER_VCC_NET
.sym 9024 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 9035 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 9036 $PACKER_VCC_NET
.sym 9037 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 9040 start$SB_IO_IN_$glb_clk
.sym 9041 ballvga.die
.sym 9067 ballvga.velocity_SB_LUT4_I1_O[1]
.sym 9068 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 9069 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 9070 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 9071 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 9072 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 9073 ballvga.dirx_SB_DFF_D_Q[0]
.sym 9078 $PACKER_VCC_NET
.sym 9088 ballvga.temp
.sym 9092 row[6]
.sym 9093 brickvga.lvl[1]
.sym 9094 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 9098 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9099 row[7]
.sym 9101 brickvga.lvl[1]
.sym 9109 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9117 ballvga.temp_SB_LUT4_I3_O[0]
.sym 9119 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 9120 ballvga.velocity[1]
.sym 9135 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 9167 ballvga.temp_SB_LUT4_I3_O[0]
.sym 9170 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 9183 ballvga.velocity[1]
.sym 9184 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 9186 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9187 clk_pxl$SB_IO_OUT
.sym 9213 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 9214 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 9215 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 9216 brickvga.curr3[6]
.sym 9217 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9218 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 9219 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 9220 brickvga.curr3[4]
.sym 9231 ballvga:39_SB_LUT4_I3_O[1]
.sym 9232 row[6]
.sym 9237 $PACKER_VCC_NET
.sym 9238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 9240 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 9241 row[8]
.sym 9242 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 9244 $PACKER_VCC_NET
.sym 9246 row[9]
.sym 9254 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 9255 brickvga.curr3[2]
.sym 9256 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 9261 row[7]
.sym 9262 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 9265 row[6]
.sym 9266 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 9268 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 9269 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 9274 brickvga.curr3[0]
.sym 9275 brickvga.curr3[1]
.sym 9277 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 9278 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 9282 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9283 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9284 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9285 brickvga.lvl[1]
.sym 9287 brickvga.lvl[1]
.sym 9288 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9289 brickvga.curr3[0]
.sym 9293 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 9294 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 9295 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 9296 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9300 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 9301 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 9305 row[7]
.sym 9306 row[6]
.sym 9307 brickvga.curr3[2]
.sym 9308 brickvga.curr3[0]
.sym 9311 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 9312 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 9313 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9314 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 9317 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9318 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 9319 brickvga.curr3[1]
.sym 9320 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9329 brickvga.curr3[2]
.sym 9331 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9332 brickvga.lvl[1]
.sym 9334 clk_pxl$SB_IO_OUT
.sym 9369 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 9371 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 9375 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9378 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 9383 row[7]
.sym 9384 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 9385 ballvga:39_SB_LUT4_I3_O[0]
.sym 9387 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9391 brickvga.curr3[1]
.sym 9393 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9394 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9401 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9402 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 9403 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9405 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 9406 brickvga.curr5[9]
.sym 9408 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 9409 row[6]
.sym 9410 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9411 brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 9413 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 9415 brickvga.curr3[9]
.sym 9416 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 9417 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9418 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 9419 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9422 brickvga.lvl[1]
.sym 9424 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9428 brickvga.curr3[8]
.sym 9429 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 9432 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 9434 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9435 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 9440 row[6]
.sym 9441 brickvga.curr3[8]
.sym 9442 brickvga.curr3[9]
.sym 9443 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9446 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 9448 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 9452 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 9453 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 9454 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 9455 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9458 brickvga.curr3[8]
.sym 9459 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9461 brickvga.lvl[1]
.sym 9464 brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 9465 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9466 brickvga.curr5[9]
.sym 9467 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9470 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9471 brickvga.curr3[9]
.sym 9472 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9473 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 9478 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 9479 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 9481 clk_pxl$SB_IO_OUT
.sym 9508 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 9509 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2[2]
.sym 9510 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 9511 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 9512 brickvga.curr3[5]
.sym 9513 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 9514 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9516 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9517 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9519 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 9520 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9521 brickvga.curr5[9]
.sym 9523 row[6]
.sym 9524 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 9525 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 9526 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 9527 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 9528 row[7]
.sym 9530 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9534 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9539 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9548 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9550 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9554 brickvga.curr2[4]
.sym 9556 row[6]
.sym 9558 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9559 row[7]
.sym 9562 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9564 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 9565 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 9566 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9567 brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 9568 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 9570 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 9571 brickvga.lvl[1]
.sym 9572 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9573 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9574 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 9576 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 9578 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9579 brickvga.curr2[9]
.sym 9581 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9582 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9583 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 9584 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9588 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9590 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 9593 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 9594 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9595 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 9596 brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 9600 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9601 brickvga.lvl[1]
.sym 9602 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9605 brickvga.curr2[9]
.sym 9606 brickvga.lvl[1]
.sym 9608 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9611 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9612 row[7]
.sym 9613 row[6]
.sym 9614 brickvga.curr2[4]
.sym 9617 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 9618 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 9619 brickvga.curr2[4]
.sym 9620 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9623 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 9624 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9625 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 9626 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 9628 clk_pxl$SB_IO_OUT
.sym 9654 brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 9655 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 9656 brickvga.curr3[3]
.sym 9657 brickvga.curr3[7]
.sym 9658 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9659 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9661 brickvga.curr5[6]
.sym 9672 row[7]
.sym 9673 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 9678 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 9681 brickvga.lvl[1]
.sym 9682 del
.sym 9684 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 9685 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9686 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 9687 row[7]
.sym 9688 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9689 brickvga.curr2[9]
.sym 9698 row[6]
.sym 9700 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9702 brickvga.curr2_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 9706 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 9707 row[7]
.sym 9711 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 9712 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 9715 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9716 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9717 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 9719 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 9722 brickvga.curr2[0]
.sym 9723 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9724 brickvga.curr2[2]
.sym 9735 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 9737 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9740 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 9741 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9743 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9746 brickvga.curr2_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 9747 brickvga.curr2[0]
.sym 9748 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9749 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 9752 brickvga.curr2[0]
.sym 9753 row[6]
.sym 9754 brickvga.curr2[2]
.sym 9755 row[7]
.sym 9758 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 9759 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 9760 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9761 brickvga.curr2[2]
.sym 9771 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9772 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 9775 clk_pxl$SB_IO_OUT
.sym 9801 brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 9802 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 9803 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 9804 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9805 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 9806 brickvga.curr5[5]
.sym 9807 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 9808 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 9824 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 9842 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 9843 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9844 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9846 brickvga.curr2[5]
.sym 9847 row[6]
.sym 9851 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9852 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 9856 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 9857 brickvga.curr2[8]
.sym 9859 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9861 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 9863 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9864 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9865 brickvga.lvl[1]
.sym 9868 del
.sym 9869 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9870 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9871 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 9872 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9873 brickvga.curr2[9]
.sym 9875 brickvga.curr2[5]
.sym 9876 brickvga.lvl[1]
.sym 9878 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 9881 row[6]
.sym 9882 brickvga.curr2[9]
.sym 9883 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9884 brickvga.curr2[8]
.sym 9893 del
.sym 9896 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9899 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 9900 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 9901 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9902 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 9905 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9907 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 9911 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9912 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9913 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9914 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9917 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9918 brickvga.curr2[8]
.sym 9919 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 9920 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 9922 clk_pxl$SB_IO_OUT
.sym 9948 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 9949 brickvga.curr0[7]
.sym 9950 brickvga.curr0[9]
.sym 9951 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 9952 brickvga.curr0[8]
.sym 9953 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 9954 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 9955 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 9962 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 9964 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 9975 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9977 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9980 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9981 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9982 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 9992 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 9993 brickvga.curr2[5]
.sym 9994 brickvga.curr2[7]
.sym 9998 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 10000 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10004 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 10005 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 10008 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10009 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 10014 row[7]
.sym 10016 brickvga.lvl[1]
.sym 10017 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 10018 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 10019 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 10020 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 10022 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 10024 brickvga.lvl[1]
.sym 10025 brickvga.curr2[7]
.sym 10028 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10029 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 10030 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 10031 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 10040 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 10041 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 10042 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 10043 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 10046 row[7]
.sym 10047 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 10048 brickvga.curr2[5]
.sym 10049 brickvga.curr2[7]
.sym 10052 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 10053 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10054 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 10055 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 10064 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10065 brickvga.lvl[1]
.sym 10067 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 10069 clk_pxl$SB_IO_OUT
.sym 10095 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 10096 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10097 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 10098 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 10099 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 10100 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10101 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 10102 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 10110 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 10112 changex
.sym 10115 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 10118 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 10126 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 10130 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10137 brickvga.brick_count[0]
.sym 10139 brickvga.brick_count[3]
.sym 10141 $PACKER_VCC_NET
.sym 10143 brickvga.brick_count[7]
.sym 10145 brickvga.brick_count[0]
.sym 10146 brickvga.brick_count[2]
.sym 10149 $PACKER_VCC_NET
.sym 10150 brickvga.brick_count[6]
.sym 10153 brickvga.brick_count[1]
.sym 10156 brickvga.brick_count[4]
.sym 10165 brickvga.brick_count[5]
.sym 10168 $nextpnr_ICESTORM_LC_182$O
.sym 10170 brickvga.brick_count[0]
.sym 10174 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[2]
.sym 10176 $PACKER_VCC_NET
.sym 10177 brickvga.brick_count[1]
.sym 10178 brickvga.brick_count[0]
.sym 10180 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[3]
.sym 10182 brickvga.brick_count[2]
.sym 10183 $PACKER_VCC_NET
.sym 10184 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[2]
.sym 10186 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[4]
.sym 10188 $PACKER_VCC_NET
.sym 10189 brickvga.brick_count[3]
.sym 10190 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[3]
.sym 10192 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[5]
.sym 10194 $PACKER_VCC_NET
.sym 10195 brickvga.brick_count[4]
.sym 10196 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[4]
.sym 10198 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[6]
.sym 10200 brickvga.brick_count[5]
.sym 10201 $PACKER_VCC_NET
.sym 10202 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[5]
.sym 10204 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[7]
.sym 10206 brickvga.brick_count[6]
.sym 10207 $PACKER_VCC_NET
.sym 10208 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[6]
.sym 10210 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[8]
.sym 10212 $PACKER_VCC_NET
.sym 10213 brickvga.brick_count[7]
.sym 10214 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[7]
.sym 10215 del_$glb_ce
.sym 10216 clk_pxl$SB_IO_OUT
.sym 10242 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 10243 brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 10244 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 10245 brickvga.curr0[5]
.sym 10246 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 10247 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10248 brickvga.curr0[6]
.sym 10249 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10254 row[7]
.sym 10256 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10261 $PACKER_VCC_NET
.sym 10265 brickvga.brick_count[0]
.sym 10269 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10273 brickvga.lvl[1]
.sym 10274 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 10276 row[7]
.sym 10278 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[8]
.sym 10292 brickvga.brick_count[9]
.sym 10294 brickvga.brick_count[11]
.sym 10296 brickvga.brick_count[13]
.sym 10301 brickvga.brick_count[10]
.sym 10303 brickvga.brick_count[12]
.sym 10304 $PACKER_VCC_NET
.sym 10307 brickvga.brick_count[8]
.sym 10312 $PACKER_VCC_NET
.sym 10313 brickvga.brick_count[14]
.sym 10314 brickvga.brick_count[15]
.sym 10315 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[9]
.sym 10317 brickvga.brick_count[8]
.sym 10318 $PACKER_VCC_NET
.sym 10319 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[8]
.sym 10321 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[10]
.sym 10323 brickvga.brick_count[9]
.sym 10324 $PACKER_VCC_NET
.sym 10325 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[9]
.sym 10327 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[11]
.sym 10329 $PACKER_VCC_NET
.sym 10330 brickvga.brick_count[10]
.sym 10331 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[10]
.sym 10333 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[12]
.sym 10335 brickvga.brick_count[11]
.sym 10336 $PACKER_VCC_NET
.sym 10337 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[11]
.sym 10339 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[13]
.sym 10341 $PACKER_VCC_NET
.sym 10342 brickvga.brick_count[12]
.sym 10343 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[12]
.sym 10345 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[14]
.sym 10347 brickvga.brick_count[13]
.sym 10348 $PACKER_VCC_NET
.sym 10349 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[13]
.sym 10351 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[15]
.sym 10353 brickvga.brick_count[14]
.sym 10354 $PACKER_VCC_NET
.sym 10355 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[14]
.sym 10357 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[16]
.sym 10359 brickvga.brick_count[15]
.sym 10360 $PACKER_VCC_NET
.sym 10361 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[15]
.sym 10362 del_$glb_ce
.sym 10363 clk_pxl$SB_IO_OUT
.sym 10389 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10390 brickvga.curr1[5]
.sym 10391 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 10392 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 10393 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 10394 brickvga.curr1[7]
.sym 10395 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10396 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 10416 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 10417 brickvga.brick_count[22]
.sym 10420 brickvga.brick_count[13]
.sym 10425 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[16]
.sym 10430 brickvga.brick_count[16]
.sym 10433 brickvga.brick_count[19]
.sym 10440 brickvga.brick_count[18]
.sym 10442 brickvga.brick_count[20]
.sym 10444 brickvga.brick_count[22]
.sym 10446 $PACKER_VCC_NET
.sym 10451 brickvga.brick_count[21]
.sym 10454 $PACKER_VCC_NET
.sym 10455 brickvga.brick_count[17]
.sym 10461 brickvga.brick_count[23]
.sym 10462 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[17]
.sym 10464 $PACKER_VCC_NET
.sym 10465 brickvga.brick_count[16]
.sym 10466 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[16]
.sym 10468 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[18]
.sym 10470 brickvga.brick_count[17]
.sym 10471 $PACKER_VCC_NET
.sym 10472 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[17]
.sym 10474 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[19]
.sym 10476 brickvga.brick_count[18]
.sym 10477 $PACKER_VCC_NET
.sym 10478 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[18]
.sym 10480 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[20]
.sym 10482 $PACKER_VCC_NET
.sym 10483 brickvga.brick_count[19]
.sym 10484 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[19]
.sym 10486 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[21]
.sym 10488 brickvga.brick_count[20]
.sym 10489 $PACKER_VCC_NET
.sym 10490 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[20]
.sym 10492 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[22]
.sym 10494 $PACKER_VCC_NET
.sym 10495 brickvga.brick_count[21]
.sym 10496 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[21]
.sym 10498 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[23]
.sym 10500 brickvga.brick_count[22]
.sym 10501 $PACKER_VCC_NET
.sym 10502 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[22]
.sym 10504 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[24]
.sym 10506 brickvga.brick_count[23]
.sym 10507 $PACKER_VCC_NET
.sym 10508 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[23]
.sym 10509 del_$glb_ce
.sym 10510 clk_pxl$SB_IO_OUT
.sym 10536 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10537 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 10538 brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 10539 brickvga.curr1[0]
.sym 10540 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 10542 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 10543 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 10551 brick_display_SB_DFFSR_Q_R
.sym 10555 brick_display_SB_DFFSR_Q_R
.sym 10556 brick_display
.sym 10559 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 10566 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 10567 brickvga.brick_count[21]
.sym 10569 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 10570 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 10572 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[24]
.sym 10582 $PACKER_VCC_NET
.sym 10584 brickvga.brick_count[31]
.sym 10588 brickvga.brick_count[27]
.sym 10590 $PACKER_VCC_NET
.sym 10593 brickvga.brick_count[24]
.sym 10594 brickvga.brick_count[25]
.sym 10597 brickvga.brick_count[28]
.sym 10598 brickvga.brick_count[29]
.sym 10603 brickvga.brick_count[26]
.sym 10607 brickvga.brick_count[30]
.sym 10609 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[25]
.sym 10611 $PACKER_VCC_NET
.sym 10612 brickvga.brick_count[24]
.sym 10613 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[24]
.sym 10615 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[26]
.sym 10617 $PACKER_VCC_NET
.sym 10618 brickvga.brick_count[25]
.sym 10619 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[25]
.sym 10621 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[27]
.sym 10623 brickvga.brick_count[26]
.sym 10624 $PACKER_VCC_NET
.sym 10625 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[26]
.sym 10627 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[28]
.sym 10629 brickvga.brick_count[27]
.sym 10630 $PACKER_VCC_NET
.sym 10631 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[27]
.sym 10633 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[29]
.sym 10635 $PACKER_VCC_NET
.sym 10636 brickvga.brick_count[28]
.sym 10637 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[28]
.sym 10639 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[30]
.sym 10641 $PACKER_VCC_NET
.sym 10642 brickvga.brick_count[29]
.sym 10643 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[29]
.sym 10645 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[31]
.sym 10647 brickvga.brick_count[30]
.sym 10648 $PACKER_VCC_NET
.sym 10649 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[30]
.sym 10653 $PACKER_VCC_NET
.sym 10654 brickvga.brick_count[31]
.sym 10655 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[31]
.sym 10656 del_$glb_ce
.sym 10657 clk_pxl$SB_IO_OUT
.sym 10683 brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 10684 brickvga.curr4[5]
.sym 10685 brickvga.curr4[7]
.sym 10686 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 10687 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 10688 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10689 brickvga.curr4[6]
.sym 10690 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 10695 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 10703 row[7]
.sym 10708 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 10709 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 10716 brickvga.lvl_SB_DFFESR_Q_E
.sym 10725 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 10728 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 10729 brickvga.brick_count[29]
.sym 10730 brickvga.brick_count[30]
.sym 10731 brickvga.brick_count[31]
.sym 10732 brickvga.brick_count[24]
.sym 10733 brickvga.brick_count[25]
.sym 10734 brickvga.brick_count[26]
.sym 10735 brickvga.brick_count[27]
.sym 10736 brickvga.brick_count[28]
.sym 10737 brickvga.brick_count[22]
.sym 10738 brickvga.brick_count[23]
.sym 10740 brickvga.del_SB_DFFE_E_Q[0]
.sym 10750 brickvga.brick_count[0]
.sym 10751 brickvga.brick_count[21]
.sym 10753 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 10754 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 10758 brickvga.brick_count[0]
.sym 10763 brickvga.brick_count[24]
.sym 10764 brickvga.brick_count[21]
.sym 10765 brickvga.brick_count[23]
.sym 10766 brickvga.brick_count[22]
.sym 10769 brickvga.del_SB_DFFE_E_Q[0]
.sym 10781 brickvga.brick_count[25]
.sym 10782 brickvga.brick_count[28]
.sym 10783 brickvga.brick_count[27]
.sym 10784 brickvga.brick_count[26]
.sym 10787 brickvga.brick_count[31]
.sym 10788 brickvga.del_SB_DFFE_E_Q[0]
.sym 10789 brickvga.brick_count[29]
.sym 10790 brickvga.brick_count[30]
.sym 10799 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 10800 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 10801 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 10802 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 10803 del_$glb_ce
.sym 10804 clk_pxl$SB_IO_OUT
.sym 10832 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[1]
.sym 10833 brickvga.lvl_change
.sym 10834 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 10842 row[7]
.sym 10851 $PACKER_VCC_NET
.sym 10856 brickvga.lvl[1]
.sym 10861 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 10978 brickvga.529.B_AND_S[11]
.sym 10981 brickvga.lvl_SB_DFFESR_Q_E
.sym 10983 brickvga.529.S[0]
.sym 10984 brickvga.lvl[1]
.sym 11011 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 11029 brickvga.529.S[0]
.sym 11035 clk_locked2$SB_IO_OUT
.sym 11041 $PACKER_VCC_NET
.sym 11054 clk_locked2$SB_IO_OUT
.sym 11059 $PACKER_VCC_NET
.sym 11097 brickvga.529.S[0]
.sym 11098 clk_pxl$SB_IO_OUT
.sym 11117 clk_locked2$SB_IO_OUT
.sym 11141 brickvga.lvl[1]
.sym 11523 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[1]
.sym 11540 paddlevga.paddlex[7]
.sym 11547 paddlevga.paddlex[4]
.sym 11550 paddlevga.paddlex[5]
.sym 11641 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 11642 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 11643 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 11644 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 11645 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 11646 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 11650 row[6]
.sym 11670 paddlevga.paddlex[9]
.sym 11673 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 11682 $PACKER_VCC_NET
.sym 11685 paddlevga.paddlex[8]
.sym 11686 paddlevga.paddlex[7]
.sym 11687 paddlevga.paddlex[5]
.sym 11690 $PACKER_VCC_NET
.sym 11691 paddlevga.paddlex[6]
.sym 11695 paddlevga.paddlex[3]
.sym 11699 paddlevga.paddlex[2]
.sym 11701 paddlevga.paddlex[4]
.sym 11709 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 11712 $nextpnr_ICESTORM_LC_181$O
.sym 11715 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 11718 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 11720 $PACKER_VCC_NET
.sym 11721 paddlevga.paddlex[2]
.sym 11722 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 11724 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 11726 $PACKER_VCC_NET
.sym 11727 paddlevga.paddlex[3]
.sym 11728 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 11730 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 11733 paddlevga.paddlex[4]
.sym 11734 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 11736 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 11738 paddlevga.paddlex[5]
.sym 11740 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 11742 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 11744 paddlevga.paddlex[6]
.sym 11745 $PACKER_VCC_NET
.sym 11746 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 11748 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 11750 $PACKER_VCC_NET
.sym 11751 paddlevga.paddlex[7]
.sym 11752 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 11754 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 11756 $PACKER_VCC_NET
.sym 11757 paddlevga.paddlex[8]
.sym 11758 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 11762 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 11764 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 11765 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 11767 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11769 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 11776 start$SB_IO_IN
.sym 11778 left_SB_LUT4_I3_I0[1]
.sym 11779 paddlevga.paddlex[6]
.sym 11781 paddlevga.paddlex[8]
.sym 11788 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 11789 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11791 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11792 paddlevga.paddlex[2]
.sym 11794 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 11798 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 11805 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11806 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 11807 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11809 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 11815 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 11816 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 11818 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 11829 $PACKER_VCC_NET
.sym 11830 paddlevga.paddlex[9]
.sym 11833 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 11837 $PACKER_VCC_NET
.sym 11838 paddlevga.paddlex[9]
.sym 11839 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 11842 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 11843 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11844 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 11845 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11848 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 11856 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 11862 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 11869 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 11873 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 11879 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11887 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11888 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 11890 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 11912 paddlevga.paddlex[6]
.sym 11916 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 11928 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 11931 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 11932 row[7]
.sym 11935 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 11937 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 11938 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 11940 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 11941 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 11943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 11945 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 11947 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 11948 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 11949 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11951 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 11952 row[8]
.sym 11953 row[6]
.sym 11958 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 11960 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 11961 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 11964 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11966 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 11967 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 11970 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 11972 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11973 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 11976 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 11978 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 11979 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 11982 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 11984 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 11985 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 11988 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 11990 row[6]
.sym 11991 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 11994 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 11996 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 11997 row[7]
.sym 12000 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 12002 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 12003 row[8]
.sym 12010 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 12011 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 12012 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 12013 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 12014 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 12015 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 12023 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 12037 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12038 paddlevga.paddlex[6]
.sym 12039 paddlevga.paddlex[4]
.sym 12041 paddlevga.paddlex[5]
.sym 12042 left_SB_LUT4_I3_I1[5]
.sym 12043 paddlevga.paddlex[7]
.sym 12044 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 12049 right_SB_LUT4_I0_I2[7]
.sym 12050 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 12051 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 12054 left_SB_LUT4_I3_I0[1]
.sym 12057 right_SB_LUT4_I0_I2[7]
.sym 12059 row[9]
.sym 12060 paddlevga.paddlex[2]
.sym 12062 left$SB_IO_IN
.sym 12063 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12066 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 12067 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 12068 left_SB_LUT4_I3_I1[5]
.sym 12070 left_SB_LUT4_I3_I0[5]
.sym 12071 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 12075 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 12076 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 12078 left_SB_LUT4_I3_I1[1]
.sym 12081 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 12083 row[9]
.sym 12084 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 12088 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 12089 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 12090 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 12091 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 12095 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 12100 right_SB_LUT4_I0_I2[7]
.sym 12101 left_SB_LUT4_I3_I1[1]
.sym 12102 left_SB_LUT4_I3_I0[1]
.sym 12103 left$SB_IO_IN
.sym 12112 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12113 paddlevga.paddlex[2]
.sym 12118 left$SB_IO_IN
.sym 12119 left_SB_LUT4_I3_I1[5]
.sym 12120 right_SB_LUT4_I0_I2[7]
.sym 12121 left_SB_LUT4_I3_I0[5]
.sym 12127 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 12128 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 12129 clk_pxl$SB_IO_OUT
.sym 12131 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 12132 ballvga.bally[8]
.sym 12133 ballvga.bally[5]
.sym 12134 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 12135 ballvga.bally[3]
.sym 12136 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 12137 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 12138 ballvga.bally[9]
.sym 12146 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12148 row[7]
.sym 12154 col[7]
.sym 12156 ballvga.bally[3]
.sym 12157 paddlevga.paddlex[9]
.sym 12158 paddlevga.paddlex[2]
.sym 12159 ballvga.bally[7]
.sym 12160 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 12165 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12166 ballvga.bally[8]
.sym 12173 $PACKER_VCC_NET
.sym 12174 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 12177 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 12179 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 12180 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 12183 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 12184 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 12185 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 12186 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 12189 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12191 ballvga.diry_SB_LUT4_O_I3[0]
.sym 12192 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 12197 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12201 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 12205 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 12206 $PACKER_VCC_NET
.sym 12208 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12211 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12214 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12217 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 12223 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 12224 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12225 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 12226 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 12230 ballvga.diry_SB_LUT4_O_I3[0]
.sym 12231 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 12235 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 12236 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12237 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 12238 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 12244 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 12249 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12250 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 12251 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 12252 clk_pxl$SB_IO_OUT
.sym 12253 start_SB_LUT4_I2_1_O[2]_$glb_sr
.sym 12268 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 12269 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 12270 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12271 ballvga.bally[9]
.sym 12272 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 12274 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 12275 row[9]
.sym 12277 row[8]
.sym 12278 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 12280 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 12281 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 12284 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 12288 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12296 paddlevga.paddlex[7]
.sym 12298 paddlevga.paddlex[3]
.sym 12300 paddlevga.paddlex[8]
.sym 12302 paddlevga.paddlex[4]
.sym 12308 paddlevga.paddlex[5]
.sym 12310 paddlevga.paddlex[6]
.sym 12314 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12318 paddlevga.paddlex[2]
.sym 12327 $nextpnr_ICESTORM_LC_29$O
.sym 12329 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12333 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 12336 paddlevga.paddlex[2]
.sym 12339 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 12341 paddlevga.paddlex[3]
.sym 12343 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 12345 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 12348 paddlevga.paddlex[4]
.sym 12349 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 12351 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 12354 paddlevga.paddlex[5]
.sym 12355 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 12357 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 12359 paddlevga.paddlex[6]
.sym 12361 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 12363 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 12365 paddlevga.paddlex[7]
.sym 12367 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 12369 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 12372 paddlevga.paddlex[8]
.sym 12373 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 12378 right_SB_LUT4_I0_I1[8]
.sym 12380 right_SB_LUT4_I1_O[0]
.sym 12382 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 12383 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 12390 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[5]
.sym 12392 paddlevga.paddlex[8]
.sym 12394 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[6]
.sym 12402 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 12403 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 12405 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 12413 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 12420 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 12422 left$SB_IO_IN
.sym 12426 ballvga.bally[3]
.sym 12430 right_SB_LUT4_I0_I2[7]
.sym 12434 left_SB_LUT4_I3_I1[8]
.sym 12441 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 12442 left_SB_LUT4_I3_I0[8]
.sym 12443 paddlevga.paddlex[9]
.sym 12451 paddlevga.paddlex[9]
.sym 12454 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 12457 right_SB_LUT4_I0_I2[7]
.sym 12458 left$SB_IO_IN
.sym 12459 left_SB_LUT4_I3_I0[8]
.sym 12460 left_SB_LUT4_I3_I1[8]
.sym 12466 ballvga.bally[3]
.sym 12476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 12497 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 12498 clk_pxl$SB_IO_OUT
.sym 12507 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 12524 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12529 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12530 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[4]
.sym 12532 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 12533 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 12534 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12543 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[1]
.sym 12545 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[0]
.sym 12546 $PACKER_VCC_NET
.sym 12547 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 12550 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 12552 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 12554 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 12556 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 12557 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 12573 $nextpnr_ICESTORM_LC_155$O
.sym 12576 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[0]
.sym 12579 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 12581 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[1]
.sym 12582 $PACKER_VCC_NET
.sym 12585 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 12587 $PACKER_VCC_NET
.sym 12588 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 12591 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 12593 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 12597 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 12599 $PACKER_VCC_NET
.sym 12600 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 12603 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 12605 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 12606 $PACKER_VCC_NET
.sym 12609 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 12611 $PACKER_VCC_NET
.sym 12612 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 12615 $nextpnr_ICESTORM_LC_156$I3
.sym 12617 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 12636 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 12643 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 12647 ballvga:39_SB_LUT4_I3_O[1]
.sym 12655 ballvga:39_SB_LUT4_I3_O[1]
.sym 12658 ballvga.play_SB_LUT4_I3_O
.sym 12659 $nextpnr_ICESTORM_LC_156$I3
.sym 12666 ballvga.die_SB_DFFESR_Q_E
.sym 12668 $PACKER_VCC_NET
.sym 12673 ballvga:39_SB_LUT4_I3_O[1]
.sym 12676 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 12677 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 12678 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 12681 ballvga:39_SB_LUT4_I3_O[1]
.sym 12684 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12694 start_SB_LUT4_I2_1_O[2]
.sym 12696 $nextpnr_ICESTORM_LC_156$COUT
.sym 12699 $PACKER_VCC_NET
.sym 12700 $nextpnr_ICESTORM_LC_156$I3
.sym 12706 $nextpnr_ICESTORM_LC_156$COUT
.sym 12709 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 12710 start_SB_LUT4_I2_1_O[2]
.sym 12711 ballvga:39_SB_LUT4_I3_O[1]
.sym 12712 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 12722 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 12724 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 12734 ballvga:39_SB_LUT4_I3_O[1]
.sym 12736 start_SB_LUT4_I2_1_O[2]
.sym 12743 ballvga.die_SB_DFFESR_Q_E
.sym 12744 clk_pxl$SB_IO_OUT
.sym 12745 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12747 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[8]
.sym 12748 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12749 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 12751 ballvga.temp_SB_LUT4_I3_O[2]
.sym 12752 start_SB_LUT4_I2_1_O[2]
.sym 12753 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 12758 ball_display_SB_DFFE_Q_E
.sym 12762 ballvga.die_SB_DFFESR_Q_E
.sym 12764 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 12766 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 12767 row[8]
.sym 12768 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 12770 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 12780 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 12788 ballvga.ballx[3]
.sym 12789 ballvga.ballx[2]
.sym 12795 ballvga.ballx[7]
.sym 12800 ballvga.ballx[4]
.sym 12801 ballvga.ballx[6]
.sym 12806 $PACKER_VCC_NET
.sym 12808 $PACKER_VCC_NET
.sym 12814 $PACKER_VCC_NET
.sym 12816 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 12817 ballvga.ballx[8]
.sym 12818 ballvga.ballx[5]
.sym 12819 $nextpnr_ICESTORM_LC_162$O
.sym 12822 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 12825 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[2]
.sym 12827 ballvga.ballx[2]
.sym 12831 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[3]
.sym 12833 ballvga.ballx[3]
.sym 12834 $PACKER_VCC_NET
.sym 12835 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[2]
.sym 12837 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[4]
.sym 12839 ballvga.ballx[4]
.sym 12840 $PACKER_VCC_NET
.sym 12841 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[3]
.sym 12843 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[5]
.sym 12845 $PACKER_VCC_NET
.sym 12846 ballvga.ballx[5]
.sym 12847 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[4]
.sym 12849 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[6]
.sym 12851 $PACKER_VCC_NET
.sym 12852 ballvga.ballx[6]
.sym 12853 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[5]
.sym 12855 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[7]
.sym 12857 ballvga.ballx[7]
.sym 12858 $PACKER_VCC_NET
.sym 12859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[6]
.sym 12861 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[8]
.sym 12863 $PACKER_VCC_NET
.sym 12864 ballvga.ballx[8]
.sym 12865 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[7]
.sym 12870 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[3]
.sym 12871 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[4]
.sym 12872 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[5]
.sym 12873 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[6]
.sym 12874 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[7]
.sym 12875 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[8]
.sym 12876 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[9]
.sym 12881 start$SB_IO_IN
.sym 12882 start_SB_LUT4_I2_1_O[2]
.sym 12883 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[6]
.sym 12885 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 12887 ballvga:39_SB_LUT4_I3_O[0]
.sym 12891 ballvga.ballx[7]
.sym 12892 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 12893 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12895 ballvga.ballx[9]
.sym 12901 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 12903 ballvga.ballx[3]
.sym 12904 row[9]
.sym 12905 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[8]
.sym 12911 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 12912 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 12913 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 12915 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 12916 start_SB_LUT4_I2_1_O[2]
.sym 12919 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 12920 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12921 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 12925 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[5]
.sym 12927 ballvga:39_SB_LUT4_I3_O[1]
.sym 12928 ballvga.play_SB_LUT4_I3_O
.sym 12933 ballvga.velocity_SB_LUT4_I1_O[1]
.sym 12935 $PACKER_VCC_NET
.sym 12936 ballvga.ballx[9]
.sym 12937 ballvga.dirx_SB_DFF_D_Q[3]
.sym 12938 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 12941 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 12944 ballvga.ballx[9]
.sym 12945 $PACKER_VCC_NET
.sym 12946 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[8]
.sym 12949 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12950 ballvga.dirx_SB_DFF_D_Q[3]
.sym 12951 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 12952 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 12955 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 12956 ballvga.velocity_SB_LUT4_I1_O[1]
.sym 12957 ballvga.dirx_SB_DFF_D_Q[3]
.sym 12958 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12968 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 12969 start_SB_LUT4_I2_1_O[2]
.sym 12970 ballvga:39_SB_LUT4_I3_O[1]
.sym 12973 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12974 ballvga.dirx_SB_DFF_D_Q[3]
.sym 12975 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 12976 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 12981 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[5]
.sym 12985 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 12986 ballvga.dirx_SB_DFF_D_Q[3]
.sym 12987 ballvga.dirx_SB_DFF_D_Q[2]
.sym 12988 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 12989 ballvga.play_SB_LUT4_I3_O
.sym 12990 clk_pxl$SB_IO_OUT
.sym 12991 start_SB_LUT4_I2_1_O[2]_$glb_sr
.sym 12995 ballvga.dirx_SB_DFF_D_Q[3]
.sym 12997 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[1]
.sym 13007 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 13009 ballvga.ballx[8]
.sym 13010 ballvga.ballx[2]
.sym 13014 ballvga.play_SB_LUT4_I3_O
.sym 13015 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 13017 ballvga.ballx[2]
.sym 13018 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13019 ballvga.ballx[7]
.sym 13020 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 13023 ballvga.ballx[4]
.sym 13024 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 13025 ballvga.ballx[6]
.sym 13026 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 13027 ballvga.dirx_SB_DFF_D_Q[2]
.sym 13035 ballvga.ballx[2]
.sym 13037 $PACKER_VCC_NET
.sym 13038 ballvga.ballx[5]
.sym 13040 ballvga.ballx[7]
.sym 13042 ballvga.ballx[3]
.sym 13043 $PACKER_VCC_NET
.sym 13045 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 13046 ballvga.ballx[4]
.sym 13047 ballvga.ballx[6]
.sym 13058 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 13062 ballvga.ballx[8]
.sym 13065 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[1]
.sym 13067 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 13068 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 13071 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[2]
.sym 13073 ballvga.ballx[2]
.sym 13074 $PACKER_VCC_NET
.sym 13075 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[1]
.sym 13077 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[3]
.sym 13079 $PACKER_VCC_NET
.sym 13080 ballvga.ballx[3]
.sym 13081 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[2]
.sym 13083 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[4]
.sym 13085 ballvga.ballx[4]
.sym 13086 $PACKER_VCC_NET
.sym 13087 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[3]
.sym 13089 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[5]
.sym 13091 ballvga.ballx[5]
.sym 13092 $PACKER_VCC_NET
.sym 13093 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[4]
.sym 13095 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[6]
.sym 13097 $PACKER_VCC_NET
.sym 13098 ballvga.ballx[6]
.sym 13099 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[5]
.sym 13101 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[7]
.sym 13103 ballvga.ballx[7]
.sym 13104 $PACKER_VCC_NET
.sym 13105 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[6]
.sym 13107 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 13109 ballvga.ballx[8]
.sym 13110 $PACKER_VCC_NET
.sym 13111 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[7]
.sym 13123 row[6]
.sym 13126 row[6]
.sym 13131 row[7]
.sym 13132 row[6]
.sym 13139 ballvga:39_SB_LUT4_I3_O[1]
.sym 13141 ballvga.ballx[5]
.sym 13142 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 13149 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13151 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 13157 $PACKER_VCC_NET
.sym 13159 ballvga.dirx_SB_DFF_D_Q[3]
.sym 13160 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 13161 ballvga.temp
.sym 13162 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 13163 ballvga.dirx_SB_DFF_D_Q[0]
.sym 13164 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[5]
.sym 13165 ballvga.dirx_SB_DFF_D_Q[2]
.sym 13167 start$SB_IO_IN
.sym 13168 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 13169 ballvga.ballx[5]
.sym 13170 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 13171 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 13172 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 13174 ballvga.play_SB_LUT4_I3_O
.sym 13175 ballvga.ballx[3]
.sym 13178 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 13179 ballvga.velocity_SB_LUT4_I1_O[0]
.sym 13180 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 13181 ballvga.ballx[9]
.sym 13183 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 13190 $PACKER_VCC_NET
.sym 13191 ballvga.ballx[9]
.sym 13192 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 13195 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 13196 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 13197 ballvga.dirx_SB_DFF_D_Q[3]
.sym 13198 ballvga.dirx_SB_DFF_D_Q[2]
.sym 13202 ballvga.temp
.sym 13203 start$SB_IO_IN
.sym 13207 ballvga.ballx[3]
.sym 13208 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 13209 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[5]
.sym 13210 ballvga.ballx[5]
.sym 13213 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 13214 ballvga.velocity_SB_LUT4_I1_O[0]
.sym 13215 ballvga.dirx_SB_DFF_D_Q[2]
.sym 13216 ballvga.dirx_SB_DFF_D_Q[3]
.sym 13219 ballvga.dirx_SB_DFF_D_Q[3]
.sym 13220 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 13221 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 13222 ballvga.dirx_SB_DFF_D_Q[2]
.sym 13225 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 13226 ballvga.dirx_SB_DFF_D_Q[3]
.sym 13227 ballvga.dirx_SB_DFF_D_Q[2]
.sym 13228 ballvga.dirx_SB_DFF_D_Q[0]
.sym 13231 ballvga.dirx_SB_DFF_D_Q[3]
.sym 13232 ballvga.dirx_SB_DFF_D_Q[2]
.sym 13233 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 13234 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 13235 ballvga.play_SB_LUT4_I3_O
.sym 13236 clk_pxl$SB_IO_OUT
.sym 13237 start_SB_LUT4_I2_1_O[2]_$glb_sr
.sym 13239 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 13240 ballvga.play_SB_DFFESR_Q_E
.sym 13241 ballvga.changex_SB_LUT4_I2_O[1]
.sym 13244 ballvga:39_SB_LUT4_I3_O[1]
.sym 13250 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[5]
.sym 13251 $PACKER_VCC_NET
.sym 13252 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13253 row[8]
.sym 13254 row[9]
.sym 13259 $PACKER_VCC_NET
.sym 13260 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 13263 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13279 ballvga.ballx[3]
.sym 13283 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 13284 ballvga.velocity[1]
.sym 13286 ballvga.ballx[4]
.sym 13287 ballvga.ballx[2]
.sym 13292 ballvga.ballx[5]
.sym 13294 ballvga.ballx[7]
.sym 13295 ballvga.ballx[6]
.sym 13300 ballvga.ballx[8]
.sym 13311 ballvga.velocity_SB_CARRY_I0_CO[1]
.sym 13313 ballvga.velocity[1]
.sym 13314 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 13317 ballvga.velocity_SB_CARRY_I0_CO[2]
.sym 13320 ballvga.ballx[2]
.sym 13321 ballvga.velocity_SB_CARRY_I0_CO[1]
.sym 13323 ballvga.velocity_SB_CARRY_I0_CO[3]
.sym 13326 ballvga.ballx[3]
.sym 13327 ballvga.velocity_SB_CARRY_I0_CO[2]
.sym 13329 ballvga.velocity_SB_CARRY_I0_CO[4]
.sym 13332 ballvga.ballx[4]
.sym 13333 ballvga.velocity_SB_CARRY_I0_CO[3]
.sym 13335 ballvga.velocity_SB_CARRY_I0_CO[5]
.sym 13338 ballvga.ballx[5]
.sym 13339 ballvga.velocity_SB_CARRY_I0_CO[4]
.sym 13341 ballvga.velocity_SB_CARRY_I0_CO[6]
.sym 13343 ballvga.ballx[6]
.sym 13345 ballvga.velocity_SB_CARRY_I0_CO[5]
.sym 13347 ballvga.velocity_SB_CARRY_I0_CO[7]
.sym 13350 ballvga.ballx[7]
.sym 13351 ballvga.velocity_SB_CARRY_I0_CO[6]
.sym 13353 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 13356 ballvga.ballx[8]
.sym 13357 ballvga.velocity_SB_CARRY_I0_CO[7]
.sym 13381 ballvga.changex_SB_LUT4_I2_O[3]
.sym 13390 row[9]
.sym 13397 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 13402 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 13403 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 13404 ballvga.ballx[9]
.sym 13405 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13406 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13408 row[6]
.sym 13409 brickvga.curr3[4]
.sym 13412 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 13415 row[7]
.sym 13417 brickvga.lvl[1]
.sym 13419 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 13421 brickvga.curr3[6]
.sym 13423 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13424 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 13425 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13427 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 13432 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 13437 ballvga.ballx[9]
.sym 13438 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 13441 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 13443 brickvga.curr3[4]
.sym 13444 brickvga.lvl[1]
.sym 13449 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 13450 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 13453 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 13454 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 13455 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13456 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 13459 row[7]
.sym 13460 brickvga.curr3[6]
.sym 13461 row[6]
.sym 13462 brickvga.curr3[4]
.sym 13465 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13466 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13467 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13471 brickvga.lvl[1]
.sym 13472 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 13474 brickvga.curr3[6]
.sym 13477 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 13478 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 13479 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13480 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 13482 clk_pxl$SB_IO_OUT
.sym 13485 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[8]
.sym 13486 brickvga.curr5[4]
.sym 13487 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 13488 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 13489 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13490 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 13491 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 13507 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 13509 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13510 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 13511 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13512 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13513 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13515 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 13516 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 13519 brickvga.curr5[2]
.sym 13525 row[8]
.sym 13528 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13529 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 13533 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13535 row[7]
.sym 13536 $PACKER_VCC_NET
.sym 13537 $PACKER_VCC_NET
.sym 13539 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13540 row[6]
.sym 13557 $nextpnr_ICESTORM_LC_91$O
.sym 13559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 13563 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 13565 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13569 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 13571 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13572 $PACKER_VCC_NET
.sym 13575 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 13577 $PACKER_VCC_NET
.sym 13578 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13581 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[4]
.sym 13583 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13587 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[5]
.sym 13589 row[6]
.sym 13590 $PACKER_VCC_NET
.sym 13593 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[6]
.sym 13595 row[7]
.sym 13596 $PACKER_VCC_NET
.sym 13599 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[7]
.sym 13601 row[8]
.sym 13602 $PACKER_VCC_NET
.sym 13620 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 13622 row[7]
.sym 13623 brickvga.lvl[1]
.sym 13626 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13628 row[6]
.sym 13631 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13632 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 13633 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 13635 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 13637 del
.sym 13638 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 13639 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 13640 brickvga.curr3[3]
.sym 13641 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13642 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 13643 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[7]
.sym 13648 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 13649 row[7]
.sym 13650 brickvga.curr5[4]
.sym 13651 brickvga.curr3[7]
.sym 13652 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13653 ballvga:39_SB_LUT4_I3_O[0]
.sym 13654 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13655 brickvga.curr5[6]
.sym 13656 row[9]
.sym 13657 row[7]
.sym 13658 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13659 brickvga.curr3[1]
.sym 13660 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 13661 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13662 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 13663 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13664 brickvga.curr3[3]
.sym 13665 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13667 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 13671 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13673 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13676 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 13677 brickvga.curr3[5]
.sym 13679 row[6]
.sym 13680 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[8]
.sym 13682 row[9]
.sym 13687 ballvga:39_SB_LUT4_I3_O[0]
.sym 13688 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 13689 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 13690 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[8]
.sym 13693 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13694 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13695 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13696 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13699 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13700 row[7]
.sym 13701 brickvga.curr3[7]
.sym 13702 brickvga.curr3[5]
.sym 13705 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13707 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13708 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13711 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 13712 brickvga.curr3[5]
.sym 13713 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 13714 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13717 brickvga.curr3[3]
.sym 13718 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 13719 brickvga.curr3[1]
.sym 13720 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13723 brickvga.curr5[6]
.sym 13724 brickvga.curr5[4]
.sym 13725 row[7]
.sym 13726 row[6]
.sym 13728 clk_pxl$SB_IO_OUT
.sym 13731 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[8]
.sym 13732 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 13733 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 13735 brickvga.curr5[2]
.sym 13736 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13737 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 13743 $PACKER_VCC_NET
.sym 13745 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 13746 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 13747 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13754 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 13757 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 13758 brickvga.lvl[1]
.sym 13759 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13760 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 13761 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13764 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 13765 brickvga.lvl[1]
.sym 13771 brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 13772 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 13773 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2[2]
.sym 13774 brickvga.curr3[7]
.sym 13775 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13778 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 13780 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 13781 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 13786 brickvga.curr5[6]
.sym 13787 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 13789 brickvga.curr3[3]
.sym 13791 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13792 del
.sym 13795 brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 13796 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 13797 brickvga.lvl[1]
.sym 13799 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 13800 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 13801 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13804 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 13806 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13810 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 13812 brickvga.lvl[1]
.sym 13813 brickvga.curr5[6]
.sym 13816 brickvga.curr3[3]
.sym 13817 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 13818 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13819 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 13822 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 13823 brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 13824 brickvga.curr3[7]
.sym 13825 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13830 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2[2]
.sym 13831 del
.sym 13834 brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 13835 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 13836 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13837 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 13846 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13847 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 13848 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 13849 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13851 clk_pxl$SB_IO_OUT
.sym 13853 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 13854 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 13855 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 13856 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 13857 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 13858 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13859 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 13860 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13863 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13866 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 13877 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 13879 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 13880 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13882 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 13883 row[9]
.sym 13886 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 13888 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 13896 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13899 row[7]
.sym 13900 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13901 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 13903 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 13905 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13906 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 13907 brickvga.curr5[5]
.sym 13908 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 13909 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 13913 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13915 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 13917 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13919 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13921 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 13923 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13928 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13930 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 13933 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13934 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13940 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 13941 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13946 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13947 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13948 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13951 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 13952 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13953 brickvga.curr5[5]
.sym 13954 row[7]
.sym 13957 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 13958 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13959 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 13960 brickvga.curr5[5]
.sym 13963 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 13965 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13969 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 13970 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13971 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 13972 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 13974 clk_pxl$SB_IO_OUT
.sym 13982 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 13983 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 13987 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13993 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 13996 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14001 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14002 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 14003 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14005 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14006 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14007 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 14008 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 14018 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 14020 brickvga.lvl[1]
.sym 14021 brickvga.curr0[8]
.sym 14023 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 14026 brickvga.curr0[7]
.sym 14028 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14029 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14031 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14032 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 14033 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 14035 brickvga.curr0[9]
.sym 14036 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 14037 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14038 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 14039 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 14041 row[6]
.sym 14044 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14047 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 14048 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 14050 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14052 brickvga.curr0[7]
.sym 14053 brickvga.lvl[1]
.sym 14056 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 14057 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14058 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14059 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 14062 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 14063 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14064 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 14065 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 14068 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 14069 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 14070 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 14071 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 14074 brickvga.curr0[8]
.sym 14075 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 14076 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14077 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14080 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 14082 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 14086 brickvga.curr0[8]
.sym 14087 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14088 brickvga.curr0[9]
.sym 14089 row[6]
.sym 14092 brickvga.lvl[1]
.sym 14093 brickvga.curr0[9]
.sym 14095 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14097 clk_pxl$SB_IO_OUT
.sym 14099 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 14100 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14101 brickvga.curr0_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 14102 brickvga.curr0[2]
.sym 14103 brickvga.curr0[0]
.sym 14104 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 14105 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 14106 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14111 del
.sym 14112 col[7]
.sym 14114 brickvga.lvl[1]
.sym 14115 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14116 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 14117 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 14118 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 14119 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 14121 row[6]
.sym 14122 row[7]
.sym 14123 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 14124 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 14126 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 14128 del
.sym 14129 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14131 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 14132 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 14134 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14140 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14141 brickvga.curr0[7]
.sym 14142 brickvga.brick_count[2]
.sym 14143 brickvga.brick_count[3]
.sym 14145 row[7]
.sym 14146 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14147 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14149 brickvga.brick_count[1]
.sym 14151 brickvga.curr0[5]
.sym 14152 brickvga.brick_count[4]
.sym 14153 del
.sym 14155 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 14156 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 14157 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 14158 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 14159 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 14161 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14162 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14163 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 14165 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14166 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14167 brickvga.lvl[1]
.sym 14168 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 14170 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14171 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14173 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14175 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14176 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14179 brickvga.brick_count[3]
.sym 14180 brickvga.brick_count[2]
.sym 14181 brickvga.brick_count[4]
.sym 14182 brickvga.brick_count[1]
.sym 14185 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14186 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 14187 brickvga.lvl[1]
.sym 14191 brickvga.curr0[7]
.sym 14192 brickvga.curr0[5]
.sym 14193 row[7]
.sym 14194 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14197 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 14198 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14199 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 14200 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 14203 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 14204 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14205 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 14206 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 14211 del
.sym 14212 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 14215 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14216 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14217 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14218 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14220 clk_pxl$SB_IO_OUT
.sym 14223 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14224 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14225 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 14226 brickvga.curr1[8]
.sym 14227 brickvga.curr1[6]
.sym 14228 brickvga.curr1[9]
.sym 14229 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 14241 del
.sym 14246 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14249 brickvga.lvl[1]
.sym 14250 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 14251 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14252 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 14257 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14263 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14265 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 14266 brickvga.brick_count[11]
.sym 14267 brickvga.brick_count[12]
.sym 14269 brickvga.curr0[6]
.sym 14270 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 14271 brickvga.brick_count[8]
.sym 14272 brickvga.brick_count[9]
.sym 14273 brickvga.brick_count[10]
.sym 14274 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 14275 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 14277 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14278 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14280 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 14282 brickvga.curr0[5]
.sym 14284 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 14285 brickvga.lvl[1]
.sym 14286 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14288 brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 14291 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 14292 brickvga.brick_count[5]
.sym 14293 brickvga.brick_count[6]
.sym 14294 brickvga.brick_count[7]
.sym 14296 brickvga.brick_count[12]
.sym 14297 brickvga.brick_count[11]
.sym 14298 brickvga.brick_count[9]
.sym 14299 brickvga.brick_count[10]
.sym 14302 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 14303 brickvga.lvl[1]
.sym 14304 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14308 brickvga.lvl[1]
.sym 14309 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14311 brickvga.curr0[5]
.sym 14314 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 14315 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 14316 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14317 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 14321 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 14323 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 14326 brickvga.brick_count[8]
.sym 14327 brickvga.brick_count[5]
.sym 14328 brickvga.brick_count[6]
.sym 14329 brickvga.brick_count[7]
.sym 14332 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14333 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14334 brickvga.curr0[6]
.sym 14335 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 14338 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 14339 brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 14340 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14341 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14343 clk_pxl$SB_IO_OUT
.sym 14345 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 14346 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 14347 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 14348 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 14349 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 14350 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14351 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 14352 brick_display
.sym 14366 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14367 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14368 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14369 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14371 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 14372 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14378 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 14380 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 14386 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14387 brickvga.brick_count[17]
.sym 14388 brickvga.brick_count[18]
.sym 14389 brickvga.brick_count[19]
.sym 14390 brickvga.brick_count[20]
.sym 14391 brickvga.curr1[7]
.sym 14392 row[7]
.sym 14394 brickvga.brick_count[16]
.sym 14395 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14396 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14398 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 14399 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14400 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14401 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 14403 brickvga.curr1[5]
.sym 14405 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 14406 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14407 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14408 brickvga.brick_count[13]
.sym 14411 brickvga.curr1[5]
.sym 14412 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 14414 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 14415 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14416 brickvga.brick_count[14]
.sym 14417 brickvga.brick_count[15]
.sym 14419 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14420 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14421 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14422 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14425 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 14426 brickvga.curr1[5]
.sym 14427 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 14428 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14431 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14432 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14433 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14437 brickvga.curr1[7]
.sym 14438 row[7]
.sym 14439 brickvga.curr1[5]
.sym 14440 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14444 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 14446 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 14449 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 14450 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14451 brickvga.curr1[7]
.sym 14452 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 14455 brickvga.brick_count[13]
.sym 14456 brickvga.brick_count[16]
.sym 14457 brickvga.brick_count[15]
.sym 14458 brickvga.brick_count[14]
.sym 14461 brickvga.brick_count[17]
.sym 14462 brickvga.brick_count[20]
.sym 14463 brickvga.brick_count[19]
.sym 14464 brickvga.brick_count[18]
.sym 14466 clk_pxl$SB_IO_OUT
.sym 14468 brickvga.curr1[2]
.sym 14469 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 14470 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 14471 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 14472 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 14473 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 14474 brickvga.curr1[4]
.sym 14475 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 14480 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14486 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 14495 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 14496 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 14500 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14501 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14502 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 14503 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14510 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 14511 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14512 row[7]
.sym 14514 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 14515 brickvga.lvl[1]
.sym 14519 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 14520 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 14523 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 14525 brickvga.curr1[2]
.sym 14527 brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 14528 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14530 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14533 row[6]
.sym 14534 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 14536 brickvga.curr1[0]
.sym 14538 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 14539 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14542 brickvga.curr1[0]
.sym 14543 row[7]
.sym 14544 brickvga.curr1[2]
.sym 14545 row[6]
.sym 14548 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14549 brickvga.curr1[0]
.sym 14551 brickvga.lvl[1]
.sym 14554 brickvga.lvl[1]
.sym 14555 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14557 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 14560 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 14561 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 14562 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 14563 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 14567 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 14569 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14578 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 14579 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14580 brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 14581 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14586 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 14587 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14589 clk_pxl$SB_IO_OUT
.sym 14591 brickvga.curr4[9]
.sym 14592 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 14593 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 14594 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14595 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 14596 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 14597 brickvga.curr4[8]
.sym 14598 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 14611 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14617 brickvga.529.B_AND_S[11]
.sym 14618 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 14620 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 14626 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14635 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 14636 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 14637 row[7]
.sym 14638 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 14640 brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 14642 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[1]
.sym 14644 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14646 brickvga.curr4[6]
.sym 14648 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14649 brickvga.curr4[5]
.sym 14650 brickvga.curr4[7]
.sym 14651 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14653 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 14654 brickvga.lvl[1]
.sym 14655 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 14656 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14658 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14659 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14661 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 14662 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 14663 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14665 brickvga.lvl[1]
.sym 14666 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14667 brickvga.curr4[7]
.sym 14671 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 14672 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14673 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[1]
.sym 14674 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14677 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14678 brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 14679 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14680 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14683 brickvga.curr4[5]
.sym 14684 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14685 row[7]
.sym 14686 brickvga.curr4[7]
.sym 14689 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 14690 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 14691 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14692 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 14695 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 14696 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14697 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14698 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14701 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 14702 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14703 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 14704 brickvga.curr4[6]
.sym 14707 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14708 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 14710 brickvga.lvl[1]
.sym 14712 clk_pxl$SB_IO_OUT
.sym 14714 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 14715 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14716 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14717 brickvga.curr4[2]
.sym 14718 brickvga.curr4[4]
.sym 14719 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 14720 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 14721 brickvga.curr4[0]
.sym 14728 del
.sym 14729 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14738 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14741 brickvga.lvl[1]
.sym 14757 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14762 brickvga.lvl[1]
.sym 14764 brickvga.curr4[5]
.sym 14780 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14782 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14786 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14800 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14801 brickvga.lvl[1]
.sym 14802 brickvga.curr4[5]
.sym 14807 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14809 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14814 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14815 brickvga.lvl[1]
.sym 14834 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14835 clk_pxl$SB_IO_OUT
.sym 14841 brickvga.lvl_store[1]
.sym 14853 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 14869 $PACKER_VCC_NET
.sym 14871 brickvga.529.B_AND_S[11]
.sym 14879 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14880 brickvga.lvl_SB_DFFESR_Q_E
.sym 14881 brickvga.lvl_change
.sym 14898 brickvga.lvl_store[1]
.sym 14900 brickvga.529.S[0]
.sym 14907 brickvga.529.B_AND_S[11]
.sym 14909 brickvga.lvl[1]
.sym 14918 brickvga.lvl[1]
.sym 14919 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14937 brickvga.529.S[0]
.sym 14948 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 14949 brickvga.lvl[1]
.sym 14955 brickvga.lvl_change
.sym 14956 brickvga.lvl_store[1]
.sym 14957 brickvga.lvl_SB_DFFESR_Q_E
.sym 14958 clk_pxl$SB_IO_OUT
.sym 14959 brickvga.529.B_AND_S[11]
.sym 14972 brickvga.lvl_SB_DFFESR_Q_E
.sym 15230 left$SB_IO_IN
.sym 15236 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15375 paddlevga.paddlex[3]
.sym 15395 paddlevga.paddlex[2]
.sym 15402 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15463 paddlevga.paddlex[2]
.sym 15465 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15480 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 15491 paddlevga.paddlex[2]
.sym 15496 row[8]
.sym 15497 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 15501 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 15505 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 15511 paddlevga.paddlex[8]
.sym 15513 paddlevga.paddlex[6]
.sym 15522 paddlevga.paddlex[4]
.sym 15523 paddlevga.paddlex[7]
.sym 15525 paddlevga.paddlex[5]
.sym 15531 $PACKER_VCC_NET
.sym 15535 paddlevga.paddlex[3]
.sym 15537 paddlevga.paddlex[2]
.sym 15538 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15539 $PACKER_VCC_NET
.sym 15543 $nextpnr_ICESTORM_LC_21$O
.sym 15546 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15549 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 15552 paddlevga.paddlex[2]
.sym 15555 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 15557 paddlevga.paddlex[3]
.sym 15559 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 15561 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 15563 paddlevga.paddlex[4]
.sym 15564 $PACKER_VCC_NET
.sym 15565 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 15567 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 15569 paddlevga.paddlex[5]
.sym 15570 $PACKER_VCC_NET
.sym 15571 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 15573 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 15575 paddlevga.paddlex[6]
.sym 15577 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 15579 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 15581 paddlevga.paddlex[7]
.sym 15583 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 15585 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 15587 paddlevga.paddlex[8]
.sym 15589 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 15594 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 15596 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 15597 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 15599 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 15600 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 15609 paddlevga.paddlex[6]
.sym 15617 left$SB_IO_IN
.sym 15624 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15625 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 15626 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15627 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 15629 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 15634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 15636 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 15637 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 15640 row[9]
.sym 15641 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 15642 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 15643 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 15644 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 15645 paddlevga.paddlex[9]
.sym 15653 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 15656 row[8]
.sym 15657 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 15660 row[7]
.sym 15661 row[6]
.sym 15663 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 15664 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 15665 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 15667 paddlevga.paddlex[9]
.sym 15670 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 15679 row[8]
.sym 15680 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 15681 row[9]
.sym 15682 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 15685 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 15686 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 15687 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 15688 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 15697 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 15698 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 15699 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 15700 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 15709 row[7]
.sym 15710 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 15711 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 15712 row[6]
.sym 15718 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 15719 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 15720 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 15721 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 15722 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 15723 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 15742 ballvga.bally[8]
.sym 15743 row[6]
.sym 15744 ballvga.bally[5]
.sym 15746 row[7]
.sym 15747 row[6]
.sym 15748 ballvga.bally[3]
.sym 15750 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15759 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 15760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15776 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15784 paddlevga.paddlex[2]
.sym 15786 $PACKER_VCC_NET
.sym 15802 paddlevga.paddlex[2]
.sym 15804 $PACKER_VCC_NET
.sym 15805 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15810 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15823 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 15839 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[9]
.sym 15840 ballvga.bally[6]
.sym 15842 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15844 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 15846 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 15849 ballvga.temp_SB_LUT4_I3_O[2]
.sym 15851 col[4]
.sym 15853 ballvga.bally[7]
.sym 15854 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 15860 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 15861 col[7]
.sym 15863 $PACKER_VCC_NET
.sym 15866 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 15867 paddlevga.paddlex[3]
.sym 15871 $PACKER_VCC_NET
.sym 15872 $PACKER_VCC_NET
.sym 15881 $PACKER_VCC_NET
.sym 15882 ballvga.bally[5]
.sym 15883 $PACKER_VCC_NET
.sym 15889 ballvga.bally[8]
.sym 15892 ballvga.bally[3]
.sym 15896 $PACKER_VCC_NET
.sym 15897 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15898 ballvga.bally[4]
.sym 15905 ballvga.bally[6]
.sym 15907 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 15910 ballvga.bally[7]
.sym 15912 $nextpnr_ICESTORM_LC_112$O
.sym 15914 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15918 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15920 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 15921 $PACKER_VCC_NET
.sym 15924 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15926 ballvga.bally[3]
.sym 15927 $PACKER_VCC_NET
.sym 15928 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15930 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 15932 ballvga.bally[4]
.sym 15933 $PACKER_VCC_NET
.sym 15934 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15936 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 15938 $PACKER_VCC_NET
.sym 15939 ballvga.bally[5]
.sym 15940 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 15942 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 15944 ballvga.bally[6]
.sym 15945 $PACKER_VCC_NET
.sym 15946 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 15948 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 15950 ballvga.bally[7]
.sym 15951 $PACKER_VCC_NET
.sym 15952 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 15954 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 15956 ballvga.bally[8]
.sym 15957 $PACKER_VCC_NET
.sym 15958 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 15964 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 15965 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 15966 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 15967 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 15968 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 15969 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 15977 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15978 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 15979 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 15980 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15985 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15986 col[4]
.sym 15988 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[9]
.sym 15998 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 16004 ballvga.dirx_SB_DFF_D_Q[2]
.sym 16005 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 16006 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 16007 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 16010 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 16012 ballvga.dirx_SB_DFF_D_Q[2]
.sym 16013 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 16014 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 16015 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 16016 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 16018 ballvga.bally[9]
.sym 16019 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 16021 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 16023 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 16027 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 16030 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 16031 $PACKER_VCC_NET
.sym 16032 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 16034 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 16036 ballvga.bally[9]
.sym 16037 $PACKER_VCC_NET
.sym 16039 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 16042 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 16043 ballvga.dirx_SB_DFF_D_Q[2]
.sym 16044 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 16045 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 16049 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 16054 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 16055 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 16056 ballvga.dirx_SB_DFF_D_Q[2]
.sym 16057 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 16060 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 16061 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 16062 ballvga.dirx_SB_DFF_D_Q[2]
.sym 16063 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 16066 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 16067 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 16068 ballvga.dirx_SB_DFF_D_Q[2]
.sym 16069 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 16072 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 16073 ballvga.dirx_SB_DFF_D_Q[2]
.sym 16074 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 16075 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 16078 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 16079 ballvga.dirx_SB_DFF_D_Q[2]
.sym 16080 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 16081 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 16082 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 16083 clk_pxl$SB_IO_OUT
.sym 16084 start_SB_LUT4_I2_1_O[2]_$glb_sr
.sym 16085 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 16086 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 16087 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 16088 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 16089 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 16099 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O
.sym 16101 ballvga.bally[8]
.sym 16103 ballvga.bally[5]
.sym 16104 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 16107 ballvga.bally[3]
.sym 16111 right$SB_IO_IN
.sym 16113 right_SB_LUT4_I0_I2[7]
.sym 16114 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 16115 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[9]
.sym 16117 left$SB_IO_IN
.sym 16118 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 16120 ballvga.bally[9]
.sym 16128 paddlevga.paddlex[4]
.sym 16132 paddlevga.paddlex[8]
.sym 16133 paddlevga.paddlex[2]
.sym 16135 $PACKER_VCC_NET
.sym 16141 paddlevga.paddlex[6]
.sym 16143 $PACKER_VCC_NET
.sym 16144 paddlevga.paddlex[7]
.sym 16148 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 16152 paddlevga.paddlex[5]
.sym 16156 paddlevga.paddlex[3]
.sym 16158 $nextpnr_ICESTORM_LC_106$O
.sym 16161 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 16164 right_SB_LUT4_I0_I1[1]
.sym 16167 paddlevga.paddlex[2]
.sym 16170 right_SB_LUT4_I0_I1[2]
.sym 16172 paddlevga.paddlex[3]
.sym 16176 right_SB_LUT4_I0_I1[3]
.sym 16178 paddlevga.paddlex[4]
.sym 16179 $PACKER_VCC_NET
.sym 16182 right_SB_LUT4_I0_I1[4]
.sym 16184 paddlevga.paddlex[5]
.sym 16185 $PACKER_VCC_NET
.sym 16188 right_SB_LUT4_I0_I1[5]
.sym 16190 paddlevga.paddlex[6]
.sym 16194 right_SB_LUT4_I0_I1[6]
.sym 16196 $PACKER_VCC_NET
.sym 16197 paddlevga.paddlex[7]
.sym 16200 right_SB_LUT4_I0_I1[7]
.sym 16202 paddlevga.paddlex[8]
.sym 16203 $PACKER_VCC_NET
.sym 16220 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[4]
.sym 16224 paddlevga.paddlex[4]
.sym 16239 row[6]
.sym 16242 row[7]
.sym 16244 right_SB_LUT4_I0_I1[7]
.sym 16250 paddlevga.paddlex[9]
.sym 16251 ballvga.bally[8]
.sym 16258 right_SB_LUT4_I0_I1[8]
.sym 16271 right$SB_IO_IN
.sym 16273 right_SB_LUT4_I0_I2[7]
.sym 16277 left$SB_IO_IN
.sym 16280 ballvga.bally[9]
.sym 16281 $nextpnr_ICESTORM_LC_107$I3
.sym 16283 paddlevga.paddlex[9]
.sym 16291 $nextpnr_ICESTORM_LC_107$I3
.sym 16300 left$SB_IO_IN
.sym 16301 right_SB_LUT4_I0_I1[8]
.sym 16302 right_SB_LUT4_I0_I2[7]
.sym 16303 right$SB_IO_IN
.sym 16315 ballvga.bally[8]
.sym 16318 ballvga.bally[9]
.sym 16333 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 16338 ballvga.inverty
.sym 16355 $PACKER_VCC_NET
.sym 16357 $PACKER_VCC_NET
.sym 16358 right_SB_LUT4_I1_O[0]
.sym 16359 $PACKER_VCC_NET
.sym 16360 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[7]
.sym 16362 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 16364 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 16365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 16366 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 16373 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 16375 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16381 $PACKER_VCC_NET
.sym 16389 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16391 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16396 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 16397 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16403 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16404 $nextpnr_ICESTORM_LC_30$O
.sym 16406 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 16410 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 16413 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 16416 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 16419 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16422 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 16424 $PACKER_VCC_NET
.sym 16425 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16428 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 16430 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16431 $PACKER_VCC_NET
.sym 16434 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 16436 $PACKER_VCC_NET
.sym 16437 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16440 $nextpnr_ICESTORM_LC_31$I3
.sym 16443 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16450 $nextpnr_ICESTORM_LC_31$I3
.sym 16461 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 16480 ballvga:39_SB_LUT4_I3_O[1]
.sym 16487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[9]
.sym 16488 row[8]
.sym 16489 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 16497 row[8]
.sym 16500 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 16509 row[6]
.sym 16514 row[7]
.sym 16515 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16517 $PACKER_VCC_NET
.sym 16519 $PACKER_VCC_NET
.sym 16522 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16524 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 16525 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 16527 $nextpnr_ICESTORM_LC_163$O
.sym 16529 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 16533 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 16535 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16536 $PACKER_VCC_NET
.sym 16539 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[2]
.sym 16541 $PACKER_VCC_NET
.sym 16542 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16545 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[3]
.sym 16547 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 16551 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[4]
.sym 16553 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 16554 $PACKER_VCC_NET
.sym 16557 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[5]
.sym 16559 $PACKER_VCC_NET
.sym 16560 row[6]
.sym 16563 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[6]
.sym 16565 row[7]
.sym 16566 $PACKER_VCC_NET
.sym 16569 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[7]
.sym 16571 row[8]
.sym 16572 $PACKER_VCC_NET
.sym 16577 ballvga:39
.sym 16578 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 16579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 16580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 16581 start_SB_LUT4_I2_1_O[1]
.sym 16582 ballvga.lives[1]
.sym 16583 ballvga:39_SB_LUT4_I3_O[0]
.sym 16584 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[2]
.sym 16603 ballvga.temp_SB_LUT4_I3_O[2]
.sym 16606 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[9]
.sym 16613 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[7]
.sym 16620 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[3]
.sym 16622 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[5]
.sym 16630 ballvga:39_SB_LUT4_I3_O[1]
.sym 16631 start$SB_IO_IN
.sym 16632 start_SB_LUT4_I2_1_O[2]
.sym 16634 start_SB_LUT4_I2_1_O[0]
.sym 16637 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16638 start_SB_LUT4_I2_1_O[1]
.sym 16639 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 16641 row[9]
.sym 16648 ballvga:39_SB_LUT4_I3_O[0]
.sym 16650 $nextpnr_ICESTORM_LC_164$I3
.sym 16652 row[9]
.sym 16660 $nextpnr_ICESTORM_LC_164$I3
.sym 16664 ballvga:39_SB_LUT4_I3_O[0]
.sym 16666 ballvga:39_SB_LUT4_I3_O[1]
.sym 16669 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 16670 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[5]
.sym 16671 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16672 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[3]
.sym 16682 start_SB_LUT4_I2_1_O[0]
.sym 16683 start_SB_LUT4_I2_1_O[2]
.sym 16684 start_SB_LUT4_I2_1_O[1]
.sym 16687 start$SB_IO_IN
.sym 16690 ballvga:39_SB_LUT4_I3_O[0]
.sym 16694 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[3]
.sym 16713 ballvga:39_SB_LUT4_I3_O[0]
.sym 16716 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[8]
.sym 16717 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 16718 ballvga.dirx_SB_DFF_D_Q[2]
.sym 16720 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16722 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16724 row[8]
.sym 16725 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 16734 row[9]
.sym 16741 ballvga.ballx[5]
.sym 16742 ballvga.ballx[3]
.sym 16743 ballvga.ballx[2]
.sym 16747 ballvga.ballx[8]
.sym 16754 ballvga.ballx[4]
.sym 16755 ballvga.ballx[6]
.sym 16768 ballvga.ballx[9]
.sym 16772 ballvga.ballx[7]
.sym 16773 $nextpnr_ICESTORM_LC_189$O
.sym 16776 ballvga.ballx[2]
.sym 16779 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[2]
.sym 16782 ballvga.ballx[3]
.sym 16783 ballvga.ballx[2]
.sym 16785 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[3]
.sym 16788 ballvga.ballx[4]
.sym 16789 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[2]
.sym 16791 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[4]
.sym 16793 ballvga.ballx[5]
.sym 16795 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[3]
.sym 16797 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[5]
.sym 16799 ballvga.ballx[6]
.sym 16801 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[4]
.sym 16803 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[6]
.sym 16805 ballvga.ballx[7]
.sym 16807 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[5]
.sym 16809 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[7]
.sym 16812 ballvga.ballx[8]
.sym 16813 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[6]
.sym 16817 ballvga.ballx[9]
.sym 16819 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[7]
.sym 16825 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[9]
.sym 16833 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 16838 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 16841 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 16842 ballvga.play_SB_LUT4_I3_O
.sym 16845 ballvga.ballx[5]
.sym 16848 $PACKER_VCC_NET
.sym 16849 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 16851 $PACKER_VCC_NET
.sym 16853 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 16854 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16883 ballvga.dirx_SB_DFF_D_Q[3]
.sym 16892 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 16915 ballvga.dirx_SB_DFF_D_Q[3]
.sym 16927 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 16944 ballvga.invertx_$glb_clk
.sym 16955 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 16956 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 16961 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16968 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16971 ballvga:39_SB_LUT4_I3_O[1]
.sym 16975 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16976 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 16977 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 16987 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16991 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16993 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16994 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16999 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17001 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17008 $PACKER_VCC_NET
.sym 17013 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17015 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17019 $nextpnr_ICESTORM_LC_178$O
.sym 17021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17025 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1[1]
.sym 17028 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17031 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1[2]
.sym 17033 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17037 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1[3]
.sym 17040 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17043 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1[4]
.sym 17045 $PACKER_VCC_NET
.sym 17046 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17049 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1[5]
.sym 17051 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17055 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1[6]
.sym 17057 $PACKER_VCC_NET
.sym 17058 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17061 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1[7]
.sym 17064 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17071 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[9]
.sym 17072 ballvga.invertx
.sym 17083 row[9]
.sym 17093 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 17101 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 17103 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17105 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I1[7]
.sym 17110 ballvga.ballx[2]
.sym 17112 ballvga.play_SB_DFFESR_Q_E
.sym 17120 ballvga.dirx_SB_DFF_D_Q[2]
.sym 17124 ballvga.ballx[4]
.sym 17128 ballvga.temp_SB_LUT4_I3_O[0]
.sym 17129 ballvga.changex_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 17132 ballvga:39_SB_LUT4_I3_O[1]
.sym 17134 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17135 ballvga.ballx[9]
.sym 17136 ballvga.temp_SB_LUT4_I3_O[2]
.sym 17142 $nextpnr_ICESTORM_LC_179$I3
.sym 17144 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17152 $nextpnr_ICESTORM_LC_179$I3
.sym 17155 ballvga.temp_SB_LUT4_I3_O[0]
.sym 17156 ballvga.temp_SB_LUT4_I3_O[2]
.sym 17157 ballvga:39_SB_LUT4_I3_O[1]
.sym 17161 ballvga.changex_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 17162 ballvga.ballx[2]
.sym 17163 ballvga.ballx[4]
.sym 17164 ballvga.ballx[9]
.sym 17182 ballvga.dirx_SB_DFF_D_Q[2]
.sym 17189 ballvga.play_SB_DFFESR_Q_E
.sym 17190 clk_pxl$SB_IO_OUT
.sym 17191 start_SB_LUT4_I2_1_O[2]_$glb_sr
.sym 17204 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17206 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17208 ballvga.ballx[7]
.sym 17209 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17211 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17212 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17213 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17215 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17217 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 17218 ballvga.invertx
.sym 17220 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 17224 row[6]
.sym 17225 row[8]
.sym 17238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17249 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17252 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17253 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17254 $PACKER_VCC_NET
.sym 17255 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17260 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17261 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17263 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17265 $nextpnr_ICESTORM_LC_171$O
.sym 17267 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17271 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]
.sym 17274 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17277 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]
.sym 17279 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17283 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3]
.sym 17285 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17289 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[4]
.sym 17291 $PACKER_VCC_NET
.sym 17292 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17295 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[5]
.sym 17297 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17301 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[6]
.sym 17304 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17307 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[7]
.sym 17310 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17317 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2[9]
.sym 17319 brickvga.curr5[8]
.sym 17320 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 17321 brickvga.curr5[0]
.sym 17322 brickvga.curr5_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 17325 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 17339 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17340 $PACKER_VCC_NET
.sym 17341 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17343 $PACKER_VCC_NET
.sym 17346 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17349 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[8]
.sym 17351 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[7]
.sym 17358 brickvga.curr5[4]
.sym 17362 row[7]
.sym 17363 brickvga.lvl[1]
.sym 17364 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 17366 row[6]
.sym 17369 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 17370 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 17372 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17374 brickvga.curr5[2]
.sym 17376 brickvga.curr5[8]
.sym 17378 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17379 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 17382 brickvga.curr5[9]
.sym 17383 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 17384 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17386 brickvga.curr5[0]
.sym 17388 $nextpnr_ICESTORM_LC_172$I3
.sym 17390 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17398 $nextpnr_ICESTORM_LC_172$I3
.sym 17401 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 17402 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17403 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 17404 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 17407 brickvga.curr5[9]
.sym 17408 brickvga.curr5[8]
.sym 17409 row[6]
.sym 17410 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17413 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17415 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17416 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 17419 brickvga.curr5[0]
.sym 17420 brickvga.curr5[2]
.sym 17421 row[6]
.sym 17422 row[7]
.sym 17425 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17426 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 17427 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17432 brickvga.curr5[4]
.sym 17433 brickvga.lvl[1]
.sym 17434 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 17436 clk_pxl$SB_IO_OUT
.sym 17448 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 17450 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17460 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 17461 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17462 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 17463 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17464 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 17465 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 17466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17469 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 17470 row[6]
.sym 17471 row[7]
.sym 17472 row[6]
.sym 17473 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 17479 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17481 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17482 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17483 $PACKER_VCC_NET
.sym 17485 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17491 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17492 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17493 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17499 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17511 $nextpnr_ICESTORM_LC_159$O
.sym 17514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17517 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[1]
.sym 17519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17523 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 17526 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17529 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 17532 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17535 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[4]
.sym 17538 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17541 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[5]
.sym 17543 $PACKER_VCC_NET
.sym 17544 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17547 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[6]
.sym 17549 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17553 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[7]
.sym 17555 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17562 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17564 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2[1]
.sym 17592 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 17593 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 17595 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[8]
.sym 17596 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 17597 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[7]
.sym 17602 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 17603 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 17604 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 17609 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 17611 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17612 del
.sym 17616 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 17617 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 17620 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 17622 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 17623 brickvga.curr5[2]
.sym 17624 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17628 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2[2]
.sym 17630 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 17631 brickvga.lvl[1]
.sym 17632 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17634 $nextpnr_ICESTORM_LC_160$I3
.sym 17637 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17644 $nextpnr_ICESTORM_LC_160$I3
.sym 17648 brickvga.curr5[2]
.sym 17649 brickvga.lvl[1]
.sym 17650 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 17653 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2[2]
.sym 17654 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 17655 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 17656 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 17665 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17666 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 17667 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 17668 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 17673 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 17674 del
.sym 17677 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 17678 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17679 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 17680 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 17682 clk_pxl$SB_IO_OUT
.sym 17707 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17708 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 17709 row[7]
.sym 17710 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17711 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 17712 row[6]
.sym 17716 row[6]
.sym 17717 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 17718 row[8]
.sym 17728 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2[1]
.sym 17729 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 17730 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 17731 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17732 brickvga.lvl[1]
.sym 17733 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17736 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 17737 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 17739 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 17746 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 17748 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17750 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17754 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 17756 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17758 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17759 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2[1]
.sym 17760 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17765 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17767 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17770 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 17771 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 17772 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17773 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 17776 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2[1]
.sym 17777 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17779 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17782 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 17783 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 17784 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17785 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17788 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 17789 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17791 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17794 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17795 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2[1]
.sym 17796 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17801 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 17802 brickvga.lvl[1]
.sym 17803 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 17805 clk_pxl$SB_IO_OUT
.sym 17809 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17810 lives_display_SB_LUT4_I1_O[2]
.sym 17812 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 17813 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 17814 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17819 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17823 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 17834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17837 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[8]
.sym 17840 $PACKER_VCC_NET
.sym 17841 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17850 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17851 $PACKER_VCC_NET
.sym 17852 row[7]
.sym 17854 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17858 row[9]
.sym 17861 row[6]
.sym 17864 $PACKER_VCC_NET
.sym 17866 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17873 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17876 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17878 row[8]
.sym 17880 $nextpnr_ICESTORM_LC_169$O
.sym 17883 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17886 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 17888 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17892 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 17894 $PACKER_VCC_NET
.sym 17895 row[6]
.sym 17898 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 17900 row[7]
.sym 17901 $PACKER_VCC_NET
.sym 17904 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[4]
.sym 17906 row[8]
.sym 17907 $PACKER_VCC_NET
.sym 17910 $nextpnr_ICESTORM_LC_170$I3
.sym 17913 row[9]
.sym 17920 $nextpnr_ICESTORM_LC_170$I3
.sym 17923 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17924 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17926 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17944 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 17945 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17946 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17947 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17948 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 17949 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17951 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 17954 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 17955 row[6]
.sym 17956 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 17958 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 17959 row[7]
.sym 17960 row[6]
.sym 17961 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 17962 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 17963 row[7]
.sym 17965 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17976 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 17977 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 17979 row[7]
.sym 17981 brickvga.curr0_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 17982 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 17984 row[6]
.sym 17985 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 17986 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 17988 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 17990 brickvga.curr0[2]
.sym 17991 brickvga.curr0[0]
.sym 17993 brickvga.curr0[6]
.sym 17995 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 17996 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 17999 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 18000 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 18005 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 18007 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 18010 brickvga.curr0[2]
.sym 18011 row[6]
.sym 18012 row[7]
.sym 18013 brickvga.curr0[0]
.sym 18016 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 18017 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 18022 brickvga.curr0[2]
.sym 18023 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 18024 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 18025 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 18028 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 18029 brickvga.curr0_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 18030 brickvga.curr0[0]
.sym 18031 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 18035 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 18036 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 18040 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 18041 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 18042 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 18043 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18046 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18047 row[6]
.sym 18048 row[7]
.sym 18049 brickvga.curr0[6]
.sym 18051 clk_pxl$SB_IO_OUT
.sym 18055 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 18056 brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 18057 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 18058 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 18059 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 18060 brick_display_SB_LUT4_I2_O[0]
.sym 18077 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 18080 brick_display
.sym 18085 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 18086 brick_display_SB_LUT4_I2_O[1]
.sym 18094 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 18095 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 18096 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18097 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 18098 brickvga.curr1[8]
.sym 18099 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 18101 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 18103 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 18105 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 18107 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 18108 brickvga.curr1[9]
.sym 18110 $PACKER_VCC_NET
.sym 18112 brickvga.lvl[1]
.sym 18113 brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 18116 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 18117 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 18124 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 18125 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 18126 $nextpnr_ICESTORM_LC_183$O
.sym 18129 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18132 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 18135 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 18136 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18139 $PACKER_VCC_NET
.sym 18141 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 18142 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 18146 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 18148 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 18151 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 18152 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 18153 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 18154 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 18157 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 18158 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 18159 brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 18160 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 18163 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 18164 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 18165 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 18166 brickvga.curr1[9]
.sym 18170 brickvga.lvl[1]
.sym 18171 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 18172 brickvga.curr1[8]
.sym 18174 clk_pxl$SB_IO_OUT
.sym 18176 changey
.sym 18177 ballvga.changey_SB_DFFESS_Q_E
.sym 18178 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 18180 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18182 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 18183 brick_display_SB_DFFSR_Q_R
.sym 18192 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 18199 col[4]
.sym 18208 row[6]
.sym 18209 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 18210 brick_display_SB_LUT4_I2_O[0]
.sym 18218 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 18219 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18221 brickvga.curr1[8]
.sym 18222 brickvga.curr1[6]
.sym 18223 brickvga.curr1[9]
.sym 18224 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 18225 row[6]
.sym 18226 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 18227 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 18228 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 18229 del
.sym 18230 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 18231 brickvga.curr1[4]
.sym 18232 row[6]
.sym 18233 row[7]
.sym 18234 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18237 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18239 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 18240 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 18241 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 18242 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 18243 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 18244 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 18245 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 18246 brick_display_SB_DFFSR_Q_R
.sym 18247 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 18250 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 18251 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 18252 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 18253 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 18257 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 18258 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 18259 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18262 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 18263 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 18264 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18265 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 18268 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 18270 del
.sym 18274 brickvga.curr1[8]
.sym 18275 row[6]
.sym 18276 brickvga.curr1[9]
.sym 18277 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18280 brickvga.curr1[4]
.sym 18281 row[6]
.sym 18282 brickvga.curr1[6]
.sym 18283 row[7]
.sym 18286 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 18287 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 18288 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18289 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 18292 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 18294 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 18295 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 18297 clk_pxl$SB_IO_OUT
.sym 18298 brick_display_SB_DFFSR_Q_R
.sym 18299 ballvga.changex_SB_DFFESS_Q_E
.sym 18303 changex
.sym 18305 ballvga.changex_SB_DFFESS_Q_S
.sym 18315 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 18317 del
.sym 18322 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 18323 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 18326 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 18327 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18328 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 18333 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 18334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18343 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 18345 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 18347 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 18349 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 18350 brickvga.lvl[1]
.sym 18351 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 18353 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 18354 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 18356 brickvga.curr1[2]
.sym 18357 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 18358 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 18360 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 18365 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 18367 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 18369 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 18370 brickvga.curr1[4]
.sym 18371 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 18373 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 18374 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 18375 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 18376 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 18379 brickvga.lvl[1]
.sym 18380 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 18381 brickvga.curr1[4]
.sym 18386 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 18388 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 18391 brickvga.lvl[1]
.sym 18392 brickvga.curr1[2]
.sym 18394 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 18398 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 18400 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 18403 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 18404 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 18405 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 18406 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 18409 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 18410 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 18411 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 18412 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 18415 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 18416 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 18417 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 18418 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 18420 clk_pxl$SB_IO_OUT
.sym 18435 ballvga.changex_SB_DFFESS_Q_S
.sym 18446 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 18448 row[6]
.sym 18451 row[7]
.sym 18463 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 18464 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 18465 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 18468 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 18469 brickvga.curr4[8]
.sym 18470 del
.sym 18471 brickvga.curr4[9]
.sym 18472 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18475 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 18476 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 18477 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 18478 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 18479 brickvga.curr4[9]
.sym 18480 row[6]
.sym 18481 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 18482 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18483 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 18485 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 18487 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18488 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 18491 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 18493 brickvga.curr4[8]
.sym 18494 brickvga.lvl[1]
.sym 18496 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 18497 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18498 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 18499 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18502 brickvga.curr4[8]
.sym 18503 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18504 row[6]
.sym 18505 brickvga.curr4[9]
.sym 18509 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18510 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 18514 del
.sym 18515 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 18521 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 18522 brickvga.lvl[1]
.sym 18523 brickvga.curr4[9]
.sym 18526 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 18527 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 18529 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 18532 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 18533 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 18534 brickvga.curr4[8]
.sym 18535 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18538 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 18539 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18540 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 18541 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 18543 clk_pxl$SB_IO_OUT
.sym 18547 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 18562 $PACKER_VCC_NET
.sym 18586 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 18589 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18590 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 18591 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 18593 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 18595 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 18597 brickvga.curr4[2]
.sym 18599 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18600 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 18605 brickvga.curr4[2]
.sym 18606 brickvga.curr4[4]
.sym 18608 row[6]
.sym 18609 brickvga.curr4[0]
.sym 18611 row[7]
.sym 18612 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 18614 brickvga.curr4[4]
.sym 18616 brickvga.curr4[6]
.sym 18620 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 18621 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18625 brickvga.curr4[0]
.sym 18626 row[7]
.sym 18627 brickvga.curr4[2]
.sym 18628 row[6]
.sym 18631 row[7]
.sym 18632 brickvga.curr4[4]
.sym 18633 row[6]
.sym 18634 brickvga.curr4[6]
.sym 18637 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 18638 brickvga.curr4[2]
.sym 18639 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18640 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 18643 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 18644 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 18645 brickvga.curr4[4]
.sym 18646 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18649 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 18650 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18655 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 18657 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 18661 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 18662 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 18663 brickvga.curr4[0]
.sym 18664 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 18666 clk_pxl$SB_IO_OUT
.sym 18734 $PACKER_VCC_NET
.sym 18736 brickvga.529.B_AND_S[11]
.sym 18768 $PACKER_VCC_NET
.sym 18788 brickvga.529.B_AND_S[11]
.sym 18789 clk_pxl$SB_IO_OUT
.sym 18923 left$SB_IO_IN
.sym 19015 left$SB_IO_IN
.sym 19051 left$SB_IO_IN
.sym 19060 left$SB_IO_IN
.sym 19074 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 19189 changey
.sym 19329 left$SB_IO_IN
.sym 19333 col[3]
.sym 19342 row[8]
.sym 19344 row[6]
.sym 19347 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 19349 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 19350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 19351 row[7]
.sym 19352 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 19353 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 19354 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 19356 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 19362 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 19365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 19366 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19369 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19371 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 19373 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[1]
.sym 19374 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 19376 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 19377 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19380 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 19382 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[1]
.sym 19383 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 19386 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 19388 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 19389 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 19392 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 19394 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 19395 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19398 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[4]
.sym 19400 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 19401 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 19404 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[5]
.sym 19406 row[6]
.sym 19407 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 19410 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[6]
.sym 19412 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 19413 row[7]
.sym 19416 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 19418 row[8]
.sym 19419 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 19424 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 19425 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 19426 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 19427 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 19428 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 19429 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 19430 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 19431 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[2]
.sym 19434 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19440 row[6]
.sym 19447 row[7]
.sym 19448 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[9]
.sym 19449 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 19450 left$SB_IO_IN
.sym 19451 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 19452 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19455 col[1]
.sym 19458 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 19460 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 19465 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 19466 row[9]
.sym 19468 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19469 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 19470 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 19472 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 19478 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19479 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 19480 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 19490 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 19495 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19497 $nextpnr_ICESTORM_LC_0$I3
.sym 19499 row[9]
.sym 19500 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 19507 $nextpnr_ICESTORM_LC_0$I3
.sym 19516 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19517 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19518 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 19523 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 19535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 19540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 19541 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 19542 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 19543 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 19571 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 19573 ballvga.bally[4]
.sym 19575 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 19576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 19578 ballvga.bally[6]
.sym 19591 ballvga.bally[4]
.sym 19593 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 19594 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 19595 ballvga.bally[7]
.sym 19597 ballvga.bally[6]
.sym 19607 ballvga.bally[8]
.sym 19608 $PACKER_VCC_NET
.sym 19609 ballvga.bally[5]
.sym 19613 ballvga.bally[3]
.sym 19616 $PACKER_VCC_NET
.sym 19617 $PACKER_VCC_NET
.sym 19620 $nextpnr_ICESTORM_LC_180$O
.sym 19623 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 19626 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 19629 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 19632 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 19634 $PACKER_VCC_NET
.sym 19635 ballvga.bally[3]
.sym 19636 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 19638 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 19640 $PACKER_VCC_NET
.sym 19641 ballvga.bally[4]
.sym 19642 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 19644 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 19646 ballvga.bally[5]
.sym 19647 $PACKER_VCC_NET
.sym 19648 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 19650 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 19652 ballvga.bally[6]
.sym 19653 $PACKER_VCC_NET
.sym 19654 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 19656 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 19658 ballvga.bally[7]
.sym 19659 $PACKER_VCC_NET
.sym 19660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 19662 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 19664 $PACKER_VCC_NET
.sym 19665 ballvga.bally[8]
.sym 19666 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 19672 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 19673 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 19675 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 19677 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 19683 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19686 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 19687 row[8]
.sym 19689 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 19696 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 19699 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[9]
.sym 19706 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 19722 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 19725 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 19728 col[7]
.sym 19729 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 19730 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19731 col[4]
.sym 19736 $PACKER_VCC_NET
.sym 19741 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 19742 ballvga.bally[9]
.sym 19744 ballvga.bally[9]
.sym 19746 $PACKER_VCC_NET
.sym 19747 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 19750 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 19764 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19777 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 19786 col[7]
.sym 19787 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 19788 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 19789 col[4]
.sym 19790 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 19791 clk_pxl$SB_IO_OUT
.sym 19805 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[9]
.sym 19806 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[9]
.sym 19808 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19810 right$SB_IO_IN
.sym 19815 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 19816 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 19817 left$SB_IO_IN
.sym 19820 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 19821 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[2]
.sym 19822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 19823 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 19828 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19835 ballvga.bally[8]
.sym 19836 ballvga.bally[5]
.sym 19843 ballvga.bally[6]
.sym 19846 ballvga.bally[3]
.sym 19854 ballvga.bally[7]
.sym 19856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 19860 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 19862 ballvga.bally[4]
.sym 19866 $nextpnr_ICESTORM_LC_120$O
.sym 19868 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 19872 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 19874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 19878 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 19880 ballvga.bally[3]
.sym 19882 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 19884 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 19887 ballvga.bally[4]
.sym 19888 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 19890 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 19893 ballvga.bally[5]
.sym 19894 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 19896 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 19898 ballvga.bally[6]
.sym 19900 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 19902 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 19905 ballvga.bally[7]
.sym 19906 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 19908 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 19911 ballvga.bally[8]
.sym 19912 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 19918 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[9]
.sym 19920 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 19922 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 19928 row[6]
.sym 19940 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 19941 row[7]
.sym 19943 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 19944 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19945 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 19946 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 19948 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 19952 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 19969 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[7]
.sym 19971 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[9]
.sym 19982 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[5]
.sym 19984 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[6]
.sym 19988 ballvga.bally[9]
.sym 19992 ballvga.bally[9]
.sym 19993 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 19999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[6]
.sym 20003 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[9]
.sym 20008 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[7]
.sym 20016 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[5]
.sym 20057 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[7]
.sym 20064 row[9]
.sym 20066 ballvga.inverty
.sym 20071 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 20081 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 20090 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20092 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20095 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 20096 $PACKER_VCC_NET
.sym 20100 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20104 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 20105 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20108 $PACKER_VCC_NET
.sym 20112 $nextpnr_ICESTORM_LC_24$O
.sym 20115 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 20118 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 20121 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20124 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 20126 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20130 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 20132 $PACKER_VCC_NET
.sym 20133 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 20136 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 20138 $PACKER_VCC_NET
.sym 20139 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 20142 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 20144 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20145 $PACKER_VCC_NET
.sym 20148 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 20151 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20154 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 20156 $PACKER_VCC_NET
.sym 20157 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20164 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 20165 ball_display
.sym 20168 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]
.sym 20169 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 20175 col[4]
.sym 20176 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 20185 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20186 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20187 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 20189 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 20190 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 20191 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20192 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 20194 start_SB_LUT4_I2_1_O[1]
.sym 20196 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[4]
.sym 20197 $PACKER_VCC_NET
.sym 20198 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 20205 start_SB_LUT4_I2_1_O[1]
.sym 20220 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20224 $PACKER_VCC_NET
.sym 20225 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20226 changey
.sym 20234 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 20235 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 20237 $PACKER_VCC_NET
.sym 20238 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20241 $nextpnr_ICESTORM_LC_25$I3
.sym 20244 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20251 $nextpnr_ICESTORM_LC_25$I3
.sym 20279 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 20280 changey
.sym 20282 start_SB_LUT4_I2_1_O[1]
.sym 20283 clk_pxl$SB_IO_OUT
.sym 20309 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 20312 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[2]
.sym 20314 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20316 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 20317 ballvga.ballx[2]
.sym 20330 $PACKER_VCC_NET
.sym 20331 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20332 $PACKER_VCC_NET
.sym 20334 row[9]
.sym 20335 row[6]
.sym 20338 $PACKER_VCC_NET
.sym 20340 row[7]
.sym 20348 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20349 row[8]
.sym 20351 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20358 $nextpnr_ICESTORM_LC_148$O
.sym 20361 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20364 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 20366 $PACKER_VCC_NET
.sym 20367 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20370 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 20372 $PACKER_VCC_NET
.sym 20373 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20376 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 20378 row[6]
.sym 20379 $PACKER_VCC_NET
.sym 20382 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 20384 row[7]
.sym 20385 $PACKER_VCC_NET
.sym 20388 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 20390 $PACKER_VCC_NET
.sym 20391 row[8]
.sym 20394 $nextpnr_ICESTORM_LC_149$I3
.sym 20396 row[9]
.sym 20404 $nextpnr_ICESTORM_LC_149$I3
.sym 20408 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1[7]
.sym 20409 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 20410 ball_display_SB_DFFE_Q_E
.sym 20411 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 20412 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 20413 right_SB_LUT4_I1_O[2]
.sym 20414 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 20421 row[6]
.sym 20428 row[7]
.sym 20433 row[7]
.sym 20434 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20435 row[6]
.sym 20436 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20437 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20439 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20443 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 20449 ballvga:39
.sym 20451 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 20452 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 20454 ballvga.lives[1]
.sym 20455 ballvga:39_SB_LUT4_I3_O[1]
.sym 20457 row[7]
.sym 20459 row[6]
.sym 20462 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[9]
.sym 20463 row[8]
.sym 20467 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[6]
.sym 20469 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[7]
.sym 20471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[8]
.sym 20474 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 20475 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 20476 ballvga.temp_SB_LUT4_I3_O[2]
.sym 20477 ballvga.ballx[2]
.sym 20478 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 20479 row[9]
.sym 20482 ballvga:39
.sym 20488 row[9]
.sym 20489 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[8]
.sym 20490 row[8]
.sym 20491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[9]
.sym 20494 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[6]
.sym 20495 row[7]
.sym 20496 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[7]
.sym 20497 row[6]
.sym 20501 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 20502 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 20503 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 20508 ballvga:39_SB_LUT4_I3_O[1]
.sym 20509 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 20513 ballvga:39
.sym 20514 ballvga.lives[1]
.sym 20518 ballvga:39
.sym 20519 ballvga.lives[1]
.sym 20524 ballvga.ballx[2]
.sym 20527 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 20528 ballvga.temp_SB_LUT4_I3_O[2]
.sym 20529 clk_pxl$SB_IO_OUT
.sym 20530 start_SB_LUT4_I2_1_O[2]_$glb_sr
.sym 20544 right_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 20546 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20547 right_SB_LUT4_I1_O[0]
.sym 20550 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 20552 right$SB_IO_IN
.sym 20553 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20555 right_SB_LUT4_I1_O[1]
.sym 20556 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 20559 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 20563 lives_display_SB_DFFSR_Q_R
.sym 20564 ballvga:39_SB_LUT4_I3_O[0]
.sym 20573 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[3]
.sym 20574 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[4]
.sym 20575 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[5]
.sym 20576 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[6]
.sym 20584 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20585 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[7]
.sym 20586 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 20593 row[7]
.sym 20594 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20595 row[6]
.sym 20596 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20597 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20599 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20600 ballvga.ballx[2]
.sym 20601 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[1]
.sym 20604 $nextpnr_ICESTORM_LC_146$O
.sym 20606 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20610 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[1]
.sym 20612 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[1]
.sym 20613 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 20616 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[2]
.sym 20618 ballvga.ballx[2]
.sym 20619 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20622 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[3]
.sym 20624 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20625 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[3]
.sym 20628 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[4]
.sym 20630 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 20631 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[4]
.sym 20634 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[5]
.sym 20636 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20637 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[5]
.sym 20640 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[6]
.sym 20642 row[6]
.sym 20643 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[6]
.sym 20646 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[7]
.sym 20648 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[7]
.sym 20649 row[7]
.sym 20656 lives_display_SB_DFFSR_Q_R
.sym 20665 changey
.sym 20666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20669 row[8]
.sym 20674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 20678 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20679 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20680 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 20683 ballvga:39_SB_LUT4_I3_O[1]
.sym 20685 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20687 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20689 start_SB_LUT4_I2_1_O[1]
.sym 20690 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[7]
.sym 20701 row[9]
.sym 20707 row[8]
.sym 20717 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[8]
.sym 20718 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[9]
.sym 20727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[8]
.sym 20729 row[8]
.sym 20730 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[8]
.sym 20733 $nextpnr_ICESTORM_LC_147$I3
.sym 20735 row[9]
.sym 20736 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[9]
.sym 20743 $nextpnr_ICESTORM_LC_147$I3
.sym 20788 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[9]
.sym 20800 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 20801 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20802 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 20806 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 20810 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20811 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 20818 $PACKER_VCC_NET
.sym 20821 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20823 $PACKER_VCC_NET
.sym 20826 $PACKER_VCC_NET
.sym 20828 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 20831 $PACKER_VCC_NET
.sym 20832 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 20834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20838 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20847 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 20850 $nextpnr_ICESTORM_LC_165$O
.sym 20853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 20856 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 20858 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20859 $PACKER_VCC_NET
.sym 20862 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 20864 $PACKER_VCC_NET
.sym 20865 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20868 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 20870 $PACKER_VCC_NET
.sym 20871 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 20874 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[4]
.sym 20876 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 20877 $PACKER_VCC_NET
.sym 20880 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 20882 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20886 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[6]
.sym 20889 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20892 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[7]
.sym 20895 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20902 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 20910 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 20920 row[9]
.sym 20922 row[8]
.sym 20923 row[6]
.sym 20924 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20926 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20928 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20930 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20931 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 20932 row[6]
.sym 20934 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20935 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20936 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[7]
.sym 20948 ballvga.ballx[7]
.sym 20949 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20952 ballvga.changex_SB_LUT4_I2_O[1]
.sym 20955 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20959 start_SB_LUT4_I2_1_O[1]
.sym 20970 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 20971 ballvga.changex_SB_LUT4_I2_O[3]
.sym 20973 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[8]
.sym 20975 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20979 $nextpnr_ICESTORM_LC_166$I3
.sym 20982 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20989 $nextpnr_ICESTORM_LC_166$I3
.sym 20992 ballvga.changex_SB_LUT4_I2_O[3]
.sym 20993 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 20994 ballvga.ballx[7]
.sym 20995 ballvga.changex_SB_LUT4_I2_O[1]
.sym 21020 start_SB_LUT4_I2_1_O[1]
.sym 21021 clk_pxl$SB_IO_OUT
.sym 21032 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21033 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21039 $PACKER_VCC_NET
.sym 21040 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21043 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21044 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21046 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21047 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 21051 lives_display_SB_DFFSR_Q_R
.sym 21052 ballvga:39_SB_LUT4_I3_O[0]
.sym 21053 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 21057 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 21058 right_SB_LUT4_I1_O[1]
.sym 21072 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21079 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 21080 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21083 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21088 $PACKER_VCC_NET
.sym 21090 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21093 $PACKER_VCC_NET
.sym 21094 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21095 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21096 $nextpnr_ICESTORM_LC_7$O
.sym 21099 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 21102 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2[1]
.sym 21104 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21108 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2[2]
.sym 21110 $PACKER_VCC_NET
.sym 21111 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21114 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2[3]
.sym 21116 $PACKER_VCC_NET
.sym 21117 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21120 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2[4]
.sym 21122 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21126 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2[5]
.sym 21128 $PACKER_VCC_NET
.sym 21129 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21132 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2[6]
.sym 21135 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21138 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2[7]
.sym 21141 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21148 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[3]
.sym 21160 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21161 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21162 row[7]
.sym 21165 row[6]
.sym 21167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 21169 row[6]
.sym 21170 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21171 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21172 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21174 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21175 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21176 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21179 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21180 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21181 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21182 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2[7]
.sym 21191 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21192 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21193 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 21194 brickvga.curr5_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 21195 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 21198 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 21201 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 21205 brickvga.lvl[1]
.sym 21208 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 21211 $PACKER_VCC_NET
.sym 21215 brickvga.curr5[8]
.sym 21216 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 21217 brickvga.curr5[0]
.sym 21219 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2[8]
.sym 21221 $PACKER_VCC_NET
.sym 21222 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21225 $nextpnr_ICESTORM_LC_8$I3
.sym 21228 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21235 $nextpnr_ICESTORM_LC_8$I3
.sym 21244 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 21245 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 21246 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 21247 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 21251 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 21252 brickvga.curr5[8]
.sym 21253 brickvga.lvl[1]
.sym 21256 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 21257 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 21258 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 21259 brickvga.curr5_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 21263 brickvga.lvl[1]
.sym 21264 brickvga.curr5[0]
.sym 21265 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 21267 clk_pxl$SB_IO_OUT
.sym 21269 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3[3]
.sym 21270 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 21271 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 21272 lives_display
.sym 21273 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21274 right_SB_LUT4_I1_O[1]
.sym 21275 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 21276 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 21284 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21286 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 21289 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 21293 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 21294 row[7]
.sym 21295 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21296 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 21298 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21299 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21300 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21301 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21302 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3[3]
.sym 21303 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21304 row[6]
.sym 21314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21316 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21318 $PACKER_VCC_NET
.sym 21321 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21322 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21330 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21331 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21339 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21340 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21342 $nextpnr_ICESTORM_LC_10$O
.sym 21344 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21348 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21354 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 21356 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21360 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21362 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21366 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 21368 $PACKER_VCC_NET
.sym 21369 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21372 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 21374 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21375 $PACKER_VCC_NET
.sym 21378 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 21381 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21384 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 21387 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21405 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 21409 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 21412 row[7]
.sym 21414 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 21415 ballvga.invertx
.sym 21416 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21418 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21419 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 21420 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 21421 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21422 lives_display_SB_LUT4_I1_O[2]
.sym 21423 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21424 row[6]
.sym 21425 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 21426 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21427 row[7]
.sym 21428 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 21437 row[6]
.sym 21438 row[7]
.sym 21446 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21465 $nextpnr_ICESTORM_LC_11$I3
.sym 21468 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21475 $nextpnr_ICESTORM_LC_11$I3
.sym 21484 row[7]
.sym 21485 row[6]
.sym 21517 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[2]
.sym 21518 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 21519 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21521 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 21522 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 21527 $PACKER_VCC_NET
.sym 21532 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 21535 $PACKER_VCC_NET
.sym 21537 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21544 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 21545 row[7]
.sym 21547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21548 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21549 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21550 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 21567 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21572 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21576 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21577 $PACKER_VCC_NET
.sym 21578 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21583 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21585 $PACKER_VCC_NET
.sym 21586 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21588 $nextpnr_ICESTORM_LC_161$O
.sym 21590 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 21594 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[1]
.sym 21596 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21597 $PACKER_VCC_NET
.sym 21600 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[2]
.sym 21602 $PACKER_VCC_NET
.sym 21603 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21606 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[3]
.sym 21608 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21609 $PACKER_VCC_NET
.sym 21612 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 21614 $PACKER_VCC_NET
.sym 21615 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21618 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[5]
.sym 21620 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21624 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[6]
.sym 21626 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21627 $PACKER_VCC_NET
.sym 21630 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[7]
.sym 21632 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21651 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 21654 row[8]
.sym 21656 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21659 row[8]
.sym 21661 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[2]
.sym 21663 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21664 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 21666 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21667 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 21668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21670 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21672 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21673 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21674 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[7]
.sym 21679 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21681 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 21682 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 21686 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 21688 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 21689 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 21690 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[8]
.sym 21692 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21693 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21696 col[7]
.sym 21697 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21698 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21704 col[7]
.sym 21705 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 21708 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 21709 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 21711 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[8]
.sym 21714 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21717 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[9]
.sym 21720 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21724 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[8]
.sym 21725 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 21726 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21727 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[9]
.sym 21730 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 21731 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 21732 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 21733 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21742 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21744 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 21745 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 21748 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 21749 col[7]
.sym 21750 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 21751 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21755 col[7]
.sym 21756 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 21757 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 21759 clk_pxl$SB_IO_OUT
.sym 21763 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 21764 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 21767 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 21776 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 21780 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21781 lives_display_SB_LUT4_I1_O[2]
.sym 21782 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21784 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 21786 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 21787 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 21788 lives_display_SB_LUT4_I1_O[2]
.sym 21789 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 21790 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21791 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 21792 col[1]
.sym 21793 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21794 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 21795 brickvga.lvl[1]
.sym 21796 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 21802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 21807 $PACKER_VCC_NET
.sym 21808 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21809 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21815 $PACKER_VCC_NET
.sym 21818 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21820 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21821 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21830 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21834 $nextpnr_ICESTORM_LC_173$O
.sym 21837 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 21840 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 21842 $PACKER_VCC_NET
.sym 21843 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21846 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 21848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21849 $PACKER_VCC_NET
.sym 21852 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 21854 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21855 $PACKER_VCC_NET
.sym 21858 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[4]
.sym 21860 $PACKER_VCC_NET
.sym 21861 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21864 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[5]
.sym 21866 $PACKER_VCC_NET
.sym 21867 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21870 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[6]
.sym 21872 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21876 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[7]
.sym 21878 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21900 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 21909 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 21910 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 21912 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 21914 lives_display_SB_LUT4_I1_O[2]
.sym 21915 row[7]
.sym 21916 changex
.sym 21920 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[7]
.sym 21927 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 21928 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 21929 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 21930 brickvga.curr1[6]
.sym 21931 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 21933 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 21934 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 21935 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 21936 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21937 col[4]
.sym 21938 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 21939 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 21940 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[8]
.sym 21943 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 21944 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21945 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[9]
.sym 21946 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 21947 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 21950 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21951 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 21953 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 21954 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 21955 brickvga.lvl[1]
.sym 21957 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[8]
.sym 21960 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21963 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[9]
.sym 21966 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21970 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 21971 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 21972 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[8]
.sym 21973 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[9]
.sym 21976 brickvga.curr1[6]
.sym 21978 brickvga.lvl[1]
.sym 21979 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 21982 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 21983 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 21984 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 21985 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 21988 col[4]
.sym 21989 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 21990 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 21991 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21994 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 21995 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 21996 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[9]
.sym 21997 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 22000 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 22001 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 22002 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 22003 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 22009 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 22010 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 22011 frame_update_SB_DFFESR_Q_R[0]
.sym 22012 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 22013 del
.sym 22014 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 22024 $PACKER_VCC_NET
.sym 22026 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 22029 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 22030 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 22031 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22036 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 22037 row[7]
.sym 22039 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22041 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 22042 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22049 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 22050 ballvga.changey_SB_DFFESS_Q_E
.sym 22056 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 22059 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 22061 brick_display_SB_LUT4_I2_O[1]
.sym 22062 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 22063 brick_display_SB_LUT4_I2_O[0]
.sym 22067 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 22069 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 22070 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 22072 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 22078 brick_display_SB_LUT4_I2_O[3]
.sym 22079 brick_display_SB_LUT4_I2_O[1]
.sym 22084 brick_display_SB_LUT4_I2_O[3]
.sym 22087 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 22088 brick_display_SB_LUT4_I2_O[1]
.sym 22089 brick_display_SB_LUT4_I2_O[3]
.sym 22090 brick_display_SB_LUT4_I2_O[0]
.sym 22094 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 22096 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 22107 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 22108 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 22118 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 22120 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 22123 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 22126 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 22127 ballvga.changey_SB_DFFESS_Q_E
.sym 22128 clk_pxl$SB_IO_OUT
.sym 22129 brick_display_SB_LUT4_I2_O[1]
.sym 22130 frame_update_SB_DFFESR_Q_E
.sym 22135 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 22136 brick_display_SB_LUT4_I2_O[3]
.sym 22137 brick_display_SB_LUT4_I2_O[1]
.sym 22146 ballvga.changey_SB_DFFESS_Q_E
.sym 22147 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 22150 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 22151 col[7]
.sym 22152 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 22153 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 22154 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22155 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 22159 $PACKER_GND_NET
.sym 22161 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 22162 ballvga.changex_SB_DFFESS_Q_E
.sym 22163 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 22165 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22173 ballvga.changex_SB_DFFESS_Q_E
.sym 22175 ballvga.changex_SB_DFFESS_Q_S
.sym 22183 $PACKER_GND_NET
.sym 22185 brick_display_SB_LUT4_I2_O[0]
.sym 22193 brick_display_SB_LUT4_I2_O[3]
.sym 22194 brick_display_SB_LUT4_I2_O[1]
.sym 22200 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 22204 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 22205 brick_display_SB_LUT4_I2_O[0]
.sym 22206 brick_display_SB_LUT4_I2_O[3]
.sym 22207 brick_display_SB_LUT4_I2_O[1]
.sym 22229 $PACKER_GND_NET
.sym 22240 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 22242 brick_display_SB_LUT4_I2_O[3]
.sym 22243 brick_display_SB_LUT4_I2_O[0]
.sym 22250 ballvga.changex_SB_DFFESS_Q_E
.sym 22251 clk_pxl$SB_IO_OUT
.sym 22252 ballvga.changex_SB_DFFESS_Q_S
.sym 22270 brick_display_SB_LUT4_I2_O[1]
.sym 22275 brick_display
.sym 22279 brickvga.lvl[1]
.sym 22281 lives_display_SB_LUT4_I1_O[2]
.sym 22283 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 22287 brick_display
.sym 22294 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 22300 $PACKER_VCC_NET
.sym 22301 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22303 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22306 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 22308 $PACKER_VCC_NET
.sym 22311 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22313 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 22315 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 22320 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 22326 $nextpnr_ICESTORM_LC_105$O
.sym 22329 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 22332 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 22334 $PACKER_VCC_NET
.sym 22335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22338 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 22340 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22341 $PACKER_VCC_NET
.sym 22344 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 22346 $PACKER_VCC_NET
.sym 22347 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 22350 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 22352 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 22353 $PACKER_VCC_NET
.sym 22356 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[5]
.sym 22359 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 22362 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[6]
.sym 22364 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 22368 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 22370 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22371 $PACKER_VCC_NET
.sym 22377 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 22378 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 22379 lives_display_SB_LUT4_I2_O[0]
.sym 22380 lives_display_SB_LUT4_I1_O[1]
.sym 22410 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 22412 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[7]
.sym 22417 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 22426 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22430 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 22434 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 22443 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 22449 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[8]
.sym 22451 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 22455 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[9]
.sym 22457 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22462 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 22463 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 22464 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 22465 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[9]
.sym 22730 left$SB_IO_IN
.sym 22757 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 22846 start$SB_IO_IN
.sym 22861 left$SB_IO_IN
.sym 22874 start_SB_LUT4_I2_1_O[2]
.sym 22909 start$SB_IO_IN
.sym 22920 start$SB_IO_IN
.sym 23019 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 23034 start_SB_LUT4_I2_1_O[2]
.sym 23035 col[8]
.sym 23042 start$SB_IO_IN
.sym 23156 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 23159 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 23160 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 23163 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 23167 col[3]
.sym 23265 $PACKER_VCC_NET
.sym 23281 col[9]
.sym 23290 col[9]
.sym 23298 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 23299 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 23300 col[3]
.sym 23303 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 23304 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 23305 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 23307 col[8]
.sym 23312 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 23313 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[9]
.sym 23314 col[9]
.sym 23316 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 23318 col[1]
.sym 23319 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 23320 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 23322 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 23323 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 23324 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23329 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 23330 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 23331 col[8]
.sym 23332 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 23335 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 23336 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 23337 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 23338 col[3]
.sym 23341 col[1]
.sym 23342 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23343 col[9]
.sym 23344 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[9]
.sym 23347 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23350 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 23353 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 23354 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 23355 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 23356 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 23362 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 23366 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 23371 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 23422 col[1]
.sym 23426 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[2]
.sym 23428 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 23429 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 23432 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 23433 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 23434 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 23435 col[4]
.sym 23437 col[3]
.sym 23440 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 23441 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 23442 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 23443 col[7]
.sym 23446 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23447 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 23451 $nextpnr_ICESTORM_LC_113$O
.sym 23453 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 23457 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 23459 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23460 col[1]
.sym 23463 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 23465 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[2]
.sym 23466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 23469 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[3]
.sym 23471 col[3]
.sym 23472 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 23475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[4]
.sym 23477 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 23478 col[4]
.sym 23481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[5]
.sym 23483 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 23484 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 23487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[6]
.sym 23489 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 23490 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 23493 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[7]
.sym 23495 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 23496 col[7]
.sym 23524 col[3]
.sym 23530 start_SB_LUT4_I2_1_O[2]
.sym 23535 start$SB_IO_IN
.sym 23537 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[7]
.sym 23542 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 23547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 23549 col[8]
.sym 23550 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[9]
.sym 23553 col[9]
.sym 23554 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[9]
.sym 23555 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[9]
.sym 23557 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 23562 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[9]
.sym 23565 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 23568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 23569 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 23572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 23574 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[8]
.sym 23576 col[8]
.sym 23577 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 23580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[9]
.sym 23582 col[9]
.sym 23583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 23587 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[9]
.sym 23588 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[9]
.sym 23589 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[9]
.sym 23590 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[9]
.sym 23593 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 23607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[9]
.sym 23617 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 23618 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 23619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 23620 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 23644 col[1]
.sym 23651 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 23656 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 23658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 23668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 23670 row[6]
.sym 23671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 23677 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 23679 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 23681 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 23682 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 23685 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 23686 row[7]
.sym 23690 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 23691 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23692 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 23693 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 23694 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 23696 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 23697 $nextpnr_ICESTORM_LC_157$O
.sym 23699 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 23705 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 23706 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 23709 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 23711 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 23712 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 23715 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 23717 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 23718 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 23721 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[4]
.sym 23723 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 23724 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 23727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[5]
.sym 23729 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 23730 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 23733 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[6]
.sym 23735 row[6]
.sym 23736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 23739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[7]
.sym 23741 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 23742 row[7]
.sym 23759 ballvga.bally[6]
.sym 23760 ballvga.bally[7]
.sym 23762 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 23763 ballvga.inverty
.sym 23770 ballvga.bally[4]
.sym 23780 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 23783 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[7]
.sym 23788 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[2]
.sym 23798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 23803 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 23804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[4]
.sym 23816 row[8]
.sym 23817 row[9]
.sym 23820 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[8]
.sym 23822 row[8]
.sym 23823 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 23826 $nextpnr_ICESTORM_LC_158$I3
.sym 23828 row[9]
.sym 23829 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 23836 $nextpnr_ICESTORM_LC_158$I3
.sym 23845 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[2]
.sym 23857 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[4]
.sym 23883 $PACKER_VCC_NET
.sym 23891 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 23892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 23894 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 23898 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 23901 ball_display_SB_DFFE_Q_E
.sym 23902 row[8]
.sym 23903 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 23912 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 23915 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 23918 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 23923 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23926 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 23927 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 23928 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23931 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 23934 $PACKER_VCC_NET
.sym 23942 $PACKER_VCC_NET
.sym 23943 $nextpnr_ICESTORM_LC_13$O
.sym 23946 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 23949 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 23952 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23955 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 23957 $PACKER_VCC_NET
.sym 23958 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 23961 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 23963 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 23964 $PACKER_VCC_NET
.sym 23967 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[4]
.sym 23969 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 23973 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 23976 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23979 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[6]
.sym 23981 $PACKER_VCC_NET
.sym 23982 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 23985 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 23987 $PACKER_VCC_NET
.sym 23988 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24003 ball_display
.sym 24007 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24014 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 24016 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24017 start_SB_LUT4_I2_1_O[2]
.sym 24023 start$SB_IO_IN
.sym 24029 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 24037 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24040 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]
.sym 24046 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24047 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 24048 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24049 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 24050 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24053 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[4]
.sym 24054 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 24057 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 24058 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 24060 $PACKER_VCC_NET
.sym 24061 ball_display_SB_DFFE_Q_E
.sym 24063 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 24064 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 24065 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[2]
.sym 24066 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[8]
.sym 24068 $PACKER_VCC_NET
.sym 24069 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24072 $nextpnr_ICESTORM_LC_14$I3
.sym 24075 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24082 $nextpnr_ICESTORM_LC_14$I3
.sym 24085 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 24086 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]
.sym 24087 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 24088 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 24103 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[2]
.sym 24104 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24105 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 24106 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24109 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 24110 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 24111 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[4]
.sym 24112 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 24113 ball_display_SB_DFFE_Q_E
.sym 24114 clk_pxl$SB_IO_OUT
.sym 24128 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 24133 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24134 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24135 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 24136 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24138 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 24142 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 24146 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 24148 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 24150 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 24151 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 24160 row[7]
.sym 24165 row[9]
.sym 24169 row[6]
.sym 24172 $PACKER_VCC_NET
.sym 24174 row[8]
.sym 24181 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 24182 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 24184 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24187 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 24189 $nextpnr_ICESTORM_LC_153$O
.sym 24192 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24195 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.sym 24197 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 24201 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1[2]
.sym 24203 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 24207 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1[3]
.sym 24209 $PACKER_VCC_NET
.sym 24210 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 24213 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1[4]
.sym 24215 row[6]
.sym 24216 $PACKER_VCC_NET
.sym 24219 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1[5]
.sym 24221 $PACKER_VCC_NET
.sym 24222 row[7]
.sym 24225 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1[6]
.sym 24227 row[8]
.sym 24228 $PACKER_VCC_NET
.sym 24231 $nextpnr_ICESTORM_LC_154$I3
.sym 24234 row[9]
.sym 24249 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 24251 row[9]
.sym 24260 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 24264 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24268 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24275 $nextpnr_ICESTORM_LC_154$I3
.sym 24280 ballvga:39
.sym 24281 ballvga:39_SB_LUT4_I3_O[1]
.sym 24282 right$SB_IO_IN
.sym 24285 ballvga.lives[1]
.sym 24286 ballvga:39_SB_LUT4_I3_O[0]
.sym 24287 right_SB_LUT4_I1_O[0]
.sym 24288 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1[7]
.sym 24291 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 24293 ballvga.lives[1]
.sym 24294 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[8]
.sym 24295 start$SB_IO_IN
.sym 24298 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[8]
.sym 24300 right_SB_LUT4_I1_O[1]
.sym 24301 right_SB_LUT4_I1_O[2]
.sym 24302 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 24303 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 24304 left$SB_IO_IN
.sym 24306 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 24311 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 24316 $nextpnr_ICESTORM_LC_154$I3
.sym 24319 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[8]
.sym 24325 ballvga:39_SB_LUT4_I3_O[0]
.sym 24326 ballvga:39_SB_LUT4_I3_O[1]
.sym 24327 start$SB_IO_IN
.sym 24331 ballvga.lives[1]
.sym 24332 ballvga:39
.sym 24333 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 24334 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 24337 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[8]
.sym 24338 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1[7]
.sym 24339 ballvga.lives[1]
.sym 24343 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 24344 right$SB_IO_IN
.sym 24345 left$SB_IO_IN
.sym 24346 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 24349 right_SB_LUT4_I1_O[1]
.sym 24350 right_SB_LUT4_I1_O[2]
.sym 24351 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 24352 right_SB_LUT4_I1_O[0]
.sym 24374 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24378 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 24380 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24381 $PACKER_VCC_NET
.sym 24382 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[8]
.sym 24384 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24385 ballvga:39_SB_LUT4_I3_O[1]
.sym 24386 row[8]
.sym 24387 ball_display_SB_DFFE_Q_E
.sym 24389 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 24397 $PACKER_VCC_NET
.sym 24404 $PACKER_VCC_NET
.sym 24410 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 24416 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24421 $PACKER_VCC_NET
.sym 24423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 24424 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24427 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24431 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24432 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24433 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24435 $nextpnr_ICESTORM_LC_9$O
.sym 24438 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 24441 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 24443 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24444 $PACKER_VCC_NET
.sym 24447 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 24449 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24450 $PACKER_VCC_NET
.sym 24453 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 24455 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24459 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 24461 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 24462 $PACKER_VCC_NET
.sym 24465 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 24468 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24471 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[6]
.sym 24473 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24474 $PACKER_VCC_NET
.sym 24477 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[7]
.sym 24479 $PACKER_VCC_NET
.sym 24480 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24496 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 24505 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 24506 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 24510 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24512 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 24513 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24514 ballvga:39_SB_LUT4_I3_O[0]
.sym 24517 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24518 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24519 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24521 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[7]
.sym 24530 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 24534 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24538 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24539 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 24557 $PACKER_VCC_NET
.sym 24558 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[8]
.sym 24560 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24561 $PACKER_VCC_NET
.sym 24564 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 24567 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24571 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 24573 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 24574 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 24621 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24623 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 24625 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 24627 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 24629 row[7]
.sym 24630 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24631 row[6]
.sym 24637 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 24638 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 24642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 24655 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 24665 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24667 $PACKER_VCC_NET
.sym 24670 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24672 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 24673 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24675 $PACKER_VCC_NET
.sym 24677 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24678 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24679 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24681 $nextpnr_ICESTORM_LC_130$O
.sym 24683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 24687 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 24689 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24693 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 24695 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24699 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 24701 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24702 $PACKER_VCC_NET
.sym 24705 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 24708 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 24711 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 24713 $PACKER_VCC_NET
.sym 24714 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24717 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 24719 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24720 $PACKER_VCC_NET
.sym 24723 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 24726 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24741 $PACKER_VCC_NET
.sym 24746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 24759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24760 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24761 row[6]
.sym 24762 row[7]
.sym 24767 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 24784 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24785 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24787 $PACKER_VCC_NET
.sym 24804 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 24806 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24807 $PACKER_VCC_NET
.sym 24810 $nextpnr_ICESTORM_LC_131$I3
.sym 24812 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24820 $nextpnr_ICESTORM_LC_131$I3
.sym 24866 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24867 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24868 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 24870 $PACKER_VCC_NET
.sym 24871 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 24872 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 24873 row[6]
.sym 24874 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24875 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24876 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24879 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 24880 $PACKER_VCC_NET
.sym 24882 $PACKER_VCC_NET
.sym 24884 $PACKER_VCC_NET
.sym 24887 row[8]
.sym 24889 row[9]
.sym 24895 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24896 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24897 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24898 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24900 $PACKER_VCC_NET
.sym 24902 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 24905 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 24906 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24908 $PACKER_VCC_NET
.sym 24910 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24927 $nextpnr_ICESTORM_LC_18$O
.sym 24929 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 24933 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 24936 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24939 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 24941 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24945 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 24947 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24951 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[4]
.sym 24953 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 24954 $PACKER_VCC_NET
.sym 24957 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[5]
.sym 24959 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24963 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[6]
.sym 24966 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 24969 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[7]
.sym 24971 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 24972 $PACKER_VCC_NET
.sym 24990 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24992 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24993 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 24994 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24995 row[6]
.sym 24996 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24997 row[7]
.sym 24998 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 24999 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25000 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25002 ballvga:39_SB_LUT4_I3_O[0]
.sym 25003 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25004 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 25005 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25007 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25009 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25011 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25013 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[7]
.sym 25020 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2[9]
.sym 25030 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25031 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25040 $PACKER_VCC_NET
.sym 25050 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[8]
.sym 25052 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25053 $PACKER_VCC_NET
.sym 25056 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[9]
.sym 25058 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25065 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2[9]
.sym 25066 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[9]
.sym 25110 lives_display
.sym 25114 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25115 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25116 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 25117 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 25118 row[7]
.sym 25119 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25120 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25121 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25124 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 25125 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[3]
.sym 25126 right_SB_LUT4_I1_O[1]
.sym 25129 col[4]
.sym 25134 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 25141 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3[3]
.sym 25142 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 25143 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 25144 row[7]
.sym 25145 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 25147 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25150 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25151 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25152 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 25153 ballvga:39_SB_LUT4_I3_O[0]
.sym 25154 lives_display_SB_DFFSR_Q_R
.sym 25155 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25156 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 25157 row[8]
.sym 25158 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 25159 row[9]
.sym 25160 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2[1]
.sym 25161 row[6]
.sym 25163 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 25164 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 25166 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 25167 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 25168 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25169 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 25174 row[8]
.sym 25176 row[9]
.sym 25180 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 25181 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 25182 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 25183 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25186 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25187 row[7]
.sym 25188 row[6]
.sym 25189 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25192 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 25193 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 25195 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 25198 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 25200 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3[3]
.sym 25201 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25204 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2[1]
.sym 25205 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3[3]
.sym 25206 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25207 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25210 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 25211 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 25212 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 25213 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 25216 ballvga:39_SB_LUT4_I3_O[0]
.sym 25217 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25218 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 25219 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 25221 clk_pxl$SB_IO_OUT
.sym 25222 lives_display_SB_DFFSR_Q_R
.sym 25236 row[7]
.sym 25237 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 25239 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 25241 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25242 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25245 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25246 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25248 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 25249 row[6]
.sym 25251 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25255 row[7]
.sym 25256 col[7]
.sym 25257 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25267 $PACKER_VCC_NET
.sym 25268 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25270 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25271 row[6]
.sym 25273 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25275 $PACKER_VCC_NET
.sym 25276 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25277 row[7]
.sym 25278 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 25293 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 25296 $nextpnr_ICESTORM_LC_53$O
.sym 25299 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25302 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[1]
.sym 25304 $PACKER_VCC_NET
.sym 25305 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 25308 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 25310 $PACKER_VCC_NET
.sym 25311 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25314 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 25316 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 25317 $PACKER_VCC_NET
.sym 25320 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[4]
.sym 25322 $PACKER_VCC_NET
.sym 25323 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25326 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[5]
.sym 25329 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25332 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[6]
.sym 25334 row[6]
.sym 25335 $PACKER_VCC_NET
.sym 25338 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[7]
.sym 25340 row[7]
.sym 25341 $PACKER_VCC_NET
.sym 25361 $PACKER_VCC_NET
.sym 25365 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25366 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25367 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25373 $PACKER_VCC_NET
.sym 25376 $PACKER_VCC_NET
.sym 25377 $PACKER_VCC_NET
.sym 25378 $PACKER_VCC_NET
.sym 25379 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 25380 col[4]
.sym 25381 row[9]
.sym 25382 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[7]
.sym 25387 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3[3]
.sym 25389 $PACKER_VCC_NET
.sym 25391 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25392 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 25393 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 25394 row[8]
.sym 25395 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 25396 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25397 row[8]
.sym 25399 row[6]
.sym 25402 row[7]
.sym 25405 row[9]
.sym 25406 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 25408 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 25418 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 25419 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[8]
.sym 25421 row[8]
.sym 25422 $PACKER_VCC_NET
.sym 25425 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 25427 row[9]
.sym 25432 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 25433 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 25434 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 25435 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 25439 row[7]
.sym 25440 row[6]
.sym 25445 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 25446 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3[3]
.sym 25457 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 25458 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25462 row[8]
.sym 25463 row[9]
.sym 25464 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 25465 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25479 ball_display
.sym 25485 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 25487 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25489 col[1]
.sym 25492 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 25493 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25495 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25497 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25498 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25499 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25501 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25502 ballvga:39_SB_LUT4_I3_O[0]
.sym 25504 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25511 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25515 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25516 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25517 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25521 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 25526 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 25533 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25536 $PACKER_VCC_NET
.sym 25537 $PACKER_VCC_NET
.sym 25538 $PACKER_VCC_NET
.sym 25542 $nextpnr_ICESTORM_LC_56$O
.sym 25545 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 25548 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 25550 $PACKER_VCC_NET
.sym 25551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25554 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 25556 $PACKER_VCC_NET
.sym 25557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25560 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 25562 $PACKER_VCC_NET
.sym 25563 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25566 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 25568 $PACKER_VCC_NET
.sym 25569 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 25572 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 25574 $PACKER_VCC_NET
.sym 25575 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25578 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 25580 $PACKER_VCC_NET
.sym 25581 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25584 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 25587 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25607 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 25616 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 25618 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[3]
.sym 25622 col[4]
.sym 25626 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 25627 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 25628 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 25633 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25634 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 25639 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 25646 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25648 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 25650 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25652 col[4]
.sym 25653 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25655 col[1]
.sym 25658 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25663 col[1]
.sym 25665 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[8]
.sym 25668 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25671 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25673 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25678 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25679 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25680 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 25681 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25684 col[4]
.sym 25685 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 25686 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 25687 col[1]
.sym 25702 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 25704 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 25705 col[1]
.sym 25733 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25740 del
.sym 25742 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25745 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25748 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25750 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 25761 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 25762 $PACKER_VCC_NET
.sym 25763 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25764 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 25767 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25769 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25770 $PACKER_VCC_NET
.sym 25771 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25773 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25774 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25788 $nextpnr_ICESTORM_LC_27$O
.sym 25790 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 25794 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
.sym 25796 $PACKER_VCC_NET
.sym 25797 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25800 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 25802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25803 $PACKER_VCC_NET
.sym 25806 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 25808 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25809 $PACKER_VCC_NET
.sym 25812 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[4]
.sym 25814 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 25815 $PACKER_VCC_NET
.sym 25818 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[5]
.sym 25820 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25821 $PACKER_VCC_NET
.sym 25824 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[6]
.sym 25827 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25830 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[7]
.sym 25832 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25833 $PACKER_VCC_NET
.sym 25854 $PACKER_VCC_NET
.sym 25856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 25866 del
.sym 25869 $PACKER_VCC_NET
.sym 25872 $PACKER_VCC_NET
.sym 25874 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[7]
.sym 25881 col[7]
.sym 25883 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 25884 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 25885 brick_display_SB_LUT4_I2_O[3]
.sym 25886 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 25888 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 25892 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 25893 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 25894 col[4]
.sym 25895 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25897 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 25898 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 25900 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 25902 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25905 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25908 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25909 del
.sym 25910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 25911 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[8]
.sym 25914 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25917 $nextpnr_ICESTORM_LC_28$I3
.sym 25920 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25927 $nextpnr_ICESTORM_LC_28$I3
.sym 25930 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25931 col[7]
.sym 25933 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 25936 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 25937 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 25938 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 25939 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 25942 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 25943 col[4]
.sym 25944 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 25945 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 25948 brick_display_SB_LUT4_I2_O[3]
.sym 25951 del
.sym 25955 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25956 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 25957 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 25959 clk_pxl$SB_IO_OUT
.sym 25977 brick_display_SB_DFFSR_Q_R
.sym 25979 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 25982 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 25984 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 25985 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25991 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25993 frame_update_SB_DFFESR_Q_E
.sym 25994 ballvga:39_SB_LUT4_I3_O[0]
.sym 26004 frame_update_SB_DFFESR_Q_E
.sym 26006 frame_update_SB_DFFESR_Q_R[0]
.sym 26007 brick_display
.sym 26008 brick_display_SB_LUT4_I2_O[3]
.sym 26014 frame_update_SB_DFFESR_Q_R[0]
.sym 26017 lives_display_SB_LUT4_I1_O[2]
.sym 26024 ball_display
.sym 26025 brick_display_SB_LUT4_I2_O[1]
.sym 26032 $PACKER_VCC_NET
.sym 26036 brick_display_SB_LUT4_I2_O[1]
.sym 26037 brick_display_SB_LUT4_I2_O[3]
.sym 26038 frame_update_SB_DFFESR_Q_R[0]
.sym 26065 $PACKER_VCC_NET
.sym 26071 ball_display
.sym 26072 brick_display
.sym 26078 lives_display_SB_LUT4_I1_O[2]
.sym 26080 ball_display
.sym 26081 frame_update_SB_DFFESR_Q_E
.sym 26082 clk_pxl$SB_IO_OUT
.sym 26083 frame_update_SB_DFFESR_Q_R[0]
.sym 26126 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 26127 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 26128 $PACKER_VCC_NET
.sym 26129 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 26130 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 26132 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 26136 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 26145 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 26151 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 26157 $nextpnr_ICESTORM_LC_59$O
.sym 26159 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 26163 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 26166 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 26169 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 26172 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 26175 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 26177 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 26181 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[4]
.sym 26184 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 26187 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[5]
.sym 26190 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 26193 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[6]
.sym 26195 $PACKER_VCC_NET
.sym 26196 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 26199 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[7]
.sym 26202 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 26216 $PACKER_VCC_NET
.sym 26222 $PACKER_VCC_NET
.sym 26243 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[7]
.sym 26249 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 26252 lives_display_SB_LUT4_I1_O[1]
.sym 26254 brick_display
.sym 26256 lives_display_SB_LUT4_I1_O[2]
.sym 26264 ballvga:39_SB_LUT4_I3_O[0]
.sym 26269 lives_display
.sym 26274 ball_display
.sym 26280 $nextpnr_ICESTORM_LC_60$I3
.sym 26282 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 26290 $nextpnr_ICESTORM_LC_60$I3
.sym 26293 ballvga:39_SB_LUT4_I3_O[0]
.sym 26294 lives_display_SB_LUT4_I1_O[2]
.sym 26295 lives_display_SB_LUT4_I1_O[1]
.sym 26299 lives_display
.sym 26300 brick_display
.sym 26301 ball_display
.sym 26305 brick_display
.sym 26306 lives_display
.sym 26308 ball_display
.sym 26345 $PACKER_GND_NET
.sym 26348 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 26350 lives_display_SB_LUT4_I2_O[0]
.sym 26354 del
.sym 26527 start_SB_LUT4_I2_1_O[2]
.sym 26531 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 26544 vga1.pll1.dut1_PLL$nextnr_LOCK_lut_through_net
.sym 26545 start_SB_LUT4_I2_1_O[2]
.sym 26585 start$SB_IO_IN
.sym 26975 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 27028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 27117 col[8]
.sym 27121 col[8]
.sym 27132 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[4]
.sym 27134 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[5]
.sym 27136 ballvga.bally[3]
.sym 27138 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[7]
.sym 27177 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[9]
.sym 27178 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[3]
.sym 27218 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 27221 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 27224 col[3]
.sym 27279 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[4]
.sym 27280 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[5]
.sym 27281 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[6]
.sym 27282 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[7]
.sym 27283 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[8]
.sym 27284 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[9]
.sym 27319 row[7]
.sym 27320 col[7]
.sym 27321 col[9]
.sym 27322 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 27334 col[7]
.sym 27424 ballvga.bally[9]
.sym 27429 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 27430 row[9]
.sym 27483 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 27523 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 27534 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 27636 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 27638 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27641 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27643 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 27645 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 27647 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 27687 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 27691 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 27746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 27749 col[7]
.sym 27830 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 27833 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 27837 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 27841 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 27844 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 27849 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 27891 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 27937 ballvga:39_SB_LUT4_I3_O[0]
.sym 28039 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 28046 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28047 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 28048 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28053 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 28055 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28094 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 28138 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28143 row[7]
.sym 28144 row[6]
.sym 28152 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 28157 col[7]
.sym 28158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 28239 row[9]
.sym 28241 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28245 row[9]
.sym 28246 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28247 row[8]
.sym 28250 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 28253 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28256 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28298 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 28302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 28342 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28344 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 28346 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28348 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 28353 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 28354 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 28406 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 28444 VSYNC1_SB_DFFE_Q_E
.sym 28446 right_SB_LUT4_I1_O[1]
.sym 28447 col[4]
.sym 28449 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 28453 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 28454 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28456 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28458 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 28460 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28464 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 28546 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28549 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 28550 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28552 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28553 col[7]
.sym 28555 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28556 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 28557 col[3]
.sym 28558 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 28559 col[4]
.sym 28560 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 28561 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 28563 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28565 col[7]
.sym 28652 col[4]
.sym 28654 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28658 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28659 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 28661 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28662 col[3]
.sym 28664 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28665 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 28666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28667 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28668 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 28706 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 28707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 28711 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 28712 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 28760 col[7]
.sym 28761 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 28766 col[7]
.sym 28767 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 28807 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 28808 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]
.sym 28809 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 28811 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 28812 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 28813 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 28814 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 28851 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 28856 VSYNC1_SB_DFFE_Q_E
.sym 28860 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 28862 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28863 col[4]
.sym 28864 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28865 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28867 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 28868 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 28869 col[4]
.sym 28872 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 28951 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 28955 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 28957 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28965 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 28967 col[4]
.sym 28968 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28969 col[7]
.sym 28970 col[3]
.sym 28971 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28972 col[4]
.sym 28974 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 29013 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 29014 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 29015 right_SB_LUT4_I1_I3[2]
.sym 29016 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 29017 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29018 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 29058 col[4]
.sym 29061 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 29063 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 29068 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 29071 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29072 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 29074 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 29113 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 29114 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 29116 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29117 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1]
.sym 29118 right_SB_LUT4_I1_I3[1]
.sym 29119 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 29120 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 29156 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 29158 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 29160 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29163 col[3]
.sym 29165 col[4]
.sym 29166 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 29174 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 29215 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 29257 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 29258 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 29262 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[3]
.sym 29270 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 29273 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 29277 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 29278 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 29280 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 29363 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 29469 $PACKER_VCC_NET
.sym 29483 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 29484 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 29521 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 29663 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 29697 del
.sym 29719 del
.sym 29877 right$SB_IO_IN
.sym 29922 right$SB_IO_IN
.sym 29951 right$SB_IO_IN
.sym 30067 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 30074 right$SB_IO_IN
.sym 30189 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30190 col[7]
.sym 30191 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 30195 col[4]
.sym 30197 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30310 col[9]
.sym 30311 col[1]
.sym 30312 right$SB_IO_IN
.sym 30318 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 30337 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 30349 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30385 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 30386 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30441 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[6]
.sym 30452 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[6]
.sym 30453 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[3]
.sym 30454 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 30457 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 30459 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 30460 col[7]
.sym 30462 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 30467 col[4]
.sym 30468 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[7]
.sym 30469 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30470 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[4]
.sym 30471 col[1]
.sym 30472 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[5]
.sym 30475 col[3]
.sym 30478 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 30482 $nextpnr_ICESTORM_LC_40$O
.sym 30484 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 30488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 30490 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 30491 col[1]
.sym 30494 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 30496 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 30497 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 30500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 30502 col[3]
.sym 30503 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[3]
.sym 30506 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[4]
.sym 30508 col[4]
.sym 30509 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[4]
.sym 30512 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[5]
.sym 30514 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[5]
.sym 30515 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 30518 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[6]
.sym 30520 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30521 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[6]
.sym 30524 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[7]
.sym 30526 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[7]
.sym 30527 col[7]
.sym 30534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 30537 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 30544 col[4]
.sym 30548 col[7]
.sym 30550 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 30555 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 30562 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[7]
.sym 30563 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 30566 right$SB_IO_IN
.sym 30567 $PACKER_VCC_NET
.sym 30568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[7]
.sym 30576 col[8]
.sym 30578 ballvga.bally[3]
.sym 30579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[8]
.sym 30580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[9]
.sym 30582 col[9]
.sym 30583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 30605 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[8]
.sym 30607 col[8]
.sym 30608 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[8]
.sym 30611 $nextpnr_ICESTORM_LC_41$I3
.sym 30613 col[9]
.sym 30614 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[9]
.sym 30621 $nextpnr_ICESTORM_LC_41$I3
.sym 30624 ballvga.bally[3]
.sym 30626 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 30668 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30669 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 30672 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30679 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30680 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30681 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30683 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 30684 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 30685 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 30686 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30687 col[4]
.sym 30688 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30689 col[7]
.sym 30696 ballvga.bally[3]
.sym 30702 ballvga.bally[9]
.sym 30703 ballvga.bally[5]
.sym 30707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 30709 ballvga.bally[8]
.sym 30712 ballvga.bally[6]
.sym 30713 ballvga.bally[4]
.sym 30721 ballvga.bally[7]
.sym 30728 $nextpnr_ICESTORM_LC_145$O
.sym 30731 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 30734 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 30736 ballvga.bally[3]
.sym 30740 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 30742 ballvga.bally[4]
.sym 30744 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 30746 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 30749 ballvga.bally[5]
.sym 30750 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 30752 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 30755 ballvga.bally[6]
.sym 30756 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 30758 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 30760 ballvga.bally[7]
.sym 30762 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 30764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 30767 ballvga.bally[8]
.sym 30768 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 30772 ballvga.bally[9]
.sym 30774 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 30780 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 30797 ballvga.bally[8]
.sym 30799 ballvga.bally[5]
.sym 30800 ballvga.bally[3]
.sym 30802 col[9]
.sym 30803 col[1]
.sym 30807 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30808 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30809 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 30810 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 30823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 30833 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 30836 $PACKER_VCC_NET
.sym 30837 $PACKER_VCC_NET
.sym 30839 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30840 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30841 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30843 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 30844 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 30845 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 30851 $nextpnr_ICESTORM_LC_140$O
.sym 30854 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 30857 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 30859 $PACKER_VCC_NET
.sym 30860 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 30863 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 30865 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 30866 $PACKER_VCC_NET
.sym 30869 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 30871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 30872 $PACKER_VCC_NET
.sym 30875 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 30877 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 30878 $PACKER_VCC_NET
.sym 30881 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 30883 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30884 $PACKER_VCC_NET
.sym 30887 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 30889 $PACKER_VCC_NET
.sym 30890 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30893 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 30895 $PACKER_VCC_NET
.sym 30896 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30902 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 30903 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 30904 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 30905 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 30906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 30907 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 30913 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 30925 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 30926 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 30935 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 30937 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 30956 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30968 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30973 $PACKER_VCC_NET
.sym 30974 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 30976 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30977 $PACKER_VCC_NET
.sym 30980 $nextpnr_ICESTORM_LC_141$I3
.sym 30983 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30990 $nextpnr_ICESTORM_LC_141$I3
.sym 31044 col[4]
.sym 31045 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 31051 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31052 $PACKER_VCC_NET
.sym 31054 right$SB_IO_IN
.sym 31056 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31059 $PACKER_VCC_NET
.sym 31066 $PACKER_VCC_NET
.sym 31075 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31083 $PACKER_VCC_NET
.sym 31084 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 31086 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31089 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31092 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 31093 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31096 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31097 $nextpnr_ICESTORM_LC_62$O
.sym 31100 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 31103 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 31105 $PACKER_VCC_NET
.sym 31106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31109 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 31111 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31115 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 31118 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31121 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 31123 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 31124 $PACKER_VCC_NET
.sym 31127 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 31130 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31133 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 31135 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31136 $PACKER_VCC_NET
.sym 31139 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 31141 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31142 $PACKER_VCC_NET
.sym 31149 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31171 col[4]
.sym 31172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 31173 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31174 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 31175 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 31179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31181 col[7]
.sym 31183 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 31191 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 31196 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31203 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31208 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31220 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 31223 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31226 $nextpnr_ICESTORM_LC_63$I3
.sym 31228 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31236 $nextpnr_ICESTORM_LC_63$I3
.sym 31258 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 31260 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31283 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 31294 col[9]
.sym 31297 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 31299 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31301 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 31302 col[1]
.sym 31304 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 31313 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 31322 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31324 $PACKER_VCC_NET
.sym 31327 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31329 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 31331 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31332 $PACKER_VCC_NET
.sym 31335 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31339 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31343 $nextpnr_ICESTORM_LC_87$O
.sym 31345 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 31349 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 31351 $PACKER_VCC_NET
.sym 31352 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31355 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 31357 $PACKER_VCC_NET
.sym 31358 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31361 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 31363 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31364 $PACKER_VCC_NET
.sym 31367 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[4]
.sym 31369 $PACKER_VCC_NET
.sym 31370 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 31373 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[5]
.sym 31375 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31379 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[6]
.sym 31381 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31382 $PACKER_VCC_NET
.sym 31385 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[7]
.sym 31387 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31394 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 31408 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31409 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31416 ballvga:39_SB_LUT4_I3_O[0]
.sym 31419 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 31420 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 31422 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 31424 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31427 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 31429 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[7]
.sym 31438 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31441 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31465 $PACKER_VCC_NET
.sym 31466 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[8]
.sym 31468 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31469 $PACKER_VCC_NET
.sym 31472 $nextpnr_ICESTORM_LC_88$I3
.sym 31474 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31482 $nextpnr_ICESTORM_LC_88$I3
.sym 31529 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 31533 col[4]
.sym 31534 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 31535 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 31537 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 31538 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31541 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31543 $PACKER_VCC_NET
.sym 31544 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31550 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31551 $PACKER_VCC_NET
.sym 31557 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31558 $PACKER_VCC_NET
.sym 31559 $PACKER_VCC_NET
.sym 31567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 31571 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31575 $PACKER_VCC_NET
.sym 31576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 31579 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 31580 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 31584 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31588 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31589 $nextpnr_ICESTORM_LC_117$O
.sym 31591 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 31595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 31597 $PACKER_VCC_NET
.sym 31598 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 31601 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 31604 $PACKER_VCC_NET
.sym 31607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 31609 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 31610 $PACKER_VCC_NET
.sym 31613 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 31615 $PACKER_VCC_NET
.sym 31616 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31619 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[5]
.sym 31621 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31622 $PACKER_VCC_NET
.sym 31625 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[6]
.sym 31628 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31631 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 31634 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31641 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 31651 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31652 col[8]
.sym 31654 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31666 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 31667 col[4]
.sym 31668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 31670 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31673 col[7]
.sym 31674 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31675 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 31690 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31712 $nextpnr_ICESTORM_LC_118$I3
.sym 31714 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31722 $nextpnr_ICESTORM_LC_118$I3
.sym 31771 row[9]
.sym 31772 row[9]
.sym 31778 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 31783 row[9]
.sym 31785 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 31788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 31794 col[1]
.sym 31796 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31797 col[9]
.sym 31803 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31805 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 31809 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31813 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31817 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31821 $PACKER_VCC_NET
.sym 31822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31825 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31829 $PACKER_VCC_NET
.sym 31835 $nextpnr_ICESTORM_LC_108$O
.sym 31837 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31841 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 31843 $PACKER_VCC_NET
.sym 31844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31847 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 31849 $PACKER_VCC_NET
.sym 31850 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 31853 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 31855 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 31856 $PACKER_VCC_NET
.sym 31859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 31861 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31862 $PACKER_VCC_NET
.sym 31865 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 31867 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 31873 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31877 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 31879 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31880 $PACKER_VCC_NET
.sym 31887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 31888 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 31897 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31899 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 31901 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31903 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31905 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31906 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 31911 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 31916 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 31921 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 31934 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31957 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 31958 $nextpnr_ICESTORM_LC_109$I3
.sym 31960 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31968 $nextpnr_ICESTORM_LC_109$I3
.sym 31992 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 32021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32023 col[7]
.sym 32025 col[3]
.sym 32027 col[4]
.sym 32028 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 32029 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32030 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 32031 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32032 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32033 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 32034 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32035 $PACKER_VCC_NET
.sym 32036 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32038 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 32039 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 32040 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32041 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32042 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 32043 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 32049 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 32050 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 32051 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32055 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32057 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32058 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 32059 $PACKER_VCC_NET
.sym 32064 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 32065 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32067 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32081 $nextpnr_ICESTORM_LC_127$O
.sym 32084 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 32087 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 32089 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 32093 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32096 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32099 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 32101 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32102 $PACKER_VCC_NET
.sym 32105 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 32108 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32111 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 32113 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32114 $PACKER_VCC_NET
.sym 32117 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 32119 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32125 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 32126 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 32127 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 32131 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 32133 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 32143 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32145 col[3]
.sym 32147 VSYNC1_SB_DFFE_Q_E
.sym 32149 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 32150 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32151 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32153 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32155 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32156 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 32157 row[9]
.sym 32158 row[8]
.sym 32159 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32160 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32161 row[8]
.sym 32162 col[7]
.sym 32163 row[6]
.sym 32164 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32165 row[7]
.sym 32166 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32266 col[7]
.sym 32271 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32278 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 32280 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 32281 col[8]
.sym 32284 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 32286 col[1]
.sym 32287 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32289 col[9]
.sym 32296 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 32300 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 32302 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 32303 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 32304 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 32305 $PACKER_VCC_NET
.sym 32308 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32310 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 32319 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32322 $PACKER_VCC_NET
.sym 32327 $nextpnr_ICESTORM_LC_99$O
.sym 32329 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 32333 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 32335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 32339 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 32341 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 32345 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 32347 $PACKER_VCC_NET
.sym 32348 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 32351 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4]
.sym 32353 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 32357 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[5]
.sym 32359 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32360 $PACKER_VCC_NET
.sym 32363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6]
.sym 32365 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32366 $PACKER_VCC_NET
.sym 32369 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[7]
.sym 32371 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 32372 $PACKER_VCC_NET
.sym 32377 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 32378 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 32383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 32400 col[4]
.sym 32404 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 32408 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 32409 ballvga.invertx
.sym 32413 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[7]
.sym 32424 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 32425 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 32427 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32428 row[8]
.sym 32429 row[9]
.sym 32430 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32435 row[6]
.sym 32437 row[7]
.sym 32443 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 32444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 32447 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32450 $nextpnr_ICESTORM_LC_100$I3
.sym 32453 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32460 $nextpnr_ICESTORM_LC_100$I3
.sym 32464 row[7]
.sym 32466 row[6]
.sym 32487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 32488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 32489 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 32490 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 32493 row[8]
.sym 32494 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32495 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32496 row[9]
.sym 32517 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32518 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 32524 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32525 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32526 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 32527 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 32528 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 32531 $PACKER_VCC_NET
.sym 32532 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32533 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32534 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32541 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32542 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32543 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 32544 col[7]
.sym 32545 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 32551 col[8]
.sym 32552 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 32553 col[3]
.sym 32554 col[7]
.sym 32555 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 32557 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 32558 col[1]
.sym 32559 col[9]
.sym 32560 col[4]
.sym 32564 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 32567 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 32568 col[4]
.sym 32570 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32574 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 32575 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32576 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32577 col[7]
.sym 32581 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 32582 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 32583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 32586 col[9]
.sym 32587 col[8]
.sym 32588 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32589 col[3]
.sym 32598 col[7]
.sym 32599 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32600 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32601 col[4]
.sym 32604 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 32605 col[4]
.sym 32606 col[1]
.sym 32607 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32610 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 32611 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 32612 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 32613 col[1]
.sym 32617 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32619 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 32625 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 32626 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 32627 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 32628 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 32630 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 32638 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 32639 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]
.sym 32647 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32648 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32649 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 32650 col[7]
.sym 32652 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32653 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32654 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32655 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[2]
.sym 32656 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32657 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 32658 row[8]
.sym 32667 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 32669 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32672 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32678 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 32679 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32687 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 32691 $PACKER_VCC_NET
.sym 32694 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32696 $nextpnr_ICESTORM_LC_142$O
.sym 32698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 32702 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 32705 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32708 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 32710 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32711 $PACKER_VCC_NET
.sym 32714 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 32716 $PACKER_VCC_NET
.sym 32717 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 32720 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 32722 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 32723 $PACKER_VCC_NET
.sym 32726 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 32728 $PACKER_VCC_NET
.sym 32729 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32732 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 32734 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32735 $PACKER_VCC_NET
.sym 32738 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 32740 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32758 col[7]
.sym 32761 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 32762 col[9]
.sym 32764 col[8]
.sym 32766 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32773 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 32774 col[8]
.sym 32777 col[9]
.sym 32779 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 32780 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 32782 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 32787 col[4]
.sym 32788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32789 col[7]
.sym 32790 col[3]
.sym 32793 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 32794 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32795 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 32798 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32799 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32800 col[4]
.sym 32801 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32803 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32805 $PACKER_VCC_NET
.sym 32810 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 32811 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32812 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32813 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32816 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 32817 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 32818 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32819 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 32821 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32822 $PACKER_VCC_NET
.sym 32825 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 32828 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32832 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 32833 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 32834 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 32835 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 32838 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32839 col[7]
.sym 32840 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32841 col[4]
.sym 32844 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32845 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 32846 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 32847 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32851 col[4]
.sym 32852 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 32853 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32857 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32859 col[3]
.sym 32862 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 32863 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32871 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32872 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[0]
.sym 32873 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 32874 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 32875 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 32876 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32881 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 32890 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32899 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 32900 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32901 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 32910 col[4]
.sym 32912 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 32913 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 32914 right_SB_LUT4_I1_I3[2]
.sym 32915 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32916 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[3]
.sym 32918 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32919 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32920 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 32921 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32922 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32923 right_SB_LUT4_I1_I3[1]
.sym 32924 col[3]
.sym 32925 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32926 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32927 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[2]
.sym 32928 row[8]
.sym 32929 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 32931 row[9]
.sym 32934 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 32938 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1]
.sym 32939 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 32940 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 32941 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32943 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32944 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 32945 col[4]
.sym 32946 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 32949 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 32950 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32951 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[2]
.sym 32952 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[3]
.sym 32961 col[3]
.sym 32962 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32963 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 32967 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32968 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 32969 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32970 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32973 row[9]
.sym 32974 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 32975 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1]
.sym 32976 row[8]
.sym 32979 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 32980 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32986 right_SB_LUT4_I1_I3[2]
.sym 32987 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 32988 right_SB_LUT4_I1_I3[1]
.sym 33005 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 33008 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 33010 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 33018 $PACKER_VCC_NET
.sym 33020 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 33021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 33023 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 33027 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 33035 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 33036 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 33066 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 33069 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 33117 valid1
.sym 33122 $PACKER_VCC_NET
.sym 33131 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 33146 $PACKER_VCC_NET
.sym 33250 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 33255 $PACKER_VCC_NET
.sym 33256 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 33259 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 33279 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 33284 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 33286 $PACKER_VCC_NET
.sym 33287 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 33288 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 33289 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 33294 $PACKER_VCC_NET
.sym 33297 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 33305 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 33306 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 33311 $nextpnr_ICESTORM_LC_16$O
.sym 33313 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 33317 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 33319 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 33320 $PACKER_VCC_NET
.sym 33323 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 33326 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 33329 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 33331 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 33332 $PACKER_VCC_NET
.sym 33335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 33337 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 33338 $PACKER_VCC_NET
.sym 33341 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 33343 $PACKER_VCC_NET
.sym 33344 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 33347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[6]
.sym 33349 $PACKER_VCC_NET
.sym 33350 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 33353 $nextpnr_ICESTORM_LC_17$I3
.sym 33356 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 33362 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 33381 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 33397 $nextpnr_ICESTORM_LC_17$I3
.sym 33438 $nextpnr_ICESTORM_LC_17$I3
.sym 33492 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 33494 VSYNC1$SB_IO_OUT
.sym 34020 col[3]
.sym 34024 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34027 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 34119 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 34120 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 34121 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 34122 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 34123 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 34124 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 34140 row[7]
.sym 34141 row[6]
.sym 34143 row[7]
.sym 34144 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 34149 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34150 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 34152 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 34158 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 34162 col[4]
.sym 34164 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 34170 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 34172 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34173 col[7]
.sym 34177 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 34178 col[8]
.sym 34179 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 34180 col[3]
.sym 34181 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 34183 col[9]
.sym 34184 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 34186 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 34187 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 34188 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 34190 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 34192 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34193 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 34196 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 34198 col[3]
.sym 34199 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 34202 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 34204 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 34205 col[4]
.sym 34208 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 34210 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 34211 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 34214 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[4]
.sym 34216 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 34217 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 34220 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[5]
.sym 34222 col[7]
.sym 34223 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 34226 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[6]
.sym 34228 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 34229 col[8]
.sym 34232 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 34234 col[9]
.sym 34235 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 34240 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 34241 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 34242 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34254 $PACKER_VCC_NET
.sym 34257 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 34262 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 34263 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 34267 ballvga.inverty
.sym 34269 row[9]
.sym 34273 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 34276 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 34297 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 34299 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 34313 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[8]
.sym 34316 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 34319 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[9]
.sym 34321 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 34325 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[10]
.sym 34328 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34331 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[11]
.sym 34333 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34337 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[12]
.sym 34340 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34343 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[13]
.sym 34345 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34349 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[14]
.sym 34352 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34355 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[15]
.sym 34357 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34376 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34377 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34380 row[8]
.sym 34389 $PACKER_VCC_NET
.sym 34390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 34399 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[15]
.sym 34414 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34427 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[7]
.sym 34436 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[16]
.sym 34438 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34442 $nextpnr_ICESTORM_LC_15$I3
.sym 34445 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34452 $nextpnr_ICESTORM_LC_15$I3
.sym 34469 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[7]
.sym 34499 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 34501 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 34502 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 34508 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 34511 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 34512 col[3]
.sym 34514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 34516 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34517 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34518 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 34534 $PACKER_VCC_NET
.sym 34538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 34540 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 34541 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34542 $PACKER_VCC_NET
.sym 34544 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 34546 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 34550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 34551 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34559 $nextpnr_ICESTORM_LC_70$O
.sym 34562 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 34565 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 34567 $PACKER_VCC_NET
.sym 34568 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 34571 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 34573 $PACKER_VCC_NET
.sym 34574 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 34577 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 34579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 34580 $PACKER_VCC_NET
.sym 34583 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 34585 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 34586 $PACKER_VCC_NET
.sym 34589 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 34592 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34595 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 34597 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34598 $PACKER_VCC_NET
.sym 34601 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 34604 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34613 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 34614 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[10]
.sym 34615 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 34616 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[11]
.sym 34627 row[6]
.sym 34633 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34634 col[1]
.sym 34636 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 34637 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 34639 row[7]
.sym 34643 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 34644 row[6]
.sym 34645 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 34652 $PACKER_VCC_NET
.sym 34653 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34673 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34682 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 34684 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34685 $PACKER_VCC_NET
.sym 34688 $nextpnr_ICESTORM_LC_71$I3
.sym 34691 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34698 $nextpnr_ICESTORM_LC_71$I3
.sym 34745 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 34746 $PACKER_VCC_NET
.sym 34748 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[7]
.sym 34751 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 34755 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 34765 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 34766 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 34767 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 34773 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34774 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34775 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 34781 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34782 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34783 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34796 $PACKER_VCC_NET
.sym 34804 $PACKER_VCC_NET
.sym 34805 $nextpnr_ICESTORM_LC_187$O
.sym 34808 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 34811 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 34813 $PACKER_VCC_NET
.sym 34814 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34815 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 34817 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 34819 $PACKER_VCC_NET
.sym 34820 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34821 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 34823 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 34825 $PACKER_VCC_NET
.sym 34826 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34827 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 34829 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 34831 $PACKER_VCC_NET
.sym 34832 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34833 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 34835 $nextpnr_ICESTORM_LC_188$I3
.sym 34838 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34839 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 34845 $nextpnr_ICESTORM_LC_188$I3
.sym 34867 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34868 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34869 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34871 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 34873 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 34877 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34879 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 34881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 34883 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 34885 $PACKER_VCC_NET
.sym 34886 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 34888 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 34889 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 34890 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34896 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 34897 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34901 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 34902 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 34910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 34914 $PACKER_VCC_NET
.sym 34918 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 34921 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 34922 $PACKER_VCC_NET
.sym 34924 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34928 $nextpnr_ICESTORM_LC_84$O
.sym 34930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 34934 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 34937 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34940 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 34942 $PACKER_VCC_NET
.sym 34943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 34946 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 34948 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 34949 $PACKER_VCC_NET
.sym 34952 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 34954 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 34955 $PACKER_VCC_NET
.sym 34958 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 34961 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34964 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 34966 $PACKER_VCC_NET
.sym 34967 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 34970 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 34972 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 34973 $PACKER_VCC_NET
.sym 34980 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 34984 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 34987 $PACKER_VCC_NET
.sym 34988 $PACKER_VCC_NET
.sym 34991 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 34995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 34997 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34999 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 35002 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 35003 col[3]
.sym 35004 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35005 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 35007 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35008 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 35010 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 35011 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 35013 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35014 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 35020 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 35021 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 35023 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 35044 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35045 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35051 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 35053 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35057 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 35059 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35064 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 35065 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 35066 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 35067 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 35114 row[6]
.sym 35118 row[7]
.sym 35122 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35124 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 35125 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35126 col[1]
.sym 35127 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 35128 row[6]
.sym 35130 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35133 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 35135 row[7]
.sym 35136 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 35143 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 35144 $PACKER_VCC_NET
.sym 35149 $PACKER_VCC_NET
.sym 35152 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 35156 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35157 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 35162 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 35165 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 35170 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 35173 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35174 $nextpnr_ICESTORM_LC_137$O
.sym 35176 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 35180 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 35182 $PACKER_VCC_NET
.sym 35183 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 35186 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[2]
.sym 35188 $PACKER_VCC_NET
.sym 35189 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 35192 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[3]
.sym 35194 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 35198 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[4]
.sym 35200 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 35201 $PACKER_VCC_NET
.sym 35204 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[5]
.sym 35206 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35207 $PACKER_VCC_NET
.sym 35210 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[6]
.sym 35212 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35216 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[7]
.sym 35218 $PACKER_VCC_NET
.sym 35219 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 35236 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 35237 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 35240 $PACKER_VCC_NET
.sym 35245 $PACKER_VCC_NET
.sym 35246 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 35254 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 35256 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35258 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 35260 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[7]
.sym 35267 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 35277 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 35282 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35293 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 35297 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[8]
.sym 35299 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35304 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 35305 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 35306 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 35307 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[8]
.sym 35358 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 35360 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 35363 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 35364 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35365 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35367 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 35369 row[8]
.sym 35372 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35374 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 35376 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 35378 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35379 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35380 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35381 $PACKER_VCC_NET
.sym 35382 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35394 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 35398 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 35402 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35404 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35406 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35407 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35408 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35410 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35414 $PACKER_VCC_NET
.sym 35420 $nextpnr_ICESTORM_LC_151$O
.sym 35423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 35426 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 35429 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35432 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 35435 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35438 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 35441 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35444 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[4]
.sym 35446 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 35450 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[5]
.sym 35452 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35456 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[6]
.sym 35458 $PACKER_VCC_NET
.sym 35459 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35462 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 35464 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35474 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 35485 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 35486 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 35490 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 35494 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35495 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 35496 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35497 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 35499 col[3]
.sym 35500 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 35501 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 35502 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 35504 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35506 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 35526 $PACKER_VCC_NET
.sym 35539 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35540 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35543 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[8]
.sym 35545 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35546 $PACKER_VCC_NET
.sym 35549 $nextpnr_ICESTORM_LC_152$I3
.sym 35551 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35559 $nextpnr_ICESTORM_LC_152$I3
.sym 35593 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35594 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 35596 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35597 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35598 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35599 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35600 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35605 row[8]
.sym 35606 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35607 row[9]
.sym 35609 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 35610 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 35613 row[6]
.sym 35614 HSYNC1_SB_DFFE_Q_E
.sym 35617 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 35618 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35619 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 35620 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35621 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 35622 col[1]
.sym 35623 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35624 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35625 row[6]
.sym 35626 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35627 row[7]
.sym 35628 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 35636 $PACKER_VCC_NET
.sym 35637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35651 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 35653 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35655 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35657 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35662 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35663 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 35664 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35666 $nextpnr_ICESTORM_LC_44$O
.sym 35669 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 35672 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 35674 $PACKER_VCC_NET
.sym 35675 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35678 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 35680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 35687 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35690 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 35692 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 35693 $PACKER_VCC_NET
.sym 35696 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 35698 $PACKER_VCC_NET
.sym 35699 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35702 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 35704 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35705 $PACKER_VCC_NET
.sym 35708 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 35711 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35726 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35728 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 35729 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35731 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35732 $PACKER_VCC_NET
.sym 35733 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 35735 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 35736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 35737 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 35739 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 35740 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 35741 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 35742 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35743 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 35744 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 35748 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35749 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 35750 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35751 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 35752 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 35770 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 35777 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 35780 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35783 col[1]
.sym 35784 VSYNC1_SB_DFFE_Q_E
.sym 35785 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35788 $PACKER_VCC_NET
.sym 35789 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 35791 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35792 $PACKER_VCC_NET
.sym 35795 $nextpnr_ICESTORM_LC_45$I3
.sym 35798 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35805 $nextpnr_ICESTORM_LC_45$I3
.sym 35810 col[1]
.sym 35835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 35836 VSYNC1_SB_DFFE_Q_E
.sym 35837 clk_pxl$SB_IO_OUT
.sym 35838 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 35840 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 35841 col[1]
.sym 35843 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35844 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 35845 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 35846 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35851 col[4]
.sym 35852 row[8]
.sym 35853 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 35854 row[7]
.sym 35855 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 35856 row[9]
.sym 35857 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 35858 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35859 col[7]
.sym 35860 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 35861 row[8]
.sym 35862 row[6]
.sym 35863 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 35864 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35865 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 35866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35867 row[6]
.sym 35868 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 35869 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 35870 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35871 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35872 $PACKER_VCC_NET
.sym 35873 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35874 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35890 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35894 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35896 $PACKER_VCC_NET
.sym 35898 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 35900 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35902 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35903 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35904 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35906 $PACKER_VCC_NET
.sym 35908 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35912 $nextpnr_ICESTORM_LC_143$O
.sym 35914 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35918 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 35920 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35921 $PACKER_VCC_NET
.sym 35924 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 35926 $PACKER_VCC_NET
.sym 35927 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 35930 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 35933 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35936 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[4]
.sym 35938 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 35942 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[5]
.sym 35944 $PACKER_VCC_NET
.sym 35945 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 35948 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[6]
.sym 35950 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35954 $nextpnr_ICESTORM_LC_144$I3
.sym 35956 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35962 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 35966 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 35967 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 35968 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 35969 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 35974 VSYNC1_SB_DFFE_Q_E
.sym 35976 col[9]
.sym 35977 VSYNC1_SB_DFFE_Q_E
.sym 35978 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35979 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35984 col[8]
.sym 35985 col[1]
.sym 35986 col[1]
.sym 35987 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 35988 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 35989 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35990 col[3]
.sym 35991 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35993 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 35994 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 35995 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35996 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35997 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 35998 $nextpnr_ICESTORM_LC_144$I3
.sym 36008 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 36017 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36021 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 36028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 36039 $nextpnr_ICESTORM_LC_144$I3
.sym 36048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 36049 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36050 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 36051 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 36087 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 36098 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 36102 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 36104 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 36105 row[7]
.sym 36109 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36111 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36112 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36113 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36114 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 36115 col[9]
.sym 36116 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 36118 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36119 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 36120 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36126 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 36128 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 36129 $PACKER_VCC_NET
.sym 36132 $PACKER_VCC_NET
.sym 36134 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 36139 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 36140 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 36142 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36149 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 36157 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 36158 $nextpnr_ICESTORM_LC_74$O
.sym 36161 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 36164 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 36166 $PACKER_VCC_NET
.sym 36167 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 36170 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 36172 $PACKER_VCC_NET
.sym 36173 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 36176 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 36178 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 36182 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 36184 $PACKER_VCC_NET
.sym 36185 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 36188 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 36190 $PACKER_VCC_NET
.sym 36191 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 36194 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 36196 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 36197 $PACKER_VCC_NET
.sym 36200 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 36202 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36222 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 36223 $PACKER_VCC_NET
.sym 36224 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 36227 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 36228 $PACKER_VCC_NET
.sym 36232 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36233 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36234 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36237 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 36238 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 36239 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36241 $PACKER_VCC_NET
.sym 36242 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36244 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 36250 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 36252 row[9]
.sym 36253 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 36255 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 36259 row[8]
.sym 36269 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36278 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36279 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 36280 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36282 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 36283 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 36284 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 36285 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 36289 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36290 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 36318 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36319 row[8]
.sym 36320 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36321 row[9]
.sym 36332 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[8]
.sym 36343 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36344 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36346 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 36349 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36355 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36356 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36358 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36359 $PACKER_VCC_NET
.sym 36361 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36362 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36366 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 36377 $PACKER_VCC_NET
.sym 36382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 36385 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36386 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 36392 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36393 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36394 $PACKER_VCC_NET
.sym 36399 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36402 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36404 $nextpnr_ICESTORM_LC_114$O
.sym 36407 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 36410 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 36413 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36416 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36418 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36419 $PACKER_VCC_NET
.sym 36422 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 36424 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36428 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 36430 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 36431 $PACKER_VCC_NET
.sym 36434 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 36436 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36440 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 36442 $PACKER_VCC_NET
.sym 36443 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36446 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 36449 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36464 $PACKER_VCC_NET
.sym 36466 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36470 lives_display_SB_LUT4_I1_O[2]
.sym 36476 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 36477 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 36479 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36480 $PACKER_VCC_NET
.sym 36482 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 36483 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36484 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36486 col[1]
.sym 36487 col[3]
.sym 36490 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 36497 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 36498 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 36500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 36504 col[8]
.sym 36507 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 36508 col[7]
.sym 36509 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36510 col[9]
.sym 36511 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 36513 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 36514 col[4]
.sym 36515 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36516 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36517 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 36519 $PACKER_VCC_NET
.sym 36521 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 36522 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36523 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 36525 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36527 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 36529 $PACKER_VCC_NET
.sym 36530 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36533 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 36536 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36540 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36541 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36542 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 36543 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 36546 col[4]
.sym 36547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 36548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 36553 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 36554 col[9]
.sym 36555 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36558 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36559 col[7]
.sym 36560 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 36561 col[8]
.sym 36570 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 36571 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 36572 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 36573 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 36579 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 36580 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36583 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 36584 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 36589 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 36590 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 36594 ballvga.invertx
.sym 36597 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36601 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36602 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 36604 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 36605 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36607 col[9]
.sym 36608 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36609 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36610 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 36611 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36612 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 36619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36620 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36621 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 36626 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36627 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36629 $PACKER_VCC_NET
.sym 36632 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 36633 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36641 $PACKER_VCC_NET
.sym 36650 $nextpnr_ICESTORM_LC_36$O
.sym 36652 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 36656 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3[1]
.sym 36659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36662 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3[2]
.sym 36664 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3[3]
.sym 36670 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36671 $PACKER_VCC_NET
.sym 36674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3[4]
.sym 36676 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 36680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3[5]
.sym 36682 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36686 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3[6]
.sym 36688 $PACKER_VCC_NET
.sym 36689 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36692 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3[7]
.sym 36694 $PACKER_VCC_NET
.sym 36695 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36716 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 36717 $PACKER_VCC_NET
.sym 36724 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 36725 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 36726 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36728 $PACKER_VCC_NET
.sym 36729 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36730 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36732 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 36734 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36736 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3[7]
.sym 36741 col[8]
.sym 36743 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 36746 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 36747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 36748 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36749 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 36750 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36752 col[9]
.sym 36753 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 36756 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36757 col[3]
.sym 36758 col[1]
.sym 36765 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36768 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[0]
.sym 36769 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36771 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36773 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I3[8]
.sym 36776 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36779 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[3]
.sym 36782 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36786 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[0]
.sym 36787 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 36788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 36789 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[3]
.sym 36792 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36793 col[3]
.sym 36794 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 36795 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 36799 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 36801 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 36804 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 36805 col[8]
.sym 36807 col[9]
.sym 36811 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36813 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36818 col[1]
.sym 36819 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 36824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 36825 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 36828 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 36830 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 36837 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 36845 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 36847 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36849 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36850 $PACKER_VCC_NET
.sym 36851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36854 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36855 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36856 valid1
.sym 36858 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36868 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 36871 $PACKER_VCC_NET
.sym 36873 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36874 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 36879 $PACKER_VCC_NET
.sym 36886 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36889 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36890 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36893 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36894 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36896 $nextpnr_ICESTORM_LC_3$O
.sym 36899 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 36902 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 36904 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36908 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 36911 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36914 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 36917 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36920 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 36922 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 36926 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 36928 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 36929 $PACKER_VCC_NET
.sym 36932 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 36934 $PACKER_VCC_NET
.sym 36935 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 36938 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 36940 $PACKER_VCC_NET
.sym 36941 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 36952 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 36962 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 36972 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 36976 $PACKER_VCC_NET
.sym 36981 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36982 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 36996 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 36997 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 37003 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 37009 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 37010 $PACKER_VCC_NET
.sym 37014 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 37019 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 37021 $PACKER_VCC_NET
.sym 37022 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 37025 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 37027 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 37032 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 37033 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 37034 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 37035 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 37067 clk_pxl$SB_IO_OUT
.sym 37082 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 37085 startdisplay_SB_DFFESS_Q_E
.sym 37097 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 37113 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 37115 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 37116 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 37117 $PACKER_VCC_NET
.sym 37119 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 37122 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 37124 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 37125 $PACKER_VCC_NET
.sym 37127 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 37135 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 37142 $nextpnr_ICESTORM_LC_132$O
.sym 37145 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 37148 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 37150 $PACKER_VCC_NET
.sym 37151 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 37154 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 37156 $PACKER_VCC_NET
.sym 37157 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 37160 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 37162 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 37166 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 37168 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 37172 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 37174 $PACKER_VCC_NET
.sym 37175 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 37178 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 37180 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 37181 $PACKER_VCC_NET
.sym 37184 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 37187 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 37193 VSYNC1$SB_IO_OUT
.sym 37210 valid1_SB_LUT4_I3_O
.sym 37228 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 37257 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 37265 $nextpnr_ICESTORM_LC_133$I3
.sym 37267 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 37275 $nextpnr_ICESTORM_LC_133$I3
.sym 37331 $PACKER_VCC_NET
.sym 37851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 37853 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 37858 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 37964 ballvga.inverty
.sym 37972 col[1]
.sym 37973 row[6]
.sym 37976 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 37978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 37980 row[7]
.sym 37983 col[9]
.sym 37993 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 37996 $PACKER_VCC_NET
.sym 37999 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38004 $PACKER_VCC_NET
.sym 38005 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 38006 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 38007 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 38014 row[6]
.sym 38015 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 38016 row[7]
.sym 38021 $nextpnr_ICESTORM_LC_103$O
.sym 38023 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38027 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 38029 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 38033 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 38035 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 38036 $PACKER_VCC_NET
.sym 38037 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 38039 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 38041 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 38042 $PACKER_VCC_NET
.sym 38043 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 38045 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 38047 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 38048 $PACKER_VCC_NET
.sym 38049 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 38051 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 38053 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 38055 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 38057 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 38060 row[6]
.sym 38061 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 38063 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 38065 row[7]
.sym 38066 $PACKER_VCC_NET
.sym 38067 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 38100 col[4]
.sym 38101 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38107 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 38126 row[8]
.sym 38132 row[9]
.sym 38142 $PACKER_VCC_NET
.sym 38144 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 38146 row[8]
.sym 38148 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 38150 $nextpnr_ICESTORM_LC_104$I3
.sym 38152 row[9]
.sym 38153 $PACKER_VCC_NET
.sym 38154 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 38160 $nextpnr_ICESTORM_LC_104$I3
.sym 38198 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 38199 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 38200 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 38201 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 38204 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 38219 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 38223 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[4]
.sym 38225 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[5]
.sym 38229 col[8]
.sym 38235 col[1]
.sym 38242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 38248 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 38250 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 38252 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 38254 $PACKER_VCC_NET
.sym 38255 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 38258 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 38259 col[3]
.sym 38260 col[4]
.sym 38261 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38263 col[7]
.sym 38264 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 38265 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 38266 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38267 $nextpnr_ICESTORM_LC_83$O
.sym 38269 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 38273 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 38275 col[1]
.sym 38276 $PACKER_VCC_NET
.sym 38279 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 38281 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38282 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 38287 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 38288 col[3]
.sym 38291 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 38293 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 38294 col[4]
.sym 38297 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 38299 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 38300 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 38303 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 38305 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 38306 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 38309 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 38311 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 38312 col[7]
.sym 38317 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 38318 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 38319 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 38320 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 38321 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 38322 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[8]
.sym 38323 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[9]
.sym 38324 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0[0]
.sym 38329 col[1]
.sym 38340 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 38341 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 38344 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38345 col[3]
.sym 38346 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38348 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 38352 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38353 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 38363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[10]
.sym 38365 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[11]
.sym 38370 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[8]
.sym 38387 col[8]
.sym 38388 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[9]
.sym 38389 col[9]
.sym 38390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 38392 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[8]
.sym 38393 col[8]
.sym 38396 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[9]
.sym 38398 col[9]
.sym 38399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[9]
.sym 38402 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]
.sym 38404 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[10]
.sym 38408 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]
.sym 38411 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[11]
.sym 38414 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]
.sym 38416 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38420 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]
.sym 38423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38426 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]
.sym 38428 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38432 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]
.sym 38435 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[4]
.sym 38443 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[5]
.sym 38444 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 38445 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[7]
.sym 38446 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[8]
.sym 38447 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[9]
.sym 38453 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 38454 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 38455 row[9]
.sym 38464 col[1]
.sym 38466 col[7]
.sym 38467 col[7]
.sym 38468 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 38469 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 38470 col[7]
.sym 38471 row[7]
.sym 38472 row[6]
.sym 38473 col[8]
.sym 38475 col[9]
.sym 38476 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]
.sym 38483 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38488 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0[0]
.sym 38489 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 38503 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[0]
.sym 38505 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[10]
.sym 38506 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[11]
.sym 38507 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38510 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 38512 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38513 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 38515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]
.sym 38522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38525 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]
.sym 38527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38531 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 38534 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 38539 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 38540 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[0]
.sym 38541 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 38544 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[10]
.sym 38550 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0[0]
.sym 38552 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38553 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[11]
.sym 38563 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[10]
.sym 38564 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[11]
.sym 38565 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 38566 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 38575 $PACKER_VCC_NET
.sym 38584 $PACKER_VCC_NET
.sym 38585 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38587 row[9]
.sym 38589 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[0]
.sym 38592 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38594 col[9]
.sym 38595 col[8]
.sym 38596 col[4]
.sym 38597 row[8]
.sym 38605 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 38606 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 38607 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 38608 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 38610 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 38611 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38615 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 38617 col[3]
.sym 38618 col[9]
.sym 38619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38621 col[8]
.sym 38623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 38626 col[7]
.sym 38627 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 38629 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 38634 col[4]
.sym 38636 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 38638 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38639 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38642 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[1]
.sym 38644 col[3]
.sym 38645 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 38648 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 38650 col[4]
.sym 38651 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 38654 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 38656 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 38657 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 38660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[4]
.sym 38662 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 38663 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 38666 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[5]
.sym 38668 col[7]
.sym 38669 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 38672 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[6]
.sym 38674 col[8]
.sym 38675 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 38678 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 38680 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 38681 col[9]
.sym 38699 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 38703 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 38707 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38709 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 38715 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 38718 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 38719 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 38722 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 38755 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 38756 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 38757 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 38759 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[8]
.sym 38761 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 38765 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[9]
.sym 38767 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 38771 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[10]
.sym 38773 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 38777 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[11]
.sym 38780 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 38783 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[12]
.sym 38785 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 38789 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[13]
.sym 38792 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 38795 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[14]
.sym 38797 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 38801 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[15]
.sym 38804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 38811 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 38820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 38827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 38828 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 38832 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 38833 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 38835 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 38836 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 38837 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 38839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38841 col[3]
.sym 38842 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38844 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 38845 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[15]
.sym 38853 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38855 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 38858 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 38861 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 38879 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 38882 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[16]
.sym 38884 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 38888 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 38891 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 38895 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 38896 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 38898 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 38919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 38920 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38942 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 38947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 38950 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 38951 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 38955 row[9]
.sym 38956 col[1]
.sym 38958 col[7]
.sym 38959 col[9]
.sym 38960 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 38961 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 38963 row[7]
.sym 38964 row[6]
.sym 38965 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 38966 col[7]
.sym 39057 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 39062 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 39066 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 39073 $PACKER_VCC_NET
.sym 39078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 39079 col[8]
.sym 39080 col[4]
.sym 39081 col[9]
.sym 39082 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39083 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 39084 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39085 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[0]
.sym 39086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 39088 row[8]
.sym 39090 row[9]
.sym 39097 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 39100 col[3]
.sym 39102 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 39103 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 39108 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 39109 col[1]
.sym 39111 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 39115 col[4]
.sym 39117 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 39119 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 39121 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39122 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 39123 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 39126 col[7]
.sym 39127 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 39128 $nextpnr_ICESTORM_LC_85$O
.sym 39130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 39134 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 39136 col[1]
.sym 39137 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 39140 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 39142 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 39143 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 39146 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 39148 col[3]
.sym 39149 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 39152 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 39154 col[4]
.sym 39155 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 39158 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 39160 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 39161 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 39164 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 39166 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 39167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39170 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 39172 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 39173 col[7]
.sym 39180 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 39181 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 39182 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 39183 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 39184 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 39185 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 39188 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 39191 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 39196 col[3]
.sym 39197 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39200 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 39201 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 39202 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 39207 ballvga:39_SB_LUT4_I3_O[0]
.sym 39214 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 39229 col[9]
.sym 39236 col[8]
.sym 39239 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 39241 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 39248 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 39250 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 39251 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 39253 col[8]
.sym 39254 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 39257 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[9]
.sym 39259 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 39260 col[9]
.sym 39263 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[10]
.sym 39266 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 39269 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[11]
.sym 39271 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 39275 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[12]
.sym 39278 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 39281 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[13]
.sym 39283 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 39287 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[14]
.sym 39290 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 39293 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[15]
.sym 39295 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 39302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[3]
.sym 39314 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39316 row[7]
.sym 39318 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 39320 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39322 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 39324 row[6]
.sym 39326 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39327 right_SB_LUT4_I1_O[1]
.sym 39328 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 39332 col[3]
.sym 39334 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39335 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39336 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 39337 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[15]
.sym 39349 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 39374 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[16]
.sym 39376 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 39380 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[17]
.sym 39383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 39386 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[18]
.sym 39388 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 39392 $nextpnr_ICESTORM_LC_86$I3
.sym 39395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 39402 $nextpnr_ICESTORM_LC_86$I3
.sym 39426 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[0]
.sym 39427 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 39434 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 39437 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 39438 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 39440 HSYNC1_SB_DFFE_Q_E
.sym 39445 row[7]
.sym 39447 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39448 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39449 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39450 col[7]
.sym 39451 col[9]
.sym 39452 col[1]
.sym 39453 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 39454 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39456 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 39457 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 39458 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 39484 col[3]
.sym 39485 col[1]
.sym 39486 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 39487 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39488 col[7]
.sym 39491 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 39493 col[4]
.sym 39496 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 39498 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 39500 col[1]
.sym 39506 col[4]
.sym 39518 col[3]
.sym 39524 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39528 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 39535 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 39540 col[7]
.sym 39548 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 39549 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 39550 col[3]
.sym 39551 col[4]
.sym 39552 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 39553 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39554 col[7]
.sym 39560 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39561 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39563 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 39564 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 39566 row[6]
.sym 39568 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39569 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 39570 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39572 col[4]
.sym 39573 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 39574 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39575 col[8]
.sym 39576 row[9]
.sym 39577 col[9]
.sym 39578 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 39580 row[8]
.sym 39581 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[0]
.sym 39582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 39591 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 39593 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39595 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39597 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 39599 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39600 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 39602 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39603 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39609 $PACKER_VCC_NET
.sym 39617 $PACKER_VCC_NET
.sym 39620 $nextpnr_ICESTORM_LC_46$O
.sym 39623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39626 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 39629 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 39632 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 39634 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 39638 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 39640 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 39644 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 39646 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 39653 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 39656 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 39658 $PACKER_VCC_NET
.sym 39659 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39662 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 39664 $PACKER_VCC_NET
.sym 39665 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39670 col[8]
.sym 39671 col[9]
.sym 39673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[0]
.sym 39674 VSYNC1_SB_DFFE_Q_E
.sym 39675 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 39676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 39680 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 39682 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39684 row[7]
.sym 39685 col[3]
.sym 39687 col[7]
.sym 39689 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39690 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 39692 row[6]
.sym 39693 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 39694 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 39695 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 39696 col[3]
.sym 39698 col[4]
.sym 39699 ballvga:39_SB_LUT4_I3_O[0]
.sym 39700 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 39702 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39703 col[8]
.sym 39704 col[7]
.sym 39705 col[9]
.sym 39706 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 39715 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39717 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39718 col[7]
.sym 39720 row[6]
.sym 39721 col[1]
.sym 39722 row[7]
.sym 39724 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 39728 col[9]
.sym 39729 VSYNC1_SB_DFFE_Q_E
.sym 39735 col[8]
.sym 39737 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 39742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 39743 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 39746 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39752 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 39753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 39756 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 39757 col[1]
.sym 39771 col[9]
.sym 39775 row[6]
.sym 39777 row[7]
.sym 39780 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39783 col[7]
.sym 39786 col[8]
.sym 39790 VSYNC1_SB_DFFE_Q_E
.sym 39791 clk_pxl$SB_IO_OUT
.sym 39792 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 39811 col[1]
.sym 39812 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[7]
.sym 39813 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 39814 col[9]
.sym 39815 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39817 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 39818 col[1]
.sym 39820 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39821 VSYNC1_SB_DFFE_Q_E
.sym 39822 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39823 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39825 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 39826 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 39828 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39834 row[6]
.sym 39835 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 39836 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39837 row[7]
.sym 39838 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39839 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 39840 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 39844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 39846 row[9]
.sym 39848 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 39850 row[8]
.sym 39853 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 39858 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 39863 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 39867 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39868 row[7]
.sym 39869 row[6]
.sym 39870 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 39891 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 39892 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 39894 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 39897 row[9]
.sym 39898 row[8]
.sym 39899 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 39903 row[8]
.sym 39904 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 39905 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39906 row[9]
.sym 39909 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 39910 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39911 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 39912 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 39916 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 39917 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 39920 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 39926 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 39928 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 39929 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 39930 row[7]
.sym 39935 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39937 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 39938 $PACKER_VCC_NET
.sym 39941 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39945 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39946 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 39947 col[8]
.sym 39948 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 39963 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 39965 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 39972 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 39974 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 40002 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 40003 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 40004 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 40005 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 40053 $PACKER_VCC_NET
.sym 40054 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 40058 $PACKER_VCC_NET
.sym 40059 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40063 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 40064 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 40065 col[4]
.sym 40066 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40069 row[9]
.sym 40070 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 40072 row[8]
.sym 40080 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40083 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 40086 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40088 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40090 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40096 $PACKER_VCC_NET
.sym 40098 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40101 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40104 $PACKER_VCC_NET
.sym 40107 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40112 $nextpnr_ICESTORM_LC_57$O
.sym 40114 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40118 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 40120 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40124 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 40126 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40127 $PACKER_VCC_NET
.sym 40130 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 40132 $PACKER_VCC_NET
.sym 40133 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 40136 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[4]
.sym 40139 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40142 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[5]
.sym 40144 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40145 $PACKER_VCC_NET
.sym 40148 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[6]
.sym 40150 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40154 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[7]
.sym 40156 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40157 $PACKER_VCC_NET
.sym 40163 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 40164 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 40165 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 40166 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40167 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40168 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40169 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 40175 col[1]
.sym 40184 $PACKER_VCC_NET
.sym 40187 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 40188 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 40190 col[4]
.sym 40191 ballvga:39_SB_LUT4_I3_O[0]
.sym 40192 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 40193 col[3]
.sym 40194 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40195 col[4]
.sym 40196 col[8]
.sym 40197 col[9]
.sym 40198 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[7]
.sym 40205 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40235 $nextpnr_ICESTORM_LC_58$I3
.sym 40238 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40245 $nextpnr_ICESTORM_LC_58$I3
.sym 40296 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40299 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40302 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 40303 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40304 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[7]
.sym 40308 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 40312 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 40313 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 40315 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40316 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40317 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 40318 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40319 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 40320 VSYNC1_SB_DFFE_Q_E
.sym 40326 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40329 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40331 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 40334 $PACKER_VCC_NET
.sym 40335 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40336 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40341 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40347 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 40351 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40353 $PACKER_VCC_NET
.sym 40358 $nextpnr_ICESTORM_LC_34$O
.sym 40360 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 40364 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[1]
.sym 40366 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40370 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[2]
.sym 40372 $PACKER_VCC_NET
.sym 40373 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40376 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[3]
.sym 40379 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[4]
.sym 40384 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 40385 $PACKER_VCC_NET
.sym 40388 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[5]
.sym 40390 $PACKER_VCC_NET
.sym 40391 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40394 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[6]
.sym 40397 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40400 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[7]
.sym 40402 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40403 $PACKER_VCC_NET
.sym 40408 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 40409 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 40411 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 40413 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40414 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 40418 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40421 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40422 $PACKER_VCC_NET
.sym 40435 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40438 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40440 col[8]
.sym 40443 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 40444 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[7]
.sym 40449 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40451 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40452 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 40457 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 40462 col[4]
.sym 40463 col[3]
.sym 40464 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 40465 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 40466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40467 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 40469 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 40470 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40476 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 40479 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 40481 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[8]
.sym 40484 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40487 $nextpnr_ICESTORM_LC_35$I3
.sym 40489 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40497 $nextpnr_ICESTORM_LC_35$I3
.sym 40500 col[3]
.sym 40501 col[4]
.sym 40502 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40503 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 40518 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 40519 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 40520 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 40521 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40524 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 40525 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 40526 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 40527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 40531 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 40532 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 40533 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40534 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 40535 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[2]
.sym 40536 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 40538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 40543 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 40544 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40547 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 40548 row[7]
.sym 40552 $PACKER_VCC_NET
.sym 40553 row[6]
.sym 40555 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 40556 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 40559 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40562 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 40563 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 40564 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40565 row[8]
.sym 40566 row[9]
.sym 40572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40575 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40576 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40584 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40586 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40595 $PACKER_VCC_NET
.sym 40597 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 40598 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40601 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40603 $PACKER_VCC_NET
.sym 40604 $nextpnr_ICESTORM_LC_138$O
.sym 40606 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40610 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 40612 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40616 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 40619 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40622 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 40624 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 40628 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 40630 $PACKER_VCC_NET
.sym 40631 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40634 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 40636 $PACKER_VCC_NET
.sym 40637 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40640 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 40642 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40643 $PACKER_VCC_NET
.sym 40646 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 40649 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40654 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 40655 startdisplay_SB_DFFESS_Q_3_D[2]
.sym 40656 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40657 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 40658 startdisplay_SB_DFFESS_Q_5_S
.sym 40659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 40660 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 40661 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 40666 $PACKER_VCC_NET
.sym 40667 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40671 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 40673 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 40675 $PACKER_VCC_NET
.sym 40679 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 40680 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 40682 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[2]
.sym 40683 ballvga:39_SB_LUT4_I3_O[0]
.sym 40686 col[3]
.sym 40690 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 40697 col[3]
.sym 40702 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 40704 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 40708 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40710 col[9]
.sym 40712 col[8]
.sym 40715 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 40716 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40717 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40721 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40723 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 40724 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 40726 $PACKER_VCC_NET
.sym 40727 $nextpnr_ICESTORM_LC_139$I3
.sym 40730 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40733 $nextpnr_ICESTORM_LC_139$COUT
.sym 40735 $PACKER_VCC_NET
.sym 40737 $nextpnr_ICESTORM_LC_139$I3
.sym 40740 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 40741 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40743 $nextpnr_ICESTORM_LC_139$COUT
.sym 40746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 40748 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 40749 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 40759 col[9]
.sym 40760 col[8]
.sym 40771 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 40772 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40773 col[3]
.sym 40778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40779 startdisplay[0]
.sym 40780 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 40781 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 40783 startdisplay_SB_DFFESS_Q_3_D[3]
.sym 40784 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 40789 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 40793 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 40795 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40797 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 40804 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 40806 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40812 VSYNC1_SB_DFFE_Q_E
.sym 40818 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 40822 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40825 $PACKER_VCC_NET
.sym 40827 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 40829 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40831 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40832 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40833 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40847 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 40850 $nextpnr_ICESTORM_LC_150$O
.sym 40853 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 40856 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 40858 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40859 $PACKER_VCC_NET
.sym 40862 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 40865 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40868 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 40870 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40871 $PACKER_VCC_NET
.sym 40874 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 40877 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40880 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 40883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40887 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 40889 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 40890 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 40901 rgb[0]$SB_IO_OUT
.sym 40906 valid1_SB_LUT4_I3_O
.sym 40907 rgb[1]$SB_IO_OUT
.sym 40916 $PACKER_VCC_NET
.sym 40942 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40950 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40951 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 40954 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40956 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40959 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 40964 $PACKER_VCC_NET
.sym 40969 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40971 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 40972 $PACKER_VCC_NET
.sym 40973 $nextpnr_ICESTORM_LC_94$O
.sym 40976 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40979 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 40981 $PACKER_VCC_NET
.sym 40982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40985 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 40987 $PACKER_VCC_NET
.sym 40988 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40991 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 40993 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 40997 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 40999 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 41000 $PACKER_VCC_NET
.sym 41003 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 41005 $PACKER_VCC_NET
.sym 41006 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 41009 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 41011 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 41012 $PACKER_VCC_NET
.sym 41015 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 41017 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 41018 $PACKER_VCC_NET
.sym 41037 rgb[5]$SB_IO_OUT
.sym 41038 $PACKER_GND_NET
.sym 41039 valid1
.sym 41044 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 41046 lives_display_SB_LUT4_I2_O[0]
.sym 41059 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 41072 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 41074 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 41082 VSYNC1_SB_DFFE_Q_E
.sym 41088 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 41093 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 41096 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 41098 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 41103 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 41104 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 41105 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 41106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 41143 VSYNC1_SB_DFFE_Q_E
.sym 41144 clk_pxl$SB_IO_OUT
.sym 41171 clk_12M$SB_IO_IN
.sym 41258 col[8]
.sym 41278 start$SB_IO_IN
.sym 41660 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[5]
.sym 41662 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[7]
.sym 41681 col[4]
.sym 41682 col[4]
.sym 41690 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 41691 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41803 col[8]
.sym 41808 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 41809 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 41811 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41814 col[3]
.sym 41824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 41826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 41827 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 41828 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 41833 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 41837 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41838 col[3]
.sym 41839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 41841 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 41842 col[4]
.sym 41844 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 41845 col[1]
.sym 41847 col[7]
.sym 41850 $PACKER_VCC_NET
.sym 41851 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41852 $nextpnr_ICESTORM_LC_79$O
.sym 41855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 41858 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[1]
.sym 41860 col[1]
.sym 41861 $PACKER_VCC_NET
.sym 41864 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 41866 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 41867 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 41870 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[3]
.sym 41872 col[3]
.sym 41873 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 41876 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[4]
.sym 41878 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41879 col[4]
.sym 41882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[5]
.sym 41884 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41885 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 41888 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[6]
.sym 41890 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 41891 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 41894 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[7]
.sym 41896 col[7]
.sym 41897 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 41928 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[3]
.sym 41931 $PACKER_VCC_NET
.sym 41933 col[7]
.sym 41934 col[9]
.sym 41936 $PACKER_VCC_NET
.sym 41937 col[7]
.sym 41938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[7]
.sym 41955 row[7]
.sym 41956 row[6]
.sym 41958 col[9]
.sym 41962 col[8]
.sym 41968 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 41970 row[8]
.sym 41975 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[8]
.sym 41977 col[8]
.sym 41978 row[6]
.sym 41981 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[9]
.sym 41983 col[9]
.sym 41984 row[7]
.sym 41987 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[10]
.sym 41990 row[8]
.sym 41993 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[11]
.sym 41995 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 41999 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[12]
.sym 42002 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42005 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[13]
.sym 42007 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[14]
.sym 42014 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[15]
.sym 42019 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42029 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 42050 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 42054 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 42061 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[15]
.sym 42068 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42088 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[3]
.sym 42094 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[4]
.sym 42096 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[5]
.sym 42098 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[16]
.sym 42101 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42104 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[17]
.sym 42106 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42110 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[18]
.sym 42113 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42116 $nextpnr_ICESTORM_LC_80$I3
.sym 42118 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42126 $nextpnr_ICESTORM_LC_80$I3
.sym 42130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[3]
.sym 42138 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[5]
.sym 42143 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[4]
.sym 42159 col[8]
.sym 42165 col[9]
.sym 42169 col[7]
.sym 42173 col[4]
.sym 42174 col[4]
.sym 42176 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[1]
.sym 42178 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 42181 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 42183 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 42191 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[4]
.sym 42192 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[5]
.sym 42193 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 42196 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[9]
.sym 42197 col[4]
.sym 42200 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[3]
.sym 42201 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 42202 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[7]
.sym 42203 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[8]
.sym 42204 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 42205 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 42206 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 42207 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 42212 col[9]
.sym 42215 col[7]
.sym 42216 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 42217 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 42218 col[3]
.sym 42219 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 42220 col[8]
.sym 42222 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 42223 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 42224 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 42225 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 42231 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 42234 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[4]
.sym 42235 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[5]
.sym 42236 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 42237 col[4]
.sym 42240 col[9]
.sym 42241 col[3]
.sym 42242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[9]
.sym 42243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[3]
.sym 42246 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[7]
.sym 42247 col[7]
.sym 42248 col[8]
.sym 42249 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[8]
.sym 42254 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[8]
.sym 42259 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[9]
.sym 42264 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 42265 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 42266 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 42267 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 42284 col[4]
.sym 42295 col[8]
.sym 42298 col[3]
.sym 42300 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 42301 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 42302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[0]
.sym 42303 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42314 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42319 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 42322 $PACKER_VCC_NET
.sym 42325 $PACKER_VCC_NET
.sym 42327 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42329 row[6]
.sym 42333 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 42337 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 42341 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 42342 row[7]
.sym 42344 $nextpnr_ICESTORM_LC_77$O
.sym 42347 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42352 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 42356 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 42358 $PACKER_VCC_NET
.sym 42359 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42360 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42362 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 42364 $PACKER_VCC_NET
.sym 42365 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 42366 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 42368 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 42370 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 42372 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 42374 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 42376 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 42377 $PACKER_VCC_NET
.sym 42378 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 42380 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 42382 row[6]
.sym 42384 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 42386 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 42388 $PACKER_VCC_NET
.sym 42389 row[7]
.sym 42390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 42396 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[17]
.sym 42400 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 42405 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 42417 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 42420 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[3]
.sym 42424 col[8]
.sym 42425 col[9]
.sym 42427 $PACKER_VCC_NET
.sym 42428 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 42429 col[7]
.sym 42430 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 42436 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[11]
.sym 42438 $PACKER_VCC_NET
.sym 42451 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[10]
.sym 42454 row[8]
.sym 42460 row[9]
.sym 42467 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 42469 row[8]
.sym 42471 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 42473 $nextpnr_ICESTORM_LC_78$I3
.sym 42475 row[9]
.sym 42476 $PACKER_VCC_NET
.sym 42477 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 42479 $nextpnr_ICESTORM_LC_78$COUT
.sym 42481 $PACKER_VCC_NET
.sym 42483 $nextpnr_ICESTORM_LC_78$I3
.sym 42486 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[11]
.sym 42487 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[10]
.sym 42489 $nextpnr_ICESTORM_LC_78$COUT
.sym 42533 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 42541 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[17]
.sym 42543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 42545 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 42546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 42559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 42563 $PACKER_VCC_NET
.sym 42575 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 42579 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42581 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42582 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42585 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 42586 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 42587 $PACKER_VCC_NET
.sym 42589 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 42590 $nextpnr_ICESTORM_LC_75$O
.sym 42592 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 42596 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 42599 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 42602 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 42604 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 42608 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 42610 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 42611 $PACKER_VCC_NET
.sym 42614 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 42617 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 42620 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 42622 $PACKER_VCC_NET
.sym 42623 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42626 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 42628 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42629 $PACKER_VCC_NET
.sym 42632 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 42635 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42651 VSYNC1_SB_DFFE_Q_E
.sym 42655 col[7]
.sym 42661 col[9]
.sym 42663 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 42665 col[4]
.sym 42667 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 42668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 42670 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 42671 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 42676 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 42682 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42689 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42697 $PACKER_VCC_NET
.sym 42713 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 42715 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42716 $PACKER_VCC_NET
.sym 42719 $nextpnr_ICESTORM_LC_76$I3
.sym 42722 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42729 $nextpnr_ICESTORM_LC_76$I3
.sym 42765 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 42767 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 42768 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 42782 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 42783 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 42786 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42787 col[8]
.sym 42790 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42794 col[3]
.sym 42795 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 42797 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 42798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[0]
.sym 42805 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 42808 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 42811 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42812 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42813 $PACKER_VCC_NET
.sym 42816 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42818 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 42827 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 42830 $PACKER_VCC_NET
.sym 42831 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 42836 $nextpnr_ICESTORM_LC_89$O
.sym 42838 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 42842 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[1]
.sym 42844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 42848 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[2]
.sym 42850 $PACKER_VCC_NET
.sym 42851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 42854 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[3]
.sym 42856 $PACKER_VCC_NET
.sym 42857 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 42860 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[4]
.sym 42862 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 42863 $PACKER_VCC_NET
.sym 42866 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[5]
.sym 42868 $PACKER_VCC_NET
.sym 42869 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42872 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[6]
.sym 42874 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42875 $PACKER_VCC_NET
.sym 42878 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[7]
.sym 42881 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42894 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 42897 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 42902 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 42904 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 42906 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 42911 $PACKER_VCC_NET
.sym 42912 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[3]
.sym 42915 col[8]
.sym 42916 col[7]
.sym 42917 col[9]
.sym 42919 $PACKER_VCC_NET
.sym 42920 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 42922 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[7]
.sym 42927 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 42935 $PACKER_VCC_NET
.sym 42940 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42955 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42957 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 42959 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[8]
.sym 42961 $PACKER_VCC_NET
.sym 42962 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42965 $nextpnr_ICESTORM_LC_90$I3
.sym 42968 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42975 $nextpnr_ICESTORM_LC_90$I3
.sym 43002 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 43003 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 43010 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 43017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 43020 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 43021 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43023 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 43025 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43031 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43033 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 43036 ballvga:39_SB_LUT4_I3_O[0]
.sym 43037 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 43038 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 43039 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 43044 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 43050 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 43052 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 43054 row[6]
.sym 43056 row[7]
.sym 43063 row[8]
.sym 43064 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 43065 row[9]
.sym 43071 $PACKER_VCC_NET
.sym 43082 $nextpnr_ICESTORM_LC_135$O
.sym 43084 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 43088 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 43090 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 43094 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 43096 $PACKER_VCC_NET
.sym 43097 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 43098 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 43100 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 43102 row[6]
.sym 43104 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 43106 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 43108 $PACKER_VCC_NET
.sym 43109 row[7]
.sym 43110 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 43112 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 43114 row[8]
.sym 43115 $PACKER_VCC_NET
.sym 43116 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 43118 $nextpnr_ICESTORM_LC_136$I3
.sym 43120 $PACKER_VCC_NET
.sym 43121 row[9]
.sym 43122 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 43128 $nextpnr_ICESTORM_LC_136$I3
.sym 43137 HSYNC1_SB_DFFE_Q_E
.sym 43143 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[0]
.sym 43144 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 43146 col[1]
.sym 43148 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 43149 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43150 row[6]
.sym 43152 row[7]
.sym 43153 col[9]
.sym 43156 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 43157 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 43158 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 43160 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 43162 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 43164 col[4]
.sym 43166 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 43180 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 43181 $PACKER_VCC_NET
.sym 43183 row[7]
.sym 43187 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 43189 $PACKER_VCC_NET
.sym 43194 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 43195 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43200 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43202 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 43203 row[6]
.sym 43205 $nextpnr_ICESTORM_LC_119$O
.sym 43208 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43211 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3[1]
.sym 43214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 43215 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43217 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3[2]
.sym 43219 $PACKER_VCC_NET
.sym 43220 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43223 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3[3]
.sym 43225 $PACKER_VCC_NET
.sym 43226 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 43229 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3[4]
.sym 43231 $PACKER_VCC_NET
.sym 43232 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 43235 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3[5]
.sym 43237 $PACKER_VCC_NET
.sym 43238 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 43241 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3[6]
.sym 43243 row[6]
.sym 43244 $PACKER_VCC_NET
.sym 43247 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3[7]
.sym 43249 $PACKER_VCC_NET
.sym 43250 row[7]
.sym 43257 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 43258 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 43259 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 43260 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 43261 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 43262 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 43265 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 43266 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 43269 row[9]
.sym 43271 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 43272 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43273 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43277 row[8]
.sym 43279 col[8]
.sym 43280 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43281 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43282 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 43283 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 43285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[0]
.sym 43287 VSYNC1_SB_DFFE_Q_E
.sym 43288 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 43290 col[3]
.sym 43291 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3[7]
.sym 43302 right_SB_LUT4_I1_O[1]
.sym 43307 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43309 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 43310 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43313 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 43321 row[9]
.sym 43322 $PACKER_VCC_NET
.sym 43323 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 43324 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 43325 row[8]
.sym 43328 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I3[8]
.sym 43330 $PACKER_VCC_NET
.sym 43331 row[8]
.sym 43334 right_SB_LUT4_I1_O_SB_LUT4_I0_I1[3]
.sym 43336 row[9]
.sym 43341 right_SB_LUT4_I1_O[1]
.sym 43342 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 43343 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 43344 right_SB_LUT4_I1_O_SB_LUT4_I0_I1[3]
.sym 43347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 43348 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43349 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43350 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 43378 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 43379 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 43380 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 43390 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 43395 col[3]
.sym 43396 col[7]
.sym 43398 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 43400 col[8]
.sym 43401 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43402 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43403 $PACKER_VCC_NET
.sym 43404 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 43405 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 43406 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 43407 col[8]
.sym 43408 col[7]
.sym 43409 col[9]
.sym 43410 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 43411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 43425 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43428 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 43429 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 43430 col[3]
.sym 43432 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 43434 col[7]
.sym 43437 col[1]
.sym 43439 col[4]
.sym 43440 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 43446 VSYNC1_SB_DFFE_Q_E
.sym 43451 $nextpnr_ICESTORM_LC_186$O
.sym 43454 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 43457 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 43459 col[1]
.sym 43461 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 43463 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 43465 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 43467 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 43469 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 43471 col[3]
.sym 43473 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 43475 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 43478 col[4]
.sym 43479 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 43481 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 43484 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 43485 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 43487 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 43490 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43491 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 43493 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 43495 col[7]
.sym 43497 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 43498 VSYNC1_SB_DFFE_Q_E
.sym 43499 clk_pxl$SB_IO_OUT
.sym 43500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 43514 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 43515 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 43517 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 43521 col[3]
.sym 43523 col[4]
.sym 43524 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 43525 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 43526 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 43528 ballvga:39_SB_LUT4_I3_O[0]
.sym 43529 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 43530 col[4]
.sym 43532 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 43533 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43534 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 43536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 43537 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 43542 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[7]
.sym 43543 col[9]
.sym 43544 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 43546 col[4]
.sym 43547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 43548 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 43551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 43552 col[1]
.sym 43553 col[3]
.sym 43555 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 43556 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 43562 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 43565 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 43566 col[8]
.sym 43569 VSYNC1_SB_DFFE_Q_E
.sym 43571 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 43572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 43574 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 43576 col[8]
.sym 43578 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 43583 col[9]
.sym 43584 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 43593 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 43594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 43595 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 43596 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 43599 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[7]
.sym 43600 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 43601 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 43605 col[8]
.sym 43606 col[4]
.sym 43607 col[9]
.sym 43608 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 43611 col[3]
.sym 43612 col[1]
.sym 43613 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 43614 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 43621 VSYNC1_SB_DFFE_Q_E
.sym 43622 clk_pxl$SB_IO_OUT
.sym 43623 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 43625 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 43626 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43636 col[8]
.sym 43640 col[9]
.sym 43642 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 43648 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 43649 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 43650 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 43651 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 43652 col[4]
.sym 43656 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 43665 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43668 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 43669 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 43670 $PACKER_VCC_NET
.sym 43674 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43676 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43678 $PACKER_VCC_NET
.sym 43683 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43689 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43690 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 43697 $nextpnr_ICESTORM_LC_5$O
.sym 43700 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 43703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 43705 $PACKER_VCC_NET
.sym 43706 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 43709 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43712 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 43715 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 43717 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43721 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 43723 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 43729 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43730 $PACKER_VCC_NET
.sym 43733 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 43735 $PACKER_VCC_NET
.sym 43736 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43739 $nextpnr_ICESTORM_LC_6$I3
.sym 43741 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 43754 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 43771 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43775 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 43777 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 43778 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43780 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 43781 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 43782 col[3]
.sym 43783 $nextpnr_ICESTORM_LC_6$I3
.sym 43788 $PACKER_VCC_NET
.sym 43794 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 43796 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 43799 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 43802 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 43809 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 43816 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43817 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 43820 $nextpnr_ICESTORM_LC_6$COUT
.sym 43823 $PACKER_VCC_NET
.sym 43824 $nextpnr_ICESTORM_LC_6$I3
.sym 43827 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 43828 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 43829 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 43830 $nextpnr_ICESTORM_LC_6$COUT
.sym 43845 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 43846 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 43847 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 43848 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43872 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 43873 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 43874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 43875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 43876 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 43877 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 43884 col[9]
.sym 43889 col[7]
.sym 43894 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43895 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 43897 col[9]
.sym 43898 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 43899 col[8]
.sym 43900 col[7]
.sym 43901 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 43902 $PACKER_VCC_NET
.sym 43904 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 43915 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43916 $PACKER_VCC_NET
.sym 43919 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43920 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 43921 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43922 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 43923 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43929 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 43934 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 43943 $nextpnr_ICESTORM_LC_92$O
.sym 43945 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 43949 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1]
.sym 43951 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 43955 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 43958 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 43961 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 43963 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 43964 $PACKER_VCC_NET
.sym 43967 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[4]
.sym 43969 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43973 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[5]
.sym 43976 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43979 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[6]
.sym 43981 $PACKER_VCC_NET
.sym 43982 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43985 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[7]
.sym 43988 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43993 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43994 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 43996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 43997 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43998 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 44000 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 44005 col[1]
.sym 44017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 44021 ballvga:39_SB_LUT4_I3_O[0]
.sym 44022 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44023 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 44024 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 44026 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 44027 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44029 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[7]
.sym 44034 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[7]
.sym 44035 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[8]
.sym 44036 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 44041 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44043 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 44045 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 44048 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44050 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 44052 col[3]
.sym 44053 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 44057 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]
.sym 44058 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 44059 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 44060 col[7]
.sym 44061 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44062 $PACKER_VCC_NET
.sym 44066 $nextpnr_ICESTORM_LC_93$I3
.sym 44069 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 44072 $nextpnr_ICESTORM_LC_93$COUT
.sym 44075 $PACKER_VCC_NET
.sym 44076 $nextpnr_ICESTORM_LC_93$I3
.sym 44080 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 44082 $nextpnr_ICESTORM_LC_93$COUT
.sym 44085 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44086 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 44087 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 44088 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 44091 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 44097 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]
.sym 44098 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[7]
.sym 44099 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[8]
.sym 44100 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 44103 col[3]
.sym 44104 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44105 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 44106 col[7]
.sym 44111 col[7]
.sym 44112 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44142 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 44143 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 44147 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 44149 col[4]
.sym 44151 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 44160 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 44164 $PACKER_VCC_NET
.sym 44166 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 44169 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 44171 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 44172 $PACKER_VCC_NET
.sym 44173 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 44174 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 44175 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 44185 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 44189 $nextpnr_ICESTORM_LC_19$O
.sym 44191 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 44195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[1]
.sym 44198 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 44201 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]
.sym 44203 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 44207 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[3]
.sym 44209 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 44213 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[4]
.sym 44215 $PACKER_VCC_NET
.sym 44216 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 44219 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[5]
.sym 44221 $PACKER_VCC_NET
.sym 44222 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 44225 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[6]
.sym 44227 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 44231 $nextpnr_ICESTORM_LC_20$I3
.sym 44233 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 44240 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 44241 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 44255 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 44263 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 44266 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 44267 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 44268 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 44271 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44275 $nextpnr_ICESTORM_LC_20$I3
.sym 44282 col[9]
.sym 44283 col[8]
.sym 44284 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44285 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 44286 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 44290 $PACKER_VCC_NET
.sym 44293 row[6]
.sym 44294 row[7]
.sym 44295 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44299 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44302 row[8]
.sym 44303 row[9]
.sym 44310 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 44312 $nextpnr_ICESTORM_LC_20$COUT
.sym 44314 $PACKER_VCC_NET
.sym 44316 $nextpnr_ICESTORM_LC_20$I3
.sym 44320 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 44321 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 44322 $nextpnr_ICESTORM_LC_20$COUT
.sym 44331 row[7]
.sym 44332 row[8]
.sym 44333 row[9]
.sym 44334 row[6]
.sym 44345 col[8]
.sym 44346 col[9]
.sym 44349 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44350 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44351 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44352 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 44362 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 44363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 44364 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 44365 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44366 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 44367 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 44368 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 44369 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 44376 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 44387 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 44388 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 44391 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 44394 $PACKER_VCC_NET
.sym 44395 startdisplay_SB_DFFESS_Q_E
.sym 44403 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 44404 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 44406 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44407 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[2]
.sym 44408 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 44409 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 44410 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 44411 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 44412 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44414 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 44415 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44416 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 44419 col[4]
.sym 44421 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 44422 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[0]
.sym 44423 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 44429 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 44432 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 44433 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 44434 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 44436 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 44438 col[4]
.sym 44442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 44443 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 44444 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 44445 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 44448 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 44449 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44450 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 44451 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 44454 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 44455 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 44456 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44457 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 44460 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 44461 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 44462 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 44466 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 44469 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 44478 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 44479 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[2]
.sym 44480 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[0]
.sym 44485 startdisplay[4]
.sym 44486 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 44487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 44488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 44489 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 44490 startdisplay[5]
.sym 44491 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 44492 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 44509 ballvga:39_SB_LUT4_I3_O[0]
.sym 44512 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 44514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 44516 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 44518 startdisplay[4]
.sym 44527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 44528 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44529 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 44532 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 44533 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 44535 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 44536 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 44537 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 44545 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 44551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 44552 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 44553 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 44559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 44560 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 44561 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 44562 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 44566 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 44567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 44568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 44572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 44573 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 44577 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 44580 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 44583 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 44586 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 44589 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 44591 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 44596 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 44598 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 44601 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 44602 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 44603 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 44604 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44608 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 44609 startdisplay[3]
.sym 44611 startdisplay_SB_DFFESS_Q_1_D[2]
.sym 44612 startdisplay_SB_DFFESS_Q_E
.sym 44613 lives_display_SB_LUT4_I2_O[2]
.sym 44649 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 44650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44654 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 44655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 44657 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[2]
.sym 44658 startdisplay_SB_DFFESS_Q_3_D[2]
.sym 44660 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 44661 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 44663 startdisplay_SB_DFFESS_Q_3_D[3]
.sym 44667 startdisplay_SB_DFFESS_Q_E
.sym 44675 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44678 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 44680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 44689 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 44691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 44697 startdisplay_SB_DFFESS_Q_3_D[3]
.sym 44700 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[2]
.sym 44701 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 44702 startdisplay_SB_DFFESS_Q_3_D[3]
.sym 44703 startdisplay_SB_DFFESS_Q_3_D[2]
.sym 44708 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 44709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 44718 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 44719 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 44720 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 44721 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 44724 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44726 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44728 startdisplay_SB_DFFESS_Q_E
.sym 44729 clk_pxl$SB_IO_OUT
.sym 44730 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 44731 rgb[4]$SB_IO_OUT
.sym 44732 rgb[5]$SB_IO_OUT
.sym 44733 rgb[2]$SB_IO_OUT
.sym 44734 rgb[3]$SB_IO_OUT
.sym 44747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44754 $PACKER_VCC_NET
.sym 44759 valid1_SB_LUT4_I3_O
.sym 44761 rgb[1]$SB_IO_OUT
.sym 44774 startdisplay[0]
.sym 44776 ballvga:39_SB_LUT4_I3_O[0]
.sym 44779 valid1
.sym 44782 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 44783 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 44792 valid1_SB_LUT4_I3_O
.sym 44811 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 44812 ballvga:39_SB_LUT4_I3_O[0]
.sym 44814 startdisplay[0]
.sym 44842 valid1
.sym 44848 ballvga:39_SB_LUT4_I3_O[0]
.sym 44849 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 44850 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 44852 clk_pxl$SB_IO_OUT
.sym 44853 valid1_SB_LUT4_I3_O
.sym 44870 rgb[0]$SB_IO_OUT
.sym 44872 clk_12M$SB_IO_IN
.sym 45021 clk_12M$SB_IO_IN
.sym 45043 clk_12M$SB_IO_IN
.sym 45390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 45489 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[6]
.sym 45522 row[8]
.sym 45554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 45556 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 45586 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 45598 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 45612 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 45613 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 45614 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 45615 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 45616 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 45617 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 45637 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 45638 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 45639 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 45643 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 45644 col[1]
.sym 45651 col[1]
.sym 45652 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 45653 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[6]
.sym 45654 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 45656 col[4]
.sym 45657 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 45662 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 45663 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[5]
.sym 45665 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[7]
.sym 45666 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 45668 $PACKER_VCC_NET
.sym 45677 col[3]
.sym 45678 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[4]
.sym 45679 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 45682 col[7]
.sym 45683 $nextpnr_ICESTORM_LC_50$O
.sym 45685 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 45689 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[1]
.sym 45691 col[1]
.sym 45692 $PACKER_VCC_NET
.sym 45695 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[2]
.sym 45697 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 45698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 45701 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[3]
.sym 45703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 45704 col[3]
.sym 45707 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[4]
.sym 45709 col[4]
.sym 45710 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[4]
.sym 45713 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[5]
.sym 45715 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 45716 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[5]
.sym 45719 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[6]
.sym 45721 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 45722 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[6]
.sym 45725 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[7]
.sym 45727 col[7]
.sym 45728 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[7]
.sym 45733 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 45734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 45735 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 45736 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[4]
.sym 45737 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[9]
.sym 45738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[11]
.sym 45739 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[10]
.sym 45740 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[8]
.sym 45756 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 45759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 45763 row[6]
.sym 45765 row[7]
.sym 45769 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[7]
.sym 45778 col[8]
.sym 45791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 45795 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[11]
.sym 45796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[10]
.sym 45797 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[8]
.sym 45799 col[9]
.sym 45802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[9]
.sym 45806 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[8]
.sym 45808 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[8]
.sym 45809 col[8]
.sym 45812 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[9]
.sym 45814 col[9]
.sym 45815 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[9]
.sym 45818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[10]
.sym 45821 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[10]
.sym 45824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[11]
.sym 45827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[11]
.sym 45830 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[12]
.sym 45832 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 45836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[13]
.sym 45839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 45842 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[14]
.sym 45844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 45848 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[15]
.sym 45851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 45858 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 45861 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 45873 col[4]
.sym 45882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 45887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 45888 $PACKER_VCC_NET
.sym 45889 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 45892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[15]
.sym 45898 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 45903 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[0]
.sym 45921 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[1]
.sym 45929 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[16]
.sym 45931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 45935 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[17]
.sym 45938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 45941 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[18]
.sym 45943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 45947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[2]
.sym 45950 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 45955 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[1]
.sym 45956 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[0]
.sym 45957 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[2]
.sym 45979 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 45980 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 45981 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 45982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 45984 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 45986 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 45997 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 45999 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[0]
.sym 46003 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46006 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 46008 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 46009 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 46012 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46013 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46014 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 46022 col[7]
.sym 46034 col[9]
.sym 46036 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 46037 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 46038 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 46039 col[4]
.sym 46040 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 46041 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 46042 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 46043 col[3]
.sym 46046 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46047 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 46048 col[8]
.sym 46049 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 46051 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 46052 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 46054 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 46055 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 46058 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1]
.sym 46060 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 46061 col[3]
.sym 46064 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[2]
.sym 46066 col[4]
.sym 46067 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 46070 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[3]
.sym 46072 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 46073 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46076 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[4]
.sym 46078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 46079 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 46082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[5]
.sym 46084 col[7]
.sym 46085 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 46088 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[6]
.sym 46090 col[8]
.sym 46091 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 46094 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[7]
.sym 46096 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 46097 col[9]
.sym 46103 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 46104 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 46105 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 46106 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 46107 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 46108 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 46109 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 46116 col[7]
.sym 46120 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46122 col[9]
.sym 46123 col[8]
.sym 46124 $PACKER_VCC_NET
.sym 46126 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 46128 col[1]
.sym 46129 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 46131 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 46136 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 46138 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[7]
.sym 46160 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 46167 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 46169 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 46175 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[8]
.sym 46177 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 46181 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[9]
.sym 46184 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 46187 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[10]
.sym 46189 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 46193 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[11]
.sym 46196 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 46199 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[12]
.sym 46201 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 46205 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[13]
.sym 46208 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 46211 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[14]
.sym 46213 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 46217 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[15]
.sym 46220 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 46225 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 46226 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 46227 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 46230 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 46252 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46254 row[6]
.sym 46256 row[7]
.sym 46259 HSYNC1_SB_DFFE_Q_E
.sym 46261 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[15]
.sym 46278 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46284 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 46288 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 46298 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[16]
.sym 46301 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 46304 $nextpnr_ICESTORM_LC_26$I3
.sym 46306 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 46314 $nextpnr_ICESTORM_LC_26$I3
.sym 46337 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 46338 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 46351 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 46352 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 46353 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 46354 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 46355 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 46367 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[1]
.sym 46374 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 46375 $PACKER_VCC_NET
.sym 46376 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 46378 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46380 $PACKER_VCC_NET
.sym 46392 col[3]
.sym 46395 col[8]
.sym 46396 col[7]
.sym 46397 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 46400 col[9]
.sym 46403 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 46405 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 46407 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46409 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 46410 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 46415 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 46416 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 46417 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 46418 col[4]
.sym 46419 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 46420 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 46421 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[0]
.sym 46423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 46424 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 46427 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[1]
.sym 46429 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 46430 col[3]
.sym 46433 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[2]
.sym 46435 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 46436 col[4]
.sym 46439 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[3]
.sym 46441 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 46445 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[4]
.sym 46447 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 46448 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 46451 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[5]
.sym 46453 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 46454 col[7]
.sym 46457 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[6]
.sym 46459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 46460 col[8]
.sym 46463 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[7]
.sym 46465 col[9]
.sym 46466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 46471 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 46472 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 46478 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 46486 col[3]
.sym 46491 col[8]
.sym 46493 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 46495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 46496 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46498 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 46500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 46501 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46502 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 46504 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46506 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46507 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[7]
.sym 46527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 46529 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 46536 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 46544 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[8]
.sym 46547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 46550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[9]
.sym 46553 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 46556 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[10]
.sym 46558 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 46562 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[11]
.sym 46565 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 46568 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[12]
.sym 46570 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 46574 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[13]
.sym 46577 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 46580 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[14]
.sym 46582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 46586 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[15]
.sym 46589 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 46600 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 46618 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 46620 col[1]
.sym 46622 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46623 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46624 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 46625 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 46626 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 46627 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 46628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 46629 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 46630 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[15]
.sym 46636 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 46637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 46638 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 46639 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 46642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 46643 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 46644 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[17]
.sym 46646 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 46649 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 46650 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46667 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[16]
.sym 46669 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 46673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[17]
.sym 46676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 46680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[17]
.sym 46681 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 46683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[17]
.sym 46692 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46693 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 46694 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 46698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 46699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 46700 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 46701 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 46717 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46718 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 46719 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 46721 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46722 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46723 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 46730 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 46737 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 46741 row[6]
.sym 46742 row[8]
.sym 46743 row[7]
.sym 46744 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 46745 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 46747 HSYNC1_SB_DFFE_Q_E
.sym 46748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46749 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 46750 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46751 HSYNC1_SB_DFFE_Q_E
.sym 46752 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 46772 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 46774 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46775 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 46776 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 46779 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46780 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 46782 $PACKER_VCC_NET
.sym 46783 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46785 $PACKER_VCC_NET
.sym 46786 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46790 $nextpnr_ICESTORM_LC_167$O
.sym 46792 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 46796 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 46798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 46802 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 46804 $PACKER_VCC_NET
.sym 46805 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 46808 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 46810 $PACKER_VCC_NET
.sym 46811 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 46814 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 46816 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46820 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 46822 $PACKER_VCC_NET
.sym 46823 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46826 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 46829 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46832 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 46834 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46835 $PACKER_VCC_NET
.sym 46842 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46843 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 46844 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 46845 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 46846 row[6]
.sym 46847 row[7]
.sym 46853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 46859 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46861 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 46863 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 46864 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 46865 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 46867 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 46868 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46870 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46871 $PACKER_VCC_NET
.sym 46872 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 46874 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 46876 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 46903 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46913 $nextpnr_ICESTORM_LC_168$I3
.sym 46916 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46923 $nextpnr_ICESTORM_LC_168$I3
.sym 46963 row[8]
.sym 46964 row[9]
.sym 46967 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 46969 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46978 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 46986 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46987 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46988 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46989 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 46990 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46991 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 46992 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46993 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 46994 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46995 row[6]
.sym 46996 row[8]
.sym 46997 row[7]
.sym 46998 row[9]
.sym 47010 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47011 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 47012 $PACKER_VCC_NET
.sym 47020 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47026 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47028 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47030 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47036 $nextpnr_ICESTORM_LC_12$O
.sym 47038 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47042 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 47045 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47048 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 47051 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47054 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 47056 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47057 $PACKER_VCC_NET
.sym 47060 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 47062 $PACKER_VCC_NET
.sym 47063 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47069 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 47070 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 47096 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 47098 $PACKER_VCC_NET
.sym 47099 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47107 row[9]
.sym 47112 col[1]
.sym 47114 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 47116 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 47118 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47120 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47131 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 47134 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 47136 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 47139 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 47140 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47142 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47144 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 47148 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47150 $PACKER_VCC_NET
.sym 47156 $PACKER_VCC_NET
.sym 47159 $nextpnr_ICESTORM_LC_176$O
.sym 47162 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 47165 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 47168 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 47171 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 47173 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 47175 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 47177 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 47179 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 47180 $PACKER_VCC_NET
.sym 47181 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 47183 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 47185 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 47186 $PACKER_VCC_NET
.sym 47187 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 47189 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 47191 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47192 $PACKER_VCC_NET
.sym 47193 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 47195 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 47198 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47199 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 47201 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 47203 $PACKER_VCC_NET
.sym 47204 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47205 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 47219 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 47221 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 47225 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 47227 col[4]
.sym 47233 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 47234 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 47236 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 47237 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 47238 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47240 row[7]
.sym 47241 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 47243 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 47245 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 47262 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47265 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47274 $PACKER_VCC_NET
.sym 47282 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 47284 $PACKER_VCC_NET
.sym 47285 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47286 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 47288 $nextpnr_ICESTORM_LC_177$I3
.sym 47291 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47292 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 47298 $nextpnr_ICESTORM_LC_177$I3
.sym 47335 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 47353 col[7]
.sym 47356 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 47357 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 47358 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 47359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 47360 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 47363 $PACKER_VCC_NET
.sym 47365 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47367 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47374 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47378 $PACKER_VCC_NET
.sym 47379 $PACKER_VCC_NET
.sym 47386 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 47389 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47392 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47393 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 47394 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 47398 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47401 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 47405 $nextpnr_ICESTORM_LC_22$O
.sym 47407 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 47411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 47413 $PACKER_VCC_NET
.sym 47414 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 47417 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47420 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 47423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 47425 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 47426 $PACKER_VCC_NET
.sym 47429 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 47431 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47432 $PACKER_VCC_NET
.sym 47435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 47437 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47438 $PACKER_VCC_NET
.sym 47441 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 47443 $PACKER_VCC_NET
.sym 47444 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47447 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 47450 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47467 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47479 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47480 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 47482 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 47483 col[4]
.sym 47484 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47485 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 47486 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 47487 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47489 col[7]
.sym 47490 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 47498 $PACKER_VCC_NET
.sym 47500 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47506 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 47514 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 47528 $nextpnr_ICESTORM_LC_23$I3
.sym 47531 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47534 $nextpnr_ICESTORM_LC_23$COUT
.sym 47536 $PACKER_VCC_NET
.sym 47538 $nextpnr_ICESTORM_LC_23$I3
.sym 47542 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 47543 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 47544 $nextpnr_ICESTORM_LC_23$COUT
.sym 47579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 47584 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47589 startdisplay_SB_DFFESS_Q_E
.sym 47594 $PACKER_VCC_NET
.sym 47598 col[9]
.sym 47602 col[8]
.sym 47603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 47604 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 47605 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47608 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 47610 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47612 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 47613 col[9]
.sym 47621 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 47623 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 47627 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 47628 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 47629 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47635 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47637 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47640 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47644 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47645 $PACKER_VCC_NET
.sym 47648 $PACKER_VCC_NET
.sym 47651 $nextpnr_ICESTORM_LC_39$O
.sym 47654 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 47657 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47659 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 47661 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 47663 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 47665 $PACKER_VCC_NET
.sym 47666 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47669 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 47671 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47675 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 47677 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47681 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 47683 $PACKER_VCC_NET
.sym 47684 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47687 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 47690 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47695 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 47696 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 47697 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 47721 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 47725 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 47726 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 47727 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 47728 row[7]
.sym 47729 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 47731 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47734 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 47743 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 47750 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47753 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 47759 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47760 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47765 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47766 $PACKER_VCC_NET
.sym 47767 $PACKER_VCC_NET
.sym 47770 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47774 $nextpnr_ICESTORM_LC_66$O
.sym 47777 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 47780 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 47783 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 47786 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47788 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47790 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 47792 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 47794 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47795 $PACKER_VCC_NET
.sym 47796 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 47800 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47801 $PACKER_VCC_NET
.sym 47802 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 47804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 47806 $PACKER_VCC_NET
.sym 47807 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47808 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 47810 $nextpnr_ICESTORM_LC_67$I3
.sym 47812 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47814 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 47816 $nextpnr_ICESTORM_LC_67$COUT
.sym 47818 $PACKER_VCC_NET
.sym 47820 $nextpnr_ICESTORM_LC_67$I3
.sym 47849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 47851 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 47855 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 47857 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 47860 $nextpnr_ICESTORM_LC_67$COUT
.sym 47871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 47872 col[9]
.sym 47874 col[8]
.sym 47875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 47876 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 47877 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 47878 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 47879 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47884 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 47885 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47889 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 47892 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47893 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 47894 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47899 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 47900 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 47901 $nextpnr_ICESTORM_LC_67$COUT
.sym 47906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 47910 col[8]
.sym 47911 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 47912 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 47913 col[9]
.sym 47916 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 47917 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47918 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47919 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47922 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 47928 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 47929 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 47930 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 47931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47934 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 47942 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 47950 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 47951 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47954 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 47973 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47975 col[4]
.sym 47976 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47979 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47981 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 47982 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47989 $PACKER_VCC_NET
.sym 47990 $PACKER_VCC_NET
.sym 47995 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47996 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 47997 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 47999 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 48003 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 48015 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 48016 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 48017 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 48020 $nextpnr_ICESTORM_LC_51$O
.sym 48022 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 48026 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 48028 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 48029 $PACKER_VCC_NET
.sym 48032 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 48034 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 48035 $PACKER_VCC_NET
.sym 48038 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 48040 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 48041 $PACKER_VCC_NET
.sym 48044 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[4]
.sym 48046 $PACKER_VCC_NET
.sym 48047 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 48050 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[5]
.sym 48052 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 48056 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[6]
.sym 48058 $PACKER_VCC_NET
.sym 48059 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 48062 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[7]
.sym 48064 $PACKER_VCC_NET
.sym 48065 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 48086 $PACKER_VCC_NET
.sym 48093 $PACKER_VCC_NET
.sym 48096 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 48098 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 48100 lives_display_SB_LUT4_I1_O[2]
.sym 48104 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48106 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[7]
.sym 48128 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 48134 $PACKER_VCC_NET
.sym 48136 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 48140 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 48142 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 48143 $nextpnr_ICESTORM_LC_52$I3
.sym 48146 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 48149 $nextpnr_ICESTORM_LC_52$COUT
.sym 48152 $PACKER_VCC_NET
.sym 48153 $nextpnr_ICESTORM_LC_52$I3
.sym 48156 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 48157 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 48158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 48159 $nextpnr_ICESTORM_LC_52$COUT
.sym 48199 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 48200 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 48207 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 48218 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 48219 ballvga.invertx
.sym 48220 row[7]
.sym 48221 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 48224 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 48225 startdisplay_SB_DFFESS_Q_E
.sym 48226 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 48228 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 48234 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 48235 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48236 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48237 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 48240 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 48242 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 48243 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 48244 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 48246 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48248 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48249 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 48253 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 48254 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 48255 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 48256 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 48259 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 48264 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 48267 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 48268 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48269 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 48270 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 48273 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 48275 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 48276 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 48279 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48280 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 48281 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 48282 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48285 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 48286 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 48287 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 48288 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 48292 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48294 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 48297 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 48298 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 48299 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 48300 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 48305 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 48306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 48310 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 48311 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48312 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 48321 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 48330 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 48342 startdisplay[5]
.sym 48347 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 48348 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 48357 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 48359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 48361 startdisplay_SB_DFFESS_Q_5_S
.sym 48362 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 48363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 48364 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 48365 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 48366 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 48367 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 48368 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 48370 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 48371 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 48372 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 48374 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 48375 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 48376 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48377 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48378 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 48379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 48380 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 48381 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 48383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 48384 startdisplay_SB_DFFESS_Q_E
.sym 48385 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48386 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 48388 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 48390 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 48391 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 48392 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48393 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48398 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 48399 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 48402 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 48403 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 48404 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 48408 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 48410 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48411 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 48414 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 48415 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 48416 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 48417 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 48420 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 48421 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 48422 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48426 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 48427 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 48428 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 48429 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48432 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 48433 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 48434 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 48435 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 48436 startdisplay_SB_DFFESS_Q_E
.sym 48437 clk_pxl$SB_IO_OUT
.sym 48438 startdisplay_SB_DFFESS_Q_5_S
.sym 48442 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 48453 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48468 rgb[4]$SB_IO_OUT
.sym 48472 rgb[2]$SB_IO_OUT
.sym 48481 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 48482 startdisplay_SB_DFFESS_Q_E
.sym 48483 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 48486 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 48489 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 48490 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 48491 startdisplay_SB_DFFESS_Q_1_D[2]
.sym 48492 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48493 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 48494 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 48495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48500 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 48503 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 48504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 48507 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 48511 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 48514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 48515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 48516 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 48519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 48520 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 48522 startdisplay_SB_DFFESS_Q_1_D[2]
.sym 48531 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 48532 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 48533 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 48534 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 48537 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48538 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48539 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 48540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 48546 startdisplay_SB_DFFESS_Q_1_D[2]
.sym 48559 startdisplay_SB_DFFESS_Q_E
.sym 48560 clk_pxl$SB_IO_OUT
.sym 48561 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 48569 $PACKER_GND_NET
.sym 48577 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 48578 startdisplay_SB_DFFESS_Q_E
.sym 48582 $PACKER_VCC_NET
.sym 48592 lives_display_SB_LUT4_I1_O[2]
.sym 48603 startdisplay[4]
.sym 48604 ballvga:39_SB_LUT4_I3_O[0]
.sym 48612 startdisplay[3]
.sym 48614 startdisplay[5]
.sym 48616 lives_display_SB_LUT4_I2_O[2]
.sym 48618 lives_display_SB_LUT4_I1_O[2]
.sym 48620 lives_display_SB_LUT4_I2_O[0]
.sym 48632 valid1_SB_LUT4_I3_O
.sym 48636 startdisplay[4]
.sym 48637 ballvga:39_SB_LUT4_I3_O[0]
.sym 48638 lives_display_SB_LUT4_I1_O[2]
.sym 48639 lives_display_SB_LUT4_I2_O[0]
.sym 48642 lives_display_SB_LUT4_I2_O[0]
.sym 48643 startdisplay[5]
.sym 48644 ballvga:39_SB_LUT4_I3_O[0]
.sym 48645 lives_display_SB_LUT4_I1_O[2]
.sym 48648 lives_display_SB_LUT4_I2_O[2]
.sym 48649 ballvga:39_SB_LUT4_I3_O[0]
.sym 48650 lives_display_SB_LUT4_I1_O[2]
.sym 48651 lives_display_SB_LUT4_I2_O[0]
.sym 48654 ballvga:39_SB_LUT4_I3_O[0]
.sym 48655 lives_display_SB_LUT4_I1_O[2]
.sym 48656 lives_display_SB_LUT4_I2_O[0]
.sym 48657 startdisplay[3]
.sym 48683 clk_pxl$SB_IO_OUT
.sym 48684 valid1_SB_LUT4_I3_O
.sym 48702 $PACKER_GND_NET
.sym 48711 ballvga.invertx
.sym 48712 rgb[3]$SB_IO_OUT
.sym 48824 VSYNC1$SB_IO_OUT
.sym 48879 rgb[1]$SB_IO_OUT
.sym 48882 start$SB_IO_IN
.sym 48900 start$SB_IO_IN
.sym 49093 ballvga.inverty
.sym 49328 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 49370 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 49406 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 49448 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 49452 row[8]
.sym 49469 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 49470 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49483 $PACKER_VCC_NET
.sym 49490 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49491 $PACKER_VCC_NET
.sym 49496 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 49500 row[6]
.sym 49502 row[7]
.sym 49508 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 49510 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49511 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 49513 row[8]
.sym 49514 $nextpnr_ICESTORM_LC_64$O
.sym 49516 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 49520 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 49523 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49526 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 49528 $PACKER_VCC_NET
.sym 49529 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 49530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 49532 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 49534 $PACKER_VCC_NET
.sym 49535 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 49536 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 49538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 49540 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49541 $PACKER_VCC_NET
.sym 49542 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 49544 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 49546 row[6]
.sym 49547 $PACKER_VCC_NET
.sym 49548 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 49550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 49553 row[7]
.sym 49554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 49556 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 49558 row[8]
.sym 49559 $PACKER_VCC_NET
.sym 49560 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 49565 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 49567 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 49569 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 49571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 49572 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49574 row[9]
.sym 49575 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49584 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 49587 $PACKER_VCC_NET
.sym 49591 row[9]
.sym 49595 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.sym 49600 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 49607 row[9]
.sym 49610 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 49619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 49620 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 49624 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 49629 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 49633 $PACKER_VCC_NET
.sym 49637 $nextpnr_ICESTORM_LC_65$I3
.sym 49639 $PACKER_VCC_NET
.sym 49640 row[9]
.sym 49641 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 49643 $nextpnr_ICESTORM_LC_65$COUT
.sym 49646 $PACKER_VCC_NET
.sym 49647 $nextpnr_ICESTORM_LC_65$I3
.sym 49651 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 49652 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 49653 $nextpnr_ICESTORM_LC_65$COUT
.sym 49658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 49663 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 49668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 49676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 49680 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 49687 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 49698 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 49719 row[6]
.sym 49722 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 49733 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 49737 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 49741 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 49742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 49751 col[3]
.sym 49755 col[9]
.sym 49758 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 49774 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 49775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 49776 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 49791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 49792 col[9]
.sym 49793 col[3]
.sym 49794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 49811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 49816 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 49817 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 49820 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 49834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 49837 col[3]
.sym 49839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 49841 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 49852 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 49853 col[8]
.sym 49856 $PACKER_VCC_NET
.sym 49857 row[7]
.sym 49858 col[7]
.sym 49859 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 49860 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 49861 col[3]
.sym 49862 col[9]
.sym 49863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 49866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 49868 col[4]
.sym 49869 row[9]
.sym 49871 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49873 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 49874 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 49875 row[8]
.sym 49876 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 49878 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 49879 row[6]
.sym 49880 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49881 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 49882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 49884 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 49885 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 49886 col[8]
.sym 49887 row[6]
.sym 49890 col[3]
.sym 49891 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49892 col[7]
.sym 49893 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 49896 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 49897 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 49898 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 49899 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 49902 row[8]
.sym 49903 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49904 col[4]
.sym 49905 row[9]
.sym 49915 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 49916 $PACKER_VCC_NET
.sym 49917 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 49926 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 49927 row[7]
.sym 49928 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 49929 col[9]
.sym 49933 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 49934 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 49935 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 49936 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 49937 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 49938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 49939 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 49940 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 49953 row[7]
.sym 49958 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 49959 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 49962 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 49966 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49967 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 49975 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 49978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 49979 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 49986 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 49988 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49989 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 49992 $PACKER_VCC_NET
.sym 49994 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 49996 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 50000 $PACKER_VCC_NET
.sym 50006 $nextpnr_ICESTORM_LC_184$O
.sym 50009 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 50012 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 50014 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 50015 $PACKER_VCC_NET
.sym 50016 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 50018 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 50021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 50022 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 50024 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 50027 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 50028 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 50030 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 50033 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 50034 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 50036 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 50038 $PACKER_VCC_NET
.sym 50039 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50040 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 50042 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 50044 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50046 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 50048 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 50051 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50052 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 50058 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 50059 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 50060 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 50061 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 50062 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 50063 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 50067 row[6]
.sym 50069 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 50082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.sym 50084 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 50086 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50088 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 50090 row[9]
.sym 50092 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 50103 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 50104 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50112 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50117 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 50124 HSYNC1_SB_DFFE_Q_E
.sym 50128 $PACKER_VCC_NET
.sym 50129 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 50131 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50132 $PACKER_VCC_NET
.sym 50133 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 50135 $nextpnr_ICESTORM_LC_185$I3
.sym 50137 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50139 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 50145 $nextpnr_ICESTORM_LC_185$I3
.sym 50163 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 50176 HSYNC1_SB_DFFE_Q_E
.sym 50177 clk_pxl$SB_IO_OUT
.sym 50178 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 50179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 50180 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 50181 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 50182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 50183 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 50184 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 50185 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 50186 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.sym 50189 row[7]
.sym 50191 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50200 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50203 row[6]
.sym 50204 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 50206 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 50210 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50214 $PACKER_VCC_NET
.sym 50221 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 50223 row[7]
.sym 50226 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 50229 row[6]
.sym 50231 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 50235 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 50237 $PACKER_VCC_NET
.sym 50239 row[8]
.sym 50240 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50245 $PACKER_VCC_NET
.sym 50246 $PACKER_VCC_NET
.sym 50252 $nextpnr_ICESTORM_LC_32$O
.sym 50255 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 50258 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 50260 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50264 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 50266 $PACKER_VCC_NET
.sym 50267 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 50268 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 50270 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 50273 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 50274 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 50276 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 50278 $PACKER_VCC_NET
.sym 50279 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 50280 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 50282 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 50284 row[6]
.sym 50285 $PACKER_VCC_NET
.sym 50286 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 50288 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 50290 row[7]
.sym 50292 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 50294 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 50296 $PACKER_VCC_NET
.sym 50297 row[8]
.sym 50298 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 50315 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 50319 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 50322 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 50326 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 50327 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 50328 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 50329 col[3]
.sym 50330 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50331 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 50332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 50334 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50336 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50338 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 50353 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50354 HSYNC1_SB_DFFE_Q_E
.sym 50366 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 50369 row[9]
.sym 50372 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 50374 $PACKER_VCC_NET
.sym 50375 $nextpnr_ICESTORM_LC_33$I3
.sym 50377 row[9]
.sym 50378 $PACKER_VCC_NET
.sym 50379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 50385 $nextpnr_ICESTORM_LC_33$I3
.sym 50418 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 50420 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50422 HSYNC1_SB_DFFE_Q_E
.sym 50423 clk_pxl$SB_IO_OUT
.sym 50424 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 50425 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 50436 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 50437 row[8]
.sym 50440 HSYNC1_SB_DFFE_Q_E
.sym 50445 row[6]
.sym 50450 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 50453 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50454 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50455 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 50456 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 50457 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 50458 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 50459 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 50460 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 50473 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 50538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 50572 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 50573 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 50574 row[9]
.sym 50575 row[7]
.sym 50576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 50580 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50581 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 50582 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50583 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 50592 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 50594 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 50595 row[6]
.sym 50596 row[7]
.sym 50599 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50601 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 50625 row[7]
.sym 50630 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 50635 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 50648 row[6]
.sym 50654 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 50659 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50673 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2[9]
.sym 50674 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50681 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 50683 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50685 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50687 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 50689 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 50693 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50695 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 50696 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 50697 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 50698 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50699 row[6]
.sym 50700 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50701 row[7]
.sym 50702 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50703 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50704 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 50705 $PACKER_VCC_NET
.sym 50706 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 50714 HSYNC1_SB_DFFE_Q_E
.sym 50715 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 50716 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 50720 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50723 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 50730 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50732 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 50734 row[6]
.sym 50741 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 50743 row[7]
.sym 50744 $nextpnr_ICESTORM_LC_134$O
.sym 50746 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50750 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 50753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 50756 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 50759 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50760 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 50762 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 50764 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 50766 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 50768 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 50771 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 50772 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 50774 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 50776 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 50778 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 50780 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 50783 row[6]
.sym 50784 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 50786 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 50788 row[7]
.sym 50790 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 50791 HSYNC1_SB_DFFE_Q_E
.sym 50792 clk_pxl$SB_IO_OUT
.sym 50793 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 50804 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 50809 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 50819 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 50821 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 50822 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50823 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 50824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 50825 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 50826 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 50827 row[6]
.sym 50828 col[3]
.sym 50829 row[7]
.sym 50830 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 50836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 50843 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 50846 HSYNC1_SB_DFFE_Q_E
.sym 50852 row[9]
.sym 50855 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 50859 row[8]
.sym 50867 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 50869 row[8]
.sym 50871 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 50874 row[9]
.sym 50877 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 50893 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 50895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 50905 row[9]
.sym 50914 HSYNC1_SB_DFFE_Q_E
.sym 50915 clk_pxl$SB_IO_OUT
.sym 50916 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 50919 HSYNC1$SB_IO_OUT
.sym 50928 row[8]
.sym 50929 row[8]
.sym 50933 row[9]
.sym 50942 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 50946 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50947 col[9]
.sym 50948 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 50949 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 50950 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50951 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 50952 col[1]
.sym 50959 col[4]
.sym 50962 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 50963 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 50968 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 50969 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 50970 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 50971 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 50972 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 50973 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 50974 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 50975 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 50976 col[1]
.sym 50978 col[7]
.sym 50982 col[8]
.sym 50985 col[3]
.sym 50986 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 50990 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 50992 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 50993 col[1]
.sym 50996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 50998 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 50999 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 51002 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 51004 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 51005 col[3]
.sym 51008 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 51010 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 51011 col[4]
.sym 51014 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[4]
.sym 51016 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 51017 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 51020 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[5]
.sym 51022 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 51023 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 51026 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[6]
.sym 51028 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 51029 col[7]
.sym 51032 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[7]
.sym 51034 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 51035 col[8]
.sym 51050 row[9]
.sym 51064 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 51067 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51068 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51069 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 51070 HSYNC1_SB_DFFE_Q_E
.sym 51073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 51074 row[9]
.sym 51075 row[7]
.sym 51076 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[7]
.sym 51081 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 51083 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 51090 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 51107 col[9]
.sym 51113 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[8]
.sym 51115 col[9]
.sym 51116 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 51119 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[9]
.sym 51121 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 51125 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[10]
.sym 51128 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 51131 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[11]
.sym 51133 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 51137 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[12]
.sym 51140 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 51143 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[13]
.sym 51145 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 51149 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[14]
.sym 51152 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 51155 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[15]
.sym 51157 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 51174 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51187 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51188 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 51189 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 51190 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51192 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51193 row[7]
.sym 51194 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 51195 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51196 row[6]
.sym 51197 $PACKER_VCC_NET
.sym 51199 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[15]
.sym 51204 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 51218 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 51222 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 51232 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 51236 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[16]
.sym 51239 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 51242 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[17]
.sym 51244 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 51248 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 51251 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 51255 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 51256 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 51257 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 51258 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 51287 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 51296 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51308 VSYNC1_SB_DFFE_Q_E
.sym 51311 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51312 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 51313 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 51314 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 51315 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 51317 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 51318 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 51319 row[6]
.sym 51320 col[3]
.sym 51321 row[7]
.sym 51328 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 51331 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 51332 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51334 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51336 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 51337 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51339 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51340 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 51342 $PACKER_VCC_NET
.sym 51357 $PACKER_VCC_NET
.sym 51359 $nextpnr_ICESTORM_LC_37$O
.sym 51361 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 51365 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 51367 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 51368 $PACKER_VCC_NET
.sym 51371 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 51373 $PACKER_VCC_NET
.sym 51374 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 51377 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3[3]
.sym 51379 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 51380 $PACKER_VCC_NET
.sym 51383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3[4]
.sym 51385 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51389 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3[5]
.sym 51392 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3[6]
.sym 51397 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51401 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3[7]
.sym 51403 $PACKER_VCC_NET
.sym 51404 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51416 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 51429 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 51434 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51438 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51439 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 51440 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 51441 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 51442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 51445 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3[7]
.sym 51451 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 51459 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 51482 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3[8]
.sym 51485 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51490 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 51492 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3[8]
.sym 51520 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 51548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 51556 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51557 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 51559 row[9]
.sym 51566 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 51575 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 51576 col[7]
.sym 51578 col[4]
.sym 51579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51582 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51583 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 51585 col[8]
.sym 51586 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 51587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 51589 col[1]
.sym 51590 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 51592 col[3]
.sym 51593 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 51597 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51598 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 51604 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 51605 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51607 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51608 col[1]
.sym 51611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 51613 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 51614 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 51617 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 51619 col[3]
.sym 51620 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51623 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51625 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 51626 col[4]
.sym 51629 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 51631 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 51632 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51635 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 51637 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 51638 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 51641 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 51643 col[7]
.sym 51644 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 51647 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 51649 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 51650 col[8]
.sym 51656 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51679 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51680 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51681 row[7]
.sym 51682 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 51683 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51684 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 51685 $PACKER_VCC_NET
.sym 51686 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 51687 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51688 row[6]
.sym 51690 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51691 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 51698 col[9]
.sym 51702 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 51708 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 51727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 51728 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 51730 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 51731 col[9]
.sym 51734 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 51736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 51740 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 51743 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 51746 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 51748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 51752 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 51755 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 51758 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 51760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 51764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 51767 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 51770 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 51772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 51804 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 51805 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 51806 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 51807 row[6]
.sym 51808 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51809 col[1]
.sym 51810 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 51811 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 51812 col[3]
.sym 51813 row[7]
.sym 51814 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 51825 col[1]
.sym 51826 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 51834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 51836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 51838 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 51840 col[4]
.sym 51843 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51845 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 51848 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 51850 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 51851 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 51853 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 51857 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 51860 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 51863 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 51865 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 51870 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 51871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 51872 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 51873 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 51876 col[1]
.sym 51877 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51894 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 51895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 51896 col[4]
.sym 51897 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 51901 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 51903 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 51904 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 51905 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 51906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 51907 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 51922 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 51925 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51926 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 51929 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 51930 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51932 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 51933 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 52026 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 52027 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 52028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 52029 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 52030 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 52031 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 52048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 52049 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 52052 row[9]
.sym 52057 $PACKER_VCC_NET
.sym 52066 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 52068 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 52072 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 52073 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 52075 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 52083 $PACKER_VCC_NET
.sym 52085 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 52086 $PACKER_VCC_NET
.sym 52090 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 52091 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 52094 $PACKER_VCC_NET
.sym 52097 $nextpnr_ICESTORM_LC_115$O
.sym 52099 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 52103 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[1]
.sym 52105 $PACKER_VCC_NET
.sym 52106 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 52109 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[2]
.sym 52111 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 52112 $PACKER_VCC_NET
.sym 52115 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[3]
.sym 52117 $PACKER_VCC_NET
.sym 52118 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 52121 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[4]
.sym 52123 $PACKER_VCC_NET
.sym 52124 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 52127 $nextpnr_ICESTORM_LC_116$I3
.sym 52130 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 52133 $nextpnr_ICESTORM_LC_116$COUT
.sym 52136 $PACKER_VCC_NET
.sym 52137 $nextpnr_ICESTORM_LC_116$I3
.sym 52140 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 52141 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 52143 $nextpnr_ICESTORM_LC_116$COUT
.sym 52147 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 52148 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 52149 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 52150 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 52151 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 52152 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 52153 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 52154 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 52193 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 52197 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 52201 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 52203 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 52205 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 52211 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 52213 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 52217 $PACKER_VCC_NET
.sym 52218 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 52220 $nextpnr_ICESTORM_LC_102$O
.sym 52223 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 52226 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 52228 $PACKER_VCC_NET
.sym 52229 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 52232 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 52235 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 52238 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3[3]
.sym 52240 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 52244 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3[4]
.sym 52246 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 52251 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 52252 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 52253 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 52254 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3[4]
.sym 52289 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 52314 $PACKER_VCC_NET
.sym 52321 row[7]
.sym 52327 row[8]
.sym 52329 row[9]
.sym 52343 $nextpnr_ICESTORM_LC_42$O
.sym 52345 row[7]
.sym 52349 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 52351 row[8]
.sym 52352 $PACKER_VCC_NET
.sym 52355 $nextpnr_ICESTORM_LC_43$I3
.sym 52358 row[9]
.sym 52365 $nextpnr_ICESTORM_LC_43$I3
.sym 52405 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 52649 rgb[4]$SB_IO_OUT
.sym 52657 rgb[2]$SB_IO_OUT
.sym 52658 $PACKER_VCC_NET
.sym 52670 rgb[5]$SB_IO_OUT
.sym 52683 ballvga.invertx
.sym 52687 rgb[3]$SB_IO_OUT
.sym 52700 rgb[3]$SB_IO_OUT
.sym 52707 ballvga.invertx
.sym 52713 ballvga.inverty
.sym 52730 ballvga.inverty
.sym 52741 clk_pxl$SB_IO_OUT
.sym 53160 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 53183 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 53301 col[8]
.sym 53302 col[7]
.sym 53315 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 53325 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 53328 col[7]
.sym 53343 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 53388 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 53389 col[7]
.sym 53390 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 53391 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 53439 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 53445 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53446 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 53451 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 53453 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 53457 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 53459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 53461 col[8]
.sym 53463 col[4]
.sym 53467 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 53477 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 53478 col[8]
.sym 53489 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 53490 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53499 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 53500 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 53501 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 53502 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 53513 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 53514 col[4]
.sym 53550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 53564 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 53565 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 53569 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 53570 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.sym 53592 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 53593 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 53594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.sym 53595 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 53665 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 53666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 53667 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 53668 col[3]
.sym 53671 col[4]
.sym 53684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 53687 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 53689 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 53699 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 53702 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 53707 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 53712 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 53721 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 53724 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 53751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 53752 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 53753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 53754 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 53759 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 53777 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 53778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 53788 col[9]
.sym 53789 col[1]
.sym 53792 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 53793 col[8]
.sym 53796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 53806 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 53807 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 53808 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 53809 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 53810 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 53812 col[3]
.sym 53814 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 53820 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 53826 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53831 col[4]
.sym 53841 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 53846 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 53852 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 53859 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 53862 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 53868 col[3]
.sym 53869 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 53870 col[4]
.sym 53871 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 53875 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53880 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 53883 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 53891 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[1]
.sym 53892 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 53893 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 53894 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 53928 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 53930 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 53932 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 53933 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 53934 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 53939 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 53941 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 53942 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 53951 $PACKER_VCC_NET
.sym 53960 $nextpnr_ICESTORM_LC_174$O
.sym 53962 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 53966 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 53968 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 53969 $PACKER_VCC_NET
.sym 53972 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 53975 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 53976 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 53978 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 53980 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 53982 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 53984 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 53986 $PACKER_VCC_NET
.sym 53987 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 53988 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 53990 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 53992 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 53993 $PACKER_VCC_NET
.sym 53994 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 53996 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 53999 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54000 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 54002 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 54005 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54006 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 54022 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 54026 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54027 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 54028 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54042 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 54046 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 54053 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54057 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 54058 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 54061 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 54063 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 54064 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 54065 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 54068 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 54069 col[9]
.sym 54070 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 54073 col[8]
.sym 54075 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54076 col[4]
.sym 54077 $PACKER_VCC_NET
.sym 54080 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 54081 col[7]
.sym 54083 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 54085 $PACKER_VCC_NET
.sym 54086 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54087 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 54089 $nextpnr_ICESTORM_LC_175$I3
.sym 54092 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54093 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 54095 $nextpnr_ICESTORM_LC_175$COUT
.sym 54097 $PACKER_VCC_NET
.sym 54099 $nextpnr_ICESTORM_LC_175$I3
.sym 54102 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 54103 col[9]
.sym 54104 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 54105 $nextpnr_ICESTORM_LC_175$COUT
.sym 54109 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 54110 col[8]
.sym 54114 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 54115 col[4]
.sym 54116 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 54117 col[9]
.sym 54121 col[7]
.sym 54122 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 54126 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 54127 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 54128 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 54129 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 54158 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 54162 col[4]
.sym 54163 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54164 col[3]
.sym 54166 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 54177 row[9]
.sym 54181 $PACKER_VCC_NET
.sym 54184 row[7]
.sym 54185 row[6]
.sym 54187 row[8]
.sym 54190 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54192 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 54202 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 54204 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 54206 $nextpnr_ICESTORM_LC_1$O
.sym 54209 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54212 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 54214 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 54215 $PACKER_VCC_NET
.sym 54218 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 54220 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 54224 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 54227 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 54230 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 54233 row[6]
.sym 54236 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 54239 row[7]
.sym 54242 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 54244 $PACKER_VCC_NET
.sym 54245 row[8]
.sym 54248 $nextpnr_ICESTORM_LC_2$I3
.sym 54251 row[9]
.sym 54272 row[7]
.sym 54273 row[9]
.sym 54280 col[9]
.sym 54285 col[1]
.sym 54289 col[8]
.sym 54292 $nextpnr_ICESTORM_LC_2$I3
.sym 54333 $nextpnr_ICESTORM_LC_2$I3
.sym 54414 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54420 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54421 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 54422 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 54424 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54433 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54434 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 54439 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 54442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 54450 $PACKER_VCC_NET
.sym 54452 $nextpnr_ICESTORM_LC_68$O
.sym 54454 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 54458 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1]
.sym 54460 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 54464 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2[2]
.sym 54466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 54470 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2[3]
.sym 54472 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 54473 $PACKER_VCC_NET
.sym 54476 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2[4]
.sym 54478 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 54482 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2[5]
.sym 54484 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54488 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2[6]
.sym 54490 $PACKER_VCC_NET
.sym 54491 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54494 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2[7]
.sym 54496 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54497 $PACKER_VCC_NET
.sym 54504 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54512 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 54538 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2[7]
.sym 54559 row[8]
.sym 54570 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54573 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54575 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2[8]
.sym 54578 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54581 $nextpnr_ICESTORM_LC_69$I3
.sym 54584 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54591 $nextpnr_ICESTORM_LC_69$I3
.sym 54595 row[8]
.sym 54649 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54651 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54652 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54653 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54654 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 54655 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54656 col[3]
.sym 54658 col[4]
.sym 54660 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 54670 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54672 $PACKER_VCC_NET
.sym 54680 $PACKER_VCC_NET
.sym 54681 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 54685 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 54686 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 54689 row[7]
.sym 54692 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54695 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 54696 row[6]
.sym 54698 $nextpnr_ICESTORM_LC_4$O
.sym 54701 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54704 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 54706 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 54710 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 54712 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54713 $PACKER_VCC_NET
.sym 54716 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 54718 $PACKER_VCC_NET
.sym 54719 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 54722 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 54725 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 54728 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 54730 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 54731 $PACKER_VCC_NET
.sym 54734 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 54736 row[6]
.sym 54737 $PACKER_VCC_NET
.sym 54740 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 54743 row[7]
.sym 54773 col[8]
.sym 54781 col[9]
.sym 54784 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 54789 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 54792 $PACKER_VCC_NET
.sym 54805 row[8]
.sym 54807 HSYNC1_SB_DFFE_Q_E
.sym 54814 row[9]
.sym 54815 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 54821 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 54823 $PACKER_VCC_NET
.sym 54824 row[8]
.sym 54827 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 54829 row[9]
.sym 54834 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 54835 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 54837 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 54868 HSYNC1_SB_DFFE_Q_E
.sym 54869 clk_pxl$SB_IO_OUT
.sym 54886 $PACKER_VCC_NET
.sym 54896 HSYNC1$SB_IO_OUT
.sym 54902 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54903 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54904 row[8]
.sym 54994 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[7]
.sym 55007 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 55014 col[7]
.sym 55035 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 55036 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 55042 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55044 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 55046 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 55048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 55054 $PACKER_VCC_NET
.sym 55060 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55062 $PACKER_VCC_NET
.sym 55063 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55067 $nextpnr_ICESTORM_LC_38$O
.sym 55070 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 55073 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 55075 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 55076 $PACKER_VCC_NET
.sym 55079 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 55082 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 55085 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 55088 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 55091 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[4]
.sym 55093 $PACKER_VCC_NET
.sym 55094 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55097 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[5]
.sym 55099 $PACKER_VCC_NET
.sym 55100 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55103 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[6]
.sym 55105 $PACKER_VCC_NET
.sym 55106 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 55109 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[7]
.sym 55111 $PACKER_VCC_NET
.sym 55112 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55136 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[7]
.sym 55141 col[4]
.sym 55143 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55144 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55145 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55146 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 55147 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55148 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 55149 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 55150 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55151 col[3]
.sym 55152 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 55153 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[7]
.sym 55161 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 55167 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 55175 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55182 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55190 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[8]
.sym 55192 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55197 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 55198 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 55199 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55200 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[8]
.sym 55247 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[6]
.sym 55265 col[8]
.sym 55282 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 55304 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[6]
.sym 55356 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[6]
.sym 55358 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 55380 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 55381 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55382 $PACKER_VCC_NET
.sym 55386 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55390 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55391 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55396 row[8]
.sym 55409 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 55414 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 55415 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 55417 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 55418 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 55419 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55420 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55421 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55422 $PACKER_VCC_NET
.sym 55430 $PACKER_VCC_NET
.sym 55436 $nextpnr_ICESTORM_LC_81$O
.sym 55439 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 55442 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 55444 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 55445 $PACKER_VCC_NET
.sym 55448 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 55450 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 55454 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 55457 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 55460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[4]
.sym 55462 $PACKER_VCC_NET
.sym 55463 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55466 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[5]
.sym 55468 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55472 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[6]
.sym 55474 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 55475 $PACKER_VCC_NET
.sym 55478 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[7]
.sym 55481 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55486 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[7]
.sym 55501 $PACKER_VCC_NET
.sym 55512 col[9]
.sym 55521 col[7]
.sym 55522 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[7]
.sym 55539 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55559 $nextpnr_ICESTORM_LC_82$I3
.sym 55561 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55569 $nextpnr_ICESTORM_LC_82$I3
.sym 55625 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55628 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[7]
.sym 55633 col[4]
.sym 55634 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 55635 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55637 col[1]
.sym 55638 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 55640 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 55643 col[3]
.sym 55652 $PACKER_VCC_NET
.sym 55653 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 55654 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55655 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55659 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 55660 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 55661 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 55663 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55667 $PACKER_VCC_NET
.sym 55679 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55682 $nextpnr_ICESTORM_LC_125$O
.sym 55685 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 55688 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 55690 $PACKER_VCC_NET
.sym 55691 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 55694 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 55696 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 55697 $PACKER_VCC_NET
.sym 55700 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 55702 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 55706 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 55708 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 55712 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 55714 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 55715 $PACKER_VCC_NET
.sym 55718 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 55721 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 55724 $nextpnr_ICESTORM_LC_126$I3
.sym 55726 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 55732 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 55734 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 55736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 55737 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 55738 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 55739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 55756 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 55757 col[8]
.sym 55760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55765 col[8]
.sym 55768 $nextpnr_ICESTORM_LC_126$I3
.sym 55775 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55776 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 55779 col[3]
.sym 55783 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 55784 col[9]
.sym 55785 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 55786 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 55787 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 55791 col[7]
.sym 55792 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 55793 col[4]
.sym 55794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 55797 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 55799 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 55800 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 55801 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 55802 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 55809 $nextpnr_ICESTORM_LC_126$I3
.sym 55819 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 55820 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 55821 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 55824 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 55825 col[3]
.sym 55826 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 55827 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 55830 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 55831 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 55832 col[7]
.sym 55833 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 55836 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 55837 col[9]
.sym 55838 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 55839 col[4]
.sym 55844 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55845 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 55867 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 55884 row[8]
.sym 55887 $PACKER_VCC_NET
.sym 55896 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 55898 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 55900 row[6]
.sym 55901 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 55903 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55904 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55906 row[7]
.sym 55907 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55911 $PACKER_VCC_NET
.sym 55928 $nextpnr_ICESTORM_LC_110$O
.sym 55931 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55934 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 55936 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 55940 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 55942 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55944 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 55946 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 55948 $PACKER_VCC_NET
.sym 55949 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 55950 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 55952 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 55954 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55955 $PACKER_VCC_NET
.sym 55956 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 55958 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 55960 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 55962 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 55964 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 55967 row[6]
.sym 55968 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 55970 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 55972 $PACKER_VCC_NET
.sym 55973 row[7]
.sym 55974 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 55999 $PACKER_VCC_NET
.sym 56014 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 56019 row[9]
.sym 56022 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 56024 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 56027 col[8]
.sym 56028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 56031 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56032 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 56034 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56036 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 56037 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 56044 row[8]
.sym 56045 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56047 $PACKER_VCC_NET
.sym 56048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 56051 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 56053 $PACKER_VCC_NET
.sym 56054 row[8]
.sym 56055 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 56057 $nextpnr_ICESTORM_LC_111$I3
.sym 56059 row[9]
.sym 56060 $PACKER_VCC_NET
.sym 56061 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 56067 $nextpnr_ICESTORM_LC_111$I3
.sym 56070 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56071 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56072 col[8]
.sym 56073 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 56076 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56082 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 56083 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 56084 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 56088 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 56089 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 56090 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 56091 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56096 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 56105 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 56108 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 56515 rgb[5]$SB_IO_OUT
.sym 56526 rgb[5]$SB_IO_OUT
.sym 56608 clk_pxl$SB_IO_OUT
.sym 56616 clk_pxl$SB_IO_OUT
.sym 56657 clk_pxl$SB_IO_OUT
.sym 57516 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 57519 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 57528 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 57529 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 57530 col[3]
.sym 57531 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 57532 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 57533 col[1]
.sym 57534 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 57535 col[7]
.sym 57537 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 57538 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 57540 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 57541 $PACKER_VCC_NET
.sym 57543 col[4]
.sym 57544 $nextpnr_ICESTORM_LC_48$O
.sym 57547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 57550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[1]
.sym 57552 $PACKER_VCC_NET
.sym 57553 col[1]
.sym 57556 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[2]
.sym 57558 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 57559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 57562 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[3]
.sym 57564 col[3]
.sym 57565 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 57568 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[4]
.sym 57570 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 57571 col[4]
.sym 57574 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[5]
.sym 57576 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 57577 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 57580 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[6]
.sym 57582 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 57583 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 57586 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[7]
.sym 57588 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 57589 col[7]
.sym 57630 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[7]
.sym 57638 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 57640 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 57641 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 57650 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 57656 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 57660 col[9]
.sym 57663 col[8]
.sym 57667 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[8]
.sym 57669 col[8]
.sym 57670 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 57673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[9]
.sym 57675 col[9]
.sym 57676 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 57679 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[10]
.sym 57681 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 57685 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[11]
.sym 57687 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 57691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[12]
.sym 57693 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 57697 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[13]
.sym 57700 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 57703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[14]
.sym 57705 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 57709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[15]
.sym 57712 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 57753 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[15]
.sym 57764 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 57775 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 57776 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 57782 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 57790 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[16]
.sym 57793 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 57796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[17]
.sym 57798 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 57802 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[18]
.sym 57805 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 57808 $nextpnr_ICESTORM_LC_49$I3
.sym 57810 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 57818 $nextpnr_ICESTORM_LC_49$I3
.sym 57821 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 57829 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 57835 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 58233 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58234 $PACKER_VCC_NET
.sym 58240 $PACKER_VCC_NET
.sym 58250 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 58253 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 58256 $PACKER_VCC_NET
.sym 58258 $PACKER_VCC_NET
.sym 58266 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58268 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 58270 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 58274 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58276 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58278 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 58282 $nextpnr_ICESTORM_LC_61$O
.sym 58285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 58288 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 58291 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 58294 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2]
.sym 58296 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 58300 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3[3]
.sym 58302 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 58306 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3[4]
.sym 58308 $PACKER_VCC_NET
.sym 58309 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 58312 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3[5]
.sym 58314 $PACKER_VCC_NET
.sym 58315 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58318 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3[6]
.sym 58320 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58321 $PACKER_VCC_NET
.sym 58324 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3[7]
.sym 58326 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58327 $PACKER_VCC_NET
.sym 58368 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3[7]
.sym 58383 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2[9]
.sym 58384 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58393 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58405 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3[8]
.sym 58408 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58411 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3[9]
.sym 58413 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58419 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2[9]
.sym 58421 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3[9]
.sym 58483 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58485 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 58486 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 58487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 58728 $PACKER_VCC_NET
.sym 58734 $PACKER_VCC_NET
.sym 58743 col[3]
.sym 58744 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 58745 col[7]
.sym 58746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 58747 col[9]
.sym 58750 col[4]
.sym 58752 $PACKER_VCC_NET
.sym 58755 col[8]
.sym 58757 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 58758 $PACKER_VCC_NET
.sym 58774 $nextpnr_ICESTORM_LC_97$O
.sym 58777 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 58780 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 58783 col[3]
.sym 58786 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 58788 col[4]
.sym 58789 $PACKER_VCC_NET
.sym 58792 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[3]
.sym 58794 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 58795 $PACKER_VCC_NET
.sym 58798 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[4]
.sym 58800 $PACKER_VCC_NET
.sym 58801 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 58804 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[5]
.sym 58806 $PACKER_VCC_NET
.sym 58807 col[7]
.sym 58810 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[6]
.sym 58812 $PACKER_VCC_NET
.sym 58813 col[8]
.sym 58816 $nextpnr_ICESTORM_LC_98$I3
.sym 58819 col[9]
.sym 58838 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 58845 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 58846 col[4]
.sym 58847 col[3]
.sym 58860 $nextpnr_ICESTORM_LC_98$I3
.sym 58901 $nextpnr_ICESTORM_LC_98$I3
.sym 58971 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58973 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 58974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 58977 col[7]
.sym 58979 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59090 HSYNC1$SB_IO_OUT
.sym 59095 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 59111 $PACKER_VCC_NET
.sym 59115 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 59118 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 59119 $PACKER_VCC_NET
.sym 59120 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 59125 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59131 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 59133 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 59135 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 59143 $nextpnr_ICESTORM_LC_54$O
.sym 59145 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59149 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 59151 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 59155 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 59158 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 59161 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 59163 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 59164 $PACKER_VCC_NET
.sym 59167 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[4]
.sym 59169 $PACKER_VCC_NET
.sym 59170 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 59173 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[5]
.sym 59175 $PACKER_VCC_NET
.sym 59176 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 59179 $nextpnr_ICESTORM_LC_55$I3
.sym 59181 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 59189 $nextpnr_ICESTORM_LC_55$I3
.sym 59224 col[9]
.sym 59236 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 59240 $PACKER_VCC_NET
.sym 59241 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 59243 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 59244 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 59245 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 59247 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 59248 $PACKER_VCC_NET
.sym 59251 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59263 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 59266 $nextpnr_ICESTORM_LC_72$O
.sym 59268 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 59272 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 59275 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 59278 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 59280 $PACKER_VCC_NET
.sym 59281 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 59284 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 59286 $PACKER_VCC_NET
.sym 59287 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 59290 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[4]
.sym 59292 $PACKER_VCC_NET
.sym 59293 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 59296 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[5]
.sym 59298 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 59302 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[6]
.sym 59305 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 59308 $nextpnr_ICESTORM_LC_73$I3
.sym 59310 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 59352 $nextpnr_ICESTORM_LC_73$I3
.sym 59393 $nextpnr_ICESTORM_LC_73$I3
.sym 59469 col[7]
.sym 59587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 59617 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 59621 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 59622 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 59623 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 59632 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 59633 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 59638 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 59649 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 59660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 59669 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 59675 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 59678 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 59712 col[9]
.sym 59726 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 59729 col[3]
.sym 59730 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 59731 col[1]
.sym 59732 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 59733 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 59734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 59735 col[4]
.sym 59736 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 59737 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59738 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 59739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 59740 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 59741 col[7]
.sym 59747 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 59758 $nextpnr_ICESTORM_LC_121$O
.sym 59760 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 59764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 59766 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59767 col[1]
.sym 59770 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 59772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 59773 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 59776 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 59778 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 59779 col[3]
.sym 59782 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[4]
.sym 59784 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 59785 col[4]
.sym 59788 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[5]
.sym 59790 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 59791 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 59794 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[6]
.sym 59796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 59797 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 59800 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[7]
.sym 59802 col[7]
.sym 59803 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 59844 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[7]
.sym 59849 col[8]
.sym 59851 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 59856 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 59861 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 59864 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 59872 col[9]
.sym 59881 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[8]
.sym 59883 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 59884 col[8]
.sym 59887 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[9]
.sym 59889 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 59890 col[9]
.sym 59893 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[10]
.sym 59895 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 59899 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[11]
.sym 59901 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 59905 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[12]
.sym 59908 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 59911 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[13]
.sym 59913 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 59917 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[14]
.sym 59920 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 59923 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[15]
.sym 59925 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 59967 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[15]
.sym 59988 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 59990 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 60004 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[16]
.sym 60007 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 60010 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[17]
.sym 60012 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 60016 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[18]
.sym 60019 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 60022 $nextpnr_ICESTORM_LC_122$I3
.sym 60024 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 60032 $nextpnr_ICESTORM_LC_122$I3
.sym 60048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 60191 rgb[0]$SB_IO_OUT
.sym 60195 clk_12M$SB_IO_IN
.sym 60329 $PACKER_GND_NET
.sym 60374 clk_pxl$SB_IO_OUT
.sym 60385 clk_pxl$SB_IO_OUT
.sym 64149 VSYNC1$SB_IO_OUT
.sym 64174 $PACKER_GND_NET
.sym 64192 $PACKER_GND_NET
.sym 64201 rgb[1]$SB_IO_OUT
.sym 67993 rgb[2]$SB_IO_OUT
.sym 68001 $PACKER_VCC_NET
.sym 68004 rgb[4]$SB_IO_OUT
.sym 68005 $PACKER_VCC_NET
.sym 68006 rgb[2]$SB_IO_OUT
.sym 68009 rgb[4]$SB_IO_OUT
.sym 68019 rgb[2]$SB_IO_OUT
.sym 68022 rgb[4]$SB_IO_OUT
.sym 68027 $PACKER_VCC_NET
.sym 68185 clk_12M$SB_IO_IN
.sym 70716 HSYNC1$SB_IO_OUT
.sym 71209 HSYNC1$SB_IO_OUT
.sym 71329 clk_12M$SB_IO_IN
.sym 71694 HSYNC1$SB_IO_OUT
.sym 71823 rgb[0]$SB_IO_OUT
.sym 71908 clk_12M$SB_IO_IN
.sym 73051 clk_12M$SB_IO_IN
.sym 74527 clk_12M$SB_IO_IN
.sym 75668 rgb[0]$SB_IO_OUT
.sym 75671 rgb[1]$SB_IO_OUT
.sym 75679 rgb[0]$SB_IO_OUT
.sym 75682 rgb[1]$SB_IO_OUT
.sym 75695 HSYNC1$SB_IO_OUT
.sym 78863 VSYNC1$SB_IO_OUT
.sym 78868 VSYNC1$SB_IO_OUT
.sym 78871 HSYNC1$SB_IO_OUT
.sym 78881 VSYNC1$SB_IO_OUT
.sym 78891 HSYNC1$SB_IO_OUT
.sym 103528 paddlevga.paddlex[7]
.sym 103544 paddlevga.paddlex[5]
.sym 103554 right_SB_LUT4_I0_I2[0]
.sym 103559 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 103562 $PACKER_VCC_NET
.sym 103563 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 103566 $PACKER_VCC_NET
.sym 103567 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 103571 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 103575 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 103579 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 103583 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 103588 $nextpnr_ICESTORM_LC_96$I3
.sym 103592 paddlevga.paddlex[4]
.sym 103596 paddlevga.paddlex[2]
.sym 103600 ballvga.diry_SB_LUT4_O_I3[0]
.sym 103604 paddlevga.paddlex[3]
.sym 103612 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 103616 paddlevga.paddlex[9]
.sym 103618 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 103622 paddlevga.paddlex[2]
.sym 103623 $PACKER_VCC_NET
.sym 103626 paddlevga.paddlex[3]
.sym 103627 $PACKER_VCC_NET
.sym 103628 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 103630 paddlevga.paddlex[4]
.sym 103631 $PACKER_VCC_NET
.sym 103632 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 103634 paddlevga.paddlex[5]
.sym 103635 $PACKER_VCC_NET
.sym 103636 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 103638 paddlevga.paddlex[6]
.sym 103639 $PACKER_VCC_NET
.sym 103640 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 103642 paddlevga.paddlex[7]
.sym 103643 $PACKER_VCC_NET
.sym 103644 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 103646 paddlevga.paddlex[8]
.sym 103647 $PACKER_VCC_NET
.sym 103648 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 103650 paddlevga.paddlex[9]
.sym 103651 $PACKER_VCC_NET
.sym 103652 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 103653 left_SB_LUT4_I3_I0[6]
.sym 103654 left_SB_LUT4_I3_I1[6]
.sym 103655 right_SB_LUT4_I0_I2[7]
.sym 103656 left$SB_IO_IN
.sym 103661 left_SB_LUT4_I3_I0[2]
.sym 103662 left_SB_LUT4_I3_I1[2]
.sym 103663 right_SB_LUT4_I0_I2[7]
.sym 103664 left$SB_IO_IN
.sym 103669 left_SB_LUT4_I3_I0[4]
.sym 103670 left_SB_LUT4_I3_I1[4]
.sym 103671 right_SB_LUT4_I0_I2[7]
.sym 103672 left$SB_IO_IN
.sym 103673 left_SB_LUT4_I3_I0[7]
.sym 103674 left_SB_LUT4_I3_I1[7]
.sym 103675 right_SB_LUT4_I0_I2[7]
.sym 103676 left$SB_IO_IN
.sym 103677 left_SB_LUT4_I3_I0[3]
.sym 103678 left_SB_LUT4_I3_I1[3]
.sym 103679 right_SB_LUT4_I0_I2[7]
.sym 103680 left$SB_IO_IN
.sym 103682 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 103686 $PACKER_VCC_NET
.sym 103687 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[0]
.sym 103691 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[1]
.sym 103695 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 103699 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 103703 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 103707 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 103711 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 103715 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 103720 $nextpnr_ICESTORM_LC_129$I3
.sym 103778 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 103782 ballvga.ballx[2]
.sym 103783 $PACKER_VCC_NET
.sym 103786 ballvga.ballx[3]
.sym 103790 ballvga.ballx[4]
.sym 103794 ballvga.ballx[5]
.sym 103798 ballvga.ballx[6]
.sym 103802 ballvga.ballx[7]
.sym 103803 $PACKER_VCC_NET
.sym 103806 ballvga.ballx[8]
.sym 103807 $PACKER_VCC_NET
.sym 103810 ballvga.ballx[9]
.sym 103816 $nextpnr_ICESTORM_LC_124$I3
.sym 103820 ballvga.ballx[2]
.sym 103824 ballvga.ballx[7]
.sym 103828 ballvga.ballx[5]
.sym 103832 ballvga.ballx[3]
.sym 103840 ballvga.ballx[4]
.sym 103842 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[1]
.sym 103846 $PACKER_VCC_NET
.sym 103847 ballvga.ballx_SB_LUT4_O_I3[1]
.sym 103851 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 103855 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 103859 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[4]
.sym 103863 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[5]
.sym 103867 ballvga.ballx_SB_LUT4_O_I3[6]
.sym 103871 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 103875 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[8]
.sym 103878 ballvga.changex_SB_LUT4_I2_I1[8]
.sym 103879 changex
.sym 103880 ballvga.changex_SB_LUT4_I2_I3[8]
.sym 103888 ballvga.ballx[9]
.sym 103889 $PACKER_VCC_NET
.sym 103896 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 103902 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 103903 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 103904 $PACKER_VCC_NET
.sym 103921 ballvga.temp_SB_LUT4_I3_O[0]
.sym 103928 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 103934 ballvga.velocity[1]
.sym 103935 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 103938 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 103939 brickvga.lvl[1]
.sym 103940 brickvga.curr3[0]
.sym 103941 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103942 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 103943 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 103944 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 103947 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 103948 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 103949 brickvga.curr3[0]
.sym 103950 brickvga.curr3[2]
.sym 103951 row[7]
.sym 103952 row[6]
.sym 103953 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103954 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 103955 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 103956 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 103957 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 103958 brickvga.curr3[1]
.sym 103959 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103960 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 103966 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 103967 brickvga.lvl[1]
.sym 103968 brickvga.curr3[2]
.sym 103971 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 103972 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 103973 brickvga.curr3[9]
.sym 103974 brickvga.curr3[8]
.sym 103975 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 103976 row[6]
.sym 103979 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 103980 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 103981 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103982 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 103983 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 103984 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 103986 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 103987 brickvga.lvl[1]
.sym 103988 brickvga.curr3[8]
.sym 103989 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 103990 brickvga.curr5[9]
.sym 103991 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 103992 brickvga.curr5_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 103993 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 103994 brickvga.curr3[9]
.sym 103995 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103996 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 103999 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 104000 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 104001 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 104002 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 104003 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 104004 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 104007 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 104008 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 104009 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 104010 brickvga.curr2_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 104011 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 104012 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 104014 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 104015 brickvga.lvl[1]
.sym 104016 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 104018 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 104019 brickvga.lvl[1]
.sym 104020 brickvga.curr2[9]
.sym 104021 brickvga.curr2[4]
.sym 104022 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 104023 row[7]
.sym 104024 row[6]
.sym 104025 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 104026 brickvga.curr2[4]
.sym 104027 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 104028 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 104029 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 104030 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 104031 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 104032 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 104039 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 104040 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 104042 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 104043 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 104044 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 104045 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 104046 brickvga.curr2[0]
.sym 104047 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 104048 brickvga.curr2_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 104049 brickvga.curr2[0]
.sym 104050 brickvga.curr2[2]
.sym 104051 row[7]
.sym 104052 row[6]
.sym 104053 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 104054 brickvga.curr2[2]
.sym 104055 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 104056 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 104063 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 104064 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 104066 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 104067 brickvga.lvl[1]
.sym 104068 brickvga.curr2[5]
.sym 104069 brickvga.curr2[9]
.sym 104070 brickvga.curr2[8]
.sym 104071 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104072 row[6]
.sym 104079 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 104080 del
.sym 104081 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 104082 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 104083 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 104084 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 104087 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 104088 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 104089 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 104090 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 104091 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104092 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 104093 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 104094 brickvga.curr2[8]
.sym 104095 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 104096 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 104098 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 104099 brickvga.lvl[1]
.sym 104100 brickvga.curr2[7]
.sym 104101 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 104102 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 104103 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 104104 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 104109 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 104110 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 104111 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 104112 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 104113 brickvga.curr2[5]
.sym 104114 brickvga.curr2[7]
.sym 104115 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 104116 row[7]
.sym 104117 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 104118 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 104119 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 104120 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 104126 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 104127 brickvga.lvl[1]
.sym 104128 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 104130 brickvga.brick_count[0]
.sym 104134 brickvga.brick_count[1]
.sym 104135 $PACKER_VCC_NET
.sym 104136 brickvga.brick_count[0]
.sym 104138 brickvga.brick_count[2]
.sym 104139 $PACKER_VCC_NET
.sym 104140 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[2]
.sym 104142 brickvga.brick_count[3]
.sym 104143 $PACKER_VCC_NET
.sym 104144 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[3]
.sym 104146 brickvga.brick_count[4]
.sym 104147 $PACKER_VCC_NET
.sym 104148 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[4]
.sym 104150 brickvga.brick_count[5]
.sym 104151 $PACKER_VCC_NET
.sym 104152 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[5]
.sym 104154 brickvga.brick_count[6]
.sym 104155 $PACKER_VCC_NET
.sym 104156 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[6]
.sym 104158 brickvga.brick_count[7]
.sym 104159 $PACKER_VCC_NET
.sym 104160 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[7]
.sym 104162 brickvga.brick_count[8]
.sym 104163 $PACKER_VCC_NET
.sym 104164 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[8]
.sym 104166 brickvga.brick_count[9]
.sym 104167 $PACKER_VCC_NET
.sym 104168 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[9]
.sym 104170 brickvga.brick_count[10]
.sym 104171 $PACKER_VCC_NET
.sym 104172 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[10]
.sym 104174 brickvga.brick_count[11]
.sym 104175 $PACKER_VCC_NET
.sym 104176 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[11]
.sym 104178 brickvga.brick_count[12]
.sym 104179 $PACKER_VCC_NET
.sym 104180 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[12]
.sym 104182 brickvga.brick_count[13]
.sym 104183 $PACKER_VCC_NET
.sym 104184 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[13]
.sym 104186 brickvga.brick_count[14]
.sym 104187 $PACKER_VCC_NET
.sym 104188 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[14]
.sym 104190 brickvga.brick_count[15]
.sym 104191 $PACKER_VCC_NET
.sym 104192 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[15]
.sym 104194 brickvga.brick_count[16]
.sym 104195 $PACKER_VCC_NET
.sym 104196 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[16]
.sym 104198 brickvga.brick_count[17]
.sym 104199 $PACKER_VCC_NET
.sym 104200 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[17]
.sym 104202 brickvga.brick_count[18]
.sym 104203 $PACKER_VCC_NET
.sym 104204 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[18]
.sym 104206 brickvga.brick_count[19]
.sym 104207 $PACKER_VCC_NET
.sym 104208 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[19]
.sym 104210 brickvga.brick_count[20]
.sym 104211 $PACKER_VCC_NET
.sym 104212 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[20]
.sym 104214 brickvga.brick_count[21]
.sym 104215 $PACKER_VCC_NET
.sym 104216 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[21]
.sym 104218 brickvga.brick_count[22]
.sym 104219 $PACKER_VCC_NET
.sym 104220 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[22]
.sym 104222 brickvga.brick_count[23]
.sym 104223 $PACKER_VCC_NET
.sym 104224 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[23]
.sym 104226 brickvga.brick_count[24]
.sym 104227 $PACKER_VCC_NET
.sym 104228 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[24]
.sym 104230 brickvga.brick_count[25]
.sym 104231 $PACKER_VCC_NET
.sym 104232 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[25]
.sym 104234 brickvga.brick_count[26]
.sym 104235 $PACKER_VCC_NET
.sym 104236 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[26]
.sym 104238 brickvga.brick_count[27]
.sym 104239 $PACKER_VCC_NET
.sym 104240 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[27]
.sym 104242 brickvga.brick_count[28]
.sym 104243 $PACKER_VCC_NET
.sym 104244 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[28]
.sym 104246 brickvga.brick_count[29]
.sym 104247 $PACKER_VCC_NET
.sym 104248 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[29]
.sym 104250 brickvga.brick_count[30]
.sym 104251 $PACKER_VCC_NET
.sym 104252 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[30]
.sym 104254 brickvga.brick_count[31]
.sym 104255 $PACKER_VCC_NET
.sym 104256 brickvga.del_SB_DFFE_E_Q_SB_LUT4_O_I3[31]
.sym 104257 brickvga.brick_count[0]
.sym 104261 brickvga.brick_count[21]
.sym 104262 brickvga.brick_count[22]
.sym 104263 brickvga.brick_count[23]
.sym 104264 brickvga.brick_count[24]
.sym 104268 brickvga.del_SB_DFFE_E_Q[0]
.sym 104273 brickvga.brick_count[25]
.sym 104274 brickvga.brick_count[26]
.sym 104275 brickvga.brick_count[27]
.sym 104276 brickvga.brick_count[28]
.sym 104277 brickvga.brick_count[29]
.sym 104278 brickvga.brick_count[30]
.sym 104279 brickvga.brick_count[31]
.sym 104280 brickvga.del_SB_DFFE_E_Q[0]
.sym 104285 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 104286 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 104287 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 104288 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 104324 clk_locked2$SB_IO_OUT
.sym 104325 $PACKER_VCC_NET
.sym 104450 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 104454 paddlevga.paddlex[2]
.sym 104455 $PACKER_VCC_NET
.sym 104456 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 104458 paddlevga.paddlex[3]
.sym 104459 $PACKER_VCC_NET
.sym 104460 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 104462 paddlevga.paddlex[4]
.sym 104464 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 104466 paddlevga.paddlex[5]
.sym 104468 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 104470 paddlevga.paddlex[6]
.sym 104471 $PACKER_VCC_NET
.sym 104472 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 104474 paddlevga.paddlex[7]
.sym 104475 $PACKER_VCC_NET
.sym 104476 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 104478 paddlevga.paddlex[8]
.sym 104479 $PACKER_VCC_NET
.sym 104480 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 104482 paddlevga.paddlex[9]
.sym 104483 $PACKER_VCC_NET
.sym 104484 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 104485 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 104486 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 104487 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 104488 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 104492 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 104496 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 104500 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 104504 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 104508 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 104512 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 104514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 104515 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 104518 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104519 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 104522 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 104523 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 104526 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 104527 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 104530 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 104531 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 104534 row[6]
.sym 104535 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 104538 row[7]
.sym 104539 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 104542 row[8]
.sym 104543 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 104546 row[9]
.sym 104547 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 104549 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 104550 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 104551 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 104552 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 104556 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 104557 left_SB_LUT4_I3_I0[1]
.sym 104558 left_SB_LUT4_I3_I1[1]
.sym 104559 right_SB_LUT4_I0_I2[7]
.sym 104560 left$SB_IO_IN
.sym 104567 paddlevga.paddlex[2]
.sym 104568 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 104569 left_SB_LUT4_I3_I0[5]
.sym 104570 left_SB_LUT4_I3_I1[5]
.sym 104571 right_SB_LUT4_I0_I2[7]
.sym 104572 left$SB_IO_IN
.sym 104576 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 104578 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 104579 $PACKER_VCC_NET
.sym 104580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 104583 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104584 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 104588 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 104589 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 104590 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 104591 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104592 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 104595 ballvga.diry_SB_LUT4_O_I3[0]
.sym 104596 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 104597 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 104598 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 104599 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104600 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 104604 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 104607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 104608 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 104610 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 104615 paddlevga.paddlex[2]
.sym 104619 paddlevga.paddlex[3]
.sym 104620 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 104623 paddlevga.paddlex[4]
.sym 104624 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 104627 paddlevga.paddlex[5]
.sym 104628 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 104631 paddlevga.paddlex[6]
.sym 104632 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 104635 paddlevga.paddlex[7]
.sym 104636 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 104639 paddlevga.paddlex[8]
.sym 104640 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 104643 paddlevga.paddlex[9]
.sym 104644 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 104645 left_SB_LUT4_I3_I0[8]
.sym 104646 left_SB_LUT4_I3_I1[8]
.sym 104647 right_SB_LUT4_I0_I2[7]
.sym 104648 left$SB_IO_IN
.sym 104652 ballvga.bally[3]
.sym 104660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 104674 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[0]
.sym 104678 $PACKER_VCC_NET
.sym 104679 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[1]
.sym 104682 $PACKER_VCC_NET
.sym 104683 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[2]
.sym 104687 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 104690 $PACKER_VCC_NET
.sym 104691 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 104694 $PACKER_VCC_NET
.sym 104695 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[5]
.sym 104698 $PACKER_VCC_NET
.sym 104699 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[6]
.sym 104703 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[7]
.sym 104706 $PACKER_VCC_NET
.sym 104708 $nextpnr_ICESTORM_LC_156$I3
.sym 104712 $nextpnr_ICESTORM_LC_156$COUT
.sym 104713 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 104714 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 104715 start_SB_LUT4_I2_1_O[2]
.sym 104716 ballvga:39_SB_LUT4_I3_O[1]
.sym 104723 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 104724 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 104731 start_SB_LUT4_I2_1_O[2]
.sym 104732 ballvga:39_SB_LUT4_I3_O[1]
.sym 104738 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 104742 ballvga.ballx[2]
.sym 104746 ballvga.ballx[3]
.sym 104747 $PACKER_VCC_NET
.sym 104748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[2]
.sym 104750 ballvga.ballx[4]
.sym 104751 $PACKER_VCC_NET
.sym 104752 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[3]
.sym 104754 ballvga.ballx[5]
.sym 104755 $PACKER_VCC_NET
.sym 104756 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[4]
.sym 104758 ballvga.ballx[6]
.sym 104759 $PACKER_VCC_NET
.sym 104760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[5]
.sym 104762 ballvga.ballx[7]
.sym 104763 $PACKER_VCC_NET
.sym 104764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[6]
.sym 104766 ballvga.ballx[8]
.sym 104767 $PACKER_VCC_NET
.sym 104768 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[7]
.sym 104770 ballvga.ballx[9]
.sym 104771 $PACKER_VCC_NET
.sym 104772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[8]
.sym 104773 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 104774 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 104775 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104776 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104777 ballvga.velocity_SB_LUT4_I1_O[1]
.sym 104778 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 104779 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104780 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104786 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 104787 start_SB_LUT4_I2_1_O[2]
.sym 104788 ballvga:39_SB_LUT4_I3_O[1]
.sym 104789 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 104790 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 104791 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104792 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104796 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[5]
.sym 104797 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 104798 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 104799 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104800 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104802 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 104803 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 104806 ballvga.ballx[2]
.sym 104807 $PACKER_VCC_NET
.sym 104808 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[1]
.sym 104810 ballvga.ballx[3]
.sym 104811 $PACKER_VCC_NET
.sym 104812 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[2]
.sym 104814 ballvga.ballx[4]
.sym 104815 $PACKER_VCC_NET
.sym 104816 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[3]
.sym 104818 ballvga.ballx[5]
.sym 104819 $PACKER_VCC_NET
.sym 104820 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[4]
.sym 104822 ballvga.ballx[6]
.sym 104823 $PACKER_VCC_NET
.sym 104824 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[5]
.sym 104826 ballvga.ballx[7]
.sym 104827 $PACKER_VCC_NET
.sym 104828 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[6]
.sym 104830 ballvga.ballx[8]
.sym 104831 $PACKER_VCC_NET
.sym 104832 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[7]
.sym 104834 ballvga.ballx[9]
.sym 104835 $PACKER_VCC_NET
.sym 104836 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 104837 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 104838 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 104839 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104840 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104843 start$SB_IO_IN
.sym 104844 ballvga.temp
.sym 104845 ballvga.play_SB_LUT4_I3_O_SB_DFFESR_E_Q[5]
.sym 104846 ballvga.ballx_SB_LUT4_O_I3[7]
.sym 104847 ballvga.ballx[5]
.sym 104848 ballvga.ballx[3]
.sym 104849 ballvga.velocity_SB_LUT4_I1_O[0]
.sym 104850 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 104851 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104852 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104853 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 104854 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 104855 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104856 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104857 ballvga.dirx_SB_DFF_D_Q[0]
.sym 104858 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 104859 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104860 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104861 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 104862 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 104863 ballvga.dirx_SB_DFF_D_Q[2]
.sym 104864 ballvga.dirx_SB_DFF_D_Q[3]
.sym 104866 ballvga.velocity[1]
.sym 104867 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 104871 ballvga.ballx[2]
.sym 104872 ballvga.velocity_SB_CARRY_I0_CO[1]
.sym 104875 ballvga.ballx[3]
.sym 104876 ballvga.velocity_SB_CARRY_I0_CO[2]
.sym 104879 ballvga.ballx[4]
.sym 104880 ballvga.velocity_SB_CARRY_I0_CO[3]
.sym 104883 ballvga.ballx[5]
.sym 104884 ballvga.velocity_SB_CARRY_I0_CO[4]
.sym 104887 ballvga.ballx[6]
.sym 104888 ballvga.velocity_SB_CARRY_I0_CO[5]
.sym 104891 ballvga.ballx[7]
.sym 104892 ballvga.velocity_SB_CARRY_I0_CO[6]
.sym 104895 ballvga.ballx[8]
.sym 104896 ballvga.velocity_SB_CARRY_I0_CO[7]
.sym 104899 ballvga.ballx[9]
.sym 104900 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 104902 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 104903 brickvga.lvl[1]
.sym 104904 brickvga.curr3[4]
.sym 104907 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 104908 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 104909 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104910 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 104911 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 104912 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 104913 brickvga.curr3[4]
.sym 104914 brickvga.curr3[6]
.sym 104915 row[7]
.sym 104916 row[6]
.sym 104918 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 104919 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 104920 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 104922 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 104923 brickvga.lvl[1]
.sym 104924 brickvga.curr3[6]
.sym 104925 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104926 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 104927 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 104928 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 104930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 104934 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104938 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 104939 $PACKER_VCC_NET
.sym 104942 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 104943 $PACKER_VCC_NET
.sym 104946 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 104950 row[6]
.sym 104951 $PACKER_VCC_NET
.sym 104954 row[7]
.sym 104955 $PACKER_VCC_NET
.sym 104958 row[8]
.sym 104959 $PACKER_VCC_NET
.sym 104962 row[9]
.sym 104965 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 104966 ballvga:39_SB_LUT4_I3_O[0]
.sym 104967 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 104968 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[8]
.sym 104969 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 104970 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 104971 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104972 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 104973 brickvga.curr3[5]
.sym 104974 brickvga.curr3[7]
.sym 104975 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 104976 row[7]
.sym 104978 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 104979 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 104980 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 104981 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 104982 brickvga.curr3[5]
.sym 104983 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104984 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 104985 brickvga.curr3[1]
.sym 104986 brickvga.curr3[3]
.sym 104987 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 104988 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 104989 brickvga.curr5[4]
.sym 104990 brickvga.curr5[6]
.sym 104991 row[7]
.sym 104992 row[6]
.sym 104995 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 104996 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 104998 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 104999 brickvga.lvl[1]
.sym 105000 brickvga.curr5[6]
.sym 105001 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 105002 brickvga.curr3[3]
.sym 105003 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105004 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 105005 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 105006 brickvga.curr3[7]
.sym 105007 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105008 brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 105011 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2[2]
.sym 105012 del
.sym 105013 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 105014 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 105015 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105016 brickvga.curr5_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 105021 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105022 brickvga.curr5_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 105023 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 105024 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 105027 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 105028 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105031 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 105032 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105035 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 105036 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 105038 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105039 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105040 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105041 brickvga.curr5[5]
.sym 105042 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 105043 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105044 row[7]
.sym 105045 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 105046 brickvga.curr5[5]
.sym 105047 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105048 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 105051 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 105052 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 105053 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 105054 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 105055 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105056 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 105058 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105059 brickvga.lvl[1]
.sym 105060 brickvga.curr0[7]
.sym 105061 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105062 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 105063 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 105064 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105065 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105066 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 105067 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 105068 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 105069 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 105070 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 105071 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 105072 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 105073 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 105074 brickvga.curr0[8]
.sym 105075 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105076 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 105079 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 105080 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 105081 brickvga.curr0[9]
.sym 105082 brickvga.curr0[8]
.sym 105083 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105084 row[6]
.sym 105086 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105087 brickvga.lvl[1]
.sym 105088 brickvga.curr0[9]
.sym 105090 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105091 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 105092 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105093 brickvga.brick_count[1]
.sym 105094 brickvga.brick_count[2]
.sym 105095 brickvga.brick_count[3]
.sym 105096 brickvga.brick_count[4]
.sym 105098 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105099 brickvga.lvl[1]
.sym 105100 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 105101 brickvga.curr0[5]
.sym 105102 brickvga.curr0[7]
.sym 105103 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105104 row[7]
.sym 105105 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105106 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 105107 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 105108 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 105109 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 105110 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 105111 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105112 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 105115 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 105116 del
.sym 105117 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105118 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105119 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105120 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105121 brickvga.brick_count[9]
.sym 105122 brickvga.brick_count[10]
.sym 105123 brickvga.brick_count[11]
.sym 105124 brickvga.brick_count[12]
.sym 105126 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105127 brickvga.lvl[1]
.sym 105128 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 105130 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105131 brickvga.lvl[1]
.sym 105132 brickvga.curr0[5]
.sym 105133 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105134 brickvga.curr0_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 105135 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 105136 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 105139 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 105140 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 105141 brickvga.brick_count[5]
.sym 105142 brickvga.brick_count[6]
.sym 105143 brickvga.brick_count[7]
.sym 105144 brickvga.brick_count[8]
.sym 105145 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 105146 brickvga.curr0[6]
.sym 105147 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105148 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 105149 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105150 brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 105151 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 105152 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 105153 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105154 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105155 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105156 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105157 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 105158 brickvga.curr1[5]
.sym 105159 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 105160 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 105162 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105163 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 105164 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105165 brickvga.curr1[5]
.sym 105166 brickvga.curr1[7]
.sym 105167 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105168 row[7]
.sym 105171 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 105172 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 105173 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 105174 brickvga.curr1[7]
.sym 105175 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 105176 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 105177 brickvga.brick_count[13]
.sym 105178 brickvga.brick_count[14]
.sym 105179 brickvga.brick_count[15]
.sym 105180 brickvga.brick_count[16]
.sym 105181 brickvga.brick_count[17]
.sym 105182 brickvga.brick_count[18]
.sym 105183 brickvga.brick_count[19]
.sym 105184 brickvga.brick_count[20]
.sym 105185 brickvga.curr1[0]
.sym 105186 brickvga.curr1[2]
.sym 105187 row[7]
.sym 105188 row[6]
.sym 105190 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105191 brickvga.lvl[1]
.sym 105192 brickvga.curr1[0]
.sym 105194 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105195 brickvga.lvl[1]
.sym 105196 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 105197 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 105198 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 105199 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 105200 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 105203 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 105204 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 105209 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 105210 brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 105211 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 105212 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 105215 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 105216 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105218 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105219 brickvga.lvl[1]
.sym 105220 brickvga.curr4[7]
.sym 105221 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 105222 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[1]
.sym 105223 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 105224 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[3]
.sym 105225 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 105226 brickvga.curr4_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 105227 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 105228 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 105229 brickvga.curr4[5]
.sym 105230 brickvga.curr4[7]
.sym 105231 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105232 row[7]
.sym 105233 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 105234 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 105235 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105236 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 105237 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 105238 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 105239 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 105240 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 105241 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 105242 brickvga.curr4[6]
.sym 105243 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 105244 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 105246 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105247 brickvga.lvl[1]
.sym 105248 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 105258 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105259 brickvga.lvl[1]
.sym 105260 brickvga.curr4[5]
.sym 105263 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105264 brickvga.lvl_change_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105267 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105268 brickvga.lvl[1]
.sym 105287 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105288 brickvga.lvl[1]
.sym 105300 brickvga.529.S[0]
.sym 105307 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105308 brickvga.lvl[1]
.sym 105311 brickvga.lvl_store[1]
.sym 105312 brickvga.lvl_change
.sym 105407 paddlevga.paddlex[2]
.sym 105408 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 105410 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 105415 paddlevga.paddlex[2]
.sym 105419 paddlevga.paddlex[3]
.sym 105420 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 105422 $PACKER_VCC_NET
.sym 105423 paddlevga.paddlex[4]
.sym 105424 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 105426 $PACKER_VCC_NET
.sym 105427 paddlevga.paddlex[5]
.sym 105428 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 105431 paddlevga.paddlex[6]
.sym 105432 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 105435 paddlevga.paddlex[7]
.sym 105436 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 105439 paddlevga.paddlex[8]
.sym 105440 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 105443 paddlevga.paddlex[9]
.sym 105444 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 105449 row[9]
.sym 105450 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 105451 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 105452 row[8]
.sym 105453 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 105454 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 105455 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 105456 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105461 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 105462 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 105463 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 105464 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 105469 row[7]
.sym 105470 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 105471 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 105472 row[6]
.sym 105482 paddlevga.paddlex[2]
.sym 105483 $PACKER_VCC_NET
.sym 105484 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 105488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105496 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 105506 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105510 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 105511 $PACKER_VCC_NET
.sym 105514 ballvga.bally[3]
.sym 105515 $PACKER_VCC_NET
.sym 105516 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 105518 ballvga.bally[4]
.sym 105519 $PACKER_VCC_NET
.sym 105520 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 105522 ballvga.bally[5]
.sym 105523 $PACKER_VCC_NET
.sym 105524 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 105526 ballvga.bally[6]
.sym 105527 $PACKER_VCC_NET
.sym 105528 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 105530 ballvga.bally[7]
.sym 105531 $PACKER_VCC_NET
.sym 105532 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 105534 ballvga.bally[8]
.sym 105535 $PACKER_VCC_NET
.sym 105536 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 105538 ballvga.bally[9]
.sym 105539 $PACKER_VCC_NET
.sym 105540 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 105541 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 105542 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 105543 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105544 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105548 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[3]
.sym 105549 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 105550 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 105551 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105552 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105553 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 105554 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 105555 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105556 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105557 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 105558 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 105559 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105560 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105561 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 105562 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 105563 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105564 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105565 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 105566 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 105567 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105568 ballvga.diry_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105570 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 105574 paddlevga.paddlex[2]
.sym 105578 paddlevga.paddlex[3]
.sym 105582 paddlevga.paddlex[4]
.sym 105583 $PACKER_VCC_NET
.sym 105586 paddlevga.paddlex[5]
.sym 105587 $PACKER_VCC_NET
.sym 105590 paddlevga.paddlex[6]
.sym 105594 paddlevga.paddlex[7]
.sym 105595 $PACKER_VCC_NET
.sym 105598 paddlevga.paddlex[8]
.sym 105599 $PACKER_VCC_NET
.sym 105602 paddlevga.paddlex[9]
.sym 105608 $nextpnr_ICESTORM_LC_107$I3
.sym 105613 right$SB_IO_IN
.sym 105614 right_SB_LUT4_I0_I1[8]
.sym 105615 right_SB_LUT4_I0_I2[7]
.sym 105616 left$SB_IO_IN
.sym 105624 ballvga.bally[8]
.sym 105628 ballvga.bally[9]
.sym 105634 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105639 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 105643 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105646 $PACKER_VCC_NET
.sym 105647 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 105650 $PACKER_VCC_NET
.sym 105651 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105654 $PACKER_VCC_NET
.sym 105655 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105659 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105664 $nextpnr_ICESTORM_LC_31$I3
.sym 105666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 105670 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105671 $PACKER_VCC_NET
.sym 105674 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 105675 $PACKER_VCC_NET
.sym 105678 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 105682 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 105683 $PACKER_VCC_NET
.sym 105686 row[6]
.sym 105687 $PACKER_VCC_NET
.sym 105690 row[7]
.sym 105691 $PACKER_VCC_NET
.sym 105694 row[8]
.sym 105695 $PACKER_VCC_NET
.sym 105698 row[9]
.sym 105704 $nextpnr_ICESTORM_LC_164$I3
.sym 105707 ballvga:39_SB_LUT4_I3_O[0]
.sym 105708 ballvga:39_SB_LUT4_I3_O[1]
.sym 105709 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 105710 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[5]
.sym 105711 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[3]
.sym 105712 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 105718 start_SB_LUT4_I2_1_O[0]
.sym 105719 start_SB_LUT4_I2_1_O[1]
.sym 105720 start_SB_LUT4_I2_1_O[2]
.sym 105723 start$SB_IO_IN
.sym 105724 ballvga:39_SB_LUT4_I3_O[0]
.sym 105728 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[3]
.sym 105730 ballvga.ballx[2]
.sym 105735 ballvga.ballx[3]
.sym 105736 ballvga.ballx[2]
.sym 105739 ballvga.ballx[4]
.sym 105740 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[2]
.sym 105743 ballvga.ballx[5]
.sym 105744 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[3]
.sym 105747 ballvga.ballx[6]
.sym 105748 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[4]
.sym 105751 ballvga.ballx[7]
.sym 105752 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[5]
.sym 105755 ballvga.ballx[8]
.sym 105756 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[6]
.sym 105759 ballvga.ballx[9]
.sym 105760 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[7]
.sym 105776 ballvga.dirx_SB_DFF_D_Q[3]
.sym 105784 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 105794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105799 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105803 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105807 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 105810 $PACKER_VCC_NET
.sym 105811 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105815 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 105818 $PACKER_VCC_NET
.sym 105819 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105823 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105827 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105832 $nextpnr_ICESTORM_LC_179$I3
.sym 105834 ballvga.temp_SB_LUT4_I3_O[0]
.sym 105835 ballvga:39_SB_LUT4_I3_O[1]
.sym 105836 ballvga.temp_SB_LUT4_I3_O[2]
.sym 105837 ballvga.ballx[2]
.sym 105838 ballvga.ballx[4]
.sym 105839 ballvga.ballx[9]
.sym 105840 ballvga.changex_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 105849 ballvga.dirx_SB_DFF_D_Q[2]
.sym 105858 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105867 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105871 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 105874 $PACKER_VCC_NET
.sym 105875 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105879 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 105883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105887 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105891 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105896 $nextpnr_ICESTORM_LC_172$I3
.sym 105897 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105898 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 105899 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 105900 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 105901 brickvga.curr5[9]
.sym 105902 brickvga.curr5[8]
.sym 105903 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105904 row[6]
.sym 105906 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105907 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105908 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 105909 brickvga.curr5[0]
.sym 105910 brickvga.curr5[2]
.sym 105911 row[7]
.sym 105912 row[6]
.sym 105914 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105915 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 105916 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105918 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105919 brickvga.lvl[1]
.sym 105920 brickvga.curr5[4]
.sym 105922 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105927 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105931 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105935 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 105939 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105942 $PACKER_VCC_NET
.sym 105943 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 105947 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105951 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105955 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105960 $nextpnr_ICESTORM_LC_160$I3
.sym 105962 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 105963 brickvga.lvl[1]
.sym 105964 brickvga.curr5[2]
.sym 105965 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 105966 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 105967 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I2[2]
.sym 105968 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.sym 105973 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105974 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 105975 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 105976 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 105979 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 105980 del
.sym 105981 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 105982 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 105983 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105984 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 105986 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105987 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105988 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2[1]
.sym 105990 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105991 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105992 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 105993 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 105994 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 105995 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105996 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 105998 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105999 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2[1]
.sym 106000 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 106001 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 106002 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 106003 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 106004 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 106006 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106007 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 106008 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 106010 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 106011 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106012 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2[1]
.sym 106014 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 106015 brickvga.lvl[1]
.sym 106016 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 106018 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106022 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106026 row[6]
.sym 106027 $PACKER_VCC_NET
.sym 106030 row[7]
.sym 106031 $PACKER_VCC_NET
.sym 106034 row[8]
.sym 106035 $PACKER_VCC_NET
.sym 106038 row[9]
.sym 106044 $nextpnr_ICESTORM_LC_170$I3
.sym 106046 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106047 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 106048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 106051 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 106052 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 106053 brickvga.curr0[0]
.sym 106054 brickvga.curr0[2]
.sym 106055 row[7]
.sym 106056 row[6]
.sym 106059 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 106060 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 106061 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 106062 brickvga.curr0[2]
.sym 106063 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 106064 brickvga.curr0_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 106065 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 106066 brickvga.curr0[0]
.sym 106067 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 106068 brickvga.curr0_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 106071 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 106072 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 106073 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 106074 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106075 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 106076 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 106077 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106078 brickvga.curr0[6]
.sym 106079 row[7]
.sym 106080 row[6]
.sym 106082 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106087 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106088 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106090 $PACKER_VCC_NET
.sym 106091 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106092 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106095 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 106096 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 106097 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 106098 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 106099 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 106100 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 106101 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 106102 brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 106103 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 106104 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 106105 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 106106 brickvga.curr1[9]
.sym 106107 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 106108 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 106110 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 106111 brickvga.lvl[1]
.sym 106112 brickvga.curr1[8]
.sym 106113 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 106114 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 106115 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 106116 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 106118 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106119 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 106120 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 106121 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 106122 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 106123 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 106124 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 106127 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 106128 del
.sym 106129 brickvga.curr1[9]
.sym 106130 brickvga.curr1[8]
.sym 106131 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106132 row[6]
.sym 106133 brickvga.curr1[4]
.sym 106134 brickvga.curr1[6]
.sym 106135 row[7]
.sym 106136 row[6]
.sym 106137 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 106138 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 106139 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106140 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 106142 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 106143 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 106144 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 106145 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 106146 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 106147 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 106148 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 106150 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 106151 brickvga.lvl[1]
.sym 106152 brickvga.curr1[4]
.sym 106155 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 106156 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 106158 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 106159 brickvga.lvl[1]
.sym 106160 brickvga.curr1[2]
.sym 106163 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 106164 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 106165 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 106166 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 106167 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 106168 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 106169 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 106170 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 106171 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 106172 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 106173 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 106174 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 106175 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 106176 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 106177 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 106178 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 106179 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 106180 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 106181 brickvga.curr4[9]
.sym 106182 brickvga.curr4[8]
.sym 106183 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106184 row[6]
.sym 106187 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 106188 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 106191 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0[0]
.sym 106192 del
.sym 106194 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 106195 brickvga.lvl[1]
.sym 106196 brickvga.curr4[9]
.sym 106198 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 106199 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 106200 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 106201 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 106202 brickvga.curr4[8]
.sym 106203 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 106204 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 106205 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 106206 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 106207 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106208 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 106211 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 106212 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 106213 brickvga.curr4[0]
.sym 106214 brickvga.curr4[2]
.sym 106215 row[7]
.sym 106216 row[6]
.sym 106217 brickvga.curr4[4]
.sym 106218 brickvga.curr4[6]
.sym 106219 row[7]
.sym 106220 row[6]
.sym 106221 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 106222 brickvga.curr4[2]
.sym 106223 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 106224 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 106225 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 106226 brickvga.curr4[4]
.sym 106227 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 106228 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 106231 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 106232 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 106235 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 106236 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 106237 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 106238 brickvga.curr4[0]
.sym 106239 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[0]
.sym 106240 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 106257 $PACKER_VCC_NET
.sym 106370 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 106371 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 106374 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106375 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[1]
.sym 106378 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 106379 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 106382 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106383 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 106386 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106387 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 106390 row[6]
.sym 106391 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 106394 row[7]
.sym 106395 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 106398 row[8]
.sym 106399 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 106402 row[9]
.sym 106403 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 106408 $nextpnr_ICESTORM_LC_0$I3
.sym 106413 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106414 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 106415 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 106416 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 106420 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 106428 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 106429 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 106430 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 106431 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 106432 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 106434 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 106438 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 106442 ballvga.bally[3]
.sym 106443 $PACKER_VCC_NET
.sym 106444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 106446 ballvga.bally[4]
.sym 106447 $PACKER_VCC_NET
.sym 106448 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 106450 ballvga.bally[5]
.sym 106451 $PACKER_VCC_NET
.sym 106452 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 106454 ballvga.bally[6]
.sym 106455 $PACKER_VCC_NET
.sym 106456 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 106458 ballvga.bally[7]
.sym 106459 $PACKER_VCC_NET
.sym 106460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 106462 ballvga.bally[8]
.sym 106463 $PACKER_VCC_NET
.sym 106464 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 106466 ballvga.bally[9]
.sym 106467 $PACKER_VCC_NET
.sym 106468 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 106472 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I0_O_SB_DFFESR_E_Q[4]
.sym 106480 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 106488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 106493 col[7]
.sym 106494 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 106495 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 106496 col[4]
.sym 106498 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 106503 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 106507 ballvga.bally[3]
.sym 106508 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106511 ballvga.bally[4]
.sym 106512 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106515 ballvga.bally[5]
.sym 106516 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 106519 ballvga.bally[6]
.sym 106520 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 106523 ballvga.bally[7]
.sym 106524 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 106527 ballvga.bally[8]
.sym 106528 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 106531 ballvga.bally[9]
.sym 106532 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 106536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[6]
.sym 106540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[9]
.sym 106544 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[7]
.sym 106548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[5]
.sym 106562 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 106567 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106574 $PACKER_VCC_NET
.sym 106575 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 106578 $PACKER_VCC_NET
.sym 106579 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 106582 $PACKER_VCC_NET
.sym 106583 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106587 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106590 $PACKER_VCC_NET
.sym 106591 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106594 $PACKER_VCC_NET
.sym 106595 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106599 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106604 $nextpnr_ICESTORM_LC_25$I3
.sym 106623 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 106624 changey
.sym 106626 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 106630 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106631 $PACKER_VCC_NET
.sym 106634 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106635 $PACKER_VCC_NET
.sym 106638 row[6]
.sym 106639 $PACKER_VCC_NET
.sym 106642 row[7]
.sym 106643 $PACKER_VCC_NET
.sym 106646 row[8]
.sym 106647 $PACKER_VCC_NET
.sym 106650 row[9]
.sym 106656 $nextpnr_ICESTORM_LC_149$I3
.sym 106660 ballvga:39
.sym 106661 row[9]
.sym 106662 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[9]
.sym 106663 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[8]
.sym 106664 row[8]
.sym 106665 row[7]
.sym 106666 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[7]
.sym 106667 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[6]
.sym 106668 row[6]
.sym 106670 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 106671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 106672 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 106675 ballvga:39_SB_LUT4_I3_O[1]
.sym 106676 start_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 106679 ballvga.lives[1]
.sym 106680 ballvga:39
.sym 106683 ballvga.lives[1]
.sym 106684 ballvga:39
.sym 106686 ballvga.ballx[2]
.sym 106688 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 106690 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106694 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 106695 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[1]
.sym 106698 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106699 ballvga.ballx[2]
.sym 106702 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 106703 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[3]
.sym 106706 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106707 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[4]
.sym 106710 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106711 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[5]
.sym 106714 row[6]
.sym 106715 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[6]
.sym 106718 row[7]
.sym 106719 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[7]
.sym 106722 row[8]
.sym 106723 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[8]
.sym 106726 row[9]
.sym 106727 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[9]
.sym 106732 $nextpnr_ICESTORM_LC_147$I3
.sym 106754 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 106758 $PACKER_VCC_NET
.sym 106759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106762 $PACKER_VCC_NET
.sym 106763 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106766 $PACKER_VCC_NET
.sym 106767 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 106770 $PACKER_VCC_NET
.sym 106771 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 106775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106783 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106787 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106791 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106796 $nextpnr_ICESTORM_LC_166$I3
.sym 106797 ballvga.ballx[7]
.sym 106798 ballvga.changex_SB_LUT4_I2_O[1]
.sym 106799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 106800 ballvga.changex_SB_LUT4_I2_O[3]
.sym 106818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 106823 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106826 $PACKER_VCC_NET
.sym 106827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106830 $PACKER_VCC_NET
.sym 106831 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 106835 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 106838 $PACKER_VCC_NET
.sym 106839 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106843 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106847 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106850 $PACKER_VCC_NET
.sym 106851 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106855 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106860 $nextpnr_ICESTORM_LC_8$I3
.sym 106865 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 106866 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 106867 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 106868 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 106870 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 106871 brickvga.lvl[1]
.sym 106872 brickvga.curr5[8]
.sym 106873 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 106874 brickvga.curr5_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 106875 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 106876 brickvga.curr1_SB_DFF_Q_9_D_SB_LUT4_O_I1[3]
.sym 106878 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 106879 brickvga.lvl[1]
.sym 106880 brickvga.curr5[0]
.sym 106882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106891 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 106895 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 106898 $PACKER_VCC_NET
.sym 106899 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106902 $PACKER_VCC_NET
.sym 106903 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106907 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106911 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106915 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106920 $nextpnr_ICESTORM_LC_11$I3
.sym 106927 row[7]
.sym 106928 row[6]
.sym 106946 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 106950 $PACKER_VCC_NET
.sym 106951 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106954 $PACKER_VCC_NET
.sym 106955 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106958 $PACKER_VCC_NET
.sym 106959 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 106962 $PACKER_VCC_NET
.sym 106963 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 106967 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106970 $PACKER_VCC_NET
.sym 106971 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106975 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106979 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106983 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106985 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106986 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 106987 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I2[8]
.sym 106988 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[9]
.sym 106989 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 106990 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 106991 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106992 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 106998 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 106999 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 107000 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 107001 col[7]
.sym 107002 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 107003 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 107004 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 107006 col[7]
.sym 107007 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 107008 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 107010 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 107014 $PACKER_VCC_NET
.sym 107015 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107018 $PACKER_VCC_NET
.sym 107019 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107022 $PACKER_VCC_NET
.sym 107023 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107026 $PACKER_VCC_NET
.sym 107027 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 107030 $PACKER_VCC_NET
.sym 107031 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107035 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107039 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107043 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107047 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107049 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 107050 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 107051 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[8]
.sym 107052 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[9]
.sym 107054 brickvga.534.Y_B_SB_DFFE_E_Q[0]
.sym 107055 brickvga.lvl[1]
.sym 107056 brickvga.curr1[6]
.sym 107057 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 107058 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 107059 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 107060 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 107061 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 107062 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 107063 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 107064 col[4]
.sym 107065 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 107066 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 107067 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[9]
.sym 107068 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 107069 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 107070 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 107071 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 107072 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 107073 brick_display_SB_LUT4_I2_O[3]
.sym 107077 brick_display_SB_LUT4_I2_O[0]
.sym 107078 brick_display_SB_LUT4_I2_O[1]
.sym 107079 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107080 brick_display_SB_LUT4_I2_O[3]
.sym 107083 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 107084 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 107091 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 107092 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 107099 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 107100 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 107103 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 107104 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 107105 brick_display_SB_LUT4_I2_O[3]
.sym 107106 brick_display_SB_LUT4_I2_O[0]
.sym 107107 brick_display_SB_LUT4_I2_O[1]
.sym 107108 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107121 $PACKER_GND_NET
.sym 107130 brick_display_SB_LUT4_I2_O[0]
.sym 107131 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107132 brick_display_SB_LUT4_I2_O[3]
.sym 107138 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 107142 $PACKER_VCC_NET
.sym 107143 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107146 $PACKER_VCC_NET
.sym 107147 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107150 $PACKER_VCC_NET
.sym 107151 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107154 $PACKER_VCC_NET
.sym 107155 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 107159 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107163 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107166 $PACKER_VCC_NET
.sym 107167 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107171 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107175 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107177 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 107178 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 107179 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[8]
.sym 107180 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[9]
.sym 107361 col[8]
.sym 107362 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 107363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 107364 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 107365 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 107366 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 107367 col[3]
.sym 107368 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 107369 col[1]
.sym 107370 col[9]
.sym 107371 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[9]
.sym 107372 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 107374 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 107376 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 107377 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 107378 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 107379 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 107380 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 107384 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 107388 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 107392 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 107394 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 107398 col[1]
.sym 107399 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 107402 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 107403 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[2]
.sym 107406 col[3]
.sym 107407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 107410 col[4]
.sym 107411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 107414 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 107415 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 107418 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 107419 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 107422 col[7]
.sym 107423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 107426 col[8]
.sym 107427 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 107430 col[9]
.sym 107431 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 107433 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[9]
.sym 107434 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[9]
.sym 107435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[9]
.sym 107436 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[9]
.sym 107440 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 107448 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[9]
.sym 107453 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 107454 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 107455 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 107456 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 107458 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107462 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 107463 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 107466 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107467 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 107470 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 107471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 107474 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 107475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 107478 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107479 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 107482 row[6]
.sym 107483 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 107486 row[7]
.sym 107487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 107490 row[8]
.sym 107491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 107494 row[9]
.sym 107495 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 107500 $nextpnr_ICESTORM_LC_158$I3
.sym 107508 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[2]
.sym 107516 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[4]
.sym 107522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 107527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107530 $PACKER_VCC_NET
.sym 107531 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107534 $PACKER_VCC_NET
.sym 107535 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107539 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 107543 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107546 $PACKER_VCC_NET
.sym 107547 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107550 $PACKER_VCC_NET
.sym 107551 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107554 $PACKER_VCC_NET
.sym 107555 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107559 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107564 $nextpnr_ICESTORM_LC_14$I3
.sym 107565 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 107566 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 107567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]
.sym 107568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 107577 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107578 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 107579 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[2]
.sym 107581 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 107582 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 107583 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 107584 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[4]
.sym 107586 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107590 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 107594 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 107598 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107599 $PACKER_VCC_NET
.sym 107602 row[6]
.sym 107603 $PACKER_VCC_NET
.sym 107606 row[7]
.sym 107607 $PACKER_VCC_NET
.sym 107610 row[8]
.sym 107611 $PACKER_VCC_NET
.sym 107614 row[9]
.sym 107620 $nextpnr_ICESTORM_LC_154$I3
.sym 107624 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I3[8]
.sym 107626 ballvga:39_SB_LUT4_I3_O[1]
.sym 107627 start$SB_IO_IN
.sym 107628 ballvga:39_SB_LUT4_I3_O[0]
.sym 107629 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 107630 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 107631 ballvga.lives[1]
.sym 107632 ballvga:39
.sym 107634 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I1[7]
.sym 107635 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[8]
.sym 107636 ballvga.lives[1]
.sym 107637 left$SB_IO_IN
.sym 107638 right$SB_IO_IN
.sym 107639 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 107640 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 107641 right_SB_LUT4_I1_O[0]
.sym 107642 right_SB_LUT4_I1_O[1]
.sym 107643 right_SB_LUT4_I1_O[2]
.sym 107644 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 107650 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 107654 $PACKER_VCC_NET
.sym 107655 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107658 $PACKER_VCC_NET
.sym 107659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107663 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107666 $PACKER_VCC_NET
.sym 107667 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 107671 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107674 $PACKER_VCC_NET
.sym 107675 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107678 $PACKER_VCC_NET
.sym 107679 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107682 $PACKER_VCC_NET
.sym 107683 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107687 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107690 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 107691 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 107692 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 107714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 107719 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107723 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107726 $PACKER_VCC_NET
.sym 107727 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107731 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 107734 $PACKER_VCC_NET
.sym 107735 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107738 $PACKER_VCC_NET
.sym 107739 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107743 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107746 $PACKER_VCC_NET
.sym 107747 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107751 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107756 $nextpnr_ICESTORM_LC_131$I3
.sym 107778 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 107783 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107787 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107791 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107794 $PACKER_VCC_NET
.sym 107795 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 107799 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107803 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107806 $PACKER_VCC_NET
.sym 107807 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107810 $PACKER_VCC_NET
.sym 107811 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107815 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107819 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2[9]
.sym 107820 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3[9]
.sym 107843 row[8]
.sym 107844 row[9]
.sym 107845 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 107846 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 107847 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107848 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 107849 row[7]
.sym 107850 row[6]
.sym 107851 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 107852 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107854 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 107855 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 107856 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 107858 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107859 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3[3]
.sym 107860 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 107861 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 107862 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107863 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2[1]
.sym 107864 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3[3]
.sym 107865 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 107866 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 107867 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 107868 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 107869 ballvga:39_SB_LUT4_I3_O[0]
.sym 107870 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 107871 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 107872 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 107874 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107878 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 107879 $PACKER_VCC_NET
.sym 107882 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107883 $PACKER_VCC_NET
.sym 107886 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 107887 $PACKER_VCC_NET
.sym 107890 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 107891 $PACKER_VCC_NET
.sym 107894 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107898 row[6]
.sym 107899 $PACKER_VCC_NET
.sym 107902 row[7]
.sym 107903 $PACKER_VCC_NET
.sym 107906 row[8]
.sym 107907 $PACKER_VCC_NET
.sym 107910 row[9]
.sym 107913 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 107914 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 107915 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 107916 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 107919 row[6]
.sym 107920 row[7]
.sym 107923 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3[3]
.sym 107924 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 107931 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107932 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 107933 row[8]
.sym 107934 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 107935 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107936 row[9]
.sym 107938 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 107942 $PACKER_VCC_NET
.sym 107943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107946 $PACKER_VCC_NET
.sym 107947 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107950 $PACKER_VCC_NET
.sym 107951 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107954 $PACKER_VCC_NET
.sym 107955 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 107958 $PACKER_VCC_NET
.sym 107959 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107962 $PACKER_VCC_NET
.sym 107963 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107967 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107971 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107975 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107977 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107978 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 107979 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107980 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107981 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 107982 col[1]
.sym 107983 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 107984 col[4]
.sym 107993 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 107994 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 107995 col[1]
.sym 107996 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 108002 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 108006 $PACKER_VCC_NET
.sym 108007 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108010 $PACKER_VCC_NET
.sym 108011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108014 $PACKER_VCC_NET
.sym 108015 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 108018 $PACKER_VCC_NET
.sym 108019 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 108022 $PACKER_VCC_NET
.sym 108023 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108027 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108030 $PACKER_VCC_NET
.sym 108031 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108035 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108039 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108044 $nextpnr_ICESTORM_LC_28$I3
.sym 108046 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 108047 col[7]
.sym 108048 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 108049 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 108050 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 108051 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 108052 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 108053 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 108054 col[4]
.sym 108055 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108056 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 108059 del
.sym 108060 brick_display_SB_LUT4_I2_O[3]
.sym 108062 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108063 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 108064 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 108066 frame_update_SB_DFFESR_Q_R[0]
.sym 108067 brick_display_SB_LUT4_I2_O[1]
.sym 108068 brick_display_SB_LUT4_I2_O[3]
.sym 108085 $PACKER_VCC_NET
.sym 108091 brick_display
.sym 108092 ball_display
.sym 108095 ball_display
.sym 108096 lives_display_SB_LUT4_I1_O[2]
.sym 108098 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108103 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108107 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 108111 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 108115 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108119 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108122 $PACKER_VCC_NET
.sym 108123 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108127 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108131 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108136 $nextpnr_ICESTORM_LC_60$I3
.sym 108138 ballvga:39_SB_LUT4_I3_O[0]
.sym 108139 lives_display_SB_LUT4_I1_O[1]
.sym 108140 lives_display_SB_LUT4_I1_O[2]
.sym 108142 brick_display
.sym 108143 lives_display
.sym 108144 ball_display
.sym 108146 lives_display
.sym 108147 brick_display
.sym 108148 ball_display
.sym 108338 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 108340 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108354 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 108358 col[1]
.sym 108359 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 108362 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 108363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 108366 col[3]
.sym 108367 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[3]
.sym 108370 col[4]
.sym 108371 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[4]
.sym 108374 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 108375 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[5]
.sym 108378 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 108379 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[6]
.sym 108382 col[7]
.sym 108383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[7]
.sym 108386 col[8]
.sym 108387 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[8]
.sym 108390 col[9]
.sym 108391 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[9]
.sym 108396 $nextpnr_ICESTORM_LC_41$I3
.sym 108399 ballvga.bally[3]
.sym 108400 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 108418 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 108423 ballvga.bally[3]
.sym 108427 ballvga.bally[4]
.sym 108428 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 108431 ballvga.bally[5]
.sym 108432 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 108435 ballvga.bally[6]
.sym 108436 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 108439 ballvga.bally[7]
.sym 108440 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 108443 ballvga.bally[8]
.sym 108444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 108447 ballvga.bally[9]
.sym 108448 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 108450 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 108454 $PACKER_VCC_NET
.sym 108455 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 108458 $PACKER_VCC_NET
.sym 108459 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 108462 $PACKER_VCC_NET
.sym 108463 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 108466 $PACKER_VCC_NET
.sym 108467 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 108470 $PACKER_VCC_NET
.sym 108471 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108474 $PACKER_VCC_NET
.sym 108475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108478 $PACKER_VCC_NET
.sym 108479 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108482 $PACKER_VCC_NET
.sym 108483 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108487 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108492 $nextpnr_ICESTORM_LC_141$I3
.sym 108514 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 108518 $PACKER_VCC_NET
.sym 108519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108523 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108527 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 108530 $PACKER_VCC_NET
.sym 108531 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 108535 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108538 $PACKER_VCC_NET
.sym 108539 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108542 $PACKER_VCC_NET
.sym 108543 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108547 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108551 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108556 $nextpnr_ICESTORM_LC_63$I3
.sym 108571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 108572 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 108578 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 108582 $PACKER_VCC_NET
.sym 108583 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108586 $PACKER_VCC_NET
.sym 108587 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108590 $PACKER_VCC_NET
.sym 108591 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 108594 $PACKER_VCC_NET
.sym 108595 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 108599 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108602 $PACKER_VCC_NET
.sym 108603 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108607 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108610 $PACKER_VCC_NET
.sym 108611 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108615 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108620 $nextpnr_ICESTORM_LC_88$I3
.sym 108642 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 108646 $PACKER_VCC_NET
.sym 108647 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 108650 $PACKER_VCC_NET
.sym 108651 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 108654 $PACKER_VCC_NET
.sym 108655 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 108658 $PACKER_VCC_NET
.sym 108659 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108662 $PACKER_VCC_NET
.sym 108663 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108667 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108671 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108675 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108680 $nextpnr_ICESTORM_LC_118$I3
.sym 108706 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108710 $PACKER_VCC_NET
.sym 108711 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108714 $PACKER_VCC_NET
.sym 108715 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 108718 $PACKER_VCC_NET
.sym 108719 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 108722 $PACKER_VCC_NET
.sym 108723 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108727 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108731 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108734 $PACKER_VCC_NET
.sym 108735 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108739 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108744 $nextpnr_ICESTORM_LC_109$I3
.sym 108760 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 108770 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 108775 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 108779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108782 $PACKER_VCC_NET
.sym 108783 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108787 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108790 $PACKER_VCC_NET
.sym 108791 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108795 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 108799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 108800 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 108834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 108839 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 108843 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 108846 $PACKER_VCC_NET
.sym 108847 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 108851 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108854 $PACKER_VCC_NET
.sym 108855 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108858 $PACKER_VCC_NET
.sym 108859 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108862 $PACKER_VCC_NET
.sym 108863 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108867 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108872 $nextpnr_ICESTORM_LC_100$I3
.sym 108875 row[7]
.sym 108876 row[6]
.sym 108889 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 108890 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 108891 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 108892 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 108893 row[9]
.sym 108894 row[8]
.sym 108895 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 108896 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 108897 col[7]
.sym 108898 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 108899 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 108900 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 108902 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 108903 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 108904 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 108905 col[3]
.sym 108906 col[9]
.sym 108907 col[8]
.sym 108908 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 108913 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 108914 col[7]
.sym 108915 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 108916 col[4]
.sym 108917 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 108918 col[4]
.sym 108919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 108920 col[1]
.sym 108921 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 108922 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 108923 col[1]
.sym 108924 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 108927 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 108928 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 108930 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 108935 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108938 $PACKER_VCC_NET
.sym 108939 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108942 $PACKER_VCC_NET
.sym 108943 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 108946 $PACKER_VCC_NET
.sym 108947 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 108950 $PACKER_VCC_NET
.sym 108951 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108954 $PACKER_VCC_NET
.sym 108955 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108959 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108962 $PACKER_VCC_NET
.sym 108963 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108967 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108969 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 108970 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 108971 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 108972 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 108973 col[7]
.sym 108974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 108975 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 108976 col[4]
.sym 108977 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 108978 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 108979 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 108980 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108982 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 108983 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 108984 col[4]
.sym 108987 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 108988 col[3]
.sym 108991 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 108992 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 108993 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 108994 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 108995 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 108996 col[4]
.sym 108997 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 108998 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108999 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[2]
.sym 109000 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0[3]
.sym 109006 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 109007 col[3]
.sym 109008 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109009 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109010 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109011 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 109012 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 109013 row[9]
.sym 109014 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1]
.sym 109015 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 109016 row[8]
.sym 109019 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109020 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 109022 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.sym 109023 right_SB_LUT4_I1_I3[1]
.sym 109024 right_SB_LUT4_I1_I3[2]
.sym 109027 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 109028 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 109090 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109094 $PACKER_VCC_NET
.sym 109095 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109099 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 109102 $PACKER_VCC_NET
.sym 109103 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109106 $PACKER_VCC_NET
.sym 109107 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109110 $PACKER_VCC_NET
.sym 109111 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109114 $PACKER_VCC_NET
.sym 109115 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109119 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109124 $nextpnr_ICESTORM_LC_17$I3
.sym 109282 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 109283 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109286 col[3]
.sym 109287 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 109290 col[4]
.sym 109291 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 109294 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 109295 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 109298 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 109299 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 109302 col[7]
.sym 109303 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 109306 col[8]
.sym 109307 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 109310 col[9]
.sym 109311 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 109315 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 109319 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 109323 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109327 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109331 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109335 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109339 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109343 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109347 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109351 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 109356 $nextpnr_ICESTORM_LC_15$I3
.sym 109368 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[7]
.sym 109378 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 109382 $PACKER_VCC_NET
.sym 109383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 109386 $PACKER_VCC_NET
.sym 109387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 109390 $PACKER_VCC_NET
.sym 109391 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 109394 $PACKER_VCC_NET
.sym 109395 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 109399 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 109402 $PACKER_VCC_NET
.sym 109403 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 109407 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 109410 $PACKER_VCC_NET
.sym 109411 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 109415 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109420 $nextpnr_ICESTORM_LC_71$I3
.sym 109442 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 109446 $PACKER_VCC_NET
.sym 109447 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 109448 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 109450 $PACKER_VCC_NET
.sym 109451 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 109452 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 109454 $PACKER_VCC_NET
.sym 109455 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 109456 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 109458 $PACKER_VCC_NET
.sym 109459 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 109460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 109463 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109464 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 109468 $nextpnr_ICESTORM_LC_188$I3
.sym 109474 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 109479 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109482 $PACKER_VCC_NET
.sym 109483 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109486 $PACKER_VCC_NET
.sym 109487 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109490 $PACKER_VCC_NET
.sym 109491 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 109495 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109498 $PACKER_VCC_NET
.sym 109499 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109502 $PACKER_VCC_NET
.sym 109503 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109507 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109511 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109513 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 109514 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 109515 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 109516 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 109538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 109542 $PACKER_VCC_NET
.sym 109543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 109546 $PACKER_VCC_NET
.sym 109547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 109551 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 109554 $PACKER_VCC_NET
.sym 109555 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 109558 $PACKER_VCC_NET
.sym 109559 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 109563 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 109566 $PACKER_VCC_NET
.sym 109567 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 109571 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109573 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[9]
.sym 109574 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1[9]
.sym 109575 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 109576 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3[8]
.sym 109602 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 109607 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109615 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109619 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 109623 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109626 $PACKER_VCC_NET
.sym 109627 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109631 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109634 $PACKER_VCC_NET
.sym 109635 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109639 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109644 $nextpnr_ICESTORM_LC_152$I3
.sym 109666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 109670 $PACKER_VCC_NET
.sym 109671 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109675 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109679 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109682 $PACKER_VCC_NET
.sym 109683 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 109686 $PACKER_VCC_NET
.sym 109687 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109690 $PACKER_VCC_NET
.sym 109691 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109695 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109698 $PACKER_VCC_NET
.sym 109699 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109703 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109708 $nextpnr_ICESTORM_LC_45$I3
.sym 109712 col[1]
.sym 109725 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 109730 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109734 $PACKER_VCC_NET
.sym 109735 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109738 $PACKER_VCC_NET
.sym 109739 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 109743 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109747 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109750 $PACKER_VCC_NET
.sym 109751 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109755 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109764 $nextpnr_ICESTORM_LC_144$I3
.sym 109769 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109770 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 109771 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 109772 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 109794 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 109798 $PACKER_VCC_NET
.sym 109799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 109802 $PACKER_VCC_NET
.sym 109803 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 109807 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 109810 $PACKER_VCC_NET
.sym 109811 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 109814 $PACKER_VCC_NET
.sym 109815 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 109818 $PACKER_VCC_NET
.sym 109819 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 109823 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109825 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 109826 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 109827 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 109828 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 109831 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109832 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 109849 row[9]
.sym 109850 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 109851 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109852 row[8]
.sym 109858 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 109863 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109866 $PACKER_VCC_NET
.sym 109867 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109871 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109874 $PACKER_VCC_NET
.sym 109875 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 109879 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109882 $PACKER_VCC_NET
.sym 109883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109887 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109890 $PACKER_VCC_NET
.sym 109891 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109895 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109897 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109898 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 109899 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 109900 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 109902 col[4]
.sym 109903 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 109904 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 109906 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 109907 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 109908 col[9]
.sym 109909 col[7]
.sym 109910 col[8]
.sym 109911 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109912 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 109917 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 109918 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 109919 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 109920 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 109922 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 109927 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109934 $PACKER_VCC_NET
.sym 109935 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109939 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 109943 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109946 $PACKER_VCC_NET
.sym 109947 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109950 $PACKER_VCC_NET
.sym 109951 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109955 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109959 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109961 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[0]
.sym 109962 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 109963 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[2]
.sym 109964 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0[3]
.sym 109965 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 109966 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109967 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 109968 col[3]
.sym 109971 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 109972 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 109974 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 109975 col[8]
.sym 109976 col[9]
.sym 109979 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109980 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 109983 col[1]
.sym 109984 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 109986 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 109991 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109995 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109999 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110003 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 110006 $PACKER_VCC_NET
.sym 110007 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110010 $PACKER_VCC_NET
.sym 110011 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110014 $PACKER_VCC_NET
.sym 110015 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110018 $PACKER_VCC_NET
.sym 110019 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110023 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110025 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 110026 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 110027 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 110028 valid1_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 110050 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110054 $PACKER_VCC_NET
.sym 110055 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110058 $PACKER_VCC_NET
.sym 110059 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110063 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 110067 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110070 $PACKER_VCC_NET
.sym 110071 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110074 $PACKER_VCC_NET
.sym 110075 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110079 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110083 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110088 $nextpnr_ICESTORM_LC_133$I3
.sym 110242 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110246 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 110250 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110251 $PACKER_VCC_NET
.sym 110252 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 110254 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 110255 $PACKER_VCC_NET
.sym 110256 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 110258 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 110259 $PACKER_VCC_NET
.sym 110260 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 110262 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 110264 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 110266 row[6]
.sym 110268 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 110270 row[7]
.sym 110271 $PACKER_VCC_NET
.sym 110272 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 110274 row[8]
.sym 110276 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 110278 row[9]
.sym 110279 $PACKER_VCC_NET
.sym 110280 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 110284 $nextpnr_ICESTORM_LC_104$I3
.sym 110306 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 110310 col[1]
.sym 110311 $PACKER_VCC_NET
.sym 110314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110315 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110318 col[3]
.sym 110319 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 110322 col[4]
.sym 110323 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 110326 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 110327 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 110330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 110331 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 110334 col[7]
.sym 110335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 110338 col[8]
.sym 110339 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[8]
.sym 110342 col[9]
.sym 110343 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[9]
.sym 110347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[10]
.sym 110351 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[11]
.sym 110355 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 110359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 110363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 110367 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 110371 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 110375 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 110379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 110383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 110385 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110386 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[0]
.sym 110387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110388 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 110392 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[10]
.sym 110393 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0[0]
.sym 110394 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110395 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110396 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110400 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[11]
.sym 110402 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110403 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110406 col[3]
.sym 110407 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 110410 col[4]
.sym 110411 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110414 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 110415 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 110418 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 110419 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 110422 col[7]
.sym 110423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 110426 col[8]
.sym 110427 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 110430 col[9]
.sym 110431 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 110435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 110439 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 110443 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 110447 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 110451 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 110455 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 110459 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 110463 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 110467 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 110471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 110474 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 110475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 110476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 110491 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110492 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 110530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 110534 col[1]
.sym 110535 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 110538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110539 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 110542 col[3]
.sym 110543 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 110546 col[4]
.sym 110547 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 110550 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 110551 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 110554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 110555 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 110558 col[7]
.sym 110559 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 110562 col[8]
.sym 110563 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 110566 col[9]
.sym 110567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 110571 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 110575 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 110579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 110583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 110587 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 110591 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 110595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 110599 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 110603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 110607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 110612 $nextpnr_ICESTORM_LC_86$I3
.sym 110627 col[1]
.sym 110628 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 110632 col[4]
.sym 110640 col[3]
.sym 110644 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 110648 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 110652 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110656 col[7]
.sym 110658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110663 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110667 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110671 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 110675 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110679 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110682 $PACKER_VCC_NET
.sym 110683 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110686 $PACKER_VCC_NET
.sym 110687 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110691 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110695 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 110696 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 110699 col[1]
.sym 110700 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 110708 col[9]
.sym 110711 row[7]
.sym 110712 row[6]
.sym 110715 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 110716 col[7]
.sym 110720 col[8]
.sym 110721 row[7]
.sym 110722 row[6]
.sym 110723 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 110724 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 110738 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_I1[0]
.sym 110739 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 110740 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 110742 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 110743 row[9]
.sym 110744 row[8]
.sym 110745 row[9]
.sym 110746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 110747 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110748 row[8]
.sym 110749 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 110750 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 110751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 110752 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 110761 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 110762 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 110763 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 110764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 110786 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110794 $PACKER_VCC_NET
.sym 110795 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110798 $PACKER_VCC_NET
.sym 110799 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 110803 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110806 $PACKER_VCC_NET
.sym 110807 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110811 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110814 $PACKER_VCC_NET
.sym 110815 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110819 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110824 $nextpnr_ICESTORM_LC_58$I3
.sym 110850 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_I0_I2[0]
.sym 110855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110858 $PACKER_VCC_NET
.sym 110859 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110863 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110866 $PACKER_VCC_NET
.sym 110867 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 110870 $PACKER_VCC_NET
.sym 110871 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110875 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110878 $PACKER_VCC_NET
.sym 110879 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110887 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110892 $nextpnr_ICESTORM_LC_35$I3
.sym 110893 col[4]
.sym 110894 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110895 col[3]
.sym 110896 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 110905 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 110906 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 110907 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 110908 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 110909 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 110910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 110911 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110912 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 110914 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110923 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110927 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 110930 $PACKER_VCC_NET
.sym 110931 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110934 $PACKER_VCC_NET
.sym 110935 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110938 $PACKER_VCC_NET
.sym 110939 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110943 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110947 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110950 $PACKER_VCC_NET
.sym 110952 $nextpnr_ICESTORM_LC_139$I3
.sym 110953 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 110954 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 110955 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 110956 $nextpnr_ICESTORM_LC_139$COUT
.sym 110958 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 110959 valid1_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 110960 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 110967 col[9]
.sym 110968 col[8]
.sym 110974 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110975 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 110976 col[3]
.sym 110978 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 110982 $PACKER_VCC_NET
.sym 110983 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 110987 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110990 $PACKER_VCC_NET
.sym 110991 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110995 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110999 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111002 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 111003 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 111004 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 111010 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111014 $PACKER_VCC_NET
.sym 111015 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 111018 $PACKER_VCC_NET
.sym 111019 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 111023 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 111026 $PACKER_VCC_NET
.sym 111027 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111030 $PACKER_VCC_NET
.sym 111031 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 111034 $PACKER_VCC_NET
.sym 111035 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 111038 $PACKER_VCC_NET
.sym 111039 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111043 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111045 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 111046 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 111047 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 111048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 111202 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 111206 col[1]
.sym 111207 $PACKER_VCC_NET
.sym 111210 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 111211 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111214 col[3]
.sym 111215 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 111218 col[4]
.sym 111219 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111222 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 111223 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 111226 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 111227 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111230 col[7]
.sym 111231 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 111234 col[8]
.sym 111235 row[6]
.sym 111238 col[9]
.sym 111239 row[7]
.sym 111243 row[8]
.sym 111247 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111251 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111255 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111259 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111263 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111267 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111271 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111275 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111279 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111284 $nextpnr_ICESTORM_LC_80$I3
.sym 111288 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[3]
.sym 111292 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[5]
.sym 111296 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[4]
.sym 111297 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111298 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111299 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 111300 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 111304 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 111305 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 111306 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[5]
.sym 111307 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[4]
.sym 111308 col[4]
.sym 111309 col[3]
.sym 111310 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[3]
.sym 111311 col[9]
.sym 111312 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[9]
.sym 111313 col[7]
.sym 111314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[7]
.sym 111315 col[8]
.sym 111316 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[8]
.sym 111320 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[8]
.sym 111324 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[9]
.sym 111325 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 111326 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 111327 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 111328 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 111330 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 111338 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111339 $PACKER_VCC_NET
.sym 111340 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111342 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 111343 $PACKER_VCC_NET
.sym 111344 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 111346 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111348 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 111350 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 111351 $PACKER_VCC_NET
.sym 111352 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 111354 row[6]
.sym 111356 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 111358 row[7]
.sym 111359 $PACKER_VCC_NET
.sym 111360 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 111362 row[8]
.sym 111364 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 111366 row[9]
.sym 111367 $PACKER_VCC_NET
.sym 111368 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 111370 $PACKER_VCC_NET
.sym 111372 $nextpnr_ICESTORM_LC_78$I3
.sym 111374 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[10]
.sym 111375 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2[11]
.sym 111376 $nextpnr_ICESTORM_LC_78$COUT
.sym 111394 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 111399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 111403 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 111406 $PACKER_VCC_NET
.sym 111407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 111411 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 111414 $PACKER_VCC_NET
.sym 111415 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111418 $PACKER_VCC_NET
.sym 111419 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111423 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111426 $PACKER_VCC_NET
.sym 111427 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111431 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111436 $nextpnr_ICESTORM_LC_76$I3
.sym 111458 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 111463 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 111466 $PACKER_VCC_NET
.sym 111467 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 111470 $PACKER_VCC_NET
.sym 111471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 111474 $PACKER_VCC_NET
.sym 111475 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 111478 $PACKER_VCC_NET
.sym 111479 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111482 $PACKER_VCC_NET
.sym 111483 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111487 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111490 $PACKER_VCC_NET
.sym 111491 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111495 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111500 $nextpnr_ICESTORM_LC_90$I3
.sym 111518 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111520 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 111522 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 111526 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111530 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 111531 $PACKER_VCC_NET
.sym 111532 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 111534 row[6]
.sym 111536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 111538 row[7]
.sym 111539 $PACKER_VCC_NET
.sym 111540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 111542 row[8]
.sym 111543 $PACKER_VCC_NET
.sym 111544 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 111546 row[9]
.sym 111547 $PACKER_VCC_NET
.sym 111548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 111552 $nextpnr_ICESTORM_LC_136$I3
.sym 111554 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111558 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 111560 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111562 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111563 $PACKER_VCC_NET
.sym 111566 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 111567 $PACKER_VCC_NET
.sym 111570 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111571 $PACKER_VCC_NET
.sym 111574 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 111575 $PACKER_VCC_NET
.sym 111578 row[6]
.sym 111579 $PACKER_VCC_NET
.sym 111582 row[7]
.sym 111583 $PACKER_VCC_NET
.sym 111586 row[8]
.sym 111587 $PACKER_VCC_NET
.sym 111590 row[9]
.sym 111593 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 111594 right_SB_LUT4_I1_O[1]
.sym 111595 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 111596 right_SB_LUT4_I1_O_SB_LUT4_I0_I1[3]
.sym 111597 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111598 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 111599 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111600 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 111618 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 111623 col[1]
.sym 111624 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 111627 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 111628 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 111631 col[3]
.sym 111632 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 111635 col[4]
.sym 111636 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 111639 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 111640 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 111643 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 111644 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 111647 col[7]
.sym 111648 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 111651 col[8]
.sym 111652 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 111655 col[9]
.sym 111656 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 111661 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 111662 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 111663 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 111664 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 111666 VSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I1[7]
.sym 111667 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 111668 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 111669 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 111670 col[9]
.sym 111671 col[4]
.sym 111672 col[8]
.sym 111673 col[1]
.sym 111674 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 111675 col[3]
.sym 111676 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 111682 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 111686 $PACKER_VCC_NET
.sym 111687 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 111691 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 111695 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111699 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111702 $PACKER_VCC_NET
.sym 111703 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111706 $PACKER_VCC_NET
.sym 111707 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111711 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111714 $PACKER_VCC_NET
.sym 111716 $nextpnr_ICESTORM_LC_6$I3
.sym 111717 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 111718 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 111719 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 111720 $nextpnr_ICESTORM_LC_6$COUT
.sym 111729 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 111730 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 111731 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111732 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 111751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 111755 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 111758 $PACKER_VCC_NET
.sym 111759 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 111763 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111767 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111770 $PACKER_VCC_NET
.sym 111771 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111775 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111779 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111782 $PACKER_VCC_NET
.sym 111784 $nextpnr_ICESTORM_LC_93$I3
.sym 111787 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 111788 $nextpnr_ICESTORM_LC_93$COUT
.sym 111789 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111790 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 111791 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 111792 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 111796 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 111797 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]
.sym 111798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[8]
.sym 111799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[7]
.sym 111800 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 111801 col[7]
.sym 111802 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 111803 col[3]
.sym 111804 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 111808 col[7]
.sym 111810 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 111815 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 111819 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 111823 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111826 $PACKER_VCC_NET
.sym 111827 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111830 $PACKER_VCC_NET
.sym 111831 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111835 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111839 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111842 $PACKER_VCC_NET
.sym 111844 $nextpnr_ICESTORM_LC_20$I3
.sym 111846 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 111847 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 111848 $nextpnr_ICESTORM_LC_20$COUT
.sym 111853 row[9]
.sym 111854 row[8]
.sym 111855 row[7]
.sym 111856 row[6]
.sym 111863 col[8]
.sym 111864 col[9]
.sym 111865 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111866 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 111867 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 111868 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 111875 col[4]
.sym 111876 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 111877 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 111878 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 111879 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 111880 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 111881 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 111883 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111884 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 111885 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 111886 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 111887 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 111888 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 111890 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 111891 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 111892 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 111895 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 111896 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 111902 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[0]
.sym 111903 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 111904 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[2]
.sym 111905 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 111906 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111907 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 111908 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 111910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 111911 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 111912 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 111915 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 111916 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 111919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 111920 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 111923 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 111924 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 111927 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 111928 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 111931 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 111932 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 111933 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 111934 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 111935 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 111936 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111943 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 111944 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 111945 startdisplay_SB_DFFESS_Q_3_D[3]
.sym 111949 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O[2]
.sym 111950 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 111951 startdisplay_SB_DFFESS_Q_3_D[2]
.sym 111952 startdisplay_SB_DFFESS_Q_3_D[3]
.sym 111955 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 111956 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 111961 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 111962 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 111963 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 111964 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 111967 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111968 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 111974 ballvga:39_SB_LUT4_I3_O[0]
.sym 111975 startdisplay[0]
.sym 111976 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111996 valid1
.sym 111998 ballvga:39_SB_LUT4_I3_O[0]
.sym 111999 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 112000 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 112148 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 112156 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 112162 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 112166 col[1]
.sym 112167 $PACKER_VCC_NET
.sym 112170 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112171 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 112174 col[3]
.sym 112175 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 112178 col[4]
.sym 112179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[4]
.sym 112182 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 112183 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[5]
.sym 112186 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112187 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[6]
.sym 112190 col[7]
.sym 112191 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[7]
.sym 112194 col[8]
.sym 112195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[8]
.sym 112198 col[9]
.sym 112199 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[9]
.sym 112203 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[10]
.sym 112207 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[11]
.sym 112211 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 112215 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 112219 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 112223 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 112227 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 112231 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 112235 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 112239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[12]
.sym 112242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[0]
.sym 112243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[1]
.sym 112244 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1[2]
.sym 112258 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112259 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 112262 col[3]
.sym 112263 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 112266 col[4]
.sym 112267 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 112270 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 112271 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 112274 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112275 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 112278 col[7]
.sym 112279 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 112282 col[8]
.sym 112283 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 112286 col[9]
.sym 112287 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 112291 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 112295 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 112299 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 112303 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 112307 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 112311 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 112315 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 112319 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 112323 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 112327 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 112332 $nextpnr_ICESTORM_LC_26$I3
.sym 112346 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112348 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 112354 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112355 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 112358 col[3]
.sym 112359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 112362 col[4]
.sym 112363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 112366 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 112367 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 112370 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112371 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 112374 col[7]
.sym 112375 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 112378 col[8]
.sym 112379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 112382 col[9]
.sym 112383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 112387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 112391 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 112395 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112403 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112407 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112411 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112415 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112419 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 112426 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[7]
.sym 112427 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[17]
.sym 112428 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[17]
.sym 112434 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112435 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112436 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 112437 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.sym 112438 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 112439 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 112440 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 112450 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 112455 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 112458 $PACKER_VCC_NET
.sym 112459 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 112462 $PACKER_VCC_NET
.sym 112463 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 112467 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112470 $PACKER_VCC_NET
.sym 112471 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112478 $PACKER_VCC_NET
.sym 112479 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112483 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112488 $nextpnr_ICESTORM_LC_168$I3
.sym 112514 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112519 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112523 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112526 $PACKER_VCC_NET
.sym 112527 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112530 $PACKER_VCC_NET
.sym 112531 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 112536 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 112546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 112551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 112555 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 112556 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 112558 $PACKER_VCC_NET
.sym 112559 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 112560 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 112562 $PACKER_VCC_NET
.sym 112563 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 112564 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 112566 $PACKER_VCC_NET
.sym 112567 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112568 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 112571 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112572 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 112574 $PACKER_VCC_NET
.sym 112575 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112576 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 112578 $PACKER_VCC_NET
.sym 112579 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112580 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 112583 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112584 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 112588 $nextpnr_ICESTORM_LC_177$I3
.sym 112610 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 112614 $PACKER_VCC_NET
.sym 112615 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 112619 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 112622 $PACKER_VCC_NET
.sym 112623 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 112626 $PACKER_VCC_NET
.sym 112627 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112630 $PACKER_VCC_NET
.sym 112631 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112634 $PACKER_VCC_NET
.sym 112635 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112639 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112643 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112646 $PACKER_VCC_NET
.sym 112648 $nextpnr_ICESTORM_LC_23$I3
.sym 112650 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112651 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112652 $nextpnr_ICESTORM_LC_23$COUT
.sym 112674 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 112679 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 112680 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 112682 $PACKER_VCC_NET
.sym 112683 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112687 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112691 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112694 $PACKER_VCC_NET
.sym 112695 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112699 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112702 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 112703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 112704 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 112706 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 112711 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 112715 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112716 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 112718 $PACKER_VCC_NET
.sym 112719 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112720 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 112722 $PACKER_VCC_NET
.sym 112723 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112724 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 112726 $PACKER_VCC_NET
.sym 112727 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112728 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 112731 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112732 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 112734 $PACKER_VCC_NET
.sym 112736 $nextpnr_ICESTORM_LC_67$I3
.sym 112738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 112739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 112740 $nextpnr_ICESTORM_LC_67$COUT
.sym 112744 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 112745 col[8]
.sym 112746 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 112747 col[9]
.sym 112748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 112749 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112750 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112752 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 112756 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 112757 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 112758 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 112759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 112764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 112768 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 112770 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 112774 $PACKER_VCC_NET
.sym 112775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 112778 $PACKER_VCC_NET
.sym 112779 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 112782 $PACKER_VCC_NET
.sym 112783 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 112786 $PACKER_VCC_NET
.sym 112787 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112791 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112794 $PACKER_VCC_NET
.sym 112795 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112798 $PACKER_VCC_NET
.sym 112799 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112803 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112806 $PACKER_VCC_NET
.sym 112808 $nextpnr_ICESTORM_LC_52$I3
.sym 112809 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 112810 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 112811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 112812 $nextpnr_ICESTORM_LC_52$COUT
.sym 112833 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112834 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112835 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 112836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 112838 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 112839 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 112840 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 112841 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112842 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112843 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112844 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 112845 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 112846 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 112847 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 112848 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 112851 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 112852 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 112853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 112854 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 112855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 112856 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 112859 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 112860 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 112862 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112863 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112864 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 112865 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112866 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 112867 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 112868 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 112871 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 112872 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 112874 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 112875 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 112876 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 112878 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 112879 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 112880 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 112881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 112882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 112883 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 112884 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 112885 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 112886 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 112887 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112888 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 112889 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 112890 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 112891 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 112892 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 112893 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 112894 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 112895 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 112896 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 112898 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 112899 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 112900 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 112902 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 112903 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 112904 startdisplay_SB_DFFESS_Q_1_D[2]
.sym 112909 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 112910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 112911 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 112912 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 112913 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112914 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 112915 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 112916 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 112917 startdisplay_SB_DFFESS_Q_1_D[2]
.sym 112929 lives_display_SB_LUT4_I1_O[2]
.sym 112930 lives_display_SB_LUT4_I2_O[0]
.sym 112931 startdisplay[4]
.sym 112932 ballvga:39_SB_LUT4_I3_O[0]
.sym 112933 lives_display_SB_LUT4_I1_O[2]
.sym 112934 lives_display_SB_LUT4_I2_O[0]
.sym 112935 startdisplay[5]
.sym 112936 ballvga:39_SB_LUT4_I3_O[0]
.sym 112937 lives_display_SB_LUT4_I2_O[0]
.sym 112938 lives_display_SB_LUT4_I1_O[2]
.sym 112939 lives_display_SB_LUT4_I2_O[2]
.sym 112940 ballvga:39_SB_LUT4_I3_O[0]
.sym 112941 lives_display_SB_LUT4_I2_O[0]
.sym 112942 lives_display_SB_LUT4_I1_O[2]
.sym 112943 startdisplay[3]
.sym 112944 ballvga:39_SB_LUT4_I3_O[0]
.sym 113100 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 113122 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 113126 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113130 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 113131 $PACKER_VCC_NET
.sym 113132 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 113134 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 113135 $PACKER_VCC_NET
.sym 113136 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 113138 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 113139 $PACKER_VCC_NET
.sym 113140 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 113142 row[6]
.sym 113143 $PACKER_VCC_NET
.sym 113144 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 113146 row[7]
.sym 113148 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 113150 row[8]
.sym 113151 $PACKER_VCC_NET
.sym 113152 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 113154 row[9]
.sym 113155 $PACKER_VCC_NET
.sym 113156 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 113158 $PACKER_VCC_NET
.sym 113160 $nextpnr_ICESTORM_LC_65$I3
.sym 113162 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 113163 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 113164 $nextpnr_ICESTORM_LC_65$COUT
.sym 113168 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 113172 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 113176 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[11]
.sym 113180 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[10]
.sym 113184 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 113194 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 113195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 113196 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 113205 col[3]
.sym 113206 col[9]
.sym 113207 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 113208 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 113217 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 113218 col[8]
.sym 113219 row[6]
.sym 113220 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 113221 col[7]
.sym 113222 col[3]
.sym 113223 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 113224 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 113225 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 113226 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 113227 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 113228 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 113229 row[9]
.sym 113230 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113231 col[4]
.sym 113232 row[8]
.sym 113238 $PACKER_VCC_NET
.sym 113239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 113240 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 113245 row[7]
.sym 113246 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 113247 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 113248 col[9]
.sym 113250 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 113254 $PACKER_VCC_NET
.sym 113255 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 113256 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 113259 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 113260 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 113263 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 113264 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 113267 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 113268 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 113270 $PACKER_VCC_NET
.sym 113271 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113272 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 113275 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113276 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 113279 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113280 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 113282 $PACKER_VCC_NET
.sym 113283 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113284 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 113287 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113288 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 113292 $nextpnr_ICESTORM_LC_185$I3
.sym 113301 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 113314 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 113318 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113322 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 113323 $PACKER_VCC_NET
.sym 113324 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 113326 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 113328 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 113330 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 113331 $PACKER_VCC_NET
.sym 113332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 113334 row[6]
.sym 113335 $PACKER_VCC_NET
.sym 113336 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 113338 row[7]
.sym 113340 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 113342 row[8]
.sym 113343 $PACKER_VCC_NET
.sym 113344 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 113346 row[9]
.sym 113347 $PACKER_VCC_NET
.sym 113348 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 113352 $nextpnr_ICESTORM_LC_33$I3
.sym 113375 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 113376 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113404 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 113412 row[7]
.sym 113416 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 113420 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 113428 row[6]
.sym 113432 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 113436 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113442 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113447 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 113451 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113452 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 113455 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 113456 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 113459 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 113460 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 113463 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 113464 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 113467 row[6]
.sym 113468 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 113471 row[7]
.sym 113472 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 113475 row[8]
.sym 113476 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 113479 row[9]
.sym 113480 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 113491 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 113492 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 113500 row[9]
.sym 113506 col[1]
.sym 113507 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 113510 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 113511 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 113514 col[3]
.sym 113515 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 113518 col[4]
.sym 113519 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 113522 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 113523 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 113526 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 113527 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 113530 col[7]
.sym 113531 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 113534 col[8]
.sym 113535 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 113538 col[9]
.sym 113539 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 113543 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 113547 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 113551 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 113555 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 113559 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 113563 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 113567 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 113571 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 113575 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 113579 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 113581 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 113582 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 113583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 113584 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 113602 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 113606 $PACKER_VCC_NET
.sym 113607 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 113610 $PACKER_VCC_NET
.sym 113611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 113614 $PACKER_VCC_NET
.sym 113615 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 113619 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113623 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113627 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113630 $PACKER_VCC_NET
.sym 113631 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113635 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113639 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 113640 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3[8]
.sym 113660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 113666 col[1]
.sym 113667 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113670 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 113671 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 113674 col[3]
.sym 113675 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113678 col[4]
.sym 113679 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 113682 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 113683 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113686 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 113687 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 113690 col[7]
.sym 113691 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 113694 col[8]
.sym 113695 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 113698 col[9]
.sym 113699 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 113703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 113707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 113711 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 113715 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 113719 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 113723 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 113727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 113731 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 113735 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 113739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 113741 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 113742 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 113743 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 113744 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 113747 col[1]
.sym 113748 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113757 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 113758 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 113759 col[4]
.sym 113760 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 113794 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 113798 $PACKER_VCC_NET
.sym 113799 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113802 $PACKER_VCC_NET
.sym 113803 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113806 $PACKER_VCC_NET
.sym 113807 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113810 $PACKER_VCC_NET
.sym 113811 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113815 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113818 $PACKER_VCC_NET
.sym 113820 $nextpnr_ICESTORM_LC_116$I3
.sym 113822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 113823 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 113824 $nextpnr_ICESTORM_LC_116$COUT
.sym 113826 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113830 $PACKER_VCC_NET
.sym 113831 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113835 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113839 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113843 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113845 right_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 113846 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 113847 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 113848 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3[4]
.sym 113858 row[7]
.sym 113862 row[8]
.sym 113863 $PACKER_VCC_NET
.sym 113866 row[9]
.sym 113872 $nextpnr_ICESTORM_LC_43$I3
.sym 114109 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 114110 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 114111 col[7]
.sym 114112 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 114119 col[8]
.sym 114120 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 114126 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114128 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 114133 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114134 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 114135 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 114136 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 114143 col[4]
.sym 114144 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 114145 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 114146 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.sym 114147 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 114148 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 114183 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 114184 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 114201 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 114202 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 114203 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 114204 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 114208 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 114212 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 114216 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 114220 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 114224 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 114228 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 114229 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 114230 col[4]
.sym 114231 col[3]
.sym 114232 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 114236 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114239 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 114240 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 114242 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 114246 $PACKER_VCC_NET
.sym 114247 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 114251 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 114252 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 114255 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 114256 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 114258 $PACKER_VCC_NET
.sym 114259 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 114260 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 114262 $PACKER_VCC_NET
.sym 114263 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114264 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 114267 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114268 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 114271 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114272 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 114274 $PACKER_VCC_NET
.sym 114275 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114276 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 114279 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114280 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 114282 $PACKER_VCC_NET
.sym 114284 $nextpnr_ICESTORM_LC_175$I3
.sym 114285 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 114286 col[9]
.sym 114287 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 114288 $nextpnr_ICESTORM_LC_175$COUT
.sym 114291 col[8]
.sym 114292 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 114293 col[4]
.sym 114294 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 114295 col[9]
.sym 114296 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 114299 col[7]
.sym 114300 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 114301 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 114302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 114303 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 114304 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 114306 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114310 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 114311 $PACKER_VCC_NET
.sym 114314 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 114318 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 114322 row[6]
.sym 114326 row[7]
.sym 114330 row[8]
.sym 114331 $PACKER_VCC_NET
.sym 114334 row[9]
.sym 114340 $nextpnr_ICESTORM_LC_2$I3
.sym 114370 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 114375 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 114379 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 114382 $PACKER_VCC_NET
.sym 114383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 114387 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 114391 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114394 $PACKER_VCC_NET
.sym 114395 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114398 $PACKER_VCC_NET
.sym 114399 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114403 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114407 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114412 $nextpnr_ICESTORM_LC_69$I3
.sym 114416 row[8]
.sym 114434 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114438 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 114442 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114443 $PACKER_VCC_NET
.sym 114446 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 114447 $PACKER_VCC_NET
.sym 114450 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 114454 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 114455 $PACKER_VCC_NET
.sym 114458 row[6]
.sym 114459 $PACKER_VCC_NET
.sym 114462 row[7]
.sym 114466 row[8]
.sym 114467 $PACKER_VCC_NET
.sym 114470 row[9]
.sym 114474 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114475 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 114476 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 114530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 114534 $PACKER_VCC_NET
.sym 114535 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 114539 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 114543 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 114546 $PACKER_VCC_NET
.sym 114547 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114550 $PACKER_VCC_NET
.sym 114551 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114554 $PACKER_VCC_NET
.sym 114555 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114558 $PACKER_VCC_NET
.sym 114559 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114563 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114565 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 114566 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114567 valid1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 114568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[8]
.sym 114623 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[6]
.sym 114624 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 114626 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 114630 $PACKER_VCC_NET
.sym 114631 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 114635 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 114639 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 114642 $PACKER_VCC_NET
.sym 114643 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114647 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114650 $PACKER_VCC_NET
.sym 114651 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114655 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114659 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114664 $nextpnr_ICESTORM_LC_82$I3
.sym 114690 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 114694 $PACKER_VCC_NET
.sym 114695 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 114698 $PACKER_VCC_NET
.sym 114699 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 114703 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114707 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114710 $PACKER_VCC_NET
.sym 114711 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114715 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114719 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114724 $nextpnr_ICESTORM_LC_126$I3
.sym 114730 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 114731 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 114732 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 114733 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 114734 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 114735 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 114736 col[3]
.sym 114737 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 114738 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 114739 col[7]
.sym 114740 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 114741 col[9]
.sym 114742 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 114743 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 114744 col[4]
.sym 114746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 114748 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114754 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114758 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 114762 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114764 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 114766 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 114767 $PACKER_VCC_NET
.sym 114768 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 114770 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 114771 $PACKER_VCC_NET
.sym 114772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 114774 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 114776 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 114778 row[6]
.sym 114780 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6]
.sym 114782 row[7]
.sym 114783 $PACKER_VCC_NET
.sym 114784 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7]
.sym 114786 row[8]
.sym 114787 $PACKER_VCC_NET
.sym 114788 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8]
.sym 114790 row[9]
.sym 114791 $PACKER_VCC_NET
.sym 114792 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9]
.sym 114796 $nextpnr_ICESTORM_LC_111$I3
.sym 114797 col[8]
.sym 114798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114800 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114806 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 114807 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 114808 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 114809 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114810 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 114811 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 114812 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 114816 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 114924 clk_pxl$SB_IO_OUT
.sym 115138 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 115142 col[1]
.sym 115143 $PACKER_VCC_NET
.sym 115146 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 115147 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 115150 col[3]
.sym 115151 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 115154 col[4]
.sym 115155 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 115158 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 115159 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 115162 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 115163 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 115166 col[7]
.sym 115167 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 115170 col[8]
.sym 115171 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 115174 col[9]
.sym 115175 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 115179 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 115183 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 115187 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 115191 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 115195 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 115199 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 115203 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 115207 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 115211 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 115215 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 115220 $nextpnr_ICESTORM_LC_49$I3
.sym 115224 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 115228 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[8]
.sym 115232 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 115330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 115335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 115339 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 115343 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 115346 $PACKER_VCC_NET
.sym 115347 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 115350 $PACKER_VCC_NET
.sym 115351 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 115354 $PACKER_VCC_NET
.sym 115355 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115358 $PACKER_VCC_NET
.sym 115359 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115363 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115367 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115371 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I2[9]
.sym 115372 frame_update_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2_I3[9]
.sym 115458 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 115462 col[3]
.sym 115466 col[4]
.sym 115467 $PACKER_VCC_NET
.sym 115470 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 115471 $PACKER_VCC_NET
.sym 115474 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 115475 $PACKER_VCC_NET
.sym 115478 col[7]
.sym 115479 $PACKER_VCC_NET
.sym 115482 col[8]
.sym 115483 $PACKER_VCC_NET
.sym 115486 col[9]
.sym 115492 $nextpnr_ICESTORM_LC_98$I3
.sym 115554 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 115559 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 115563 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 115566 $PACKER_VCC_NET
.sym 115567 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115570 $PACKER_VCC_NET
.sym 115571 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115574 $PACKER_VCC_NET
.sym 115575 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115579 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115584 $nextpnr_ICESTORM_LC_55$I3
.sym 115586 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 115591 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 115594 $PACKER_VCC_NET
.sym 115595 right_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I1_I2[0]
.sym 115598 $PACKER_VCC_NET
.sym 115599 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 115602 $PACKER_VCC_NET
.sym 115603 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115607 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115611 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115615 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115620 $nextpnr_ICESTORM_LC_73$I3
.sym 115684 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 115692 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 115700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 115704 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 115708 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 115712 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 115714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[0]
.sym 115718 col[1]
.sym 115719 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 115722 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 115723 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 115726 col[3]
.sym 115727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 115730 col[4]
.sym 115731 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 115734 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 115735 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 115738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 115739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 115742 col[7]
.sym 115743 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 115746 col[8]
.sym 115747 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 115750 col[9]
.sym 115751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 115755 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[10]
.sym 115759 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 115763 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 115767 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 115771 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 115775 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 115779 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 115783 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 115787 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 115791 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[11]
.sym 115796 $nextpnr_ICESTORM_LC_122$I3
.sym 115808 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
