Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun 23 13:37:49 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/ALU_sys_HDL_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------+
|      Characteristics      |                                       Path #1                                      |
+---------------------------+------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                             |
| Path Delay                | 6.587                                                                              |
| Logic Delay               | 2.275(35%)                                                                         |
| Net Delay                 | 4.312(65%)                                                                         |
| Clock Skew                | -0.049                                                                             |
| Slack                     | 3.438                                                                              |
| Clock Uncertainty         | 0.035                                                                              |
| Clock Relationship        | Safely Timed                                                                       |
| Clock Delay Group         | Same Clock                                                                         |
| Logic Levels              | 7                                                                                  |
| Routes                    | NA                                                                                 |
| Logical Path              | FDRE/C-(3)-LUT4-(1)-LUT4-(19)-LUT4-(59)-LUT4-(6)-LUT5-(1)-CARRY4-(1)-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                             |
| End Point Clock           | ap_clk                                                                             |
| DSP Block                 | None                                                                               |
| RAM Registers             | None-None                                                                          |
| IO Crossings              | 0                                                                                  |
| Config Crossings          | 0                                                                                  |
| SLR Crossings             | 0                                                                                  |
| PBlocks                   | 0                                                                                  |
| High Fanout               | 59                                                                                 |
| Dont Touch                | 0                                                                                  |
| Mark Debug                | 0                                                                                  |
| Start Point Pin Primitive | FDRE/C                                                                             |
| End Point Pin Primitive   | FDRE/D                                                                             |
| Start Point Pin           | int_selec_reg[12]/C                                                                |
| End Point Pin             | num_data_cnt_reg[6]/D                                                              |
+---------------------------+------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+----+----+----+----+
| End Point Clock | Requirement |  0 |  4  |  5  |  6 |  7 | 10 | 12 |
+-----------------+-------------+----+-----+-----+----+----+----+----+
| ap_clk          | 10.000ns    | 96 | 160 | 627 | 32 | 24 | 60 |  1 |
+-----------------+-------------+----+-----+-----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


