#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Jun 19 08:56:51 2018
# Process ID: 3636
# Current directory: C:/Users/will131/Documents/workspace/MIPS_V3.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4756 C:\Users\will131\Documents\workspace\MIPS_V3.2\MIPS_V3.2.xpr
# Log file: C:/Users/will131/Documents/workspace/MIPS_V3.2/vivado.log
# Journal file: C:/Users/will131/Documents/workspace/MIPS_V3.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 771.246 ; gain = 120.871
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 19 08:57:41 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 08:57:41 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 771.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 6=                   6
REG 7=                   5
REG 8=                   1
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 771.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 809.660 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 19 08:59:05 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 08:59:05 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 809.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
REG 6=                   6
REG 7=                   8
REG 8=                   1
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
        66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 809.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 812.293 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 19 09:02:39 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 09:02:39 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 812.293 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 823.699 ; gain = 11.406
run 2000 ns
REG 8=                   1
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       137
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
Write                    6 in                   64
REG 7=                   8
REG 8=                   1
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       137
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 835.984 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 19 09:03:58 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 09:03:58 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 835.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 835.984 ; gain = 0.000
run 8000 ns
REG 7=                   8
REG 8=                   1
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       156
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 835.984 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 19 09:09:42 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 09:09:42 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 835.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 835.984 ; gain = 0.000
run 15000 ns
REG 7=                   8
REG 8=                   1
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       156
set_property -name {xsim.simulate.runtime} -value {3000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 835.984 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 19 09:10:22 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 09:10:22 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 835.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
Write                    6 in                   64
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
REG 8=                   1
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       156
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 835.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.641 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 19 09:44:16 2018...
