

================================================================
== Vitis HLS Report for 'KBEST_Pipeline_VITIS_LOOP_31_3'
================================================================
* Date:           Fri Jun 17 13:16:13 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.373 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.520 us|  0.520 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_3  |       11|       11|         5|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      81|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      81|     102|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------+------------------------+-----------+
    |           Instance           |         Module         | Expression|
    +------------------------------+------------------------+-----------+
    |mul_mul_16s_9ns_24_4_1_U1102  |mul_mul_16s_9ns_24_4_1  |    i0 * i1|
    +------------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_83_p2          |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_77_p2         |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  25|          10|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |MULQ_out_blk_n           |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_24_fu_46               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_24_fu_46                        |   4|   0|    4|          0|
    |i_reg_126                         |   4|   0|    4|          0|
    |i_reg_126                         |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  81|  32|   21|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_31_3|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_31_3|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_31_3|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_31_3|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_31_3|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_31_3|  return value|
|MULQ_out_dout     |   in|   16|     ap_fifo|                        MULQ_out|       pointer|
|MULQ_out_empty_n  |   in|    1|     ap_fifo|                        MULQ_out|       pointer|
|MULQ_out_read     |  out|    1|     ap_fifo|                        MULQ_out|       pointer|
|yy_V_address0     |  out|    3|   ap_memory|                            yy_V|         array|
|yy_V_ce0          |  out|    1|   ap_memory|                            yy_V|         array|
|yy_V_we0          |  out|    1|   ap_memory|                            yy_V|         array|
|yy_V_d0           |  out|   16|   ap_memory|                            yy_V|         array|
+------------------+-----+-----+------------+--------------------------------+--------------+

