# mea-craft

## References

### Architecture

- [RISC-V Instruction Table](https://five-embeddev.com/riscv-isa-manual/latest/instr-table.html)
- [RISC-V RV32I Cheat Sheet](http://blog.translusion.com/images/posts/RISC-V-cheatsheet-RV32I-4-3.pdf)
- [RV32I, RV64I Instructions](https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html)
- [RISC-V Instruction Encoder/Decoder](https://luplab.gitlab.io/rvcodecjs)
- [Rudimental RV32I in VHDL](https://github.com/hamsternz/Rudi-RV32I)
- [RISC-V Datapath](https://rohansinha.nl/images/datapath.jpg)
- [riscv-simple-sv](https://github.com/tilk/riscv-simple-sv)
- [An Introduction to RV32I Interrupts and Traps](https://www.youtube.com/watch?v=l7JIry6PEX4)
- [RISC-V Interrupts](https://five-embeddev.com/quickref/interrupts.html)

### Advanced eXtensible Interface

- [AXI Basics](https://www.youtube.com/watch?v=1zw1HBsjDH8&list=PLkqJVNOiuuHtNrVaNK4O1BSgczja4obeW)
- [verilog-axi](https://github.com/alexforencich/verilog-axi)

### Others

- [Small Printf](https://www.menie.org/georges/embedded/small_printf_source_code.html)
