INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.sim/sim_1/synth/func/xsim/alu_setup_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-3107] analyzing entity 'clk_divider_0'
INFO: [VRFC 10-3107] analyzing entity 'counter_3b'
INFO: [VRFC 10-3107] analyzing entity 'counter_decade'
INFO: [VRFC 10-3107] analyzing entity 'counter_decade_1'
INFO: [VRFC 10-3107] analyzing entity 'counter_decade_2'
INFO: [VRFC 10-3107] analyzing entity 'counter_decade_3'
INFO: [VRFC 10-3107] analyzing entity 'counter_decade_4'
INFO: [VRFC 10-3107] analyzing entity 'counter_decade_5'
INFO: [VRFC 10-3107] analyzing entity 'dotiey'
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-3107] analyzing entity 'lfsr'
INFO: [VRFC 10-3107] analyzing entity 'seven_seg_decoder'
INFO: [VRFC 10-3107] analyzing entity 'segment_display'
INFO: [VRFC 10-3107] analyzing entity 'timer_8_num_selectable'
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/binary_to_bcd_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'binary_to_bcd_8'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sim_1/new/alu_setup_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_setup_tb'
