
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174753    0.002029    0.880212 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003738    0.103883    0.654721    1.534933 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.103883    0.000040    1.534973 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002797    0.101816    0.243285    1.778257 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.101816    0.000027    1.778284 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.778284   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174755    0.002204    0.880387 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.130387   clock uncertainty
                                  0.000000    1.130387   clock reconvergence pessimism
                                  0.099135    1.229522   library hold time
                                              1.229522   data required time
---------------------------------------------------------------------------------------------
                                              1.229522   data required time
                                             -1.778284   data arrival time
---------------------------------------------------------------------------------------------
                                              0.548763   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163204    0.001187    0.871937 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003761    0.104095    0.652519    1.524456 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.104095    0.000040    1.524496 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002810    0.101928    0.243452    1.767948 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.101928    0.000027    1.767975 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.767975   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163204    0.001117    0.871866 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121866   clock uncertainty
                                  0.000000    1.121866   clock reconvergence pessimism
                                  0.096827    1.218693   library hold time
                                              1.218693   data required time
---------------------------------------------------------------------------------------------
                                              1.218693   data required time
                                             -1.767975   data arrival time
---------------------------------------------------------------------------------------------
                                              0.549283   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163204    0.001038    0.871787 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011361    0.241473    0.804295    1.676082 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.241473    0.000145    1.676227 ^ _1207_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003766    0.134348    0.112668    1.788895 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.134348    0.000040    1.788935 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.788935   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163204    0.001013    0.871762 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121762   clock uncertainty
                                  0.000000    1.121762   clock reconvergence pessimism
                                  0.089305    1.211067   library hold time
                                              1.211067   data required time
---------------------------------------------------------------------------------------------
                                              1.211067   data required time
                                             -1.788935   data arrival time
---------------------------------------------------------------------------------------------
                                              0.577868   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163204    0.001117    0.871866 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012782    0.181042    0.719027    1.590893 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.181042    0.000167    1.591060 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003146    0.105185    0.269256    1.860315 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.105185    0.000032    1.860347 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.860347   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163203    0.000698    0.871447 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121447   clock uncertainty
                                  0.000000    1.121447   clock reconvergence pessimism
                                  0.096071    1.217518   library hold time
                                              1.217518   data required time
---------------------------------------------------------------------------------------------
                                              1.217518   data required time
                                             -1.860347   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642829   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174752    0.001845    0.880028 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015384    0.202582    0.738748    1.618776 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.202582    0.000397    1.619173 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005143    0.166103    0.153366    1.772540 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.166103    0.000095    1.772635 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003207    0.115112    0.104791    1.877426 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.115112    0.000034    1.877459 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.877459   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174746    0.000739    0.878921 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.128921   clock uncertainty
                                  0.000000    1.128921   clock reconvergence pessimism
                                  0.096101    1.225022   library hold time
                                              1.225022   data required time
---------------------------------------------------------------------------------------------
                                              1.225022   data required time
                                             -1.877459   data arrival time
---------------------------------------------------------------------------------------------
                                              0.652437   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315541    0.005532    0.548798 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066229    0.186709    0.336738    0.885535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.186711    0.001256    0.886791 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011314    0.168808    0.714013    1.600804 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.168808    0.000258    1.601063 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006212    0.176202    0.155200    1.756263 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.176202    0.000073    1.756336 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002806    0.164028    0.134814    1.891150 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.164028    0.000028    1.891178 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.891178   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315541    0.005532    0.548798 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066229    0.186709    0.336738    0.885535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.186711    0.001256    0.886791 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.136791   clock uncertainty
                                  0.000000    1.136791   clock reconvergence pessimism
                                  0.086275    1.223066   library hold time
                                              1.223066   data required time
---------------------------------------------------------------------------------------------
                                              1.223066   data required time
                                             -1.891178   data arrival time
---------------------------------------------------------------------------------------------
                                              0.668112   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174746    0.000739    0.878921 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010357    0.226388    0.797548    1.676470 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.226388    0.000076    1.676545 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011118    0.226738    0.180721    1.857266 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.226738    0.000200    1.857466 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.857466   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166248    0.000351    0.873069 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.123069   clock uncertainty
                                  0.000000    1.123069   clock reconvergence pessimism
                                  0.063886    1.186955   library hold time
                                              1.186955   data required time
---------------------------------------------------------------------------------------------
                                              1.186955   data required time
                                             -1.857466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.670511   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174747    0.000951    0.879134 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012598    0.179503    0.720166    1.599300 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.179503    0.000216    1.599516 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010271    0.216676    0.174692    1.774208 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.216676    0.000094    1.774302 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004453    0.145112    0.121927    1.896229 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.145112    0.000091    1.896320 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.896320   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174747    0.000951    0.879134 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.129134   clock uncertainty
                                  0.000000    1.129134   clock reconvergence pessimism
                                  0.089186    1.218319   library hold time
                                              1.218319   data required time
---------------------------------------------------------------------------------------------
                                              1.218319   data required time
                                             -1.896320   data arrival time
---------------------------------------------------------------------------------------------
                                              0.678001   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174755    0.002204    0.880387 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004594    0.111194    0.661575    1.541962 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.111194    0.000045    1.542006 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.015527    0.293382    0.204679    1.746686 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.293382    0.000117    1.746803 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003190    0.163257    0.136470    1.883273 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.163257    0.000057    1.883330 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.883330   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163203    0.000728    0.871477 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121477   clock uncertainty
                                  0.000000    1.121477   clock reconvergence pessimism
                                  0.081517    1.202993   library hold time
                                              1.202993   data required time
---------------------------------------------------------------------------------------------
                                              1.202993   data required time
                                             -1.883330   data arrival time
---------------------------------------------------------------------------------------------
                                              0.680337   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166248    0.000404    0.873123 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009701    0.155533    0.699051    1.572174 v _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.155533    0.000093    1.572267 v _2018_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005365    0.275938    0.229715    1.801982 ^ _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.275938    0.000059    1.802041 ^ _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003772    0.130369    0.140322    1.942363 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.130369    0.000072    1.942435 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.942435   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315541    0.005532    0.548798 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066229    0.186709    0.336738    0.885535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.186715    0.002031    0.887566 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.137566   clock uncertainty
                                  0.000000    1.137566   clock reconvergence pessimism
                                  0.095102    1.232668   library hold time
                                              1.232668   data required time
---------------------------------------------------------------------------------------------
                                              1.232668   data required time
                                             -1.942435   data arrival time
---------------------------------------------------------------------------------------------
                                              0.709767   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000538    0.871203 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021492    0.254954    0.776335    1.647539 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.254955    0.000264    1.647803 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005323    0.161941    0.144826    1.792629 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.161941    0.000101    1.792729 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003529    0.149688    0.131451    1.924180 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.149688    0.000067    1.924247 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.924247   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000538    0.871203 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121203   clock uncertainty
                                  0.000000    1.121203   clock reconvergence pessimism
                                  0.085687    1.206890   library hold time
                                              1.206890   data required time
---------------------------------------------------------------------------------------------
                                              1.206890   data required time
                                             -1.924247   data arrival time
---------------------------------------------------------------------------------------------
                                              0.717357   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315592    0.006256    0.549522 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051383    0.159875    0.318634    0.868156 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.159876    0.000887    0.869043 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020365    0.245174    0.768535    1.637578 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.245174    0.000339    1.637917 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005456    0.208319    0.189669    1.827586 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.208319    0.000060    1.827646 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003669    0.125888    0.104469    1.932115 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.125888    0.000071    1.932185 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.932185   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315592    0.006256    0.549522 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051383    0.159875    0.318634    0.868156 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.159876    0.000887    0.869043 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.119043   clock uncertainty
                                  0.000000    1.119043   clock reconvergence pessimism
                                  0.090583    1.209626   library hold time
                                              1.209626   data required time
---------------------------------------------------------------------------------------------
                                              1.209626   data required time
                                             -1.932185   data arrival time
---------------------------------------------------------------------------------------------
                                              0.722559   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174755    0.002250    0.880433 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012514    0.178810    0.719621    1.600054 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.178810    0.000205    1.600259 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004585    0.256227    0.188994    1.789253 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.256227    0.000048    1.789301 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002962    0.173955    0.156445    1.945746 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.173955    0.000030    1.945776 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.945776   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174755    0.002250    0.880433 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.130433   clock uncertainty
                                  0.000000    1.130433   clock reconvergence pessimism
                                  0.080884    1.211317   library hold time
                                              1.211317   data required time
---------------------------------------------------------------------------------------------
                                              1.211317   data required time
                                             -1.945776   data arrival time
---------------------------------------------------------------------------------------------
                                              0.734459   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170267    0.000395    0.876412 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008629    0.146675    0.692685    1.569097 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.146675    0.000092    1.569188 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.035006    0.314166    0.226564    1.795752 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                                         _0602_ (net)
                      0.314169    0.000457    1.796209 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004017    0.154065    0.154884    1.951093 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.154065    0.000076    1.951169 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.951169   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170267    0.000395    0.876412 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.126412   clock uncertainty
                                  0.000000    1.126412   clock reconvergence pessimism
                                  0.085659    1.212071   library hold time
                                              1.212071   data required time
---------------------------------------------------------------------------------------------
                                              1.212071   data required time
                                             -1.951169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739098   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176213    0.001408    0.879360 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016543    0.212235    0.746824    1.626184 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.212236    0.000307    1.626492 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005370    0.262774    0.215967    1.842459 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.262774    0.000058    1.842517 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004201    0.138190    0.118245    1.960762 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.138190    0.000081    1.960843 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.960843   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176213    0.001408    0.879360 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.129360   clock uncertainty
                                  0.000000    1.129360   clock reconvergence pessimism
                                  0.091145    1.220505   library hold time
                                              1.220505   data required time
---------------------------------------------------------------------------------------------
                                              1.220505   data required time
                                             -1.960843   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740339   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176213    0.001434    0.879387 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015204    0.201117    0.737977    1.617364 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.201117    0.000182    1.617546 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005355    0.169002    0.155214    1.772760 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.169002    0.000101    1.772861 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003226    0.200076    0.172855    1.945716 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.200076    0.000034    1.945750 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.945750   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176213    0.001434    0.879387 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.129387   clock uncertainty
                                  0.000000    1.129387   clock reconvergence pessimism
                                  0.073673    1.203060   library hold time
                                              1.203060   data required time
---------------------------------------------------------------------------------------------
                                              1.203060   data required time
                                             -1.945750   data arrival time
---------------------------------------------------------------------------------------------
                                              0.742690   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315592    0.006256    0.549522 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051383    0.159875    0.318634    0.868156 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.159876    0.000730    0.868886 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012622    0.179718    0.717282    1.586169 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.179718    0.000200    1.586368 v _2067_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005663    0.169751    0.152551    1.738919 ^ _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.169751    0.000110    1.739029 ^ _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004633    0.228315    0.186408    1.925437 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.228315    0.000095    1.925532 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.925532   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315592    0.006256    0.549522 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051383    0.159875    0.318634    0.868156 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.159876    0.000730    0.868886 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.118886   clock uncertainty
                                  0.000000    1.118886   clock reconvergence pessimism
                                  0.062082    1.180969   library hold time
                                              1.180969   data required time
---------------------------------------------------------------------------------------------
                                              1.180969   data required time
                                             -1.925532   data arrival time
---------------------------------------------------------------------------------------------
                                              0.744564   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315466    0.004329    0.547595 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054970    0.165935    0.323380    0.870975 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.165936    0.000787    0.871762 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026664    0.300249    0.808191    1.679953 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.300249    0.000226    1.680180 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005424    0.188153    0.183178    1.863358 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.188153    0.000058    1.863416 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003350    0.123925    0.101887    1.965303 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.123925    0.000061    1.965365 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.965365   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315466    0.004329    0.547595 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054970    0.165935    0.323380    0.870975 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.165936    0.000787    0.871762 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121762   clock uncertainty
                                  0.000000    1.121762   clock reconvergence pessimism
                                  0.092284    1.214046   library hold time
                                              1.214046   data required time
---------------------------------------------------------------------------------------------
                                              1.214046   data required time
                                             -1.965365   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751319   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176213    0.001472    0.879424 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.019359    0.236402    0.765730    1.645154 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.236402    0.000275    1.645429 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006646    0.194394    0.179016    1.824445 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.194394    0.000143    1.824587 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003106    0.172319    0.139485    1.964072 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.172319    0.000030    1.964102 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.964102   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176213    0.001472    0.879424 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.129424   clock uncertainty
                                  0.000000    1.129424   clock reconvergence pessimism
                                  0.081664    1.211088   library hold time
                                              1.211088   data required time
---------------------------------------------------------------------------------------------
                                              1.211088   data required time
                                             -1.964102   data arrival time
---------------------------------------------------------------------------------------------
                                              0.753014   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174749    0.001311    0.879494 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014459    0.194919    0.732596    1.612090 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.194919    0.000278    1.612368 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005014    0.294707    0.216574    1.828942 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.294707    0.000053    1.828994 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003573    0.167931    0.140853    1.969847 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.167931    0.000040    1.969887 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.969887   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174749    0.001311    0.879494 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.129494   clock uncertainty
                                  0.000000    1.129494   clock reconvergence pessimism
                                  0.082617    1.212111   library hold time
                                              1.212111   data required time
---------------------------------------------------------------------------------------------
                                              1.212111   data required time
                                             -1.969887   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757776   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166184    0.000405    0.873716 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023837    0.275392    0.790937    1.664653 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.275393    0.000284    1.664937 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005254    0.190833    0.196755    1.861691 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.190833    0.000053    1.861745 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004746    0.136204    0.113932    1.975677 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.136204    0.000093    1.975770 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.975770   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166184    0.000405    0.873716 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.123716   clock uncertainty
                                  0.000000    1.123716   clock reconvergence pessimism
                                  0.089498    1.213215   library hold time
                                              1.213215   data required time
---------------------------------------------------------------------------------------------
                                              1.213215   data required time
                                             -1.975770   data arrival time
---------------------------------------------------------------------------------------------
                                              0.762555   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183278    0.000610    0.883465 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019936    0.241476    0.770845    1.654310 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.241476    0.000248    1.654558 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007474    0.272627    0.224732    1.879290 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.272627    0.000169    1.879459 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004114    0.142284    0.111444    1.990903 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.142284    0.000076    1.990979 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.990979   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183278    0.000610    0.883465 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.133465   clock uncertainty
                                  0.000000    1.133465   clock reconvergence pessimism
                                  0.091706    1.225171   library hold time
                                              1.225171   data required time
---------------------------------------------------------------------------------------------
                                              1.225171   data required time
                                             -1.990979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765808   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162376    0.001318    0.869574 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029028    0.321084    0.821612    1.691186 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.321084    0.000347    1.691534 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006962    0.197068    0.179680    1.871213 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.197068    0.000149    1.871362 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003100    0.124559    0.105988    1.977350 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.124559    0.000032    1.977381 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.977381   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162376    0.001318    0.869574 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.119574   clock uncertainty
                                  0.000000    1.119574   clock reconvergence pessimism
                                  0.091406    1.210981   library hold time
                                              1.210981   data required time
---------------------------------------------------------------------------------------------
                                              1.210981   data required time
                                             -1.977381   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766401   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315517    0.005170    0.548435 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048278    0.154637    0.314509    0.862945 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.154638    0.000778    0.863723 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028929    0.320245    0.819481    1.683204 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.320245    0.000219    1.683423 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005174    0.173612    0.158457    1.841879 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.173612    0.000098    1.841977 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002919    0.145242    0.127120    1.969097 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.145242    0.000030    1.969127 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.969127   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315517    0.005170    0.548435 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048278    0.154637    0.314509    0.862945 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.154638    0.000778    0.863723 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.113723   clock uncertainty
                                  0.000000    1.113723   clock reconvergence pessimism
                                  0.084888    1.198611   library hold time
                                              1.198611   data required time
---------------------------------------------------------------------------------------------
                                              1.198611   data required time
                                             -1.969127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770516   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166248    0.000768    0.873487 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014760    0.197430    0.732897    1.606384 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.197430    0.000229    1.606613 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005353    0.278004    0.217848    1.824461 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.278004    0.000066    1.824528 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003471    0.142424    0.166063    1.990590 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.142424    0.000067    1.990657 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.990657   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166248    0.000768    0.873487 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.123487   clock uncertainty
                                  0.000000    1.123487   clock reconvergence pessimism
                                  0.088075    1.211562   library hold time
                                              1.211562   data required time
---------------------------------------------------------------------------------------------
                                              1.211562   data required time
                                             -1.990657   data arrival time
---------------------------------------------------------------------------------------------
                                              0.779095   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174752    0.001845    0.880028 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015384    0.202582    0.738748    1.618776 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.202582    0.000353    1.619129 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005114    0.269772    0.204925    1.824054 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.269772    0.000103    1.824157 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003564    0.185533    0.165788    1.989945 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.185533    0.000068    1.990013 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.990013   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174752    0.001845    0.880028 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.130028   clock uncertainty
                                  0.000000    1.130028   clock reconvergence pessimism
                                  0.077550    1.207578   library hold time
                                              1.207578   data required time
---------------------------------------------------------------------------------------------
                                              1.207578   data required time
                                             -1.990013   data arrival time
---------------------------------------------------------------------------------------------
                                              0.782435   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161515    0.000762    0.868889 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023901    0.275953    0.790340    1.659229 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.275953    0.000216    1.659445 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005430    0.183791    0.176569    1.836014 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.183791    0.000063    1.836077 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003437    0.176458    0.142794    1.978871 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.176458    0.000064    1.978935 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.978935   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161515    0.000762    0.868889 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.118889   clock uncertainty
                                  0.000000    1.118889   clock reconvergence pessimism
                                  0.077359    1.196247   library hold time
                                              1.196247   data required time
---------------------------------------------------------------------------------------------
                                              1.196247   data required time
                                             -1.978935   data arrival time
---------------------------------------------------------------------------------------------
                                              0.782687   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315592    0.006256    0.549522 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051383    0.159875    0.318634    0.868156 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.159876    0.000803    0.868958 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025040    0.285928    0.796881    1.665840 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.285928    0.000213    1.666053 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006612    0.231093    0.214365    1.880417 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.231093    0.000190    1.880607 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004259    0.136978    0.111086    1.991693 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.136978    0.000084    1.991777 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.991777   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315592    0.006256    0.549522 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051383    0.159875    0.318634    0.868156 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.159876    0.000803    0.868958 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.118958   clock uncertainty
                                  0.000000    1.118958   clock reconvergence pessimism
                                  0.087998    1.206957   library hold time
                                              1.206957   data required time
---------------------------------------------------------------------------------------------
                                              1.206957   data required time
                                             -1.991777   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784820   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315541    0.005532    0.548798 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066229    0.186709    0.336738    0.885535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.186715    0.002026    0.887562 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024637    0.282391    0.800128    1.687690 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.282391    0.000225    1.687915 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005250    0.231534    0.207953    1.895867 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.231534    0.000053    1.895920 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004970    0.145664    0.118003    2.013923 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.145664    0.000108    2.014031 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.014031   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315541    0.005532    0.548798 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066229    0.186709    0.336738    0.885535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.186715    0.002026    0.887562 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.137562   clock uncertainty
                                  0.000000    1.137562   clock reconvergence pessimism
                                  0.091562    1.229124   library hold time
                                              1.229124   data required time
---------------------------------------------------------------------------------------------
                                              1.229124   data required time
                                             -2.014031   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784907   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000714    0.871380 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027176    0.304719    0.810808    1.682188 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.304719    0.000327    1.682515 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005544    0.240056    0.218590    1.901105 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.240056    0.000062    1.901167 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003062    0.124054    0.099797    2.000964 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.124054    0.000032    2.000996 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.000996   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000714    0.871380 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121380   clock uncertainty
                                  0.000000    1.121380   clock reconvergence pessimism
                                  0.091949    1.213329   library hold time
                                              1.213329   data required time
---------------------------------------------------------------------------------------------
                                              1.213329   data required time
                                             -2.000996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.787667   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170268    0.000700    0.876717 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025982    0.294183    0.804731    1.681449 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.294183    0.000390    1.681839 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004675    0.176532    0.172857    1.854695 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.176532    0.000086    1.854782 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003183    0.166504    0.143217    1.997999 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.166504    0.000033    1.998032 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.998032   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170268    0.000700    0.876717 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.126717   clock uncertainty
                                  0.000000    1.126717   clock reconvergence pessimism
                                  0.082078    1.208796   library hold time
                                              1.208796   data required time
---------------------------------------------------------------------------------------------
                                              1.208796   data required time
                                             -1.998032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.789236   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315466    0.004329    0.547595 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054970    0.165935    0.323380    0.870975 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.165935    0.000629    0.871604 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020302    0.244641    0.769449    1.641053 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.244641    0.000260    1.641312 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005616    0.180774    0.170025    1.811337 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.180774    0.000062    1.811400 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003217    0.203806    0.173234    1.984634 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.203806    0.000034    1.984668 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.984668   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315466    0.004329    0.547595 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054970    0.165935    0.323380    0.870975 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.165935    0.000629    0.871604 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121604   clock uncertainty
                                  0.000000    1.121604   clock reconvergence pessimism
                                  0.070422    1.192026   library hold time
                                              1.192026   data required time
---------------------------------------------------------------------------------------------
                                              1.192026   data required time
                                             -1.984668   data arrival time
---------------------------------------------------------------------------------------------
                                              0.792642   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315517    0.005170    0.548435 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048278    0.154637    0.314509    0.862945 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.154638    0.000826    0.863771 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.026856    0.301869    0.806670    1.670440 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.301870    0.000405    1.670845 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004969    0.182092    0.178317    1.849162 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.182092    0.000094    1.849256 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003226    0.172450    0.140169    1.989425 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.172450    0.000059    1.989484 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.989484   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315517    0.005170    0.548435 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048278    0.154637    0.314509    0.862945 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.154638    0.000826    0.863771 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.113771   clock uncertainty
                                  0.000000    1.113771   clock reconvergence pessimism
                                  0.077056    1.190826   library hold time
                                              1.190826   data required time
---------------------------------------------------------------------------------------------
                                              1.190826   data required time
                                             -1.989484   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798657   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170267    0.000327    0.876344 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029568    0.325829    0.826460    1.702804 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.325829    0.000332    1.703136 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005909    0.211280    0.219175    1.922311 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.211280    0.000118    1.922430 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002935    0.117408    0.097580    2.020010 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.117408    0.000030    2.020040 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.020040   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170267    0.000327    0.876344 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.126344   clock uncertainty
                                  0.000000    1.126344   clock reconvergence pessimism
                                  0.094668    1.221012   library hold time
                                              1.221012   data required time
---------------------------------------------------------------------------------------------
                                              1.221012   data required time
                                             -2.020040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799027   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183280    0.001271    0.884126 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024217    0.278700    0.796793    1.680919 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.278700    0.000182    1.681101 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005257    0.181844    0.175359    1.856460 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.181844    0.000061    1.856521 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004417    0.193447    0.154353    2.010874 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.193447    0.000088    2.010962 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.010962   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183280    0.001271    0.884126 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.134126   clock uncertainty
                                  0.000000    1.134126   clock reconvergence pessimism
                                  0.077078    1.211204   library hold time
                                              1.211204   data required time
---------------------------------------------------------------------------------------------
                                              1.211204   data required time
                                             -2.010962   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799758   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174746    0.000739    0.878921 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010357    0.226388    0.797548    1.676470 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.226388    0.000076    1.676545 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011118    0.226738    0.180721    1.857266 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.226738    0.000210    1.857476 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003489    0.131853    0.118892    1.976368 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.131853    0.000038    1.976405 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.976405   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166248    0.000465    0.873183 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.123183   clock uncertainty
                                  0.000000    1.123183   clock reconvergence pessimism
                                  0.052929    1.176112   library hold time
                                              1.176112   data required time
---------------------------------------------------------------------------------------------
                                              1.176112   data required time
                                             -1.976405   data arrival time
---------------------------------------------------------------------------------------------
                                              0.800293   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315466    0.004329    0.547595 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054970    0.165935    0.323380    0.870975 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.165935    0.000719    0.871694 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019946    0.241585    0.767360    1.639054 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.241585    0.000130    1.639184 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006014    0.186022    0.173562    1.812746 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.186022    0.000068    1.812814 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003759    0.211497    0.178827    1.991641 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.211497    0.000071    1.991711 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.991711   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315466    0.004329    0.547595 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054970    0.165935    0.323380    0.870975 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.165935    0.000719    0.871694 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121694   clock uncertainty
                                  0.000000    1.121694   clock reconvergence pessimism
                                  0.068208    1.189902   library hold time
                                              1.189902   data required time
---------------------------------------------------------------------------------------------
                                              1.189902   data required time
                                             -1.991711   data arrival time
---------------------------------------------------------------------------------------------
                                              0.801810   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315472    0.004440    0.547706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055176    0.166157    0.323372    0.871078 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.166159    0.001323    0.872401 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020666    0.247791    0.771683    1.644084 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.247791    0.000251    1.644335 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006127    0.188768    0.176561    1.820896 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.188768    0.000071    1.820967 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003820    0.212876    0.179545    2.000511 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.212876    0.000074    2.000586 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.000586   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315472    0.004440    0.547706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055176    0.166157    0.323372    0.871078 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.166159    0.001323    0.872401 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.122401   clock uncertainty
                                  0.000000    1.122401   clock reconvergence pessimism
                                  0.067858    1.190259   library hold time
                                              1.190259   data required time
---------------------------------------------------------------------------------------------
                                              1.190259   data required time
                                             -2.000586   data arrival time
---------------------------------------------------------------------------------------------
                                              0.810326   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315541    0.005532    0.548798 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066229    0.186709    0.336738    0.885535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.186709    0.000648    0.886184 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.046337    0.281596    0.850143    1.736326 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                                         lf_inst.integrator[11] (net)
                      0.281597    0.000392    1.736719 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005498    0.236339    0.211083    1.947802 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.236339    0.000109    1.947911 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003646    0.130455    0.105344    2.053255 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.130455    0.000068    2.053323 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                              2.053323   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315541    0.005532    0.548798 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066229    0.186709    0.336738    0.885535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.186709    0.000648    0.886184 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  0.250000    1.136184   clock uncertainty
                                  0.000000    1.136184   clock reconvergence pessimism
                                  0.104797    1.240981   library hold time
                                              1.240981   data required time
---------------------------------------------------------------------------------------------
                                              1.240981   data required time
                                             -2.053323   data arrival time
---------------------------------------------------------------------------------------------
                                              0.812342   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161514    0.000410    0.868537 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027972    0.311762    0.815083    1.683620 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.311762    0.000175    1.683795 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005975    0.249282    0.226605    1.910400 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.249282    0.000115    1.910515 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004080    0.137900    0.110122    2.020637 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.137900    0.000046    2.020683 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.020683   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161514    0.000410    0.868537 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.118537   clock uncertainty
                                  0.000000    1.118537   clock reconvergence pessimism
                                  0.088127    1.206664   library hold time
                                              1.206664   data required time
---------------------------------------------------------------------------------------------
                                              1.206664   data required time
                                             -2.020683   data arrival time
---------------------------------------------------------------------------------------------
                                              0.814019   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315466    0.004329    0.547595 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054970    0.165935    0.323380    0.870975 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.165936    0.000783    0.871758 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025896    0.293457    0.803397    1.675155 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.293457    0.000206    1.675361 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010350    0.237729    0.206953    1.882315 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.237729    0.000078    1.882392 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003397    0.163839    0.139222    2.021615 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.163839    0.000064    2.021679 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.021679   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315466    0.004329    0.547595 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054970    0.165935    0.323380    0.870975 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.165936    0.000783    0.871758 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121758   clock uncertainty
                                  0.000000    1.121758   clock reconvergence pessimism
                                  0.081928    1.203686   library hold time
                                              1.203686   data required time
---------------------------------------------------------------------------------------------
                                              1.203686   data required time
                                             -2.021679   data arrival time
---------------------------------------------------------------------------------------------
                                              0.817992   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170268    0.000672    0.876689 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013169    0.184238    0.723053    1.599742 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.184238    0.000194    1.599936 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.021638    0.391733    0.281392    1.881328 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.391733    0.000322    1.881650 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003375    0.141895    0.153216    2.034865 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.141895    0.000036    2.034902 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.034902   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170268    0.000672    0.876689 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.126689   clock uncertainty
                                  0.000000    1.126689   clock reconvergence pessimism
                                  0.089046    1.215735   library hold time
                                              1.215735   data required time
---------------------------------------------------------------------------------------------
                                              1.215735   data required time
                                             -2.034902   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819167   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166249    0.000835    0.873554 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020838    0.249274    0.772722    1.646275 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.249274    0.000334    1.646609 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007289    0.305153    0.275848    1.922457 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.305153    0.000160    1.922617 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002851    0.132623    0.112794    2.035411 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.132623    0.000027    2.035439 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.035439   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166248    0.000784    0.873503 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.123503   clock uncertainty
                                  0.000000    1.123503   clock reconvergence pessimism
                                  0.090339    1.213842   library hold time
                                              1.213842   data required time
---------------------------------------------------------------------------------------------
                                              1.213842   data required time
                                             -2.035439   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821597   slack (MET)


Startpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163203    0.000728    0.871477 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010745    0.164162    0.705419    1.576896 v _2330_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[2] (net)
                      0.164162    0.000105    1.577001 v _1199_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005567    0.348169    0.260597    1.837599 ^ _1199_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0615_ (net)
                      0.348169    0.000107    1.837705 ^ _1200_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002913    0.210781    0.174806    2.012512 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.210781    0.000029    2.012541 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.012541   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163203    0.000680    0.871429 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121429   clock uncertainty
                                  0.000000    1.121429   clock reconvergence pessimism
                                  0.067835    1.189264   library hold time
                                              1.189264   data required time
---------------------------------------------------------------------------------------------
                                              1.189264   data required time
                                             -2.012541   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823277   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161514    0.000370    0.868497 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025964    0.294045    0.802834    1.671330 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.294046    0.000363    1.671693 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004681    0.176590    0.172902    1.844595 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.176590    0.000048    1.844643 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005382    0.209706    0.165465    2.010108 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.209706    0.000114    2.010222 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.010222   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161514    0.000370    0.868497 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.118497   clock uncertainty
                                  0.000000    1.118497   clock reconvergence pessimism
                                  0.067787    1.186283   library hold time
                                              1.186283   data required time
---------------------------------------------------------------------------------------------
                                              1.186283   data required time
                                             -2.010222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823939   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315466    0.004329    0.547595 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054970    0.165935    0.323380    0.870975 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.165935    0.000477    0.871452 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018596    0.229594    0.758586    1.630038 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.229594    0.000110    1.630149 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005696    0.260199    0.266055    1.896203 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.260199    0.000063    1.896266 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004810    0.156271    0.137859    2.034125 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.156271    0.000099    2.034224 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.034224   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315466    0.004329    0.547595 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054970    0.165935    0.323380    0.870975 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.165935    0.000477    0.871452 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121452   clock uncertainty
                                  0.000000    1.121452   clock reconvergence pessimism
                                  0.084107    1.205559   library hold time
                                              1.205559   data required time
---------------------------------------------------------------------------------------------
                                              1.205559   data required time
                                             -2.034224   data arrival time
---------------------------------------------------------------------------------------------
                                              0.828666   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174751    0.001676    0.879858 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018361    0.227606    0.758798    1.638656 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.227606    0.000150    1.638806 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005014    0.281353    0.261736    1.900542 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.281353    0.000052    1.900594 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003788    0.166905    0.141281    2.041874 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.166905    0.000077    2.041951 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.041951   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174751    0.001676    0.879858 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.129858   clock uncertainty
                                  0.000000    1.129858   clock reconvergence pessimism
                                  0.082913    1.212771   library hold time
                                              1.212771   data required time
---------------------------------------------------------------------------------------------
                                              1.212771   data required time
                                             -2.041951   data arrival time
---------------------------------------------------------------------------------------------
                                              0.829180   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315517    0.005170    0.548435 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048278    0.154637    0.314509    0.862945 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.154638    0.000705    0.863649 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025941    0.293855    0.801274    1.664923 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.293855    0.000332    1.665255 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004923    0.179948    0.175627    1.840883 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.179948    0.000092    1.840975 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003266    0.204591    0.173648    2.014623 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.204591    0.000034    2.014657 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.014657   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315517    0.005170    0.548435 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048278    0.154637    0.314509    0.862945 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.154638    0.000705    0.863649 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.113649   clock uncertainty
                                  0.000000    1.113649   clock reconvergence pessimism
                                  0.067802    1.181452   library hold time
                                              1.181452   data required time
---------------------------------------------------------------------------------------------
                                              1.181452   data required time
                                             -2.014657   data arrival time
---------------------------------------------------------------------------------------------
                                              0.833205   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162378    0.001623    0.869880 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029063    0.321347    0.821643    1.691523 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.321348    0.000459    1.691982 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005950    0.199248    0.195180    1.887162 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.199248    0.000069    1.887231 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003620    0.182130    0.145958    2.033189 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.182130    0.000069    2.033258 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.033258   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162378    0.001623    0.869880 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.119880   clock uncertainty
                                  0.000000    1.119880   clock reconvergence pessimism
                                  0.075908    1.195788   library hold time
                                              1.195788   data required time
---------------------------------------------------------------------------------------------
                                              1.195788   data required time
                                             -2.033258   data arrival time
---------------------------------------------------------------------------------------------
                                              0.837470   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174756    0.002293    0.880476 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022730    0.265747    0.786071    1.666546 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.265747    0.000157    1.666703 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004469    0.252293    0.214840    1.881544 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.252293    0.000044    1.881588 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002864    0.198607    0.166591    2.048179 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.198607    0.000028    2.048207 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.048207   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174756    0.002293    0.880476 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.130476   clock uncertainty
                                  0.000000    1.130476   clock reconvergence pessimism
                                  0.073787    1.204263   library hold time
                                              1.204263   data required time
---------------------------------------------------------------------------------------------
                                              1.204263   data required time
                                             -2.048207   data arrival time
---------------------------------------------------------------------------------------------
                                              0.843944   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315466    0.004329    0.547595 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054970    0.165935    0.323380    0.870975 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.165935    0.000508    0.871483 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.026203    0.296135    0.805191    1.676673 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.296136    0.000486    1.677160 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006121    0.197168    0.190073    1.867233 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.197168    0.000125    1.867358 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003335    0.208249    0.176349    2.043707 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.208249    0.000036    2.043743 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.043743   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315466    0.004329    0.547595 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054970    0.165935    0.323380    0.870975 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.165935    0.000508    0.871483 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121482   clock uncertainty
                                  0.000000    1.121482   clock reconvergence pessimism
                                  0.069143    1.190625   library hold time
                                              1.190625   data required time
---------------------------------------------------------------------------------------------
                                              1.190625   data required time
                                             -2.043743   data arrival time
---------------------------------------------------------------------------------------------
                                              0.853118   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000685    0.871350 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.028039    0.312320    0.815981    1.687332 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.312320    0.000361    1.687693 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004835    0.182190    0.179582    1.867275 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.182190    0.000045    1.867320 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003828    0.212425    0.179399    2.046720 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.212425    0.000070    2.046790 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.046790   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000685    0.871350 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121350   clock uncertainty
                                  0.000000    1.121350   clock reconvergence pessimism
                                  0.067626    1.188976   library hold time
                                              1.188976   data required time
---------------------------------------------------------------------------------------------
                                              1.188976   data required time
                                             -2.046790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.857814   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164651    0.001048    0.872615 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027759    0.309883    0.814482    1.687097 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.309883    0.000215    1.687312 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005153    0.250052    0.249099    1.936411 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.250052    0.000097    1.936508 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002924    0.152915    0.129135    2.065643 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.152915    0.000030    2.065673 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.065673   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164651    0.001048    0.872615 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.122615   clock uncertainty
                                  0.000000    1.122615   clock reconvergence pessimism
                                  0.084801    1.207415   library hold time
                                              1.207415   data required time
---------------------------------------------------------------------------------------------
                                              1.207415   data required time
                                             -2.065673   data arrival time
---------------------------------------------------------------------------------------------
                                              0.858258   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162374    0.000802    0.869058 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030476    0.333890    0.830327    1.699385 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.333890    0.000385    1.699770 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006436    0.208291    0.204151    1.903921 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.208291    0.000135    1.904057 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004126    0.192389    0.152647    2.056704 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.192389    0.000081    2.056785 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.056785   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162374    0.000802    0.869058 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.119058   clock uncertainty
                                  0.000000    1.119058   clock reconvergence pessimism
                                  0.072954    1.192012   library hold time
                                              1.192012   data required time
---------------------------------------------------------------------------------------------
                                              1.192012   data required time
                                             -2.056785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.864773   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183279    0.000871    0.883726 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030627    0.335157    0.835522    1.719248 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.335158    0.000444    1.719692 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004965    0.188369    0.186910    1.906603 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.188369    0.000050    1.906653 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003156    0.203775    0.173476    2.080129 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.203775    0.000031    2.080160 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.080160   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183279    0.000871    0.883726 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.133726   clock uncertainty
                                  0.000000    1.133726   clock reconvergence pessimism
                                  0.074105    1.207831   library hold time
                                              1.207831   data required time
---------------------------------------------------------------------------------------------
                                              1.207831   data required time
                                             -2.080160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.872329   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161514    0.000397    0.868523 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029539    0.325607    0.824542    1.693065 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.325607    0.000469    1.693534 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006219    0.203685    0.199526    1.893060 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.203685    0.000127    1.893188 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002860    0.200638    0.172123    2.065311 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.200638    0.000028    2.065339 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.065339   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161514    0.000397    0.868523 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.118523   clock uncertainty
                                  0.000000    1.118523   clock reconvergence pessimism
                                  0.070397    1.188921   library hold time
                                              1.188921   data required time
---------------------------------------------------------------------------------------------
                                              1.188921   data required time
                                             -2.065339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.876418   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163203    0.000358    0.871107 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032487    0.351751    0.842730    1.713837 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.351751    0.000186    1.714023 v _2032_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.004056    0.116952    0.393239    2.107262 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.116952    0.000078    2.107340 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.107340   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163203    0.000358    0.871107 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121107   clock uncertainty
                                  0.000000    1.121107   clock reconvergence pessimism
                                  0.093341    1.214448   library hold time
                                              1.214448   data required time
---------------------------------------------------------------------------------------------
                                              1.214448   data required time
                                             -2.107340   data arrival time
---------------------------------------------------------------------------------------------
                                              0.892892   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164651    0.000783    0.872349 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033441    0.360240    0.848816    1.721165 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.360240    0.000383    1.721548 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003527    0.114796    0.391297    2.112845 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.114796    0.000067    2.112912 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.112912   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164651    0.000783    0.872349 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.122349   clock uncertainty
                                  0.000000    1.122349   clock reconvergence pessimism
                                  0.094133    1.216483   library hold time
                                              1.216483   data required time
---------------------------------------------------------------------------------------------
                                              1.216483   data required time
                                             -2.112912   data arrival time
---------------------------------------------------------------------------------------------
                                              0.896430   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166184    0.000869    0.874180 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.037189    0.393285    0.872072    1.746252 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.393285    0.000428    1.746680 v _2073_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007067    0.284465    0.263001    2.009681 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.284465    0.000150    2.009830 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004030    0.143295    0.111083    2.120913 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.143295    0.000079    2.120992 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.120992   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166184    0.000869    0.874180 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.124180   clock uncertainty
                                  0.000000    1.124180   clock reconvergence pessimism
                                  0.087860    1.212040   library hold time
                                              1.212040   data required time
---------------------------------------------------------------------------------------------
                                              1.212040   data required time
                                             -2.120992   data arrival time
---------------------------------------------------------------------------------------------
                                              0.908952   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164650    0.000347    0.871914 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030456    0.333727    0.830757    1.702670 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.333727    0.000351    1.703022 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006221    0.205302    0.201549    1.904571 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.205302    0.000129    1.904700 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004450    0.229371    0.188989    2.093689 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.229371    0.000093    2.093782 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.093782   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164650    0.000347    0.871914 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121914   clock uncertainty
                                  0.000000    1.121914   clock reconvergence pessimism
                                  0.062790    1.184703   library hold time
                                              1.184703   data required time
---------------------------------------------------------------------------------------------
                                              1.184703   data required time
                                             -2.093782   data arrival time
---------------------------------------------------------------------------------------------
                                              0.909078   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170267    0.000407    0.876424 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032719    0.353763    0.845422    1.721846 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.353764    0.000652    1.722498 v _2039_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005193    0.195237    0.193728    1.916226 ^ _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.195237    0.000097    1.916323 ^ _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004890    0.236140    0.192261    2.108583 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.236140    0.000098    2.108681 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.108681   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170267    0.000407    0.876424 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.126424   clock uncertainty
                                  0.000000    1.126424   clock reconvergence pessimism
                                  0.062031    1.188455   library hold time
                                              1.188455   data required time
---------------------------------------------------------------------------------------------
                                              1.188455   data required time
                                             -2.108681   data arrival time
---------------------------------------------------------------------------------------------
                                              0.920226   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164651    0.000976    0.872543 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014588    0.196004    0.731400    1.603943 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.196004    0.000244    1.604187 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.012660    0.412295    0.394689    1.998876 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.412295    0.000206    1.999082 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004750    0.165727    0.125600    2.124682 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.165727    0.000103    2.124785 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.124785   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164651    0.000976    0.872543 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.122543   clock uncertainty
                                  0.000000    1.122543   clock reconvergence pessimism
                                  0.081112    1.203655   library hold time
                                              1.203655   data required time
---------------------------------------------------------------------------------------------
                                              1.203655   data required time
                                             -2.124785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.921130   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166248    0.000480    0.873199 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006533    0.127783    0.675309    1.548508 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.127783    0.000133    1.548641 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.028891    0.510136    0.339432    1.888073 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0601_ (net)
                      0.510136    0.000350    1.888424 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009495    0.185849    0.231441    2.119864 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.185849    0.000133    2.119997 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.119997   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166248    0.000480    0.873199 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.123199   clock uncertainty
                                  0.000000    1.123199   clock reconvergence pessimism
                                  0.075658    1.198856   library hold time
                                              1.198856   data required time
---------------------------------------------------------------------------------------------
                                              1.198856   data required time
                                             -2.119997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.921141   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163204    0.001013    0.871762 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018987    0.233008    0.760616    1.632378 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.233008    0.000174    1.632552 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.025551    0.503677    0.368230    2.000782 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.503677    0.000368    2.001150 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003297    0.188860    0.120056    2.121206 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.188860    0.000036    2.121241 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.121241   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163203    0.000931    0.871680 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121680   clock uncertainty
                                  0.000000    1.121680   clock reconvergence pessimism
                                  0.074146    1.195826   library hold time
                                              1.195826   data required time
---------------------------------------------------------------------------------------------
                                              1.195826   data required time
                                             -2.121241   data arrival time
---------------------------------------------------------------------------------------------
                                              0.925415   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315592    0.006256    0.549522 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051383    0.159875    0.318634    0.868156 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.159876    0.000741    0.868897 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021503    0.255087    0.775533    1.644431 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.255087    0.000166    1.644597 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.012957    0.519705    0.365190    2.009786 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.519705    0.000231    2.010017 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003040    0.164178    0.116396    2.126413 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.164178    0.000030    2.126443 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.126443   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315592    0.006256    0.549522 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051383    0.159875    0.318634    0.868156 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.159876    0.000741    0.868897 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.118897   clock uncertainty
                                  0.000000    1.118897   clock reconvergence pessimism
                                  0.080547    1.199444   library hold time
                                              1.199444   data required time
---------------------------------------------------------------------------------------------
                                              1.199444   data required time
                                             -2.126443   data arrival time
---------------------------------------------------------------------------------------------
                                              0.926999   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170268    0.000557    0.876574 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032053    0.347843    0.841382    1.717956 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.347844    0.000571    1.718527 v _2044_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007425    0.225866    0.219310    1.937837 ^ _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.225866    0.000165    1.938002 ^ _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004741    0.237095    0.194663    2.132664 v _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.237095    0.000098    2.132762 v _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.132762   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170268    0.000557    0.876574 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.126574   clock uncertainty
                                  0.000000    1.126574   clock reconvergence pessimism
                                  0.061756    1.188330   library hold time
                                              1.188330   data required time
---------------------------------------------------------------------------------------------
                                              1.188330   data required time
                                             -2.132762   data arrival time
---------------------------------------------------------------------------------------------
                                              0.944432   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166249    0.000835    0.873554 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020838    0.249274    0.772722    1.646275 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.249274    0.000393    1.646668 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011386    0.389269    0.301511    1.948179 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.389269    0.000193    1.948373 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004473    0.217645    0.191302    2.139674 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.217645    0.000089    2.139763 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.139763   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166249    0.000835    0.873554 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.123554   clock uncertainty
                                  0.000000    1.123554   clock reconvergence pessimism
                                  0.066504    1.190058   library hold time
                                              1.190058   data required time
---------------------------------------------------------------------------------------------
                                              1.190058   data required time
                                             -2.139763   data arrival time
---------------------------------------------------------------------------------------------
                                              0.949705   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166248    0.000404    0.873123 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009701    0.216478    0.789798    1.662921 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.216478    0.000079    1.663000 ^ fanout258/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022187    0.401355    0.389393    2.052393 ^ fanout258/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net258 (net)
                      0.401355    0.000304    2.052696 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003014    0.119327    0.115424    2.168120 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.119327    0.000030    2.168151 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.168151   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166248    0.000404    0.873123 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.123123   clock uncertainty
                                  0.000000    1.123123   clock reconvergence pessimism
                                  0.093410    1.216532   library hold time
                                              1.216532   data required time
---------------------------------------------------------------------------------------------
                                              1.216532   data required time
                                             -2.168151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.951618   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176212    0.001176    0.879128 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.038874    0.408722    0.883514    1.762642 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.408722    0.000284    1.762926 v _2249_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005681    0.213053    0.212009    1.974935 ^ _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.213053    0.000107    1.975043 ^ _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003430    0.212159    0.179195    2.154238 v _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.212159    0.000036    2.154274 v _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.154274   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176212    0.001176    0.879128 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.129128   clock uncertainty
                                  0.000000    1.129128   clock reconvergence pessimism
                                  0.070194    1.199322   library hold time
                                              1.199322   data required time
---------------------------------------------------------------------------------------------
                                              1.199322   data required time
                                             -2.154274   data arrival time
---------------------------------------------------------------------------------------------
                                              0.954951   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174747    0.000994    0.879177 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.028429    0.315708    0.820357    1.699534 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.315710    0.000580    1.700113 v _1143_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.022739    0.413501    0.329494    2.029607 ^ _1143_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0560_ (net)
                      0.413501    0.000369    2.029976 ^ _2285_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005498    0.149127    0.147578    2.177554 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.149127    0.000117    2.177670 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.177670   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174747    0.000994    0.879177 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.129177   clock uncertainty
                                  0.000000    1.129177   clock reconvergence pessimism
                                  0.088030    1.217207   library hold time
                                              1.217207   data required time
---------------------------------------------------------------------------------------------
                                              1.217207   data required time
                                             -2.177670   data arrival time
---------------------------------------------------------------------------------------------
                                              0.960464   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166249    0.000835    0.873554 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020838    0.249274    0.772722    1.646275 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.249274    0.000305    1.646581 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.007870    0.572189    0.400934    2.047514 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      0.572189    0.000113    2.047628 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003087    0.181043    0.154162    2.201789 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.181043    0.000031    2.201821 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.201821   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166248    0.000672    0.873391 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.123391   clock uncertainty
                                  0.000000    1.123391   clock reconvergence pessimism
                                  0.077041    1.200432   library hold time
                                              1.200432   data required time
---------------------------------------------------------------------------------------------
                                              1.200432   data required time
                                             -2.201821   data arrival time
---------------------------------------------------------------------------------------------
                                              1.001389   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166184    0.000396    0.873707 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021984    0.259208    0.779638    1.653345 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.259209    0.000486    1.653831 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017680    0.674758    0.444633    2.098463 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      0.674758    0.000195    2.098658 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003658    0.137702    0.124899    2.223556 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.137702    0.000069    2.223625 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.223625   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166184    0.000396    0.873707 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.123707   clock uncertainty
                                  0.000000    1.123707   clock reconvergence pessimism
                                  0.089152    1.212859   library hold time
                                              1.212859   data required time
---------------------------------------------------------------------------------------------
                                              1.212859   data required time
                                             -2.223625   data arrival time
---------------------------------------------------------------------------------------------
                                              1.010766   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176211    0.001108    0.879060 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.044809    0.464046    0.918599    1.797659 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.464048    0.000529    1.798188 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005902    0.227350    0.227376    2.025564 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.227350    0.000120    2.025684 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003853    0.221554    0.185374    2.211058 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.221554    0.000072    2.211131 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.211131   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176211    0.001108    0.879060 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.129060   clock uncertainty
                                  0.000000    1.129060   clock reconvergence pessimism
                                  0.067489    1.196549   library hold time
                                              1.196549   data required time
---------------------------------------------------------------------------------------------
                                              1.196549   data required time
                                             -2.211131   data arrival time
---------------------------------------------------------------------------------------------
                                              1.014581   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170268    0.000717    0.876734 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012189    0.176117    0.716503    1.593236 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.176117    0.000201    1.593438 v _1213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.022205    0.787567    0.498355    2.091793 ^ _1213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0623_ (net)
                      0.787567    0.000312    2.092105 ^ _1216_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004406    0.172417    0.134520    2.226625 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.172417    0.000052    2.226677 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.226677   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170268    0.000717    0.876734 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.126734   clock uncertainty
                                  0.000000    1.126734   clock reconvergence pessimism
                                  0.080376    1.207110   library hold time
                                              1.207110   data required time
---------------------------------------------------------------------------------------------
                                              1.207110   data required time
                                             -2.226677   data arrival time
---------------------------------------------------------------------------------------------
                                              1.019567   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315472    0.004440    0.547706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055176    0.166157    0.323372    0.871078 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.166161    0.001607    0.872685 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023170    0.269526    0.786786    1.659471 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.269527    0.000381    1.659852 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017041    0.655522    0.436808    2.096660 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      0.655522    0.000128    2.096788 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005153    0.167420    0.148988    2.245775 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.167420    0.000106    2.245882 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.245882   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315472    0.004440    0.547706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055176    0.166157    0.323372    0.871078 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.166161    0.001607    0.872685 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.122685   clock uncertainty
                                  0.000000    1.122685   clock reconvergence pessimism
                                  0.080945    1.203630   library hold time
                                              1.203630   data required time
---------------------------------------------------------------------------------------------
                                              1.203630   data required time
                                             -2.245882   data arrival time
---------------------------------------------------------------------------------------------
                                              1.042252   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161515    0.000558    0.868684 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022182    0.260980    0.779980    1.648665 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.260980    0.000180    1.648845 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016991    0.654009    0.433695    2.082540 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      0.654009    0.000189    2.082729 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005583    0.179087    0.154832    2.237561 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.179087    0.000125    2.237687 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.237687   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161515    0.000558    0.868684 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.118685   clock uncertainty
                                  0.000000    1.118685   clock reconvergence pessimism
                                  0.076602    1.195286   library hold time
                                              1.195286   data required time
---------------------------------------------------------------------------------------------
                                              1.195286   data required time
                                             -2.237687   data arrival time
---------------------------------------------------------------------------------------------
                                              1.042400   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162374    0.000844    0.869100 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004840    0.113317    0.660987    1.530087 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.113317    0.000056    1.530143 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016271    0.287208    0.317042    1.847185 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.287209    0.000289    1.847474 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006920    0.207184    0.196717    2.044190 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.207184    0.000153    2.044343 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003883    0.219426    0.183273    2.227616 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.219426    0.000043    2.227659 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.227659   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162374    0.000844    0.869100 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.119100   clock uncertainty
                                  0.000000    1.119100   clock reconvergence pessimism
                                  0.065170    1.184271   library hold time
                                              1.184271   data required time
---------------------------------------------------------------------------------------------
                                              1.184271   data required time
                                             -2.227659   data arrival time
---------------------------------------------------------------------------------------------
                                              1.043388   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170268    0.000801    0.876818 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014747    0.197329    0.733679    1.610497 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.197329    0.000188    1.610685 v _1217_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008710    0.220729    0.189085    1.799770 ^ _1217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0626_ (net)
                      0.220729    0.000084    1.799854 ^ _1224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032189    0.253948    0.209933    2.009787 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.253949    0.000577    2.010364 v _1226_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002996    0.212810    0.228821    2.239185 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.212810    0.000029    2.239214 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.239214   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170268    0.000733    0.876750 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.126750   clock uncertainty
                                  0.000000    1.126750   clock reconvergence pessimism
                                  0.050657    1.177407   library hold time
                                              1.177407   data required time
---------------------------------------------------------------------------------------------
                                              1.177407   data required time
                                             -2.239214   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061807   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161514    0.000414    0.868541 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014506    0.288962    0.832636    1.701177 ^ _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.288962    0.000129    1.701306 ^ _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.021817    0.393093    0.296825    1.998131 v _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.393093    0.000179    1.998310 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003093    0.222238    0.236889    2.235199 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.222238    0.000032    2.235231 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.235231   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161514    0.000414    0.868541 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.118541   clock uncertainty
                                  0.000000    1.118541   clock reconvergence pessimism
                                  0.048922    1.167462   library hold time
                                              1.167462   data required time
---------------------------------------------------------------------------------------------
                                              1.167462   data required time
                                             -2.235231   data arrival time
---------------------------------------------------------------------------------------------
                                              1.067769   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170268    0.000717    0.876734 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012189    0.176117    0.716503    1.593236 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.176117    0.000150    1.593386 v _1212_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.008498    0.147221    0.293583    1.886970 v _1212_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0622_ (net)
                      0.147221    0.000164    1.887134 v _1219_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021096    0.368542    0.270061    2.157195 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.368542    0.000174    2.157369 ^ _1221_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004418    0.163899    0.122233    2.279602 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.163899    0.000084    2.279686 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.279686   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170268    0.000801    0.876818 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.126818   clock uncertainty
                                  0.000000    1.126818   clock reconvergence pessimism
                                  0.082828    1.209647   library hold time
                                              1.209647   data required time
---------------------------------------------------------------------------------------------
                                              1.209647   data required time
                                             -2.279686   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070040   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176211    0.000914    0.878866 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.047465    0.488643    0.933690    1.812556 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.488643    0.000353    1.812910 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007473    0.247320    0.253941    2.066851 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.247320    0.000162    2.067013 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004736    0.239587    0.197336    2.264349 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.239587    0.000095    2.264444 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.264444   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176211    0.000914    0.878866 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.128866   clock uncertainty
                                  0.000000    1.128866   clock reconvergence pessimism
                                  0.062298    1.191164   library hold time
                                              1.191164   data required time
---------------------------------------------------------------------------------------------
                                              1.191164   data required time
                                             -2.264444   data arrival time
---------------------------------------------------------------------------------------------
                                              1.073280   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166248    0.000513    0.873231 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.038988    0.671733    1.057039    1.930270 ^ _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      0.671735    0.000682    1.930952 ^ _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.009085    0.209415    0.210881    2.141833 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.209415    0.000294    2.142127 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003025    0.122041    0.110461    2.252588 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.122041    0.000030    2.252618 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.252618   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315559    0.005799    0.549064 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055150    0.166248    0.323654    0.872719 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.166248    0.000513    0.873231 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.123231   clock uncertainty
                                  0.000000    1.123231   clock reconvergence pessimism
                                  0.054495    1.177727   library hold time
                                              1.177727   data required time
---------------------------------------------------------------------------------------------
                                              1.177727   data required time
                                             -2.252618   data arrival time
---------------------------------------------------------------------------------------------
                                              1.074892   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166184    0.000680    0.873991 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023330    0.270933    0.787776    1.661767 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.270934    0.000438    1.662204 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.023314    0.819674    0.541046    2.203251 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      0.819674    0.000427    2.203678 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002939    0.165867    0.084754    2.288432 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.165867    0.000029    2.288461 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.288461   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166184    0.000680    0.873991 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.123991   clock uncertainty
                                  0.000000    1.123991   clock reconvergence pessimism
                                  0.081397    1.205388   library hold time
                                              1.205388   data required time
---------------------------------------------------------------------------------------------
                                              1.205388   data required time
                                             -2.288461   data arrival time
---------------------------------------------------------------------------------------------
                                              1.083073   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183282    0.001673    0.884528 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013244    0.269933    0.825683    1.710211 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.269933    0.000125    1.710336 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014290    0.284025    0.225714    1.936050 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.284025    0.000155    1.936204 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005245    0.300349    0.247372    2.183577 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.300349    0.000107    2.183684 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002826    0.160937    0.133406    2.317090 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.160937    0.000028    2.317118 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.317118   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183282    0.001673    0.884528 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.134528   clock uncertainty
                                  0.000000    1.134528   clock reconvergence pessimism
                                  0.086438    1.220966   library hold time
                                              1.220966   data required time
---------------------------------------------------------------------------------------------
                                              1.220966   data required time
                                             -2.317118   data arrival time
---------------------------------------------------------------------------------------------
                                              1.096152   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164651    0.000976    0.872543 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014588    0.290180    0.833992    1.706535 ^ _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.290180    0.000246    1.706781 ^ _1277_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011359    0.242934    0.193175    1.899956 v _1277_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0677_ (net)
                      0.242934    0.000092    1.900048 v _1285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.014660    0.321700    0.262280    2.162328 ^ _1285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0684_ (net)
                      0.321700    0.000305    2.162633 ^ _1287_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005750    0.171339    0.136003    2.298636 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.171339    0.000118    2.298754 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.298754   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164652    0.001153    0.872719 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.122720   clock uncertainty
                                  0.000000    1.122720   clock reconvergence pessimism
                                  0.079497    1.202216   library hold time
                                              1.202216   data required time
---------------------------------------------------------------------------------------------
                                              1.202216   data required time
                                             -2.298754   data arrival time
---------------------------------------------------------------------------------------------
                                              1.096538   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176212    0.001176    0.879128 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.038874    0.408722    0.883514    1.762642 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.408724    0.000713    1.763355 v _1421_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.011939    0.490158    0.427935    2.191289 ^ _1421_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0802_ (net)
                      0.490158    0.000108    2.191397 ^ _1423_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004862    0.138517    0.126205    2.317602 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.138517    0.000102    2.317704 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.317704   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176211    0.001089    0.879041 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.129041   clock uncertainty
                                  0.000000    1.129041   clock reconvergence pessimism
                                  0.091070    1.220111   library hold time
                                              1.220111   data required time
---------------------------------------------------------------------------------------------
                                              1.220111   data required time
                                             -2.317704   data arrival time
---------------------------------------------------------------------------------------------
                                              1.097593   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000740    0.871405 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014469    0.288402    0.832897    1.704302 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.288402    0.000200    1.704502 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005785    0.181663    0.147014    1.851516 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.181663    0.000063    1.851579 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.026006    0.464836    0.328474    2.180053 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0755_ (net)
                      0.464836    0.000229    2.180282 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003928    0.132945    0.128627    2.308909 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.132945    0.000072    2.308981 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.308981   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000740    0.871405 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121405   clock uncertainty
                                  0.000000    1.121405   clock reconvergence pessimism
                                  0.089890    1.211295   library hold time
                                              1.211295   data required time
---------------------------------------------------------------------------------------------
                                              1.211295   data required time
                                             -2.308981   data arrival time
---------------------------------------------------------------------------------------------
                                              1.097686   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315541    0.005532    0.548798 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066229    0.186709    0.336738    0.885535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.186709    0.000638    0.886174 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010615    0.163044    0.709354    1.595527 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.163044    0.000171    1.595698 v fanout253/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028636    0.320131    0.418327    2.014025 v fanout253/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net253 (net)
                      0.320132    0.000344    2.014369 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007014    0.270989    0.242313    2.256682 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.270989    0.000147    2.256829 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002962    0.128322    0.099869    2.356697 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.128322    0.000030    2.356727 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.356727   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315541    0.005532    0.548798 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066229    0.186709    0.336738    0.885535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.186709    0.000638    0.886174 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.136174   clock uncertainty
                                  0.000000    1.136174   clock reconvergence pessimism
                                  0.095559    1.231733   library hold time
                                              1.231733   data required time
---------------------------------------------------------------------------------------------
                                              1.231733   data required time
                                             -2.356727   data arrival time
---------------------------------------------------------------------------------------------
                                              1.124994   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315472    0.004440    0.547706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055176    0.166157    0.323372    0.871078 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.166159    0.001273    0.872350 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014545    0.195644    0.731419    1.603769 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.195644    0.000220    1.603989 v fanout250/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023818    0.398606    0.408002    2.011992 v fanout250/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net250 (net)
                      0.398606    0.000281    2.012272 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005115    0.247438    0.237672    2.249945 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.247438    0.000052    2.249996 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002989    0.124467    0.099328    2.349325 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.124467    0.000030    2.349354 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.349354   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315472    0.004440    0.547706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055176    0.166157    0.323372    0.871078 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.166159    0.001273    0.872350 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.122350   clock uncertainty
                                  0.000000    1.122350   clock reconvergence pessimism
                                  0.092204    1.214555   library hold time
                                              1.214555   data required time
---------------------------------------------------------------------------------------------
                                              1.214555   data required time
                                             -2.349354   data arrival time
---------------------------------------------------------------------------------------------
                                              1.134800   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315517    0.005170    0.548435 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048278    0.154637    0.314509    0.862945 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.154639    0.000948    0.863892 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020122    0.243048    0.765928    1.629821 v _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.243048    0.000338    1.630159 v _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008226    0.391926    0.283917    1.914076 ^ _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.391926    0.000088    1.914164 ^ _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004992    0.194409    0.145415    2.059579 v _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.194409    0.000051    2.059630 v _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006611    0.313083    0.238384    2.298014 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.313083    0.000152    2.298167 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.298167   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315517    0.005170    0.548435 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048278    0.154637    0.314509    0.862945 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.154639    0.000948    0.863892 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.113892   clock uncertainty
                                  0.000000    1.113892   clock reconvergence pessimism
                                  0.046222    1.160114   library hold time
                                              1.160114   data required time
---------------------------------------------------------------------------------------------
                                              1.160114   data required time
                                             -2.298167   data arrival time
---------------------------------------------------------------------------------------------
                                              1.138053   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315592    0.006256    0.549522 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051383    0.159875    0.318634    0.868156 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.159876    0.000884    0.869040 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012700    0.180361    0.717778    1.586818 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.180361    0.000191    1.587009 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030817    0.339472    0.437076    2.024085 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.339472    0.000296    2.024381 v _2056_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005711    0.248160    0.230801    2.255182 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.248160    0.000111    2.255293 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003193    0.127056    0.101361    2.356654 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.127056    0.000033    2.356687 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.356687   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315592    0.006256    0.549522 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051383    0.159875    0.318634    0.868156 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.159876    0.000884    0.869040 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.119040   clock uncertainty
                                  0.000000    1.119040   clock reconvergence pessimism
                                  0.090311    1.209351   library hold time
                                              1.209351   data required time
---------------------------------------------------------------------------------------------
                                              1.209351   data required time
                                             -2.356687   data arrival time
---------------------------------------------------------------------------------------------
                                              1.147337   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161515    0.000839    0.868965 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021523    0.255181    0.775808    1.644773 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.255183    0.000562    1.645335 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.024239    0.872116    0.552680    2.198015 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      0.872116    0.000287    2.198301 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004961    0.188023    0.142212    2.340513 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.188023    0.000099    2.340612 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.340612   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161515    0.000839    0.868965 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.118965   clock uncertainty
                                  0.000000    1.118965   clock reconvergence pessimism
                                  0.074029    1.192995   library hold time
                                              1.192995   data required time
---------------------------------------------------------------------------------------------
                                              1.192995   data required time
                                             -2.340612   data arrival time
---------------------------------------------------------------------------------------------
                                              1.147617   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163204    0.001038    0.871787 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011361    0.169243    0.709535    1.581322 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.169243    0.000095    1.581417 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022237    0.374935    0.387079    1.968496 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.374935    0.000375    1.968870 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003557    0.113261    0.394728    2.363598 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.113261    0.000066    2.363664 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.363664   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163204    0.001038    0.871787 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121787   clock uncertainty
                                  0.000000    1.121787   clock reconvergence pessimism
                                  0.094197    1.215984   library hold time
                                              1.215984   data required time
---------------------------------------------------------------------------------------------
                                              1.215984   data required time
                                             -2.363664   data arrival time
---------------------------------------------------------------------------------------------
                                              1.147680   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166184    0.000346    0.873657 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016387    0.317350    0.850759    1.724416 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.317350    0.000155    1.724571 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011477    0.253125    0.209606    1.934177 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.253125    0.000167    1.934344 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.018013    0.338347    0.268012    2.202355 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.338347    0.000203    2.202559 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005563    0.185276    0.145766    2.348325 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.185276    0.000120    2.348445 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.348445   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166184    0.000346    0.873657 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.123657   clock uncertainty
                                  0.000000    1.123657   clock reconvergence pessimism
                                  0.075809    1.199466   library hold time
                                              1.199466   data required time
---------------------------------------------------------------------------------------------
                                              1.199466   data required time
                                             -2.348445   data arrival time
---------------------------------------------------------------------------------------------
                                              1.148978   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162373    0.000529    0.868785 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028514    0.316527    0.818475    1.687260 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.316529    0.000546    1.687806 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007872    0.320879    0.294236    1.982042 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.320879    0.000077    1.982119 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006769    0.201184    0.161689    2.143807 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.201184    0.000146    2.143953 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003161    0.221042    0.181264    2.325217 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.221042    0.000032    2.325249 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.325249   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162373    0.000665    0.868922 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.118922   clock uncertainty
                                  0.000000    1.118922   clock reconvergence pessimism
                                  0.049096    1.168018   library hold time
                                              1.168018   data required time
---------------------------------------------------------------------------------------------
                                              1.168018   data required time
                                             -2.325249   data arrival time
---------------------------------------------------------------------------------------------
                                              1.157231   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183278    0.000727    0.883582 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013697    0.188607    0.729317    1.612899 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.188607    0.000169    1.613069 v fanout243/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025246    0.290445    0.406039    2.019107 v fanout243/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net243 (net)
                      0.290445    0.000223    2.019330 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005114    0.181991    0.176901    2.196231 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.181991    0.000095    2.196326 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003124    0.202279    0.172414    2.368740 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.202279    0.000032    2.368772 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.368772   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183278    0.000727    0.883582 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.133582   clock uncertainty
                                  0.000000    1.133582   clock reconvergence pessimism
                                  0.074535    1.208117   library hold time
                                              1.208117   data required time
---------------------------------------------------------------------------------------------
                                              1.208117   data required time
                                             -2.368772   data arrival time
---------------------------------------------------------------------------------------------
                                              1.160654   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000371    0.871037 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012296    0.177012    0.716009    1.587046 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.177012    0.000164    1.587210 v fanout245/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028437    0.318415    0.421566    2.008776 v fanout245/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net245 (net)
                      0.318415    0.000172    2.008948 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005293    0.189653    0.186595    2.195543 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.189653    0.000103    2.195647 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002916    0.199602    0.171134    2.366781 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.199602    0.000028    2.366809 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.366809   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000371    0.871037 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121037   clock uncertainty
                                  0.000000    1.121037   clock reconvergence pessimism
                                  0.071317    1.192354   library hold time
                                              1.192354   data required time
---------------------------------------------------------------------------------------------
                                              1.192354   data required time
                                             -2.366809   data arrival time
---------------------------------------------------------------------------------------------
                                              1.174455   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183278    0.000696    0.883551 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019334    0.236173    0.767055    1.650605 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.236173    0.000268    1.650874 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.014415    0.535160    0.367692    2.018566 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.535160    0.000235    2.018800 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004201    0.165346    0.137513    2.156313 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.165346    0.000048    2.156361 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004508    0.111405    0.258263    2.414624 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.111405    0.000085    2.414708 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.414708   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176211    0.001091    0.879043 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.129043   clock uncertainty
                                  0.000000    1.129043   clock reconvergence pessimism
                                  0.097240    1.226284   library hold time
                                              1.226284   data required time
---------------------------------------------------------------------------------------------
                                              1.226284   data required time
                                             -2.414708   data arrival time
---------------------------------------------------------------------------------------------
                                              1.188425   slack (MET)


Startpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164651    0.000758    0.872324 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019554    0.365207    0.879296    1.751620 ^ _2298_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[11] (net)
                      0.365207    0.000291    1.751910 ^ _1266_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.014121    0.288638    0.239693    1.991604 v _1266_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0667_ (net)
                      0.288638    0.000131    1.991735 v _1268_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006670    0.340449    0.271880    2.263614 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.340449    0.000147    2.263762 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002806    0.170753    0.137457    2.401219 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.170753    0.000027    2.401246 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.401246   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164651    0.000758    0.872324 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.122324   clock uncertainty
                                  0.000000    1.122324   clock reconvergence pessimism
                                  0.079665    1.201989   library hold time
                                              1.201989   data required time
---------------------------------------------------------------------------------------------
                                              1.201989   data required time
                                             -2.401246   data arrival time
---------------------------------------------------------------------------------------------
                                              1.199257   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166185    0.000902    0.874213 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.019695    0.367474    0.880980    1.755192 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.367474    0.000153    1.755345 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.017919    0.338618    0.273937    2.029282 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.338618    0.000248    2.029530 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006936    0.330380    0.275341    2.304871 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.330380    0.000147    2.305018 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003382    0.139638    0.114683    2.419702 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.139638    0.000035    2.419737 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.419737   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166185    0.000902    0.874213 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.124213   clock uncertainty
                                  0.000000    1.124213   clock reconvergence pessimism
                                  0.088705    1.212918   library hold time
                                              1.212918   data required time
---------------------------------------------------------------------------------------------
                                              1.212918   data required time
                                             -2.419737   data arrival time
---------------------------------------------------------------------------------------------
                                              1.206819   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164652    0.001086    0.872652 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011254    0.168348    0.709086    1.581738 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.168348    0.000154    1.581892 v fanout252/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031601    0.346332    0.437725    2.019617 v fanout252/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net252 (net)
                      0.346334    0.000425    2.020041 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006445    0.210953    0.207173    2.227214 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.210953    0.000081    2.227295 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002995    0.201338    0.174361    2.401656 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.201338    0.000030    2.401686 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.401686   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164652    0.001086    0.872652 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.122652   clock uncertainty
                                  0.000000    1.122652   clock reconvergence pessimism
                                  0.070860    1.193513   library hold time
                                              1.193513   data required time
---------------------------------------------------------------------------------------------
                                              1.193513   data required time
                                             -2.401686   data arrival time
---------------------------------------------------------------------------------------------
                                              1.208173   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315472    0.004440    0.547706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055176    0.166157    0.323372    0.871078 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.166160    0.001528    0.872606 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012313    0.177155    0.716499    1.589104 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.177155    0.000114    1.589218 v fanout251/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029283    0.325861    0.426630    2.015848 v fanout251/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net251 (net)
                      0.325863    0.000428    2.016277 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008133    0.231741    0.221283    2.237560 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.231741    0.000188    2.237748 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002793    0.197621    0.174553    2.412301 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.197621    0.000027    2.412328 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.412328   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315472    0.004440    0.547706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055176    0.166157    0.323372    0.871078 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.166160    0.001528    0.872606 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.122606   clock uncertainty
                                  0.000000    1.122606   clock reconvergence pessimism
                                  0.072250    1.194856   library hold time
                                              1.194856   data required time
---------------------------------------------------------------------------------------------
                                              1.194856   data required time
                                             -2.412328   data arrival time
---------------------------------------------------------------------------------------------
                                              1.217472   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000740    0.871405 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014469    0.195025    0.730597    1.602003 v _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.195025    0.000157    1.602159 v _1365_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013182    0.294309    0.233309    1.835468 ^ _1365_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0753_ (net)
                      0.294309    0.000252    1.835720 ^ _1381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008180    0.193149    0.164029    1.999750 v _1381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0768_ (net)
                      0.193149    0.000085    1.999835 v _1382_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006254    0.328505    0.268620    2.268455 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.328505    0.000129    2.268584 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003539    0.176273    0.145179    2.413763 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.176273    0.000038    2.413801 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.413801   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315517    0.005170    0.548435 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048278    0.154637    0.314509    0.862945 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.154639    0.000922    0.863867 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.113867   clock uncertainty
                                  0.000000    1.113867   clock reconvergence pessimism
                                  0.075955    1.189822   library hold time
                                              1.189822   data required time
---------------------------------------------------------------------------------------------
                                              1.189822   data required time
                                             -2.413801   data arrival time
---------------------------------------------------------------------------------------------
                                              1.223979   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183278    0.000696    0.883551 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019334    0.236173    0.767055    1.650605 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.236173    0.000260    1.650865 v _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006141    0.233698    0.576502    2.227367 v _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.233698    0.000127    2.227494 v _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003011    0.221196    0.184337    2.411831 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.221196    0.000030    2.411861 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.411861   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183278    0.000696    0.883551 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.133551   clock uncertainty
                                  0.000000    1.133551   clock reconvergence pessimism
                                  0.052889    1.186440   library hold time
                                              1.186440   data required time
---------------------------------------------------------------------------------------------
                                              1.186440   data required time
                                             -2.411861   data arrival time
---------------------------------------------------------------------------------------------
                                              1.225421   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000546    0.871211 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011915    0.173785    0.713417    1.584628 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.173785    0.000195    1.584823 v fanout244/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031822    0.348326    0.440875    2.025698 v fanout244/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net244 (net)
                      0.348326    0.000221    2.025919 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007563    0.228071    0.221084    2.247004 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.228071    0.000169    2.247173 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003438    0.214384    0.181033    2.428206 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.214384    0.000065    2.428271 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.428271   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000546    0.871211 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121211   clock uncertainty
                                  0.000000    1.121211   clock reconvergence pessimism
                                  0.067062    1.188273   library hold time
                                              1.188273   data required time
---------------------------------------------------------------------------------------------
                                              1.188273   data required time
                                             -2.428271   data arrival time
---------------------------------------------------------------------------------------------
                                              1.239998   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183282    0.001572    0.884427 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011045    0.166613    0.711562    1.595989 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.166613    0.000149    1.596137 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.021395    0.431699    0.307357    1.903494 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.431699    0.000334    1.903829 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.010531    0.214386    0.181232    2.085061 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.214386    0.000236    2.085296 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006177    0.325374    0.241676    2.326972 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.325374    0.000123    2.327095 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003042    0.169877    0.139121    2.466216 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.169877    0.000030    2.466246 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.466246   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183282    0.001572    0.884427 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.134427   clock uncertainty
                                  0.000000    1.134427   clock reconvergence pessimism
                                  0.083864    1.218291   library hold time
                                              1.218291   data required time
---------------------------------------------------------------------------------------------
                                              1.218291   data required time
                                             -2.466246   data arrival time
---------------------------------------------------------------------------------------------
                                              1.247955   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166186    0.001196    0.874507 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012950    0.182414    0.720681    1.595188 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.182414    0.000232    1.595421 v fanout254/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031492    0.345456    0.441820    2.037241 v fanout254/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net254 (net)
                      0.345458    0.000459    2.037700 v _2088_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007618    0.228287    0.221008    2.258708 ^ _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.228287    0.000167    2.258875 ^ _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003817    0.221045    0.185103    2.443978 v _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.221045    0.000073    2.444051 v _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.444051   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166186    0.001196    0.874507 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.124507   clock uncertainty
                                  0.000000    1.124507   clock reconvergence pessimism
                                  0.065512    1.190019   library hold time
                                              1.190019   data required time
---------------------------------------------------------------------------------------------
                                              1.190019   data required time
                                             -2.444051   data arrival time
---------------------------------------------------------------------------------------------
                                              1.254032   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162375    0.001182    0.869438 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014061    0.191629    0.727367    1.596804 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.191629    0.000174    1.596978 v fanout249/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035234    0.378733    0.467426    2.064404 v fanout249/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net249 (net)
                      0.378735    0.000408    2.064812 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005713    0.207441    0.205652    2.270464 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.207441    0.000111    2.270576 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003091    0.205334    0.174978    2.445553 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.205334    0.000031    2.445585 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.445585   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162375    0.001182    0.869438 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.119438   clock uncertainty
                                  0.000000    1.119438   clock reconvergence pessimism
                                  0.069228    1.188666   library hold time
                                              1.188666   data required time
---------------------------------------------------------------------------------------------
                                              1.188666   data required time
                                             -2.445585   data arrival time
---------------------------------------------------------------------------------------------
                                              1.256919   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315592    0.006256    0.549522 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051383    0.159875    0.318634    0.868156 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.159876    0.000861    0.869017 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025039    0.285930    0.796912    1.665929 v _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.285931    0.000433    1.666362 v _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005557    0.194903    0.583644    2.250006 v _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.194903    0.000063    2.250069 v _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003031    0.216557    0.177945    2.428014 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.216557    0.000030    2.428044 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.428044   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315592    0.006256    0.549522 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051383    0.159875    0.318634    0.868156 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.159876    0.000861    0.869017 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.119017   clock uncertainty
                                  0.000000    1.119017   clock reconvergence pessimism
                                  0.048714    1.167731   library hold time
                                              1.167731   data required time
---------------------------------------------------------------------------------------------
                                              1.167731   data required time
                                             -2.428044   data arrival time
---------------------------------------------------------------------------------------------
                                              1.260313   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162378    0.001615    0.869871 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016934    0.215542    0.746651    1.616523 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.215542    0.000251    1.616774 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.019367    0.398083    0.301357    1.918131 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.398083    0.000444    1.918575 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009164    0.224690    0.166906    2.085480 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.224690    0.000185    2.085666 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006415    0.332624    0.248668    2.334333 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.332624    0.000139    2.334473 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002976    0.170881    0.138976    2.473449 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.170881    0.000030    2.473479 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.473479   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162378    0.001615    0.869871 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.119871   clock uncertainty
                                  0.000000    1.119871   clock reconvergence pessimism
                                  0.079147    1.199018   library hold time
                                              1.199018   data required time
---------------------------------------------------------------------------------------------
                                              1.199018   data required time
                                             -2.473479   data arrival time
---------------------------------------------------------------------------------------------
                                              1.274461   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176211    0.000977    0.878929 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.021513    0.255039    0.778688    1.657618 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.255040    0.000293    1.657911 v fanout242/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025921    0.430191    0.441738    2.099649 v fanout242/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net242 (net)
                      0.430191    0.000167    2.099816 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005141    0.209862    0.209931    2.309747 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.209862    0.000097    2.309844 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003350    0.210294    0.177980    2.487825 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.210294    0.000037    2.487861 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.487861   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176211    0.000977    0.878929 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.128929   clock uncertainty
                                  0.000000    1.128929   clock reconvergence pessimism
                                  0.070731    1.199660   library hold time
                                              1.199660   data required time
---------------------------------------------------------------------------------------------
                                              1.199660   data required time
                                             -2.487861   data arrival time
---------------------------------------------------------------------------------------------
                                              1.288201   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162373    0.000529    0.868785 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028514    0.506222    0.960404    1.829189 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.506222    0.000390    1.829579 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011682    0.255712    0.228911    2.058490 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.255712    0.000175    2.058666 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.012189    0.406742    0.313084    2.371749 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.406742    0.000101    2.371850 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003902    0.149397    0.123014    2.494864 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.149397    0.000075    2.494939 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.494939   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162373    0.000529    0.868785 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.118785   clock uncertainty
                                  0.000000    1.118785   clock reconvergence pessimism
                                  0.085331    1.204116   library hold time
                                              1.204116   data required time
---------------------------------------------------------------------------------------------
                                              1.204116   data required time
                                             -2.494939   data arrival time
---------------------------------------------------------------------------------------------
                                              1.290823   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166185    0.001004    0.874315 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012879    0.181833    0.720260    1.594575 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.181833    0.000190    1.594764 v fanout255/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030889    0.340108    0.437982    2.032746 v fanout255/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net255 (net)
                      0.340108    0.000257    2.033003 v _2081_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.008837    0.313497    0.304013    2.337016 ^ _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.313497    0.000210    2.337226 ^ _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.005167    0.189779    0.154142    2.491368 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.189779    0.000109    2.491477 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.491477   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166185    0.001004    0.874315 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.124315   clock uncertainty
                                  0.000000    1.124315   clock reconvergence pessimism
                                  0.074513    1.198828   library hold time
                                              1.198828   data required time
---------------------------------------------------------------------------------------------
                                              1.198828   data required time
                                             -2.491477   data arrival time
---------------------------------------------------------------------------------------------
                                              1.292649   slack (MET)


Startpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161515    0.000774    0.868901 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009679    0.216127    0.788611    1.657512 ^ _2310_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[23] (net)
                      0.216127    0.000086    1.657598 ^ _1360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016722    0.300145    0.229294    1.886892 v _1360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0749_ (net)
                      0.300145    0.000305    1.887197 v _1361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007640    0.215559    0.229770    2.116967 ^ _1361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0750_ (net)
                      0.215559    0.000144    2.117111 ^ _1363_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004969    0.165039    0.132552    2.249663 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.165039    0.000102    2.249765 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002835    0.098830    0.261616    2.511381 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.098830    0.000027    2.511408 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.511408   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161515    0.000774    0.868901 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.118901   clock uncertainty
                                  0.000000    1.118901   clock reconvergence pessimism
                                  0.097213    1.216114   library hold time
                                              1.216114   data required time
---------------------------------------------------------------------------------------------
                                              1.216114   data required time
                                             -2.511408   data arrival time
---------------------------------------------------------------------------------------------
                                              1.295294   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162377    0.001549    0.869805 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016644    0.213094    0.744654    1.614459 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.213095    0.000314    1.614773 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012445    0.283865    0.231303    1.846076 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.283865    0.000101    1.846177 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.010063    0.207314    0.179997    2.026174 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.207314    0.000217    2.026391 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.009817    0.358706    0.360434    2.386825 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.358706    0.000241    2.387067 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003086    0.121331    0.141749    2.528815 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.121331    0.000030    2.528845 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.528845   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315472    0.004440    0.547706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055176    0.166157    0.323372    0.871078 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.166157    0.000275    0.871353 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121353   clock uncertainty
                                  0.000000    1.121353   clock reconvergence pessimism
                                  0.092928    1.214281   library hold time
                                              1.214281   data required time
---------------------------------------------------------------------------------------------
                                              1.214281   data required time
                                             -2.528845   data arrival time
---------------------------------------------------------------------------------------------
                                              1.314564   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315541    0.005532    0.548798 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066229    0.186709    0.336738    0.885535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.186713    0.001657    0.887192 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014482    0.195115    0.735283    1.622476 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.195115    0.000178    1.622653 v fanout284/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031358    0.511346    0.477405    2.100058 v fanout284/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net284 (net)
                      0.511346    0.000449    2.100506 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006257    0.239654    0.242947    2.343453 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.239654    0.000130    2.343583 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005986    0.226436    0.177567    2.521150 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.226436    0.000133    2.521283 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.521283   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315541    0.005532    0.548798 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066229    0.186709    0.336738    0.885535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.186713    0.001657    0.887192 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.137192   clock uncertainty
                                  0.000000    1.137192   clock reconvergence pessimism
                                  0.068309    1.205501   library hold time
                                              1.205501   data required time
---------------------------------------------------------------------------------------------
                                              1.205501   data required time
                                             -2.521283   data arrival time
---------------------------------------------------------------------------------------------
                                              1.315782   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315472    0.004440    0.547706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055176    0.166157    0.323372    0.871078 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.166157    0.000910    0.871988 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.017295    0.218570    0.749789    1.621778 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.218570    0.000219    1.621997 v fanout246/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038015    0.403491    0.492815    2.114812 v fanout246/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net246 (net)
                      0.403494    0.000512    2.115324 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007705    0.323937    0.302409    2.417733 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.323937    0.000174    2.417907 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003001    0.145381    0.126451    2.544358 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.145381    0.000031    2.544389 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.544389   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315472    0.004440    0.547706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055176    0.166157    0.323372    0.871078 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.166157    0.000910    0.871988 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121988   clock uncertainty
                                  0.000000    1.121988   clock reconvergence pessimism
                                  0.087289    1.209277   library hold time
                                              1.209277   data required time
---------------------------------------------------------------------------------------------
                                              1.209277   data required time
                                             -2.544389   data arrival time
---------------------------------------------------------------------------------------------
                                              1.335112   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162377    0.001549    0.869805 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016644    0.213094    0.744654    1.614459 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.213095    0.000325    1.614784 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.015494    0.593211    0.395874    2.010659 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      0.593211    0.000298    2.010956 ^ fanout233/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023748    0.427337    0.456992    2.467948 ^ fanout233/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net233 (net)
                      0.427337    0.000476    2.468423 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006995    0.204024    0.165308    2.633731 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.204024    0.000180    2.633911 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.633911   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162377    0.001549    0.869805 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.119805   clock uncertainty
                                  0.000000    1.119805   clock reconvergence pessimism
                                  0.069605    1.189410   library hold time
                                              1.189410   data required time
---------------------------------------------------------------------------------------------
                                              1.189410   data required time
                                             -2.633911   data arrival time
---------------------------------------------------------------------------------------------
                                              1.444501   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.005225    0.077585    0.031888    4.831888 v ref_clk (in)
                                                         ref_clk (net)
                      0.077585    0.000000    4.831888 v input65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.003220    0.103331    0.181075    5.012963 v input65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net65 (net)
                      0.103331    0.000032    5.012995 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002913    0.102818    0.244100    5.257094 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.102818    0.000029    5.257123 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.257123   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163204    0.001187    0.871937 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.121937   clock uncertainty
                                  0.000000    1.121937   clock reconvergence pessimism
                                  0.096620    1.218557   library hold time
                                              1.218557   data required time
---------------------------------------------------------------------------------------------
                                              1.218557   data required time
                                             -5.257123   data arrival time
---------------------------------------------------------------------------------------------
                                              4.038567   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004479    0.121356    0.044396    4.844396 ^ rst_n (in)
                                                         rst_n (net)
                      0.121356    0.000000    4.844396 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005560    0.142964    0.216676    5.061072 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.142964    0.000069    5.061141 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030387    0.531871    0.451936    5.513077 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.531871    0.000250    5.513327 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049523    0.843668    0.672628    6.185955 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.843673    0.001092    6.187047 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035610    0.622201    0.554776    6.741823 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.622209    0.001191    6.743014 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028139    0.496829    0.500482    7.243496 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.496836    0.001046    7.244543 ^ _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.244543   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174747    0.000930    0.879113 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.129113   clock uncertainty
                                  0.000000    1.129113   clock reconvergence pessimism
                                  0.050677    1.179789   library hold time
                                              1.179789   data required time
---------------------------------------------------------------------------------------------
                                              1.179789   data required time
                                             -7.244543   data arrival time
---------------------------------------------------------------------------------------------
                                              6.064754   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164652    0.001086    0.872652 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011254    0.168348    0.709086    1.581738 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.168348    0.000213    1.581951 v output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073994    0.340433    0.429237    2.011188 v output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.340441    0.000918    2.012106 v debug_dco_word[13] (out)
                                              2.012106   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.012106   data arrival time
---------------------------------------------------------------------------------------------
                                              6.562106   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000546    0.871211 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011915    0.173785    0.713417    1.584628 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.173785    0.000339    1.584967 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074139    0.340903    0.431091    2.016058 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.340912    0.000950    2.017008 v debug_dco_word[22] (out)
                                              2.017008   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.017008   data arrival time
---------------------------------------------------------------------------------------------
                                              6.567008   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000371    0.871037 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012296    0.177012    0.716009    1.587046 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.177012    0.000241    1.587286 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073577    0.339061    0.430575    2.017861 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.339068    0.000877    2.018738 v debug_dco_word[21] (out)
                                              2.018738   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.018738   data arrival time
---------------------------------------------------------------------------------------------
                                              6.568738   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315472    0.004440    0.547706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055176    0.166157    0.323372    0.871078 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.166160    0.001528    0.872606 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012313    0.177155    0.716499    1.589104 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.177155    0.000214    1.589318 v output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073676    0.339433    0.430870    2.020189 v output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.339440    0.000878    2.021066 v debug_dco_word[14] (out)
                                              2.021066   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.021066   data arrival time
---------------------------------------------------------------------------------------------
                                              6.571066   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315541    0.005532    0.548798 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066229    0.186709    0.336738    0.885535 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.186709    0.000638    0.886174 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010615    0.163044    0.709354    1.595527 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.163044    0.000202    1.595729 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073650    0.339294    0.426908    2.022637 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.339301    0.000877    2.023514 v debug_dco_word[11] (out)
                                              2.023514   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.023514   data arrival time
---------------------------------------------------------------------------------------------
                                              6.573514   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166185    0.001004    0.874315 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012879    0.181833    0.720260    1.594575 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.181833    0.000271    1.594846 v output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074470    0.342009    0.434171    2.029017 v output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.342017    0.000955    2.029972 v debug_dco_word[8] (out)
                                              2.029972   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.029972   data arrival time
---------------------------------------------------------------------------------------------
                                              6.579972   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166186    0.001196    0.874507 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012950    0.182414    0.720681    1.595188 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.182414    0.000384    1.595572 v output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075050    0.344056    0.435765    2.031337 v output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.344066    0.001048    2.032385 v debug_dco_word[9] (out)
                                              2.032385   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.032385   data arrival time
---------------------------------------------------------------------------------------------
                                              6.582385   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162375    0.001182    0.869438 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014061    0.191629    0.727367    1.596804 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.191629    0.000331    1.597136 v output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073738    0.339710    0.435045    2.032180 v output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.339717    0.000855    2.033036 v debug_dco_word[17] (out)
                                              2.033036   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.033036   data arrival time
---------------------------------------------------------------------------------------------
                                              6.583035   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315472    0.004440    0.547706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055176    0.166157    0.323372    0.871078 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.166159    0.001273    0.872350 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014545    0.195644    0.731419    1.603769 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.195644    0.000276    1.604045 v output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074054    0.340701    0.436902    2.040947 v output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.340709    0.000950    2.041897 v debug_dco_word[15] (out)
                                              2.041897   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.041897   data arrival time
---------------------------------------------------------------------------------------------
                                              6.591897   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183278    0.000727    0.883582 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013697    0.188607    0.729317    1.612899 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.188607    0.000171    1.613070 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075472    0.345538    0.438049    2.051119 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.345564    0.001682    2.052801 v debug_dco_word[26] (out)
                                              2.052801   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.052801   data arrival time
---------------------------------------------------------------------------------------------
                                              6.602801   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315472    0.004440    0.547706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055176    0.166157    0.323372    0.871078 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.166157    0.000910    0.871988 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.017295    0.218570    0.749789    1.621778 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.218571    0.000396    1.622173 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073549    0.339080    0.441994    2.064167 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.339087    0.000854    2.065021 v debug_dco_word[19] (out)
                                              2.065021   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.065021   data arrival time
---------------------------------------------------------------------------------------------
                                              6.615021   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176211    0.000977    0.878929 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.021513    0.255039    0.778688    1.657618 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.255044    0.000843    1.658461 v output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075912    0.347694    0.457959    2.116420 v output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.347704    0.001051    2.117471 v debug_dco_word[29] (out)
                                              2.117471   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.117471   data arrival time
---------------------------------------------------------------------------------------------
                                              6.667471   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315517    0.005170    0.548435 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048278    0.154637    0.314509    0.862945 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.154638    0.000705    0.863649 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025941    0.293855    0.801274    1.664923 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.293856    0.000485    1.665408 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074669    0.343101    0.465690    2.131098 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.343108    0.000858    2.131956 v debug_dco_word[25] (out)
                                              2.131956   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.131956   data arrival time
---------------------------------------------------------------------------------------------
                                              6.681956   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170268    0.000700    0.876717 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025982    0.294183    0.804731    1.681449 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.294184    0.000498    1.681947 v output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074623    0.342791    0.465169    2.147116 v output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.342811    0.001476    2.148591 v debug_dco_word[4] (out)
                                              2.148591   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.148591   data arrival time
---------------------------------------------------------------------------------------------
                                              6.698591   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315514    0.005132    0.548397 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054071    0.164450    0.322268    0.870665 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.164450    0.000714    0.871380 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027176    0.304719    0.810808    1.682188 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.304721    0.000550    1.682738 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075319    0.345334    0.469699    2.152437 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.345361    0.001705    2.154142 v debug_dco_word[23] (out)
                                              2.154142   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.154142   data arrival time
---------------------------------------------------------------------------------------------
                                              6.704142   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315517    0.005170    0.548435 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048278    0.154637    0.314509    0.862945 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.154638    0.000778    0.863723 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028929    0.320245    0.819481    1.683204 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.320246    0.000522    1.683726 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074688    0.343255    0.473009    2.156735 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.343262    0.000874    2.157608 v debug_dco_word[24] (out)
                                              2.157608   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.157608   data arrival time
---------------------------------------------------------------------------------------------
                                              6.707608   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164651    0.001048    0.872615 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027759    0.309883    0.814482    1.687097 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.309884    0.000410    1.687507 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074715    0.343282    0.470121    2.157628 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.343291    0.000990    2.158617 v debug_dco_word[12] (out)
                                              2.158617   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.158617   data arrival time
---------------------------------------------------------------------------------------------
                                              6.708617   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162376    0.001318    0.869574 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029028    0.321084    0.821612    1.691186 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.321085    0.000500    1.691687 v output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073529    0.339316    0.470249    2.161935 v output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.339323    0.000853    2.162789 v debug_dco_word[16] (out)
                                              2.162789   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.162789   data arrival time
---------------------------------------------------------------------------------------------
                                              6.712789   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315501    0.004918    0.548183 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052340    0.161514    0.319944    0.868127 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.161514    0.000397    0.868523 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029539    0.325607    0.824542    1.693065 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.325608    0.000518    1.693583 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074140    0.341404    0.473026    2.166610 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.341411    0.000921    2.167530 v debug_dco_word[20] (out)
                                              2.167530   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.167530   data arrival time
---------------------------------------------------------------------------------------------
                                              6.717530   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174747    0.000994    0.879177 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.028429    0.315708    0.820357    1.699534 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.315714    0.000883    1.700417 v output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073780    0.340214    0.469376    2.169792 v output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.340221    0.000901    2.170693 v lock_detect (out)
                                              2.170693   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.170693   data arrival time
---------------------------------------------------------------------------------------------
                                              6.720694   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315570    0.005944    0.549210 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054222    0.164650    0.322356    0.871566 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.164650    0.000347    0.871914 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030456    0.333727    0.830757    1.702670 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.333729    0.000594    1.703265 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074520    0.342765    0.475983    2.179248 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.342773    0.000956    2.180203 v debug_dco_word[10] (out)
                                              2.180203   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.180203   data arrival time
---------------------------------------------------------------------------------------------
                                              6.730203   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163203    0.000358    0.871107 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032487    0.351751    0.842730    1.713837 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.351755    0.000848    1.714686 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075002    0.344823    0.481603    2.196288 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.344828    0.000758    2.197046 v debug_dco_word[1] (out)
                                              2.197046   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.197046   data arrival time
---------------------------------------------------------------------------------------------
                                              6.747046   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315503    0.004951    0.548216 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064279    0.183278    0.334639    0.882855 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.183279    0.000871    0.883726 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030627    0.335157    0.835522    1.719248 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.335161    0.000815    1.720063 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074477    0.342675    0.476337    2.196399 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.342681    0.000796    2.197196 v debug_dco_word[27] (out)
                                              2.197196   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.197196   data arrival time
---------------------------------------------------------------------------------------------
                                              6.747196   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170268    0.000557    0.876574 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032053    0.347843    0.841382    1.717956 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.347849    0.000990    1.718945 v output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074783    0.343751    0.479516    2.198461 v output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.343773    0.001538    2.199999 v debug_dco_word[3] (out)
                                              2.199999   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.199999   data arrival time
---------------------------------------------------------------------------------------------
                                              6.750000   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315596    0.006303    0.549569 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057235    0.170267    0.326448    0.876017 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.170267    0.000407    0.876424 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032719    0.353763    0.845422    1.721846 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.353768    0.000957    1.722803 v output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074295    0.342345    0.480256    2.203059 v output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.342350    0.000749    2.203807 v debug_dco_word[2] (out)
                                              2.203807   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.203807   data arrival time
---------------------------------------------------------------------------------------------
                                              6.753808   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315611    0.006506    0.549771 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055143    0.166184    0.323540    0.873311 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.166184    0.000869    0.874180 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.037189    0.393285    0.872072    1.746252 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.393285    0.000484    1.746736 v output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074338    0.343077    0.489603    2.236339 v output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.343082    0.000756    2.237095 v debug_dco_word[7] (out)
                                              2.237095   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.237095   data arrival time
---------------------------------------------------------------------------------------------
                                              6.787096   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004479    0.070521    0.027413    4.827413 v rst_n (in)
                                                         rst_n (net)
                      0.070521    0.000000    4.827413 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005560    0.135092    0.202793    5.030206 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.135092    0.000069    5.030275 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030387    0.496606    0.453814    5.484089 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.496606    0.000250    5.484339 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049523    0.511354    0.647133    6.131473 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.511362    0.001092    6.132565 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035610    0.384302    0.569575    6.702139 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.384302    0.000269    6.702408 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025335    0.422106    0.464077    7.166485 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.422108    0.000530    7.167015 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035751    0.384532    0.543425    7.710441 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.384539    0.000983    7.711424 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003447    0.107416    0.312878    8.024302 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.107416    0.000037    8.024339 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.024339   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315568    0.005918    0.549184 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059740    0.174746    0.328999    0.878183 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.174753    0.002029    0.880212 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.130212   clock uncertainty
                                  0.000000    1.130212   clock reconvergence pessimism
                                  0.097858    1.228070   library hold time
                                              1.228070   data required time
---------------------------------------------------------------------------------------------
                                              1.228070   data required time
                                             -8.024339   data arrival time
---------------------------------------------------------------------------------------------
                                              6.796269   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176212    0.001176    0.879128 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.038874    0.408722    0.883514    1.762642 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.408826    0.001588    1.764230 v output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073579    0.340744    0.491203    2.255433 v output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.340750    0.000839    2.256272 v debug_dco_word[31] (out)
                                              2.256272   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.256272   data arrival time
---------------------------------------------------------------------------------------------
                                              6.806272   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176211    0.001108    0.879060 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.044809    0.464046    0.918599    1.797659 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.464061    0.001521    1.799180 v output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073774    0.342283    0.504613    2.303792 v output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.342290    0.000856    2.304649 v debug_dco_word[30] (out)
                                              2.304649   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.304649   data arrival time
---------------------------------------------------------------------------------------------
                                              6.854649   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176211    0.000914    0.878866 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.047465    0.488643    0.933690    1.812556 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.488674    0.002221    1.814777 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075539    0.348680    0.514314    2.329092 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.348705    0.001624    2.330716 v debug_dco_word[28] (out)
                                              2.330716   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.330716   data arrival time
---------------------------------------------------------------------------------------------
                                              6.880716   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315592    0.006256    0.549522 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051383    0.159875    0.318634    0.868156 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.159876    0.000730    0.868886 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012622    0.179718    0.717282    1.586169 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.179718    0.000101    1.586270 v fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025646    0.293877    0.405516    1.991786 v fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.293879    0.000355    1.992141 v output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074470    0.342434    0.465254    2.457394 v output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.342439    0.000759    2.458154 v debug_dco_word[6] (out)
                                              2.458154   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.458154   data arrival time
---------------------------------------------------------------------------------------------
                                              7.008154   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315592    0.006256    0.549522 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051383    0.159875    0.318634    0.868156 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.159876    0.000884    0.869040 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012700    0.180361    0.717778    1.586818 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.180361    0.000191    1.587009 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030817    0.339472    0.437076    2.024085 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.339475    0.000545    2.024630 v output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074910    0.344102    0.477904    2.502534 v output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.344123    0.001511    2.504045 v debug_dco_word[5] (out)
                                              2.504045   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.504045   data arrival time
---------------------------------------------------------------------------------------------
                                              7.054045   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315595    0.006290    0.549556 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053377    0.163203    0.321193    0.870749 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.163204    0.001038    0.871787 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011361    0.169243    0.709535    1.581322 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.169243    0.000095    1.581417 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022237    0.374935    0.387079    1.968496 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.374935    0.000351    1.968847 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006537    0.154001    0.285393    2.254241 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.154001    0.000123    2.254364 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.077020    0.351467    0.432253    2.686617 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.351498    0.001820    2.688437 v debug_dco_word[0] (out)
                                              2.688437   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.688437   data arrival time
---------------------------------------------------------------------------------------------
                                              7.238438   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315480    0.004583    0.547849 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052928    0.162373    0.320407    0.868256 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.162374    0.000844    0.869100 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004840    0.113317    0.660987    1.530087 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.113317    0.000056    1.530143 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016271    0.287208    0.317042    1.847185 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.287208    0.000228    1.847413 v fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027741    0.312795    0.453144    2.300557 v fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.312797    0.000431    2.300989 v output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074489    0.342520    0.470364    2.771352 v output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.342528    0.000957    2.772310 v debug_dco_word[18] (out)
                                              2.772310   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.772310   data arrival time
---------------------------------------------------------------------------------------------
                                              7.322309   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054504    0.251681    0.134184    0.134184 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.251848    0.000000    0.134184 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.270774    0.315357    0.409081    0.543266 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.315483    0.004632    0.547898 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060453    0.176210    0.330054    0.877952 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.176211    0.001089    0.879041 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006066    0.123777    0.673640    1.552681 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.123777    0.000125    1.552806 v fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020672    0.351328    0.360821    1.913627 v fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.351329    0.000354    1.913981 v fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022181    0.374822    0.428803    2.342784 v fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.374825    0.000582    2.343366 v fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027146    0.448992    0.479064    2.822430 v fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.448995    0.000655    2.823085 v fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010610    0.212159    0.338784    3.161869 v fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.212159    0.000249    3.162118 v fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020590    0.350495    0.382071    3.544189 v fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.350496    0.000353    3.544543 v output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073427    0.339303    0.477189    4.021731 v output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.339309    0.000814    4.022545 v pll_out (out)
                                              4.022545   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.022545   data arrival time
---------------------------------------------------------------------------------------------
                                              8.572546   slack (MET)



