


In lab3 we wrote the controller for the processor. We began by sketching a mealy
type final state machine using table 2 provided in the processor pdf file. This
could later be used in the vhdl code to determine the next state of the
processor. 

\includepdf{fsm.pdf}[H]