

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_11_4_4_0_0_1u_config10_s'
================================================================
* Date:           Wed Feb 21 17:50:34 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.188 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       91|       91| 0.455 us | 0.455 us |   91|   91|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadMain         |       80|       80|        10|          -|          -|     8|    no    |
        | + CopyMain       |        8|        8|         1|          -|          -|     8|    no    |
        |- PadBottomWidth  |        9|        9|         1|          -|          -|     9|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     76|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    105|    -|
|Register         |        -|      -|      22|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      22|    181|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_123_p2          |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_135_p2        |     +    |      0|  0|  13|           4|           1|
    |j_fu_152_p2          |     +    |      0|  0|  13|           4|           1|
    |ap_block_state4      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln59_fu_117_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln65_fu_129_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln77_fu_146_p2  |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  76|          27|          20|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |data_V_data_V_TDATA_blk_n  |   9|          2|    1|          2|
    |i1_0_reg_84                |   9|          2|    4|          8|
    |j3_0_reg_95                |   9|          2|    4|          8|
    |j6_0_reg_106               |   9|          2|    4|          8|
    |real_start                 |   9|          2|    1|          2|
    |res_V_data_V_blk_n         |   9|          2|    1|          2|
    |res_V_data_V_din           |  15|          3|   11|         33|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 105|         22|   28|         70|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  4|   0|    4|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_0_reg_84     |  4|   0|    4|          0|
    |i_reg_161       |  4|   0|    4|          0|
    |j3_0_reg_95     |  4|   0|    4|          0|
    |j6_0_reg_106    |  4|   0|    4|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 22|   0|   22|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<11,4,4,0,0>,1u>,config10> | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<11,4,4,0,0>,1u>,config10> | return value |
|ap_start              |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<11,4,4,0,0>,1u>,config10> | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<11,4,4,0,0>,1u>,config10> | return value |
|ap_done               | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<11,4,4,0,0>,1u>,config10> | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<11,4,4,0,0>,1u>,config10> | return value |
|ap_idle               | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<11,4,4,0,0>,1u>,config10> | return value |
|ap_ready              | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<11,4,4,0,0>,1u>,config10> | return value |
|start_out             | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<11,4,4,0,0>,1u>,config10> | return value |
|start_write           | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<11,4,4,0,0>,1u>,config10> | return value |
|data_V_data_V_TDATA   |  in |   16|    axis    |                               data_V_data_V                              |    pointer   |
|data_V_data_V_TVALID  |  in |    1|    axis    |                               data_V_data_V                              |    pointer   |
|data_V_data_V_TREADY  | out |    1|    axis    |                               data_V_data_V                              |    pointer   |
|res_V_data_V_din      | out |   11|   ap_fifo  |                               res_V_data_V                               |    pointer   |
|res_V_data_V_full_n   |  in |    1|   ap_fifo  |                               res_V_data_V                               |    pointer   |
|res_V_data_V_write    | out |    1|   ap_fifo  |                               res_V_data_V                               |    pointer   |
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

