Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 11:16:05 2016
| Host         : vir-Lenovo-Z580 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.491        0.000                      0                 3845        0.184        0.000                      0                 3845        3.000        0.000                       0                   586  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           5.822        0.000                      0                   62        0.184        0.000                      0                   62        4.500        0.000                       0                    30  
  clkout3          53.180        0.000                      0                 3782        0.197        0.000                      0                 3782       38.750        0.000                       0                   552  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       clkout3             5.491        0.000                      0                    1        1.156        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 display/timer/xy/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.828ns (22.665%)  route 2.825ns (77.335%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=25, routed)          1.705    -0.835    display/timer/xy/clk100
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/timer/xy/y_reg[9]/Q
                         net (fo=7, routed)           1.314     0.935    display/timer/xy/Q[3]
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.124     1.059 r  display/timer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.563     1.622    display/timer/xy/y[9]_i_8_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     1.746 r  display/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.302     2.048    display/timer/xy/y[9]_i_4_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I4_O)        0.124     2.172 r  display/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.646     2.818    display/timer/xy/y[9]_i_1_n_0
    SLICE_X86Y118        FDRE                                         r  display/timer/xy/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=25, routed)          1.586     8.565    display/timer/xy/clk100
    SLICE_X86Y118        FDRE                                         r  display/timer/xy/y_reg[7]/C
                         clock pessimism              0.578     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X86Y118        FDRE (Setup_fdre_C_R)       -0.429     8.640    display/timer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 display/timer/xy/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.828ns (22.665%)  route 2.825ns (77.335%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=25, routed)          1.705    -0.835    display/timer/xy/clk100
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/timer/xy/y_reg[9]/Q
                         net (fo=7, routed)           1.314     0.935    display/timer/xy/Q[3]
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.124     1.059 r  display/timer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.563     1.622    display/timer/xy/y[9]_i_8_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     1.746 r  display/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.302     2.048    display/timer/xy/y[9]_i_4_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I4_O)        0.124     2.172 r  display/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.646     2.818    display/timer/xy/y[9]_i_1_n_0
    SLICE_X86Y118        FDRE                                         r  display/timer/xy/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=25, routed)          1.586     8.565    display/timer/xy/clk100
    SLICE_X86Y118        FDRE                                         r  display/timer/xy/y_reg[8]/C
                         clock pessimism              0.578     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X86Y118        FDRE (Setup_fdre_C_R)       -0.429     8.640    display/timer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 display/timer/xy/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.828ns (22.692%)  route 2.821ns (77.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=25, routed)          1.705    -0.835    display/timer/xy/clk100
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/timer/xy/y_reg[9]/Q
                         net (fo=7, routed)           1.314     0.935    display/timer/xy/Q[3]
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.124     1.059 r  display/timer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.563     1.622    display/timer/xy/y[9]_i_8_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     1.746 r  display/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.302     2.048    display/timer/xy/y[9]_i_4_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I4_O)        0.124     2.172 r  display/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.642     2.814    display/timer/xy/y[9]_i_1_n_0
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=25, routed)          1.586     8.565    display/timer/xy/clk100
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[6]/C
                         clock pessimism              0.600     9.165    
                         clock uncertainty           -0.074     9.091    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429     8.662    display/timer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 display/timer/xy/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.828ns (22.692%)  route 2.821ns (77.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=25, routed)          1.705    -0.835    display/timer/xy/clk100
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/timer/xy/y_reg[9]/Q
                         net (fo=7, routed)           1.314     0.935    display/timer/xy/Q[3]
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.124     1.059 r  display/timer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.563     1.622    display/timer/xy/y[9]_i_8_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     1.746 r  display/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.302     2.048    display/timer/xy/y[9]_i_4_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I4_O)        0.124     2.172 r  display/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.642     2.814    display/timer/xy/y[9]_i_1_n_0
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=25, routed)          1.586     8.565    display/timer/xy/clk100
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[9]/C
                         clock pessimism              0.600     9.165    
                         clock uncertainty           -0.074     9.091    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429     8.662    display/timer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf100/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.741ns (24.644%)  route 2.266ns (75.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 6.888 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           2.093    -2.018    clkdv/clkout0
    SLICE_X81Y101        FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.419    -1.599 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.760    -0.839    clkdv/p_0_in
    SLICE_X81Y101        LUT2 (Prop_lut2_I1_O)        0.322    -0.517 f  clkdv/I1_i_1/O
                         net (fo=4, routed)           1.506     0.988    clkdv/not_clock_enable
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clkdv/buf100/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clkdv/buf100/I0
                         clock pessimism              0.434     7.323    
                         clock uncertainty           -0.074     7.249    
    BUFGCTRL_X0Y17       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.388     6.861    clkdv/buf100
  -------------------------------------------------------------------
                         required time                          6.861    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 display/timer/xy/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.828ns (23.575%)  route 2.684ns (76.425%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=25, routed)          1.705    -0.835    display/timer/xy/clk100
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/timer/xy/y_reg[9]/Q
                         net (fo=7, routed)           1.314     0.935    display/timer/xy/Q[3]
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.124     1.059 r  display/timer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.563     1.622    display/timer/xy/y[9]_i_8_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     1.746 r  display/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.302     2.048    display/timer/xy/y[9]_i_4_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I4_O)        0.124     2.172 r  display/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.505     2.677    display/timer/xy/y[9]_i_1_n_0
    SLICE_X86Y120        FDRE                                         r  display/timer/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=25, routed)          1.585     8.564    display/timer/xy/clk100
    SLICE_X86Y120        FDRE                                         r  display/timer/xy/y_reg[2]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X86Y120        FDRE (Setup_fdre_C_R)       -0.429     8.637    display/timer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -2.677    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 display/timer/xy/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.828ns (23.575%)  route 2.684ns (76.425%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=25, routed)          1.705    -0.835    display/timer/xy/clk100
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/timer/xy/y_reg[9]/Q
                         net (fo=7, routed)           1.314     0.935    display/timer/xy/Q[3]
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.124     1.059 r  display/timer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.563     1.622    display/timer/xy/y[9]_i_8_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     1.746 r  display/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.302     2.048    display/timer/xy/y[9]_i_4_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I4_O)        0.124     2.172 r  display/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.505     2.677    display/timer/xy/y[9]_i_1_n_0
    SLICE_X86Y120        FDRE                                         r  display/timer/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=25, routed)          1.585     8.564    display/timer/xy/clk100
    SLICE_X86Y120        FDRE                                         r  display/timer/xy/y_reg[4]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X86Y120        FDRE (Setup_fdre_C_R)       -0.429     8.637    display/timer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -2.677    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 display/timer/xy/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.828ns (23.575%)  route 2.684ns (76.425%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=25, routed)          1.705    -0.835    display/timer/xy/clk100
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/timer/xy/y_reg[9]/Q
                         net (fo=7, routed)           1.314     0.935    display/timer/xy/Q[3]
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.124     1.059 r  display/timer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.563     1.622    display/timer/xy/y[9]_i_8_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     1.746 r  display/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.302     2.048    display/timer/xy/y[9]_i_4_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I4_O)        0.124     2.172 r  display/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.505     2.677    display/timer/xy/y[9]_i_1_n_0
    SLICE_X86Y120        FDRE                                         r  display/timer/xy/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=25, routed)          1.585     8.564    display/timer/xy/clk100
    SLICE_X86Y120        FDRE                                         r  display/timer/xy/y_reg[5]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X86Y120        FDRE (Setup_fdre_C_R)       -0.429     8.637    display/timer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -2.677    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 display/timer/xy/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.828ns (23.605%)  route 2.680ns (76.395%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=25, routed)          1.705    -0.835    display/timer/xy/clk100
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/timer/xy/y_reg[9]/Q
                         net (fo=7, routed)           1.314     0.935    display/timer/xy/Q[3]
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.124     1.059 r  display/timer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.563     1.622    display/timer/xy/y[9]_i_8_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     1.746 r  display/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.302     2.048    display/timer/xy/y[9]_i_4_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I4_O)        0.124     2.172 r  display/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.500     2.673    display/timer/xy/y[9]_i_1_n_0
    SLICE_X87Y120        FDRE                                         r  display/timer/xy/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=25, routed)          1.585     8.564    display/timer/xy/clk100
    SLICE_X87Y120        FDRE                                         r  display/timer/xy/y_reg[0]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X87Y120        FDRE (Setup_fdre_C_R)       -0.429     8.637    display/timer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 display/timer/xy/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.828ns (23.605%)  route 2.680ns (76.395%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=25, routed)          1.705    -0.835    display/timer/xy/clk100
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/timer/xy/y_reg[9]/Q
                         net (fo=7, routed)           1.314     0.935    display/timer/xy/Q[3]
    SLICE_X86Y118        LUT6 (Prop_lut6_I2_O)        0.124     1.059 r  display/timer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.563     1.622    display/timer/xy/y[9]_i_8_n_0
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.124     1.746 r  display/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.302     2.048    display/timer/xy/y[9]_i_4_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I4_O)        0.124     2.172 r  display/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.500     2.673    display/timer/xy/y[9]_i_1_n_0
    SLICE_X87Y120        FDRE                                         r  display/timer/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=25, routed)          1.585     8.564    display/timer/xy/clk100
    SLICE_X87Y120        FDRE                                         r  display/timer/xy/y_reg[1]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X87Y120        FDRE (Setup_fdre_C_R)       -0.429     8.637    display/timer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                  5.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 display/timer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=25, routed)          0.592    -0.572    display/timer/xy/clk100
    SLICE_X87Y120        FDRE                                         r  display/timer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  display/timer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.103    -0.328    display/timer/xy/y[0]
    SLICE_X86Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.283 r  display/timer/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    display/timer/xy/p_0_in[5]
    SLICE_X86Y120        FDRE                                         r  display/timer/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=25, routed)          0.861    -0.811    display/timer/xy/clk100
    SLICE_X86Y120        FDRE                                         r  display/timer/xy/y_reg[5]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X86Y120        FDRE (Hold_fdre_C_D)         0.092    -0.467    display/timer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 display/timer/xy/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.505%)  route 0.132ns (41.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=25, routed)          0.594    -0.570    display/timer/xy/clk100
    SLICE_X86Y118        FDRE                                         r  display/timer/xy/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  display/timer/xy/y_reg[7]/Q
                         net (fo=8, routed)           0.132    -0.297    display/timer/xy/smem_addr00[2]
    SLICE_X87Y118        LUT6 (Prop_lut6_I0_O)        0.045    -0.252 r  display/timer/xy/y[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.252    display/timer/xy/p_0_in[9]
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=25, routed)          0.863    -0.809    display/timer/xy/clk100
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[9]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.092    -0.465    display/timer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 display/timer/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.845%)  route 0.156ns (45.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=25, routed)          0.594    -0.570    display/timer/xy/clk100
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  display/timer/xy/y_reg[6]/Q
                         net (fo=9, routed)           0.156    -0.274    display/timer/xy/smem_addr00[1]
    SLICE_X86Y118        LUT5 (Prop_lut5_I3_O)        0.048    -0.226 r  display/timer/xy/y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    display/timer/xy/p_0_in[8]
    SLICE_X86Y118        FDRE                                         r  display/timer/xy/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=25, routed)          0.863    -0.809    display/timer/xy/clk100
    SLICE_X86Y118        FDRE                                         r  display/timer/xy/y_reg[8]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X86Y118        FDRE (Hold_fdre_C_D)         0.107    -0.450    display/timer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 display/timer/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.449%)  route 0.156ns (45.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=25, routed)          0.594    -0.570    display/timer/xy/clk100
    SLICE_X87Y118        FDRE                                         r  display/timer/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  display/timer/xy/y_reg[6]/Q
                         net (fo=9, routed)           0.156    -0.274    display/timer/xy/smem_addr00[1]
    SLICE_X86Y118        LUT4 (Prop_lut4_I0_O)        0.045    -0.229 r  display/timer/xy/y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    display/timer/xy/p_0_in[7]
    SLICE_X86Y118        FDRE                                         r  display/timer/xy/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=25, routed)          0.863    -0.809    display/timer/xy/clk100
    SLICE_X86Y118        FDRE                                         r  display/timer/xy/y_reg[7]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X86Y118        FDRE (Hold_fdre_C_D)         0.091    -0.466    display/timer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 display/timer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=25, routed)          0.596    -0.568    display/timer/xy/clk100
    SLICE_X88Y116        FDRE                                         r  display/timer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  display/timer/xy/x_reg[0]/Q
                         net (fo=7, routed)           0.160    -0.244    display/timer/xy/x[0]
    SLICE_X88Y116        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 r  display/timer/xy/x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    display/timer/xy/x[0]_i_1_n_0
    SLICE_X88Y116        FDRE                                         r  display/timer/xy/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=25, routed)          0.866    -0.807    display/timer/xy/clk100
    SLICE_X88Y116        FDRE                                         r  display/timer/xy/x_reg[0]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.121    -0.447    display/timer/xy/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/timer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=25, routed)          0.594    -0.570    display/timer/clk100
    SLICE_X89Y118        FDRE                                         r  display/timer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  display/timer/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.250    display/timer/clk_count[0]
    SLICE_X89Y118        LUT2 (Prop_lut2_I0_O)        0.042    -0.208 r  display/timer/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    display/timer/clk_count[1]_i_1_n_0
    SLICE_X89Y118        FDRE                                         r  display/timer/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=25, routed)          0.863    -0.809    display/timer/clk100
    SLICE_X89Y118        FDRE                                         r  display/timer/clk_count_reg[1]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.107    -0.463    display/timer/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/timer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=25, routed)          0.596    -0.568    display/timer/xy/clk100
    SLICE_X88Y116        FDRE                                         r  display/timer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/timer/xy/x_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.218    display/timer/xy/x[1]
    SLICE_X88Y116        LUT3 (Prop_lut3_I0_O)        0.043    -0.175 r  display/timer/xy/x[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    display/timer/xy/x[2]_i_1_n_0
    SLICE_X88Y116        FDRE                                         r  display/timer/xy/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=25, routed)          0.866    -0.807    display/timer/xy/clk100
    SLICE_X88Y116        FDRE                                         r  display/timer/xy/x_reg[2]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.131    -0.437    display/timer/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/timer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/x_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=25, routed)          0.596    -0.568    display/timer/xy/clk100
    SLICE_X88Y116        FDRE                                         r  display/timer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/timer/xy/x_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.218    display/timer/xy/x[1]
    SLICE_X88Y116        LUT5 (Prop_lut5_I1_O)        0.043    -0.175 r  display/timer/xy/x[4]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.175    display/timer/xy/x[4]_rep_i_1_n_0
    SLICE_X88Y116        FDRE                                         r  display/timer/xy/x_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=25, routed)          0.866    -0.807    display/timer/xy/clk100
    SLICE_X88Y116        FDRE                                         r  display/timer/xy/x_reg[4]_rep/C
                         clock pessimism              0.239    -0.568    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.131    -0.437    display/timer/xy/x_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 display/timer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=25, routed)          0.592    -0.572    display/timer/xy/clk100
    SLICE_X87Y120        FDRE                                         r  display/timer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  display/timer/xy/y_reg[1]/Q
                         net (fo=8, routed)           0.190    -0.241    display/timer/xy/y[1]
    SLICE_X87Y120        LUT4 (Prop_lut4_I2_O)        0.042    -0.199 r  display/timer/xy/y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    display/timer/xy/p_0_in[3]
    SLICE_X87Y120        FDRE                                         r  display/timer/xy/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=25, routed)          0.861    -0.811    display/timer/xy/clk100
    SLICE_X87Y120        FDRE                                         r  display/timer/xy/y_reg[3]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X87Y120        FDRE (Hold_fdre_C_D)         0.107    -0.465    display/timer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display/timer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=25, routed)          0.596    -0.568    display/timer/xy/clk100
    SLICE_X88Y116        FDRE                                         r  display/timer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/timer/xy/x_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.218    display/timer/xy/x[1]
    SLICE_X88Y116        LUT4 (Prop_lut4_I2_O)        0.045    -0.173 r  display/timer/xy/x[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    display/timer/xy/x[3]_i_1_n_0
    SLICE_X88Y116        FDRE                                         r  display/timer/xy/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=25, routed)          0.866    -0.807    display/timer/xy/clk100
    SLICE_X88Y116        FDRE                                         r  display/timer/xy/x_reg[3]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.121    -0.447    display/timer/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkdv/buf100/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y101    clkdv/start_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y101    clkdv/start_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y101    clkdv/start_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y118    display/timer/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y118    display/timer/clk_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y116    display/timer/xy/x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y116    display/timer/xy/x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y116    display/timer/xy/x_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y101    clkdv/start_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y101    clkdv/start_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y101    clkdv/start_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y118    display/timer/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y118    display/timer/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y116    display/timer/xy/x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y116    display/timer/xy/x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y116    display/timer/xy/x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y116    display/timer/xy/x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y116    display/timer/xy/x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y101    clkdv/start_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y101    clkdv/start_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y101    clkdv/start_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y101    clkdv/start_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y101    clkdv/start_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y101    clkdv/start_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y118    display/timer/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y118    display/timer/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y117    display/timer/xy/x_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y116    display/timer/xy/x_reg[5]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       53.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.180ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.444ns  (logic 4.083ns (15.440%)  route 22.361ns (84.560%))
  Logic Levels:           25  (LUT3=1 LUT4=1 LUT5=2 LUT6=18 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 78.545 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=550, routed)         1.691    -0.849    mips/dp/clk12
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  mips/dp/pc_reg[4]/Q
                         net (fo=72, routed)          2.037     1.644    mips/dp/registers/pc[4]
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.124     1.768 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_48/O
                         net (fo=1, routed)           0.579     2.347    mips/dp/registers/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X72Y122        LUT4 (Prop_lut4_I0_O)        0.124     2.471 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=41, routed)          1.215     3.686    mips/dp/registers/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y124        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     3.839 r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           1.195     5.034    mips/dp/registers/ReadData10[4]
    SLICE_X75Y124        LUT6 (Prop_lut6_I0_O)        0.331     5.365 r  mips/dp/registers/pc[4]_i_2/O
                         net (fo=2, routed)           0.670     6.035    mips/dp/registers/ReadData1[4]
    SLICE_X74Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  mips/dp/registers/mem_reg_0_127_0_0_i_68/O
                         net (fo=130, routed)         1.238     7.397    mips/dp/registers/mem_reg_0_127_0_0_i_68_n_0
    SLICE_X72Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.521 f  mips/dp/registers/mem_reg_0_127_0_0_i_27/O
                         net (fo=2, routed)           1.265     8.786    mips/dp/registers/alu/AS/add/a[4]/t1
    SLICE_X83Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.910 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.430     9.340    mips/dp/registers/rf_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X85Y127        LUT6 (Prop_lut6_I0_O)        0.124     9.464 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=2, routed)           0.559    10.024    mips/dp/registers/alu/AS/add/carry[7]
    SLICE_X85Y131        LUT6 (Prop_lut6_I4_O)        0.124    10.148 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_106/O
                         net (fo=1, routed)           0.299    10.446    mips/dp/registers/rf_reg_r1_0_31_12_17_i_106_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I0_O)        0.124    10.570 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_89/O
                         net (fo=2, routed)           0.525    11.095    mips/dp/registers/alu/AS/add/carry[12]
    SLICE_X84Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.219 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_69/O
                         net (fo=1, routed)           0.291    11.510    mips/dp/registers/rf_reg_r1_0_31_18_23_i_69_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.634 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_64/O
                         net (fo=2, routed)           0.437    12.071    mips/dp/registers/alu/AS/add/carry[17]
    SLICE_X86Y130        LUT6 (Prop_lut6_I4_O)        0.124    12.195 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.430    12.625    mips/dp/registers/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.749 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_22/O
                         net (fo=2, routed)           0.314    13.063    mips/dp/registers/alu/AS/add/carry[22]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.124    13.187 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_165/O
                         net (fo=1, routed)           0.433    13.619    mips/dp/registers/rf_reg_r1_0_31_0_5_i_165_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I0_O)        0.124    13.743 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_143/O
                         net (fo=2, routed)           0.578    14.322    mips/dp/registers/alu/AS/add/carry[27]
    SLICE_X86Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.446 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=2, routed)           0.313    14.759    mips/dp/registers/alu/AS/add/carry[29]
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.883 f  mips/dp/registers/mem_reg_0_127_0_0_i_97/O
                         net (fo=4, routed)           0.171    15.054    mips/dp/registers/alu/AS/add/carry[31]
    SLICE_X86Y126        LUT6 (Prop_lut6_I4_O)        0.124    15.178 r  mips/dp/registers/mem_reg_0_127_0_0_i_45/O
                         net (fo=3, routed)           0.323    15.501    mips/dp/registers/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  mips/dp/registers/mem_reg_0_127_3_3_i_2/O
                         net (fo=280, routed)         5.079    20.704    memIO/smem/mem_reg_1024_1151_3_3/A0
    SLICE_X80Y107        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    20.828 r  memIO/smem/mem_reg_1024_1151_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    20.828    memIO/smem/mem_reg_1024_1151_3_3/SPO0
    SLICE_X80Y107        MUXF7 (Prop_muxf7_I0_O)      0.241    21.069 r  memIO/smem/mem_reg_1024_1151_3_3/F7.SP/O
                         net (fo=1, routed)           1.141    22.211    memIO/smem/mem_reg_1024_1151_3_3_n_1
    SLICE_X81Y112        LUT6 (Prop_lut6_I0_O)        0.298    22.509 r  memIO/smem/rf_reg_r1_0_31_0_5_i_84/O
                         net (fo=1, routed)           0.783    23.292    mips/dp/registers/x_reg[6]_rep_43
    SLICE_X81Y114        LUT5 (Prop_lut5_I4_O)        0.124    23.416 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.866    24.282    mips/dp/registers/memIO/charcode2[3]
    SLICE_X82Y120        LUT5 (Prop_lut5_I1_O)        0.124    24.406 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           1.189    25.595    mips/dp/registers/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X76Y123        RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=550, routed)         1.566    78.545    mips/dp/registers/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y123        RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.560    79.105    
                         clock uncertainty           -0.102    79.003    
    SLICE_X76Y123        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.775    mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.775    
                         arrival time                         -25.595    
  -------------------------------------------------------------------
                         slack                                 53.180    

Slack (MET) :             53.239ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.437ns  (logic 4.207ns (15.913%)  route 22.230ns (84.087%))
  Logic Levels:           26  (LUT3=1 LUT4=2 LUT5=2 LUT6=18 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 78.545 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=550, routed)         1.691    -0.849    mips/dp/clk12
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  mips/dp/pc_reg[4]/Q
                         net (fo=72, routed)          2.037     1.644    mips/dp/registers/pc[4]
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.124     1.768 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_48/O
                         net (fo=1, routed)           0.579     2.347    mips/dp/registers/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X72Y122        LUT4 (Prop_lut4_I0_O)        0.124     2.471 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=41, routed)          1.215     3.686    mips/dp/registers/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y124        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     3.839 r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           1.195     5.034    mips/dp/registers/ReadData10[4]
    SLICE_X75Y124        LUT6 (Prop_lut6_I0_O)        0.331     5.365 r  mips/dp/registers/pc[4]_i_2/O
                         net (fo=2, routed)           0.670     6.035    mips/dp/registers/ReadData1[4]
    SLICE_X74Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  mips/dp/registers/mem_reg_0_127_0_0_i_68/O
                         net (fo=130, routed)         1.238     7.397    mips/dp/registers/mem_reg_0_127_0_0_i_68_n_0
    SLICE_X72Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.521 f  mips/dp/registers/mem_reg_0_127_0_0_i_27/O
                         net (fo=2, routed)           1.265     8.786    mips/dp/registers/alu/AS/add/a[4]/t1
    SLICE_X83Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.910 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.430     9.340    mips/dp/registers/rf_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X85Y127        LUT6 (Prop_lut6_I0_O)        0.124     9.464 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=2, routed)           0.559    10.024    mips/dp/registers/alu/AS/add/carry[7]
    SLICE_X85Y131        LUT6 (Prop_lut6_I4_O)        0.124    10.148 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_106/O
                         net (fo=1, routed)           0.299    10.446    mips/dp/registers/rf_reg_r1_0_31_12_17_i_106_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I0_O)        0.124    10.570 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_89/O
                         net (fo=2, routed)           0.525    11.095    mips/dp/registers/alu/AS/add/carry[12]
    SLICE_X84Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.219 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_69/O
                         net (fo=1, routed)           0.291    11.510    mips/dp/registers/rf_reg_r1_0_31_18_23_i_69_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.634 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_64/O
                         net (fo=2, routed)           0.437    12.071    mips/dp/registers/alu/AS/add/carry[17]
    SLICE_X86Y130        LUT6 (Prop_lut6_I4_O)        0.124    12.195 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.430    12.625    mips/dp/registers/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.749 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_22/O
                         net (fo=2, routed)           0.314    13.063    mips/dp/registers/alu/AS/add/carry[22]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.124    13.187 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_165/O
                         net (fo=1, routed)           0.433    13.619    mips/dp/registers/rf_reg_r1_0_31_0_5_i_165_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I0_O)        0.124    13.743 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_143/O
                         net (fo=2, routed)           0.578    14.322    mips/dp/registers/alu/AS/add/carry[27]
    SLICE_X86Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.446 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=2, routed)           0.313    14.759    mips/dp/registers/alu/AS/add/carry[29]
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.883 f  mips/dp/registers/mem_reg_0_127_0_0_i_97/O
                         net (fo=4, routed)           0.171    15.054    mips/dp/registers/alu/AS/add/carry[31]
    SLICE_X86Y126        LUT6 (Prop_lut6_I4_O)        0.124    15.178 r  mips/dp/registers/mem_reg_0_127_0_0_i_45/O
                         net (fo=3, routed)           0.323    15.501    mips/dp/registers/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  mips/dp/registers/mem_reg_0_127_3_3_i_2/O
                         net (fo=280, routed)         4.387    20.012    memIO/smem/mem_reg_256_383_4_4/A0
    SLICE_X74Y106        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    20.136 r  memIO/smem/mem_reg_256_383_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    20.136    memIO/smem/mem_reg_256_383_4_4/SPO0
    SLICE_X74Y106        MUXF7 (Prop_muxf7_I0_O)      0.241    20.377 r  memIO/smem/mem_reg_256_383_4_4/F7.SP/O
                         net (fo=1, routed)           0.808    21.186    mips/dp/registers/x_reg[6]_rep_25
    SLICE_X77Y110        LUT4 (Prop_lut4_I2_O)        0.298    21.484 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.567    22.051    mips/dp/registers/rf_reg_r1_0_31_0_5_i_125_n_0
    SLICE_X79Y111        LUT6 (Prop_lut6_I1_O)        0.124    22.175 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_91/O
                         net (fo=1, routed)           1.035    23.210    mips/dp/registers/rf_reg_r1_0_31_0_5_i_91_n_0
    SLICE_X81Y112        LUT5 (Prop_lut5_I2_O)        0.124    23.334 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_42/O
                         net (fo=1, routed)           0.919    24.253    mips/dp/registers/memIO/charcode2[4]
    SLICE_X82Y121        LUT5 (Prop_lut5_I1_O)        0.124    24.377 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           1.212    25.588    mips/dp/registers/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X76Y123        RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=550, routed)         1.566    78.545    mips/dp/registers/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y123        RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.560    79.105    
                         clock uncertainty           -0.102    79.003    
    SLICE_X76Y123        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.828    mips/dp/registers/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         78.828    
                         arrival time                         -25.588    
  -------------------------------------------------------------------
                         slack                                 53.239    

Slack (MET) :             53.461ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.140ns  (logic 4.207ns (16.094%)  route 21.933ns (83.906%))
  Logic Levels:           26  (LUT3=1 LUT4=2 LUT5=2 LUT6=18 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 78.543 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=550, routed)         1.691    -0.849    mips/dp/clk12
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  mips/dp/pc_reg[4]/Q
                         net (fo=72, routed)          2.037     1.644    mips/dp/registers/pc[4]
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.124     1.768 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_48/O
                         net (fo=1, routed)           0.579     2.347    mips/dp/registers/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X72Y122        LUT4 (Prop_lut4_I0_O)        0.124     2.471 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=41, routed)          1.215     3.686    mips/dp/registers/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y124        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     3.839 r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           1.195     5.034    mips/dp/registers/ReadData10[4]
    SLICE_X75Y124        LUT6 (Prop_lut6_I0_O)        0.331     5.365 r  mips/dp/registers/pc[4]_i_2/O
                         net (fo=2, routed)           0.670     6.035    mips/dp/registers/ReadData1[4]
    SLICE_X74Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  mips/dp/registers/mem_reg_0_127_0_0_i_68/O
                         net (fo=130, routed)         1.238     7.397    mips/dp/registers/mem_reg_0_127_0_0_i_68_n_0
    SLICE_X72Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.521 f  mips/dp/registers/mem_reg_0_127_0_0_i_27/O
                         net (fo=2, routed)           1.265     8.786    mips/dp/registers/alu/AS/add/a[4]/t1
    SLICE_X83Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.910 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.430     9.340    mips/dp/registers/rf_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X85Y127        LUT6 (Prop_lut6_I0_O)        0.124     9.464 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=2, routed)           0.559    10.024    mips/dp/registers/alu/AS/add/carry[7]
    SLICE_X85Y131        LUT6 (Prop_lut6_I4_O)        0.124    10.148 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_106/O
                         net (fo=1, routed)           0.299    10.446    mips/dp/registers/rf_reg_r1_0_31_12_17_i_106_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I0_O)        0.124    10.570 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_89/O
                         net (fo=2, routed)           0.525    11.095    mips/dp/registers/alu/AS/add/carry[12]
    SLICE_X84Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.219 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_69/O
                         net (fo=1, routed)           0.291    11.510    mips/dp/registers/rf_reg_r1_0_31_18_23_i_69_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.634 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_64/O
                         net (fo=2, routed)           0.437    12.071    mips/dp/registers/alu/AS/add/carry[17]
    SLICE_X86Y130        LUT6 (Prop_lut6_I4_O)        0.124    12.195 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.430    12.625    mips/dp/registers/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.749 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_22/O
                         net (fo=2, routed)           0.314    13.063    mips/dp/registers/alu/AS/add/carry[22]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.124    13.187 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_165/O
                         net (fo=1, routed)           0.433    13.619    mips/dp/registers/rf_reg_r1_0_31_0_5_i_165_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I0_O)        0.124    13.743 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_143/O
                         net (fo=2, routed)           0.578    14.322    mips/dp/registers/alu/AS/add/carry[27]
    SLICE_X86Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.446 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=2, routed)           0.313    14.759    mips/dp/registers/alu/AS/add/carry[29]
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.883 f  mips/dp/registers/mem_reg_0_127_0_0_i_97/O
                         net (fo=4, routed)           0.171    15.054    mips/dp/registers/alu/AS/add/carry[31]
    SLICE_X86Y126        LUT6 (Prop_lut6_I4_O)        0.124    15.178 r  mips/dp/registers/mem_reg_0_127_0_0_i_45/O
                         net (fo=3, routed)           0.323    15.501    mips/dp/registers/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  mips/dp/registers/mem_reg_0_127_3_3_i_2/O
                         net (fo=280, routed)         4.717    20.343    memIO/smem/mem_reg_256_383_5_5/A0
    SLICE_X74Y105        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    20.467 r  memIO/smem/mem_reg_256_383_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    20.467    memIO/smem/mem_reg_256_383_5_5/SPO0
    SLICE_X74Y105        MUXF7 (Prop_muxf7_I0_O)      0.241    20.708 r  memIO/smem/mem_reg_256_383_5_5/F7.SP/O
                         net (fo=1, routed)           0.956    21.664    mips/dp/registers/x_reg[6]_rep_29
    SLICE_X77Y111        LUT4 (Prop_lut4_I2_O)        0.298    21.962 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_123/O
                         net (fo=1, routed)           0.567    22.529    mips/dp/registers/rf_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X79Y112        LUT6 (Prop_lut6_I1_O)        0.124    22.653 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.635    23.288    mips/dp/registers/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I2_O)        0.124    23.412 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_39/O
                         net (fo=1, routed)           0.643    24.055    mips/dp/registers/memIO/charcode2[5]
    SLICE_X81Y120        LUT5 (Prop_lut5_I1_O)        0.124    24.179 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           1.112    25.291    mips/dp/registers/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X76Y124        RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=550, routed)         1.564    78.543    mips/dp/registers/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y124        RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.560    79.103    
                         clock uncertainty           -0.102    79.001    
    SLICE_X76Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.752    mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.752    
                         arrival time                         -25.291    
  -------------------------------------------------------------------
                         slack                                 53.461    

Slack (MET) :             53.557ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.065ns  (logic 4.083ns (15.664%)  route 21.982ns (84.335%))
  Logic Levels:           25  (LUT3=1 LUT4=1 LUT5=2 LUT6=18 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 78.543 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=550, routed)         1.691    -0.849    mips/dp/clk12
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  mips/dp/pc_reg[4]/Q
                         net (fo=72, routed)          2.037     1.644    mips/dp/registers/pc[4]
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.124     1.768 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_48/O
                         net (fo=1, routed)           0.579     2.347    mips/dp/registers/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X72Y122        LUT4 (Prop_lut4_I0_O)        0.124     2.471 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=41, routed)          1.215     3.686    mips/dp/registers/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y124        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     3.839 r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           1.195     5.034    mips/dp/registers/ReadData10[4]
    SLICE_X75Y124        LUT6 (Prop_lut6_I0_O)        0.331     5.365 r  mips/dp/registers/pc[4]_i_2/O
                         net (fo=2, routed)           0.670     6.035    mips/dp/registers/ReadData1[4]
    SLICE_X74Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  mips/dp/registers/mem_reg_0_127_0_0_i_68/O
                         net (fo=130, routed)         1.238     7.397    mips/dp/registers/mem_reg_0_127_0_0_i_68_n_0
    SLICE_X72Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.521 f  mips/dp/registers/mem_reg_0_127_0_0_i_27/O
                         net (fo=2, routed)           1.265     8.786    mips/dp/registers/alu/AS/add/a[4]/t1
    SLICE_X83Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.910 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.430     9.340    mips/dp/registers/rf_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X85Y127        LUT6 (Prop_lut6_I0_O)        0.124     9.464 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=2, routed)           0.559    10.024    mips/dp/registers/alu/AS/add/carry[7]
    SLICE_X85Y131        LUT6 (Prop_lut6_I4_O)        0.124    10.148 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_106/O
                         net (fo=1, routed)           0.299    10.446    mips/dp/registers/rf_reg_r1_0_31_12_17_i_106_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I0_O)        0.124    10.570 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_89/O
                         net (fo=2, routed)           0.525    11.095    mips/dp/registers/alu/AS/add/carry[12]
    SLICE_X84Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.219 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_69/O
                         net (fo=1, routed)           0.291    11.510    mips/dp/registers/rf_reg_r1_0_31_18_23_i_69_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.634 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_64/O
                         net (fo=2, routed)           0.437    12.071    mips/dp/registers/alu/AS/add/carry[17]
    SLICE_X86Y130        LUT6 (Prop_lut6_I4_O)        0.124    12.195 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.430    12.625    mips/dp/registers/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.749 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_22/O
                         net (fo=2, routed)           0.314    13.063    mips/dp/registers/alu/AS/add/carry[22]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.124    13.187 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_165/O
                         net (fo=1, routed)           0.433    13.619    mips/dp/registers/rf_reg_r1_0_31_0_5_i_165_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I0_O)        0.124    13.743 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_143/O
                         net (fo=2, routed)           0.578    14.322    mips/dp/registers/alu/AS/add/carry[27]
    SLICE_X86Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.446 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=2, routed)           0.313    14.759    mips/dp/registers/alu/AS/add/carry[29]
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.883 f  mips/dp/registers/mem_reg_0_127_0_0_i_97/O
                         net (fo=4, routed)           0.171    15.054    mips/dp/registers/alu/AS/add/carry[31]
    SLICE_X86Y126        LUT6 (Prop_lut6_I4_O)        0.124    15.178 r  mips/dp/registers/mem_reg_0_127_0_0_i_45/O
                         net (fo=3, routed)           0.323    15.501    mips/dp/registers/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  mips/dp/registers/mem_reg_0_127_3_3_i_2/O
                         net (fo=280, routed)         5.079    20.704    memIO/smem/mem_reg_1024_1151_3_3/A0
    SLICE_X80Y107        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    20.828 r  memIO/smem/mem_reg_1024_1151_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    20.828    memIO/smem/mem_reg_1024_1151_3_3/SPO0
    SLICE_X80Y107        MUXF7 (Prop_muxf7_I0_O)      0.241    21.069 r  memIO/smem/mem_reg_1024_1151_3_3/F7.SP/O
                         net (fo=1, routed)           1.141    22.211    memIO/smem/mem_reg_1024_1151_3_3_n_1
    SLICE_X81Y112        LUT6 (Prop_lut6_I0_O)        0.298    22.509 r  memIO/smem/rf_reg_r1_0_31_0_5_i_84/O
                         net (fo=1, routed)           0.783    23.292    mips/dp/registers/x_reg[6]_rep_43
    SLICE_X81Y114        LUT5 (Prop_lut5_I4_O)        0.124    23.416 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.866    24.282    mips/dp/registers/memIO/charcode2[3]
    SLICE_X82Y120        LUT5 (Prop_lut5_I1_O)        0.124    24.406 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.811    25.216    mips/dp/registers/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X76Y124        RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=550, routed)         1.564    78.543    mips/dp/registers/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y124        RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.560    79.103    
                         clock uncertainty           -0.102    79.001    
    SLICE_X76Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.773    mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.773    
                         arrival time                         -25.216    
  -------------------------------------------------------------------
                         slack                                 53.557    

Slack (MET) :             53.617ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.981ns  (logic 4.437ns (17.078%)  route 21.544ns (82.922%))
  Logic Levels:           26  (LUT3=1 LUT4=2 LUT5=2 LUT6=18 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 78.549 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=550, routed)         1.691    -0.849    mips/dp/clk12
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  mips/dp/pc_reg[4]/Q
                         net (fo=72, routed)          2.037     1.644    mips/dp/registers/pc[4]
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.124     1.768 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_48/O
                         net (fo=1, routed)           0.579     2.347    mips/dp/registers/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X72Y122        LUT4 (Prop_lut4_I0_O)        0.124     2.471 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=41, routed)          1.215     3.686    mips/dp/registers/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y124        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     3.839 r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           1.195     5.034    mips/dp/registers/ReadData10[4]
    SLICE_X75Y124        LUT6 (Prop_lut6_I0_O)        0.331     5.365 r  mips/dp/registers/pc[4]_i_2/O
                         net (fo=2, routed)           0.670     6.035    mips/dp/registers/ReadData1[4]
    SLICE_X74Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  mips/dp/registers/mem_reg_0_127_0_0_i_68/O
                         net (fo=130, routed)         1.238     7.397    mips/dp/registers/mem_reg_0_127_0_0_i_68_n_0
    SLICE_X72Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.521 f  mips/dp/registers/mem_reg_0_127_0_0_i_27/O
                         net (fo=2, routed)           1.265     8.786    mips/dp/registers/alu/AS/add/a[4]/t1
    SLICE_X83Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.910 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.430     9.340    mips/dp/registers/rf_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X85Y127        LUT6 (Prop_lut6_I0_O)        0.124     9.464 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=2, routed)           0.559    10.024    mips/dp/registers/alu/AS/add/carry[7]
    SLICE_X85Y131        LUT6 (Prop_lut6_I4_O)        0.124    10.148 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_106/O
                         net (fo=1, routed)           0.299    10.446    mips/dp/registers/rf_reg_r1_0_31_12_17_i_106_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I0_O)        0.124    10.570 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_89/O
                         net (fo=2, routed)           0.525    11.095    mips/dp/registers/alu/AS/add/carry[12]
    SLICE_X84Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.219 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_69/O
                         net (fo=1, routed)           0.291    11.510    mips/dp/registers/rf_reg_r1_0_31_18_23_i_69_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.634 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_64/O
                         net (fo=2, routed)           0.437    12.071    mips/dp/registers/alu/AS/add/carry[17]
    SLICE_X86Y130        LUT6 (Prop_lut6_I4_O)        0.124    12.195 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.430    12.625    mips/dp/registers/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.749 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_22/O
                         net (fo=2, routed)           0.314    13.063    mips/dp/registers/alu/AS/add/carry[22]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.124    13.187 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_165/O
                         net (fo=1, routed)           0.433    13.619    mips/dp/registers/rf_reg_r1_0_31_0_5_i_165_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I0_O)        0.124    13.743 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_143/O
                         net (fo=2, routed)           0.578    14.322    mips/dp/registers/alu/AS/add/carry[27]
    SLICE_X86Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.446 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=2, routed)           0.313    14.759    mips/dp/registers/alu/AS/add/carry[29]
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.883 f  mips/dp/registers/mem_reg_0_127_0_0_i_97/O
                         net (fo=4, routed)           0.171    15.054    mips/dp/registers/alu/AS/add/carry[31]
    SLICE_X86Y126        LUT6 (Prop_lut6_I4_O)        0.124    15.178 r  mips/dp/registers/mem_reg_0_127_0_0_i_45/O
                         net (fo=3, routed)           0.323    15.501    mips/dp/registers/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  mips/dp/registers/mem_reg_0_127_3_3_i_2/O
                         net (fo=280, routed)         4.583    20.209    memIO/smem/mem_reg_512_639_7_7/A0
    SLICE_X76Y105        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    20.333 r  memIO/smem/mem_reg_512_639_7_7/SP.LOW/O
                         net (fo=1, routed)           0.000    20.333    memIO/smem/mem_reg_512_639_7_7/SPO0
    SLICE_X76Y105        MUXF7 (Prop_muxf7_I0_O)      0.241    20.574 r  memIO/smem/mem_reg_512_639_7_7/F7.SP/O
                         net (fo=1, routed)           1.155    21.728    mips/dp/registers/x_reg[6]_rep_36
    SLICE_X79Y110        LUT4 (Prop_lut4_I3_O)        0.326    22.054 r  mips/dp/registers/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.415    22.469    mips/dp/registers/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X81Y110        LUT6 (Prop_lut6_I1_O)        0.326    22.795 r  mips/dp/registers/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=1, routed)           0.438    23.233    mips/dp/registers/rf_reg_r1_0_31_6_11_i_19_n_0
    SLICE_X81Y114        LUT5 (Prop_lut5_I3_O)        0.124    23.357 r  mips/dp/registers/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.998    24.355    mips/dp/registers/memIO/charcode2[7]
    SLICE_X81Y121        LUT5 (Prop_lut5_I1_O)        0.124    24.479 r  mips/dp/registers/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.652    25.131    mips/dp/registers/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X80Y125        RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=550, routed)         1.570    78.549    mips/dp/registers/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X80Y125        RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.560    79.109    
                         clock uncertainty           -0.102    79.007    
    SLICE_X80Y125        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.749    mips/dp/registers/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.749    
                         arrival time                         -25.131    
  -------------------------------------------------------------------
                         slack                                 53.617    

Slack (MET) :             53.628ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.963ns  (logic 4.207ns (16.204%)  route 21.756ns (83.796%))
  Logic Levels:           26  (LUT3=1 LUT4=2 LUT5=2 LUT6=18 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 78.543 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=550, routed)         1.691    -0.849    mips/dp/clk12
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  mips/dp/pc_reg[4]/Q
                         net (fo=72, routed)          2.037     1.644    mips/dp/registers/pc[4]
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.124     1.768 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_48/O
                         net (fo=1, routed)           0.579     2.347    mips/dp/registers/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X72Y122        LUT4 (Prop_lut4_I0_O)        0.124     2.471 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=41, routed)          1.215     3.686    mips/dp/registers/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y124        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     3.839 r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           1.195     5.034    mips/dp/registers/ReadData10[4]
    SLICE_X75Y124        LUT6 (Prop_lut6_I0_O)        0.331     5.365 r  mips/dp/registers/pc[4]_i_2/O
                         net (fo=2, routed)           0.670     6.035    mips/dp/registers/ReadData1[4]
    SLICE_X74Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  mips/dp/registers/mem_reg_0_127_0_0_i_68/O
                         net (fo=130, routed)         1.238     7.397    mips/dp/registers/mem_reg_0_127_0_0_i_68_n_0
    SLICE_X72Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.521 f  mips/dp/registers/mem_reg_0_127_0_0_i_27/O
                         net (fo=2, routed)           1.265     8.786    mips/dp/registers/alu/AS/add/a[4]/t1
    SLICE_X83Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.910 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.430     9.340    mips/dp/registers/rf_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X85Y127        LUT6 (Prop_lut6_I0_O)        0.124     9.464 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=2, routed)           0.559    10.024    mips/dp/registers/alu/AS/add/carry[7]
    SLICE_X85Y131        LUT6 (Prop_lut6_I4_O)        0.124    10.148 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_106/O
                         net (fo=1, routed)           0.299    10.446    mips/dp/registers/rf_reg_r1_0_31_12_17_i_106_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I0_O)        0.124    10.570 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_89/O
                         net (fo=2, routed)           0.525    11.095    mips/dp/registers/alu/AS/add/carry[12]
    SLICE_X84Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.219 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_69/O
                         net (fo=1, routed)           0.291    11.510    mips/dp/registers/rf_reg_r1_0_31_18_23_i_69_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.634 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_64/O
                         net (fo=2, routed)           0.437    12.071    mips/dp/registers/alu/AS/add/carry[17]
    SLICE_X86Y130        LUT6 (Prop_lut6_I4_O)        0.124    12.195 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.430    12.625    mips/dp/registers/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.749 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_22/O
                         net (fo=2, routed)           0.314    13.063    mips/dp/registers/alu/AS/add/carry[22]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.124    13.187 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_165/O
                         net (fo=1, routed)           0.433    13.619    mips/dp/registers/rf_reg_r1_0_31_0_5_i_165_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I0_O)        0.124    13.743 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_143/O
                         net (fo=2, routed)           0.578    14.322    mips/dp/registers/alu/AS/add/carry[27]
    SLICE_X86Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.446 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=2, routed)           0.313    14.759    mips/dp/registers/alu/AS/add/carry[29]
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.883 f  mips/dp/registers/mem_reg_0_127_0_0_i_97/O
                         net (fo=4, routed)           0.171    15.054    mips/dp/registers/alu/AS/add/carry[31]
    SLICE_X86Y126        LUT6 (Prop_lut6_I4_O)        0.124    15.178 r  mips/dp/registers/mem_reg_0_127_0_0_i_45/O
                         net (fo=3, routed)           0.585    15.763    mips/dp/registers/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I4_O)        0.124    15.887 r  mips/dp/registers/mem_reg_0_127_0_0_i_9/O
                         net (fo=181, routed)         4.078    19.965    memIO/smem/mem_reg_0_127_1_1/A0
    SLICE_X74Y121        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    20.089 r  memIO/smem/mem_reg_0_127_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    20.089    memIO/smem/mem_reg_0_127_1_1/SPO0
    SLICE_X74Y121        MUXF7 (Prop_muxf7_I0_O)      0.241    20.330 r  memIO/smem/mem_reg_0_127_1_1/F7.SP/O
                         net (fo=1, routed)           0.400    20.730    mips/dp/registers/x_reg[6]_18
    SLICE_X77Y120        LUT4 (Prop_lut4_I3_O)        0.298    21.028 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           0.455    21.483    mips/dp/registers/rf_reg_r1_0_31_0_5_i_94_n_0
    SLICE_X79Y119        LUT6 (Prop_lut6_I1_O)        0.124    21.607 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_68/O
                         net (fo=1, routed)           1.187    22.794    mips/dp/registers/rf_reg_r1_0_31_0_5_i_68_n_0
    SLICE_X82Y117        LUT5 (Prop_lut5_I2_O)        0.124    22.918 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.996    23.914    mips/dp/registers/memIO/charcode2[1]
    SLICE_X82Y122        LUT5 (Prop_lut5_I1_O)        0.124    24.038 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           1.077    25.114    mips/dp/registers/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X76Y124        RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=550, routed)         1.564    78.543    mips/dp/registers/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y124        RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.560    79.103    
                         clock uncertainty           -0.102    79.001    
    SLICE_X76Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.743    mips/dp/registers/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.743    
                         arrival time                         -25.114    
  -------------------------------------------------------------------
                         slack                                 53.628    

Slack (MET) :             53.673ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.002ns  (logic 4.207ns (16.179%)  route 21.795ns (83.821%))
  Logic Levels:           26  (LUT3=1 LUT4=2 LUT5=2 LUT6=18 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 78.543 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=550, routed)         1.691    -0.849    mips/dp/clk12
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  mips/dp/pc_reg[4]/Q
                         net (fo=72, routed)          2.037     1.644    mips/dp/registers/pc[4]
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.124     1.768 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_48/O
                         net (fo=1, routed)           0.579     2.347    mips/dp/registers/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X72Y122        LUT4 (Prop_lut4_I0_O)        0.124     2.471 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=41, routed)          1.215     3.686    mips/dp/registers/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y124        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     3.839 r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           1.195     5.034    mips/dp/registers/ReadData10[4]
    SLICE_X75Y124        LUT6 (Prop_lut6_I0_O)        0.331     5.365 r  mips/dp/registers/pc[4]_i_2/O
                         net (fo=2, routed)           0.670     6.035    mips/dp/registers/ReadData1[4]
    SLICE_X74Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  mips/dp/registers/mem_reg_0_127_0_0_i_68/O
                         net (fo=130, routed)         1.238     7.397    mips/dp/registers/mem_reg_0_127_0_0_i_68_n_0
    SLICE_X72Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.521 f  mips/dp/registers/mem_reg_0_127_0_0_i_27/O
                         net (fo=2, routed)           1.265     8.786    mips/dp/registers/alu/AS/add/a[4]/t1
    SLICE_X83Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.910 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.430     9.340    mips/dp/registers/rf_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X85Y127        LUT6 (Prop_lut6_I0_O)        0.124     9.464 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=2, routed)           0.559    10.024    mips/dp/registers/alu/AS/add/carry[7]
    SLICE_X85Y131        LUT6 (Prop_lut6_I4_O)        0.124    10.148 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_106/O
                         net (fo=1, routed)           0.299    10.446    mips/dp/registers/rf_reg_r1_0_31_12_17_i_106_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I0_O)        0.124    10.570 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_89/O
                         net (fo=2, routed)           0.525    11.095    mips/dp/registers/alu/AS/add/carry[12]
    SLICE_X84Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.219 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_69/O
                         net (fo=1, routed)           0.291    11.510    mips/dp/registers/rf_reg_r1_0_31_18_23_i_69_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.634 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_64/O
                         net (fo=2, routed)           0.437    12.071    mips/dp/registers/alu/AS/add/carry[17]
    SLICE_X86Y130        LUT6 (Prop_lut6_I4_O)        0.124    12.195 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.430    12.625    mips/dp/registers/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.749 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_22/O
                         net (fo=2, routed)           0.314    13.063    mips/dp/registers/alu/AS/add/carry[22]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.124    13.187 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_165/O
                         net (fo=1, routed)           0.433    13.619    mips/dp/registers/rf_reg_r1_0_31_0_5_i_165_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I0_O)        0.124    13.743 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_143/O
                         net (fo=2, routed)           0.578    14.322    mips/dp/registers/alu/AS/add/carry[27]
    SLICE_X86Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.446 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=2, routed)           0.313    14.759    mips/dp/registers/alu/AS/add/carry[29]
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.883 f  mips/dp/registers/mem_reg_0_127_0_0_i_97/O
                         net (fo=4, routed)           0.171    15.054    mips/dp/registers/alu/AS/add/carry[31]
    SLICE_X86Y126        LUT6 (Prop_lut6_I4_O)        0.124    15.178 r  mips/dp/registers/mem_reg_0_127_0_0_i_45/O
                         net (fo=3, routed)           0.323    15.501    mips/dp/registers/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  mips/dp/registers/mem_reg_0_127_3_3_i_2/O
                         net (fo=280, routed)         4.387    20.012    memIO/smem/mem_reg_256_383_4_4/A0
    SLICE_X74Y106        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    20.136 r  memIO/smem/mem_reg_256_383_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    20.136    memIO/smem/mem_reg_256_383_4_4/SPO0
    SLICE_X74Y106        MUXF7 (Prop_muxf7_I0_O)      0.241    20.377 r  memIO/smem/mem_reg_256_383_4_4/F7.SP/O
                         net (fo=1, routed)           0.808    21.186    mips/dp/registers/x_reg[6]_rep_25
    SLICE_X77Y110        LUT4 (Prop_lut4_I2_O)        0.298    21.484 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_125/O
                         net (fo=1, routed)           0.567    22.051    mips/dp/registers/rf_reg_r1_0_31_0_5_i_125_n_0
    SLICE_X79Y111        LUT6 (Prop_lut6_I1_O)        0.124    22.175 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_91/O
                         net (fo=1, routed)           1.035    23.210    mips/dp/registers/rf_reg_r1_0_31_0_5_i_91_n_0
    SLICE_X81Y112        LUT5 (Prop_lut5_I2_O)        0.124    23.334 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_42/O
                         net (fo=1, routed)           0.919    24.253    mips/dp/registers/memIO/charcode2[4]
    SLICE_X82Y121        LUT5 (Prop_lut5_I1_O)        0.124    24.377 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.777    25.153    mips/dp/registers/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X76Y124        RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=550, routed)         1.564    78.543    mips/dp/registers/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y124        RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.560    79.103    
                         clock uncertainty           -0.102    79.001    
    SLICE_X76Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.826    mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         78.826    
                         arrival time                         -25.153    
  -------------------------------------------------------------------
                         slack                                 53.673    

Slack (MET) :             53.789ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.811ns  (logic 4.437ns (17.190%)  route 21.374ns (82.810%))
  Logic Levels:           26  (LUT3=1 LUT4=2 LUT5=2 LUT6=18 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 78.551 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=550, routed)         1.691    -0.849    mips/dp/clk12
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  mips/dp/pc_reg[4]/Q
                         net (fo=72, routed)          2.037     1.644    mips/dp/registers/pc[4]
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.124     1.768 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_48/O
                         net (fo=1, routed)           0.579     2.347    mips/dp/registers/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X72Y122        LUT4 (Prop_lut4_I0_O)        0.124     2.471 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=41, routed)          1.215     3.686    mips/dp/registers/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y124        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     3.839 r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           1.195     5.034    mips/dp/registers/ReadData10[4]
    SLICE_X75Y124        LUT6 (Prop_lut6_I0_O)        0.331     5.365 r  mips/dp/registers/pc[4]_i_2/O
                         net (fo=2, routed)           0.670     6.035    mips/dp/registers/ReadData1[4]
    SLICE_X74Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  mips/dp/registers/mem_reg_0_127_0_0_i_68/O
                         net (fo=130, routed)         1.238     7.397    mips/dp/registers/mem_reg_0_127_0_0_i_68_n_0
    SLICE_X72Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.521 f  mips/dp/registers/mem_reg_0_127_0_0_i_27/O
                         net (fo=2, routed)           1.265     8.786    mips/dp/registers/alu/AS/add/a[4]/t1
    SLICE_X83Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.910 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.430     9.340    mips/dp/registers/rf_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X85Y127        LUT6 (Prop_lut6_I0_O)        0.124     9.464 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=2, routed)           0.559    10.024    mips/dp/registers/alu/AS/add/carry[7]
    SLICE_X85Y131        LUT6 (Prop_lut6_I4_O)        0.124    10.148 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_106/O
                         net (fo=1, routed)           0.299    10.446    mips/dp/registers/rf_reg_r1_0_31_12_17_i_106_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I0_O)        0.124    10.570 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_89/O
                         net (fo=2, routed)           0.525    11.095    mips/dp/registers/alu/AS/add/carry[12]
    SLICE_X84Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.219 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_69/O
                         net (fo=1, routed)           0.291    11.510    mips/dp/registers/rf_reg_r1_0_31_18_23_i_69_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.634 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_64/O
                         net (fo=2, routed)           0.437    12.071    mips/dp/registers/alu/AS/add/carry[17]
    SLICE_X86Y130        LUT6 (Prop_lut6_I4_O)        0.124    12.195 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.430    12.625    mips/dp/registers/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.749 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_22/O
                         net (fo=2, routed)           0.314    13.063    mips/dp/registers/alu/AS/add/carry[22]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.124    13.187 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_165/O
                         net (fo=1, routed)           0.433    13.619    mips/dp/registers/rf_reg_r1_0_31_0_5_i_165_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I0_O)        0.124    13.743 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_143/O
                         net (fo=2, routed)           0.578    14.322    mips/dp/registers/alu/AS/add/carry[27]
    SLICE_X86Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.446 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=2, routed)           0.313    14.759    mips/dp/registers/alu/AS/add/carry[29]
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.883 f  mips/dp/registers/mem_reg_0_127_0_0_i_97/O
                         net (fo=4, routed)           0.171    15.054    mips/dp/registers/alu/AS/add/carry[31]
    SLICE_X86Y126        LUT6 (Prop_lut6_I4_O)        0.124    15.178 r  mips/dp/registers/mem_reg_0_127_0_0_i_45/O
                         net (fo=3, routed)           0.323    15.501    mips/dp/registers/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  mips/dp/registers/mem_reg_0_127_3_3_i_2/O
                         net (fo=280, routed)         4.583    20.209    memIO/smem/mem_reg_512_639_7_7/A0
    SLICE_X76Y105        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    20.333 r  memIO/smem/mem_reg_512_639_7_7/SP.LOW/O
                         net (fo=1, routed)           0.000    20.333    memIO/smem/mem_reg_512_639_7_7/SPO0
    SLICE_X76Y105        MUXF7 (Prop_muxf7_I0_O)      0.241    20.574 r  memIO/smem/mem_reg_512_639_7_7/F7.SP/O
                         net (fo=1, routed)           1.155    21.728    mips/dp/registers/x_reg[6]_rep_36
    SLICE_X79Y110        LUT4 (Prop_lut4_I3_O)        0.326    22.054 r  mips/dp/registers/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.415    22.469    mips/dp/registers/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X81Y110        LUT6 (Prop_lut6_I1_O)        0.326    22.795 r  mips/dp/registers/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=1, routed)           0.438    23.233    mips/dp/registers/rf_reg_r1_0_31_6_11_i_19_n_0
    SLICE_X81Y114        LUT5 (Prop_lut5_I3_O)        0.124    23.357 r  mips/dp/registers/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.998    24.355    mips/dp/registers/memIO/charcode2[7]
    SLICE_X81Y121        LUT5 (Prop_lut5_I1_O)        0.124    24.479 r  mips/dp/registers/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.483    24.962    mips/dp/registers/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X80Y123        RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=550, routed)         1.572    78.551    mips/dp/registers/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X80Y123        RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.560    79.111    
                         clock uncertainty           -0.102    79.009    
    SLICE_X80Y123        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.751    mips/dp/registers/rf_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.751    
                         arrival time                         -24.962    
  -------------------------------------------------------------------
                         slack                                 53.789    

Slack (MET) :             54.022ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.581ns  (logic 4.207ns (16.446%)  route 21.374ns (83.554%))
  Logic Levels:           26  (LUT3=1 LUT4=2 LUT5=2 LUT6=18 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 78.545 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=550, routed)         1.691    -0.849    mips/dp/clk12
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  mips/dp/pc_reg[4]/Q
                         net (fo=72, routed)          2.037     1.644    mips/dp/registers/pc[4]
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.124     1.768 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_48/O
                         net (fo=1, routed)           0.579     2.347    mips/dp/registers/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X72Y122        LUT4 (Prop_lut4_I0_O)        0.124     2.471 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=41, routed)          1.215     3.686    mips/dp/registers/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y124        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     3.839 r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           1.195     5.034    mips/dp/registers/ReadData10[4]
    SLICE_X75Y124        LUT6 (Prop_lut6_I0_O)        0.331     5.365 r  mips/dp/registers/pc[4]_i_2/O
                         net (fo=2, routed)           0.670     6.035    mips/dp/registers/ReadData1[4]
    SLICE_X74Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  mips/dp/registers/mem_reg_0_127_0_0_i_68/O
                         net (fo=130, routed)         1.238     7.397    mips/dp/registers/mem_reg_0_127_0_0_i_68_n_0
    SLICE_X72Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.521 f  mips/dp/registers/mem_reg_0_127_0_0_i_27/O
                         net (fo=2, routed)           1.265     8.786    mips/dp/registers/alu/AS/add/a[4]/t1
    SLICE_X83Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.910 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.430     9.340    mips/dp/registers/rf_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X85Y127        LUT6 (Prop_lut6_I0_O)        0.124     9.464 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=2, routed)           0.559    10.024    mips/dp/registers/alu/AS/add/carry[7]
    SLICE_X85Y131        LUT6 (Prop_lut6_I4_O)        0.124    10.148 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_106/O
                         net (fo=1, routed)           0.299    10.446    mips/dp/registers/rf_reg_r1_0_31_12_17_i_106_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I0_O)        0.124    10.570 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_89/O
                         net (fo=2, routed)           0.525    11.095    mips/dp/registers/alu/AS/add/carry[12]
    SLICE_X84Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.219 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_69/O
                         net (fo=1, routed)           0.291    11.510    mips/dp/registers/rf_reg_r1_0_31_18_23_i_69_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.634 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_64/O
                         net (fo=2, routed)           0.437    12.071    mips/dp/registers/alu/AS/add/carry[17]
    SLICE_X86Y130        LUT6 (Prop_lut6_I4_O)        0.124    12.195 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.430    12.625    mips/dp/registers/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.749 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_22/O
                         net (fo=2, routed)           0.314    13.063    mips/dp/registers/alu/AS/add/carry[22]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.124    13.187 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_165/O
                         net (fo=1, routed)           0.433    13.619    mips/dp/registers/rf_reg_r1_0_31_0_5_i_165_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I0_O)        0.124    13.743 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_143/O
                         net (fo=2, routed)           0.578    14.322    mips/dp/registers/alu/AS/add/carry[27]
    SLICE_X86Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.446 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=2, routed)           0.313    14.759    mips/dp/registers/alu/AS/add/carry[29]
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.883 f  mips/dp/registers/mem_reg_0_127_0_0_i_97/O
                         net (fo=4, routed)           0.171    15.054    mips/dp/registers/alu/AS/add/carry[31]
    SLICE_X86Y126        LUT6 (Prop_lut6_I4_O)        0.124    15.178 r  mips/dp/registers/mem_reg_0_127_0_0_i_45/O
                         net (fo=3, routed)           0.323    15.501    mips/dp/registers/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I4_O)        0.124    15.625 r  mips/dp/registers/mem_reg_0_127_3_3_i_2/O
                         net (fo=280, routed)         4.717    20.343    memIO/smem/mem_reg_256_383_5_5/A0
    SLICE_X74Y105        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    20.467 r  memIO/smem/mem_reg_256_383_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    20.467    memIO/smem/mem_reg_256_383_5_5/SPO0
    SLICE_X74Y105        MUXF7 (Prop_muxf7_I0_O)      0.241    20.708 r  memIO/smem/mem_reg_256_383_5_5/F7.SP/O
                         net (fo=1, routed)           0.956    21.664    mips/dp/registers/x_reg[6]_rep_29
    SLICE_X77Y111        LUT4 (Prop_lut4_I2_O)        0.298    21.962 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_123/O
                         net (fo=1, routed)           0.567    22.529    mips/dp/registers/rf_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X79Y112        LUT6 (Prop_lut6_I1_O)        0.124    22.653 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.635    23.288    mips/dp/registers/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I2_O)        0.124    23.412 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_39/O
                         net (fo=1, routed)           0.643    24.055    mips/dp/registers/memIO/charcode2[5]
    SLICE_X81Y120        LUT5 (Prop_lut5_I1_O)        0.124    24.179 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.553    24.732    mips/dp/registers/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X76Y123        RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=550, routed)         1.566    78.545    mips/dp/registers/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y123        RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.560    79.105    
                         clock uncertainty           -0.102    79.003    
    SLICE_X76Y123        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.754    mips/dp/registers/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.754    
                         arrival time                         -24.732    
  -------------------------------------------------------------------
                         slack                                 54.022    

Slack (MET) :             54.076ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.518ns  (logic 4.207ns (16.486%)  route 21.311ns (83.514%))
  Logic Levels:           26  (LUT3=1 LUT4=2 LUT5=2 LUT6=18 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 78.545 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=550, routed)         1.691    -0.849    mips/dp/clk12
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  mips/dp/pc_reg[4]/Q
                         net (fo=72, routed)          2.037     1.644    mips/dp/registers/pc[4]
    SLICE_X72Y121        LUT6 (Prop_lut6_I1_O)        0.124     1.768 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_48/O
                         net (fo=1, routed)           0.579     2.347    mips/dp/registers/rf_reg_r1_0_31_0_5_i_48_n_0
    SLICE_X72Y122        LUT4 (Prop_lut4_I0_O)        0.124     2.471 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=41, routed)          1.215     3.686    mips/dp/registers/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y124        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     3.839 r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           1.195     5.034    mips/dp/registers/ReadData10[4]
    SLICE_X75Y124        LUT6 (Prop_lut6_I0_O)        0.331     5.365 r  mips/dp/registers/pc[4]_i_2/O
                         net (fo=2, routed)           0.670     6.035    mips/dp/registers/ReadData1[4]
    SLICE_X74Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  mips/dp/registers/mem_reg_0_127_0_0_i_68/O
                         net (fo=130, routed)         1.238     7.397    mips/dp/registers/mem_reg_0_127_0_0_i_68_n_0
    SLICE_X72Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.521 f  mips/dp/registers/mem_reg_0_127_0_0_i_27/O
                         net (fo=2, routed)           1.265     8.786    mips/dp/registers/alu/AS/add/a[4]/t1
    SLICE_X83Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.910 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_96/O
                         net (fo=1, routed)           0.430     9.340    mips/dp/registers/rf_reg_r1_0_31_6_11_i_96_n_0
    SLICE_X85Y127        LUT6 (Prop_lut6_I0_O)        0.124     9.464 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=2, routed)           0.559    10.024    mips/dp/registers/alu/AS/add/carry[7]
    SLICE_X85Y131        LUT6 (Prop_lut6_I4_O)        0.124    10.148 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_106/O
                         net (fo=1, routed)           0.299    10.446    mips/dp/registers/rf_reg_r1_0_31_12_17_i_106_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I0_O)        0.124    10.570 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_89/O
                         net (fo=2, routed)           0.525    11.095    mips/dp/registers/alu/AS/add/carry[12]
    SLICE_X84Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.219 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_69/O
                         net (fo=1, routed)           0.291    11.510    mips/dp/registers/rf_reg_r1_0_31_18_23_i_69_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.634 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_64/O
                         net (fo=2, routed)           0.437    12.071    mips/dp/registers/alu/AS/add/carry[17]
    SLICE_X86Y130        LUT6 (Prop_lut6_I4_O)        0.124    12.195 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.430    12.625    mips/dp/registers/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    12.749 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_22/O
                         net (fo=2, routed)           0.314    13.063    mips/dp/registers/alu/AS/add/carry[22]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.124    13.187 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_165/O
                         net (fo=1, routed)           0.433    13.619    mips/dp/registers/rf_reg_r1_0_31_0_5_i_165_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I0_O)        0.124    13.743 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_143/O
                         net (fo=2, routed)           0.578    14.322    mips/dp/registers/alu/AS/add/carry[27]
    SLICE_X86Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.446 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_113/O
                         net (fo=2, routed)           0.313    14.759    mips/dp/registers/alu/AS/add/carry[29]
    SLICE_X86Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.883 f  mips/dp/registers/mem_reg_0_127_0_0_i_97/O
                         net (fo=4, routed)           0.171    15.054    mips/dp/registers/alu/AS/add/carry[31]
    SLICE_X86Y126        LUT6 (Prop_lut6_I4_O)        0.124    15.178 r  mips/dp/registers/mem_reg_0_127_0_0_i_45/O
                         net (fo=3, routed)           0.585    15.763    mips/dp/registers/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X86Y125        LUT6 (Prop_lut6_I4_O)        0.124    15.887 r  mips/dp/registers/mem_reg_0_127_0_0_i_9/O
                         net (fo=181, routed)         4.078    19.965    memIO/smem/mem_reg_0_127_1_1/A0
    SLICE_X74Y121        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    20.089 r  memIO/smem/mem_reg_0_127_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    20.089    memIO/smem/mem_reg_0_127_1_1/SPO0
    SLICE_X74Y121        MUXF7 (Prop_muxf7_I0_O)      0.241    20.330 r  memIO/smem/mem_reg_0_127_1_1/F7.SP/O
                         net (fo=1, routed)           0.400    20.730    mips/dp/registers/x_reg[6]_18
    SLICE_X77Y120        LUT4 (Prop_lut4_I3_O)        0.298    21.028 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           0.455    21.483    mips/dp/registers/rf_reg_r1_0_31_0_5_i_94_n_0
    SLICE_X79Y119        LUT6 (Prop_lut6_I1_O)        0.124    21.607 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_68/O
                         net (fo=1, routed)           1.187    22.794    mips/dp/registers/rf_reg_r1_0_31_0_5_i_68_n_0
    SLICE_X82Y117        LUT5 (Prop_lut5_I2_O)        0.124    22.918 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.996    23.914    mips/dp/registers/memIO/charcode2[1]
    SLICE_X82Y122        LUT5 (Prop_lut5_I1_O)        0.124    24.038 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.632    24.669    mips/dp/registers/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X76Y123        RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=550, routed)         1.566    78.545    mips/dp/registers/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y123        RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.560    79.105    
                         clock uncertainty           -0.102    79.003    
    SLICE_X76Y123        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.745    mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.745    
                         arrival time                         -24.669    
  -------------------------------------------------------------------
                         slack                                 54.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 memIO/kmem/temp_char_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/kmem/keyb_char_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=550, routed)         0.599    -0.565    memIO/kmem/clk12
    SLICE_X85Y109        FDRE                                         r  memIO/kmem/temp_char_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  memIO/kmem/temp_char_reg[12]/Q
                         net (fo=2, routed)           0.123    -0.301    memIO/kmem/temp_char_reg_n_0_[12]
    SLICE_X84Y110        FDRE                                         r  memIO/kmem/keyb_char_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=550, routed)         0.870    -0.803    memIO/kmem/clk12
    SLICE_X84Y110        FDRE                                         r  memIO/kmem/keyb_char_reg[20]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X84Y110        FDRE (Hold_fdre_C_D)         0.052    -0.498    memIO/kmem/keyb_char_reg[20]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 memIO/kmem/bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/kmem/keyb_char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=550, routed)         0.599    -0.565    memIO/kmem/clk12
    SLICE_X84Y108        FDRE                                         r  memIO/kmem/bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  memIO/kmem/bits_reg[2]/Q
                         net (fo=4, routed)           0.120    -0.281    memIO/kmem/bits_reg_n_0_[2]
    SLICE_X84Y107        FDRE                                         r  memIO/kmem/keyb_char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=550, routed)         0.871    -0.802    memIO/kmem/clk12
    SLICE_X84Y107        FDRE                                         r  memIO/kmem/keyb_char_reg[2]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.063    -0.486    memIO/kmem/keyb_char_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 memIO/kmem/bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/kmem/temp_char_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.975%)  route 0.140ns (46.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=550, routed)         0.599    -0.565    memIO/kmem/clk12
    SLICE_X84Y108        FDRE                                         r  memIO/kmem/bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  memIO/kmem/bits_reg[3]/Q
                         net (fo=4, routed)           0.140    -0.261    memIO/kmem/bits_reg_n_0_[3]
    SLICE_X85Y108        FDRE                                         r  memIO/kmem/temp_char_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=550, routed)         0.871    -0.802    memIO/kmem/clk12
    SLICE_X85Y108        FDRE                                         r  memIO/kmem/temp_char_reg[3]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X85Y108        FDRE (Hold_fdre_C_D)         0.070    -0.482    memIO/kmem/temp_char_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 memIO/kmem/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/kmem/keyb_char_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.162%)  route 0.133ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=550, routed)         0.599    -0.565    memIO/kmem/clk12
    SLICE_X84Y108        FDRE                                         r  memIO/kmem/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  memIO/kmem/bits_reg[0]/Q
                         net (fo=3, routed)           0.133    -0.268    memIO/kmem/bits_reg_n_0_[0]
    SLICE_X84Y107        FDRE                                         r  memIO/kmem/keyb_char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=550, routed)         0.871    -0.802    memIO/kmem/clk12
    SLICE_X84Y107        FDRE                                         r  memIO/kmem/keyb_char_reg[0]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.059    -0.490    memIO/kmem/keyb_char_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 memIO/kmem/bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/kmem/keyb_char_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.212%)  route 0.133ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=550, routed)         0.599    -0.565    memIO/kmem/clk12
    SLICE_X84Y108        FDRE                                         r  memIO/kmem/bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  memIO/kmem/bits_reg[1]/Q
                         net (fo=4, routed)           0.133    -0.268    memIO/kmem/bits_reg_n_0_[1]
    SLICE_X84Y107        FDRE                                         r  memIO/kmem/keyb_char_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=550, routed)         0.871    -0.802    memIO/kmem/clk12
    SLICE_X84Y107        FDRE                                         r  memIO/kmem/keyb_char_reg[1]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.052    -0.497    memIO/kmem/keyb_char_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 memIO/kmem/bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/kmem/bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.861%)  route 0.172ns (51.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=550, routed)         0.599    -0.565    memIO/kmem/clk12
    SLICE_X84Y108        FDRE                                         r  memIO/kmem/bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  memIO/kmem/bits_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.230    memIO/kmem/bits_reg_n_0_[1]
    SLICE_X84Y108        FDRE                                         r  memIO/kmem/bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=550, routed)         0.871    -0.802    memIO/kmem/clk12
    SLICE_X84Y108        FDRE                                         r  memIO/kmem/bits_reg[0]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X84Y108        FDRE (Hold_fdre_C_D)         0.085    -0.480    memIO/kmem/bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 memIO/kmem/bits_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/kmem/keyb_char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.476%)  route 0.191ns (57.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=550, routed)         0.598    -0.566    memIO/kmem/clk12
    SLICE_X85Y111        FDRE                                         r  memIO/kmem/bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memIO/kmem/bits_reg[7]/Q
                         net (fo=5, routed)           0.191    -0.234    memIO/kmem/bits_reg_n_0_[7]
    SLICE_X84Y109        FDRE                                         r  memIO/kmem/keyb_char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=550, routed)         0.871    -0.802    memIO/kmem/clk12
    SLICE_X84Y109        FDRE                                         r  memIO/kmem/keyb_char_reg[7]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.063    -0.486    memIO/kmem/keyb_char_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 memIO/disp/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/disp/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=550, routed)         0.602    -0.562    memIO/disp/clk12
    SLICE_X87Y101        FDRE                                         r  memIO/disp/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  memIO/disp/counter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.313    memIO/disp/counter_reg_n_0_[3]
    SLICE_X87Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  memIO/disp/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    memIO/disp/counter_reg[0]_i_1_n_4
    SLICE_X87Y101        FDRE                                         r  memIO/disp/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=550, routed)         0.873    -0.799    memIO/disp/clk12
    SLICE_X87Y101        FDRE                                         r  memIO/disp/counter_reg[3]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.105    -0.457    memIO/disp/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 memIO/disp/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/disp/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=550, routed)         0.602    -0.562    memIO/disp/clk12
    SLICE_X87Y102        FDRE                                         r  memIO/disp/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  memIO/disp/counter_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.313    memIO/disp/counter_reg_n_0_[7]
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  memIO/disp/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    memIO/disp/counter_reg[4]_i_1_n_4
    SLICE_X87Y102        FDRE                                         r  memIO/disp/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=550, routed)         0.873    -0.799    memIO/disp/clk12
    SLICE_X87Y102        FDRE                                         r  memIO/disp/counter_reg[7]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.105    -0.457    memIO/disp/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 memIO/disp/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/disp/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=550, routed)         0.601    -0.563    memIO/disp/clk12
    SLICE_X87Y103        FDRE                                         r  memIO/disp/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  memIO/disp/counter_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.314    memIO/disp/counter_reg_n_0_[11]
    SLICE_X87Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.206 r  memIO/disp/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    memIO/disp/counter_reg[8]_i_1_n_4
    SLICE_X87Y103        FDRE                                         r  memIO/disp/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=550, routed)         0.872    -0.800    memIO/disp/clk12
    SLICE_X87Y103        FDRE                                         r  memIO/disp/counter_reg[11]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y103        FDRE (Hold_fdre_C_D)         0.105    -0.458    memIO/disp/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   clkdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X87Y102    memIO/disp/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X87Y102    memIO/disp/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X87Y102    memIO/disp/counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X87Y103    memIO/disp/counter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X87Y103    memIO/disp/counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X85Y109    memIO/kmem/temp_char_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X85Y108    memIO/kmem/temp_char_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X85Y108    memIO/kmem/temp_char_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y114    memIO/smem/mem_reg_384_511_3_3/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y114    memIO/smem/mem_reg_384_511_3_3/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y111    memIO/smem/mem_reg_1024_1151_7_7/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y111    memIO/smem/mem_reg_1024_1151_7_7/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y114    memIO/smem/mem_reg_384_511_3_3/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y114    memIO/smem/mem_reg_384_511_3_3/SP.LOW/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X80Y126    memIO/dmem/mem_reg_0_31_28_28/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X80Y126    memIO/dmem/mem_reg_0_31_29_29/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X80Y126    memIO/dmem/mem_reg_0_31_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X80Y126    memIO/dmem/mem_reg_0_31_30_30/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y122    memIO/dmem/mem_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y122    memIO/dmem/mem_reg_0_31_10_10/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y114    memIO/smem/mem_reg_128_255_7_7/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y114    memIO/smem/mem_reg_128_255_7_7/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y118    memIO/smem/mem_reg_384_511_2_2/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y118    memIO/smem/mem_reg_384_511_2_2/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y118    memIO/smem/mem_reg_384_511_2_2/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y118    memIO/smem/mem_reg_384_511_2_2/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y114    memIO/smem/mem_reg_384_511_3_3/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y114    memIO/smem/mem_reg_384_511_3_3/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.208ns  (logic 0.741ns (23.102%)  route 2.467ns (76.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 76.888 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.018ns = ( 67.982 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           2.093    67.982    clkdv/clkout0
    SLICE_X81Y101        FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.419    68.401 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.760    69.161    clkdv/p_0_in
    SLICE_X81Y101        LUT2 (Prop_lut2_I1_O)        0.322    69.483 f  clkdv/I1_i_1/O
                         net (fo=4, routed)           1.706    71.189    clkdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/I0
                         clock pessimism              0.402    77.291    
                         clock uncertainty           -0.222    77.069    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.388    76.681    clkdv/buf12
  -------------------------------------------------------------------
                         required time                         76.681    
                         arrival time                         -71.189    
  -------------------------------------------------------------------
                         slack                                  5.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.227ns (17.508%)  route 1.070ns (82.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.702ns
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.624    -0.979    clkdv/clkout0
    SLICE_X81Y101        FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.851 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.270    -0.581    clkdv/p_0_in
    SLICE_X81Y101        LUT2 (Prop_lut2_I1_O)        0.099    -0.482 f  clkdv/I1_i_1/O
                         net (fo=4, routed)           0.799     0.318    clkdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/I0
                         clock pessimism              0.547    -1.155    
                         clock uncertainty            0.222    -0.933    
    BUFGCTRL_X0Y16       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.095    -0.838    clkdv/buf12
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  1.156    





