
*** Running vivado
    with args -log hdmi_vga_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hdmi_vga_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source hdmi_vga_wrapper.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml:
 Pin Map file does not provide LOC constraints for shield_dp0_dp9_tri_i_0COMP : digilentinc.com:arty-s7-50:part0:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.dcp' for cell 'hdmi_vga_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0.dcp' for cell 'hdmi_vga_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0.dcp' for cell 'hdmi_vga_i/rgb2vga_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/hdmi_vga_vb_0_0.dcp' for cell 'hdmi_vga_i/vb_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0.dcp' for cell 'hdmi_vga_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_vga_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_vga_i/dvi2rgb_0/U0'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_board.xdc] for cell 'hdmi_vga_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_board.xdc] for cell 'hdmi_vga_i/clk_wiz_0/inst'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc] for cell 'hdmi_vga_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1704.117 ; gain = 445.508 ; free physical = 1243 ; free virtual = 3620
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc] for cell 'hdmi_vga_i/clk_wiz_0/inst'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/ZYBO_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1704.117 ; gain = 704.961 ; free physical = 1243 ; free virtual = 3618
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1736.133 ; gain = 32.016 ; free physical = 1232 ; free virtual = 3607
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 154fb9692

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1497f97dc

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1744.133 ; gain = 0.000 ; free physical = 1231 ; free virtual = 3606

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 137 cells.
Phase 2 Constant propagation | Checksum: 12360b4da

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1744.133 ; gain = 0.000 ; free physical = 1230 ; free virtual = 3605

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 595 unconnected nets.
INFO: [Opt 31-11] Eliminated 135 unconnected cells.
Phase 3 Sweep | Checksum: 20924d861

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1744.133 ; gain = 0.000 ; free physical = 1231 ; free virtual = 3606

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 20924d861

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1744.133 ; gain = 0.000 ; free physical = 1231 ; free virtual = 3606

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1744.133 ; gain = 0.000 ; free physical = 1231 ; free virtual = 3606
Ending Logic Optimization Task | Checksum: 20924d861

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1744.133 ; gain = 0.000 ; free physical = 1231 ; free virtual = 3606

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 20924d861

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1744.133 ; gain = 0.000 ; free physical = 1231 ; free virtual = 3606
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1744.133 ; gain = 0.000 ; free physical = 1230 ; free virtual = 3607
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/impl_1/hdmi_vga_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/impl_1/hdmi_vga_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1744.133 ; gain = 0.000 ; free physical = 1215 ; free virtual = 3595
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.133 ; gain = 0.000 ; free physical = 1215 ; free virtual = 3595

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17a70932f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.133 ; gain = 19.000 ; free physical = 1212 ; free virtual = 3596

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 2665a0634

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1766.145 ; gain = 22.012 ; free physical = 1200 ; free virtual = 3588

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 2665a0634

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1766.145 ; gain = 22.012 ; free physical = 1200 ; free virtual = 3588
Phase 1 Placer Initialization | Checksum: 2665a0634

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1766.145 ; gain = 22.012 ; free physical = 1200 ; free virtual = 3588

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a9e61164

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1197 ; free virtual = 3585

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a9e61164

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1197 ; free virtual = 3585

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11fbd1c25

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1196 ; free virtual = 3585

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a5937667

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1196 ; free virtual = 3585

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a5937667

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1196 ; free virtual = 3585

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19ed65cc6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1195 ; free virtual = 3585

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2a727bfb2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1195 ; free virtual = 3585

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 24a1de697

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1195 ; free virtual = 3585

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24a1de697

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1196 ; free virtual = 3586
Phase 3 Detail Placement | Checksum: 24a1de697

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1196 ; free virtual = 3586

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.091. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11af9ca60

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1203 ; free virtual = 3594
Phase 4.1 Post Commit Optimization | Checksum: 11af9ca60

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1203 ; free virtual = 3594

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11af9ca60

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1203 ; free virtual = 3594

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11af9ca60

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1203 ; free virtual = 3594

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1803852c0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1203 ; free virtual = 3594
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1803852c0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1203 ; free virtual = 3593
Ending Placer Task | Checksum: e2b6e354

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1203 ; free virtual = 3594
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1790.156 ; gain = 46.023 ; free physical = 1203 ; free virtual = 3594
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1790.156 ; gain = 0.000 ; free physical = 1199 ; free virtual = 3594
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/impl_1/hdmi_vga_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1790.156 ; gain = 0.000 ; free physical = 1194 ; free virtual = 3586
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1790.156 ; gain = 0.000 ; free physical = 1194 ; free virtual = 3586
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1790.156 ; gain = 0.000 ; free physical = 1194 ; free virtual = 3586
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 5c929728 ConstDB: 0 ShapeSum: 86244c2c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12a6c78b7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1824.148 ; gain = 33.992 ; free physical = 1097 ; free virtual = 3490

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12a6c78b7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1824.148 ; gain = 33.992 ; free physical = 1096 ; free virtual = 3490

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12a6c78b7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1824.148 ; gain = 33.992 ; free physical = 1083 ; free virtual = 3479

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12a6c78b7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1824.148 ; gain = 33.992 ; free physical = 1083 ; free virtual = 3479
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d9e73910

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1835.148 ; gain = 44.992 ; free physical = 1071 ; free virtual = 3468
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.117  | TNS=0.000  | WHS=-0.691 | THS=-32.218|

Phase 2 Router Initialization | Checksum: 218a25d9f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1835.148 ; gain = 44.992 ; free physical = 1068 ; free virtual = 3464

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cb377395

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1835.148 ; gain = 44.992 ; free physical = 1068 ; free virtual = 3464

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 240116fa2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.148 ; gain = 44.992 ; free physical = 1067 ; free virtual = 3464
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.959  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13b7aef0d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.148 ; gain = 44.992 ; free physical = 1067 ; free virtual = 3464
Phase 4 Rip-up And Reroute | Checksum: 13b7aef0d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.148 ; gain = 44.992 ; free physical = 1067 ; free virtual = 3464

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e4cbfa2b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.148 ; gain = 44.992 ; free physical = 1067 ; free virtual = 3464
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.074  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: e4cbfa2b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.148 ; gain = 44.992 ; free physical = 1067 ; free virtual = 3464

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e4cbfa2b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.148 ; gain = 44.992 ; free physical = 1067 ; free virtual = 3464
Phase 5 Delay and Skew Optimization | Checksum: e4cbfa2b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.148 ; gain = 44.992 ; free physical = 1067 ; free virtual = 3464

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 147233f8d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1835.148 ; gain = 44.992 ; free physical = 1067 ; free virtual = 3464
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.074  | TNS=0.000  | WHS=-0.024 | THS=-0.024 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 12cadd729

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2046.141 ; gain = 255.984 ; free physical = 842 ; free virtual = 3239
Phase 6.1 Hold Fix Iter | Checksum: 12cadd729

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2046.141 ; gain = 255.984 ; free physical = 842 ; free virtual = 3239
Phase 6 Post Hold Fix | Checksum: ffa05fb2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2046.141 ; gain = 255.984 ; free physical = 842 ; free virtual = 3239

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.665681 %
  Global Horizontal Routing Utilization  = 0.718061 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 135cf8659

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2046.141 ; gain = 255.984 ; free physical = 842 ; free virtual = 3239

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 135cf8659

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2046.141 ; gain = 255.984 ; free physical = 842 ; free virtual = 3239

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 177086d15

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2046.141 ; gain = 255.984 ; free physical = 842 ; free virtual = 3239

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1192c7d1a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2046.141 ; gain = 255.984 ; free physical = 842 ; free virtual = 3239
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.074  | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1192c7d1a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2046.141 ; gain = 255.984 ; free physical = 842 ; free virtual = 3239
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2046.141 ; gain = 255.984 ; free physical = 842 ; free virtual = 3239

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2086.914 ; gain = 296.758 ; free physical = 842 ; free virtual = 3239
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2094.789 ; gain = 0.000 ; free physical = 837 ; free virtual = 3239
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/impl_1/hdmi_vga_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/impl_1/hdmi_vga_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/impl_1/hdmi_vga_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file hdmi_vga_wrapper_power_routed.rpt -pb hdmi_vga_wrapper_power_summary_routed.pb -rpx hdmi_vga_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile hdmi_vga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hdmi_vga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Jun 11 20:25:53 2017. For additional details about this file, please refer to the WebTalk help file at /home/pingwin/VIVADO/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2224.598 ; gain = 65.758 ; free physical = 730 ; free virtual = 3140
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 20:25:53 2017...
