$date
	Tue Nov  1 20:31:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tests $end
$var wire 1 ! out $end
$var reg 1 " input1 $end
$var reg 1 # input2 $end
$scope module u0 $end
$var wire 1 $ gnd $end
$var wire 1 " inp1 $end
$var wire 1 # inp2 $end
$var wire 1 ! out $end
$var wire 1 % vdd $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
z!
$end
#10
1#
#20
1"
#30
0#
