// Seed: 1980663296
module module_0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input wor id_3
);
  module_0 modCall_1 ();
  assign id_2 = (-1);
endmodule
module module_3 #(
    parameter id_1 = 32'd6
) (
    output wor id_0,
    input  tri _id_1
);
  wire [{  1  ,  1 'b0 ,  id_1  } : -1] id_3;
  wire id_4;
  module_0 modCall_1 ();
endmodule
