{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711388170143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711388170158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 13:36:09 2024 " "Processing started: Mon Mar 25 13:36:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711388170158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711388170158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711388170158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711388170642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711388170642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/select_encode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r0reg.v 1 1 " "Found 1 design units, including 1 entities, in source file r0reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 R0reg " "Found entity 1: R0reg" {  } { { "R0reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/R0reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputoutputport.v 1 1 " "Found 1 design units, including 1 entities, in source file inputoutputport.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputOutputPort " "Found entity 1: inputOutputPort" {  } { { "inputOutputPort.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/inputOutputPort.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff_logic " "Found entity 1: ff_logic" {  } { { "ff_logic.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ff_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4_to_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4_to_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4_to_16 " "Found entity 1: decoder_4_to_16" {  } { { "decoder_4_to_16.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/decoder_4_to_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_to_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2_to_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Found entity 1: decoder_2_to_4" {  } { { "decoder_2_to_4.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/decoder_2_to_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "con_ff.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/con_ff.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_shr.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_shr " "Found entity 1: alu_shr" {  } { { "alu_shr.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_shl.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_shl " "Found entity 1: alu_shl" {  } { { "alu_shl.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183568 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shr_tb.v(72) " "Verilog HDL information at shr_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "shr_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/shr_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711388183583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_tb " "Found entity 1: shr_tb" {  } { { "shr_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/shr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183583 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shl_tb.v(72) " "Verilog HDL information at shl_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "shl_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/shl_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711388183583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_tb " "Found entity 1: shl_tb" {  } { { "shl_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/shl_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183583 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_tb.v(75) " "Verilog HDL information at div_tb.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "div_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711388183583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_div.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_div " "Found entity 1: alu_div" {  } { { "alu_div.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183583 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ror_tb.v(72) " "Verilog HDL information at ror_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "ror_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ror_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711388183583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ror.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ror " "Found entity 1: alu_ror" {  } { { "alu_ror.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_ror.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183583 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mul_tb.v(75) " "Verilog HDL information at mul_tb.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "mul_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/mul_tb.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711388183583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183583 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "not_tb.v(63) " "Verilog HDL information at not_tb.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/not_tb.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711388183599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "neg_tb.v(63) " "Verilog HDL information at neg_tb.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "neg_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/neg_tb.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711388183599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_tb " "Found entity 1: neg_tb" {  } { { "neg_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/neg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_not.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_not.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_not " "Found entity 1: alu_not" {  } { { "alu_not.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_not.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_neg " "Found entity 1: alu_neg" {  } { { "alu_neg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or_tb.v(72) " "Verilog HDL information at or_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "or_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/or_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711388183599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_Reg " "Found entity 1: MDR_Reg" {  } { { "MDR_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/MDR_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(72) " "Verilog HDL information at and_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/and_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711388183599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_or.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_or " "Found entity 1: alu_or" {  } { { "alu_or.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_and.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_and " "Found entity 1: alu_and" {  } { { "alu_and.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file twotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoToOneMux " "Found entity 1: TwoToOneMux" {  } { { "TwoToOneMux.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/TwoToOneMux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotooneencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotooneencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToOneEncoder " "Found entity 1: ThirtyTwoToOneEncoder" {  } { { "ThirtyTwoToOneEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToOneEncoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotofiveencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToFiveEncoder " "Found entity 1: ThirtyTwoToFiveEncoder" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToFiveEncoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183615 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MDR.v " "Can't analyze file -- file MDR.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1711388183626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sub " "Found entity 1: alu_sub" {  } { { "alu_sub.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sub_tb.v(71) " "Verilog HDL information at sub_tb.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "sub_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/sub_tb.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711388183631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Found entity 1: sub_tb" {  } { { "sub_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/sub_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fullAdder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_add " "Found entity 1: alu_add" {  } { { "alu_add.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "add_tb.v(73) " "Verilog HDL information at add_tb.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "add_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/add_tb.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711388183631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "add_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/add_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_mul.v(21) " "Verilog HDL information at alu_mul.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "alu_mul.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711388183631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mul " "Found entity 1: alu_mul" {  } { { "alu_mul.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rol_tb.v(72) " "Verilog HDL information at rol_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "rol_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/rol_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711388183631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rol.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rol " "Found entity 1: alu_rol" {  } { { "alu_rol.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_rol.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shra_tb.v(72) " "Verilog HDL information at shra_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/shra_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711388183631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_tb " "Found entity 1: shra_tb" {  } { { "shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/shra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_shra.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_shra " "Found entity 1: alu_shra" {  } { { "alu_shra.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shra.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addi_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file addi_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711388183646 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "conFFOut datapath.v(150) " "Verilog HDL Implicit Net warning at datapath.v(150): created implicit net for \"conFFOut\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711388183646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711388183678 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable datapath.v(10) " "Verilog HDL or VHDL warning at datapath.v(10): object \"enable\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1711388183678 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R0reg R0reg:R0 " "Elaborating entity \"R0reg\" for hierarchy \"R0reg:R0\"" {  } { { "datapath.v" "R0" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32 R0reg:R0\|Reg32:R0 " "Elaborating entity \"Reg32\" for hierarchy \"R0reg:R0\|Reg32:R0\"" {  } { { "R0reg.v" "R0" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/R0reg.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183709 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Reg32.v(4) " "Verilog HDL Always Construct warning at Reg32.v(4): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Reg32.v(4) " "Inferred latch for \"q\[0\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Reg32.v(4) " "Inferred latch for \"q\[1\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Reg32.v(4) " "Inferred latch for \"q\[2\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Reg32.v(4) " "Inferred latch for \"q\[3\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Reg32.v(4) " "Inferred latch for \"q\[4\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Reg32.v(4) " "Inferred latch for \"q\[5\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Reg32.v(4) " "Inferred latch for \"q\[6\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Reg32.v(4) " "Inferred latch for \"q\[7\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Reg32.v(4) " "Inferred latch for \"q\[8\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Reg32.v(4) " "Inferred latch for \"q\[9\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Reg32.v(4) " "Inferred latch for \"q\[10\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Reg32.v(4) " "Inferred latch for \"q\[11\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Reg32.v(4) " "Inferred latch for \"q\[12\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Reg32.v(4) " "Inferred latch for \"q\[13\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Reg32.v(4) " "Inferred latch for \"q\[14\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Reg32.v(4) " "Inferred latch for \"q\[15\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Reg32.v(4) " "Inferred latch for \"q\[16\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Reg32.v(4) " "Inferred latch for \"q\[17\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Reg32.v(4) " "Inferred latch for \"q\[18\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Reg32.v(4) " "Inferred latch for \"q\[19\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Reg32.v(4) " "Inferred latch for \"q\[20\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Reg32.v(4) " "Inferred latch for \"q\[21\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Reg32.v(4) " "Inferred latch for \"q\[22\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Reg32.v(4) " "Inferred latch for \"q\[23\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Reg32.v(4) " "Inferred latch for \"q\[24\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Reg32.v(4) " "Inferred latch for \"q\[25\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Reg32.v(4) " "Inferred latch for \"q\[26\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Reg32.v(4) " "Inferred latch for \"q\[27\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Reg32.v(4) " "Inferred latch for \"q\[28\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Reg32.v(4) " "Inferred latch for \"q\[29\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Reg32.v(4) " "Inferred latch for \"q\[30\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Reg32.v(4) " "Inferred latch for \"q\[31\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183725 "|datapath|R0reg:R0|Reg32:R0"}
{ "Warning" "WSGN_SEARCH_FILE" "mdrreg.v 1 1 " "Using design file mdrreg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MDRreg " "Found entity 1: MDRreg" {  } { { "mdrreg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/mdrreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711388183741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1711388183741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDRreg MDRreg:MDR " "Elaborating entity \"MDRreg\" for hierarchy \"MDRreg:MDR\"" {  } { { "datapath.v" "MDR" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoToOneMux MDRreg:MDR\|TwoToOneMux:MDMux " "Elaborating entity \"TwoToOneMux\" for hierarchy \"MDRreg:MDR\|TwoToOneMux:MDMux\"" {  } { { "mdrreg.v" "MDMux" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/mdrreg.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToFiveEncoder ThirtyTwoToFiveEncoder:regEncoder " "Elaborating entity \"ThirtyTwoToFiveEncoder\" for hierarchy \"ThirtyTwoToFiveEncoder:regEncoder\"" {  } { { "datapath.v" "regEncoder" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183741 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ThirtyTwoToFiveEncoder.v(11) " "Verilog HDL Case Statement warning at ThirtyTwoToFiveEncoder.v(11): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToFiveEncoder.v" 11 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|ThirtyTwoToFiveEncoder:regEncoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ThirtyTwoToFiveEncoder.v(11) " "Verilog HDL Case Statement information at ThirtyTwoToFiveEncoder.v(11): all case item expressions in this case statement are onehot" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToFiveEncoder.v" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|ThirtyTwoToFiveEncoder:regEncoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToOneEncoder ThirtyTwoToOneEncoder:busMux " "Elaborating entity \"ThirtyTwoToOneEncoder\" for hierarchy \"ThirtyTwoToOneEncoder:busMux\"" {  } { { "datapath.v" "busMux" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_module " "Elaborating entity \"alu\" for hierarchy \"alu:alu_module\"" {  } { { "datapath.v" "alu_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183756 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultLo alu.v(33) " "Verilog HDL Always Construct warning at alu.v(33): inferring latch(es) for variable \"resultLo\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultHi alu.v(33) " "Verilog HDL Always Construct warning at alu.v(33): inferring latch(es) for variable \"resultHi\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[0\] alu.v(37) " "Inferred latch for \"resultHi\[0\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[1\] alu.v(37) " "Inferred latch for \"resultHi\[1\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[2\] alu.v(37) " "Inferred latch for \"resultHi\[2\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[3\] alu.v(37) " "Inferred latch for \"resultHi\[3\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[4\] alu.v(37) " "Inferred latch for \"resultHi\[4\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[5\] alu.v(37) " "Inferred latch for \"resultHi\[5\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[6\] alu.v(37) " "Inferred latch for \"resultHi\[6\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[7\] alu.v(37) " "Inferred latch for \"resultHi\[7\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[8\] alu.v(37) " "Inferred latch for \"resultHi\[8\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[9\] alu.v(37) " "Inferred latch for \"resultHi\[9\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[10\] alu.v(37) " "Inferred latch for \"resultHi\[10\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[11\] alu.v(37) " "Inferred latch for \"resultHi\[11\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[12\] alu.v(37) " "Inferred latch for \"resultHi\[12\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[13\] alu.v(37) " "Inferred latch for \"resultHi\[13\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[14\] alu.v(37) " "Inferred latch for \"resultHi\[14\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[15\] alu.v(37) " "Inferred latch for \"resultHi\[15\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[16\] alu.v(37) " "Inferred latch for \"resultHi\[16\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[17\] alu.v(37) " "Inferred latch for \"resultHi\[17\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[18\] alu.v(37) " "Inferred latch for \"resultHi\[18\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[19\] alu.v(37) " "Inferred latch for \"resultHi\[19\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[20\] alu.v(37) " "Inferred latch for \"resultHi\[20\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[21\] alu.v(37) " "Inferred latch for \"resultHi\[21\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[22\] alu.v(37) " "Inferred latch for \"resultHi\[22\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[23\] alu.v(37) " "Inferred latch for \"resultHi\[23\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[24\] alu.v(37) " "Inferred latch for \"resultHi\[24\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[25\] alu.v(37) " "Inferred latch for \"resultHi\[25\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[26\] alu.v(37) " "Inferred latch for \"resultHi\[26\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[27\] alu.v(37) " "Inferred latch for \"resultHi\[27\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[28\] alu.v(37) " "Inferred latch for \"resultHi\[28\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[29\] alu.v(37) " "Inferred latch for \"resultHi\[29\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[30\] alu.v(37) " "Inferred latch for \"resultHi\[30\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[31\] alu.v(37) " "Inferred latch for \"resultHi\[31\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[0\] alu.v(37) " "Inferred latch for \"resultLo\[0\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[1\] alu.v(37) " "Inferred latch for \"resultLo\[1\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[2\] alu.v(37) " "Inferred latch for \"resultLo\[2\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[3\] alu.v(37) " "Inferred latch for \"resultLo\[3\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[4\] alu.v(37) " "Inferred latch for \"resultLo\[4\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[5\] alu.v(37) " "Inferred latch for \"resultLo\[5\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[6\] alu.v(37) " "Inferred latch for \"resultLo\[6\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[7\] alu.v(37) " "Inferred latch for \"resultLo\[7\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[8\] alu.v(37) " "Inferred latch for \"resultLo\[8\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[9\] alu.v(37) " "Inferred latch for \"resultLo\[9\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[10\] alu.v(37) " "Inferred latch for \"resultLo\[10\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[11\] alu.v(37) " "Inferred latch for \"resultLo\[11\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[12\] alu.v(37) " "Inferred latch for \"resultLo\[12\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[13\] alu.v(37) " "Inferred latch for \"resultLo\[13\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[14\] alu.v(37) " "Inferred latch for \"resultLo\[14\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[15\] alu.v(37) " "Inferred latch for \"resultLo\[15\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[16\] alu.v(37) " "Inferred latch for \"resultLo\[16\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[17\] alu.v(37) " "Inferred latch for \"resultLo\[17\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[18\] alu.v(37) " "Inferred latch for \"resultLo\[18\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[19\] alu.v(37) " "Inferred latch for \"resultLo\[19\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[20\] alu.v(37) " "Inferred latch for \"resultLo\[20\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[21\] alu.v(37) " "Inferred latch for \"resultLo\[21\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[22\] alu.v(37) " "Inferred latch for \"resultLo\[22\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[23\] alu.v(37) " "Inferred latch for \"resultLo\[23\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[24\] alu.v(37) " "Inferred latch for \"resultLo\[24\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[25\] alu.v(37) " "Inferred latch for \"resultLo\[25\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[26\] alu.v(37) " "Inferred latch for \"resultLo\[26\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[27\] alu.v(37) " "Inferred latch for \"resultLo\[27\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[28\] alu.v(37) " "Inferred latch for \"resultLo\[28\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[29\] alu.v(37) " "Inferred latch for \"resultLo\[29\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[30\] alu.v(37) " "Inferred latch for \"resultLo\[30\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[31\] alu.v(37) " "Inferred latch for \"resultLo\[31\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183756 "|datapath|alu:alu_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_and alu:alu_module\|alu_and:and_module " "Elaborating entity \"alu_and\" for hierarchy \"alu:alu_module\|alu_and:and_module\"" {  } { { "alu.v" "and_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_or alu:alu_module\|alu_or:or_module " "Elaborating entity \"alu_or\" for hierarchy \"alu:alu_module\|alu_or:or_module\"" {  } { { "alu.v" "or_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_neg alu:alu_module\|alu_neg:neg_module " "Elaborating entity \"alu_neg\" for hierarchy \"alu:alu_module\|alu_neg:neg_module\"" {  } { { "alu.v" "neg_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_not alu:alu_module\|alu_not:not_module " "Elaborating entity \"alu_not\" for hierarchy \"alu:alu_module\|alu_not:not_module\"" {  } { { "alu.v" "not_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sub alu:alu_module\|alu_sub:sub_module " "Elaborating entity \"alu_sub\" for hierarchy \"alu:alu_module\|alu_sub:sub_module\"" {  } { { "alu.v" "sub_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183756 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cOut alu_sub.v(4) " "Output port \"cOut\" at alu_sub.v(4) has no driver" {  } { { "alu_sub.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_sub.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711388183772 "|datapath|alu:alu_module|alu_sub:sub_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder alu:alu_module\|alu_sub:sub_module\|FullAdder:gen_loop\[0\].FullAdder0 " "Elaborating entity \"FullAdder\" for hierarchy \"alu:alu_module\|alu_sub:sub_module\|FullAdder:gen_loop\[0\].FullAdder0\"" {  } { { "alu_sub.v" "gen_loop\[0\].FullAdder0" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_sub.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_add alu:alu_module\|alu_add:add_module " "Elaborating entity \"alu_add\" for hierarchy \"alu:alu_module\|alu_add:add_module\"" {  } { { "alu.v" "add_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183772 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cOut alu_add.v(4) " "Output port \"cOut\" at alu_add.v(4) has no driver" {  } { { "alu_add.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_add.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711388183772 "|datapath|alu:alu_module|alu_add:add_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mul alu:alu_module\|alu_mul:mul_module " "Elaborating entity \"alu_mul\" for hierarchy \"alu:alu_module\|alu_mul:mul_module\"" {  } { { "alu.v" "mul_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183788 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_mul.v(28) " "Verilog HDL Case Statement warning at alu_mul.v(28): case item expression never matches the case expression" {  } { { "alu_mul.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1711388183788 "|datapath|alu:alu_module|alu_mul:mul_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_mul.v(29) " "Verilog HDL Case Statement warning at alu_mul.v(29): case item expression never matches the case expression" {  } { { "alu_mul.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1711388183788 "|datapath|alu:alu_module|alu_mul:mul_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_mul.v(31) " "Verilog HDL Case Statement warning at alu_mul.v(31): case item expression never matches the case expression" {  } { { "alu_mul.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1711388183788 "|datapath|alu:alu_module|alu_mul:mul_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 alu_mul.v(38) " "Verilog HDL assignment warning at alu_mul.v(38): truncated value with size 66 to match size of target (64)" {  } { { "alu_mul.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711388183788 "|datapath|alu:alu_module|alu_mul:mul_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ror alu:alu_module\|alu_ror:ror_module " "Elaborating entity \"alu_ror\" for hierarchy \"alu:alu_module\|alu_ror:ror_module\"" {  } { { "alu.v" "ror_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_rol alu:alu_module\|alu_rol:rol_module " "Elaborating entity \"alu_rol\" for hierarchy \"alu:alu_module\|alu_rol:rol_module\"" {  } { { "alu.v" "rol_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_div alu:alu_module\|alu_div:div_module " "Elaborating entity \"alu_div\" for hierarchy \"alu:alu_module\|alu_div:div_module\"" {  } { { "alu.v" "div_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu_div.v(13) " "Verilog HDL assignment warning at alu_div.v(13): truncated value with size 32 to match size of target (3)" {  } { { "alu_div.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_div.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711388183803 "|datapath|alu:alu_module|alu_div:div_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu_div.v(22) " "Verilog HDL assignment warning at alu_div.v(22): truncated value with size 32 to match size of target (3)" {  } { { "alu_div.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_div.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711388183803 "|datapath|alu:alu_module|alu_div:div_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 alu_div.v(58) " "Verilog HDL assignment warning at alu_div.v(58): truncated value with size 33 to match size of target (32)" {  } { { "alu_div.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_div.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711388183803 "|datapath|alu:alu_module|alu_div:div_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_shr alu:alu_module\|alu_shr:shr_module " "Elaborating entity \"alu_shr\" for hierarchy \"alu:alu_module\|alu_shr:shr_module\"" {  } { { "alu.v" "shr_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_shl alu:alu_module\|alu_shl:shl_module " "Elaborating entity \"alu_shl\" for hierarchy \"alu:alu_module\|alu_shl:shl_module\"" {  } { { "alu.v" "shl_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_shra alu:alu_module\|alu_shra:shra_module " "Elaborating entity \"alu_shra\" for hierarchy \"alu:alu_module\|alu_shra:shra_module\"" {  } { { "alu.v" "shra_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode select_encode:select_encode_module " "Elaborating entity \"select_encode\" for hierarchy \"select_encode:select_encode_module\"" {  } { { "datapath.v" "select_encode_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_to_16 select_encode:select_encode_module\|decoder_4_to_16:decoder_orABC " "Elaborating entity \"decoder_4_to_16\" for hierarchy \"select_encode:select_encode_module\|decoder_4_to_16:decoder_orABC\"" {  } { { "select_encode.v" "decoder_orABC" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/select_encode.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_ff con_ff:conFF " "Elaborating entity \"con_ff\" for hierarchy \"con_ff:conFF\"" {  } { { "datapath.v" "conFF" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_to_4 con_ff:conFF\|decoder_2_to_4:decoder " "Elaborating entity \"decoder_2_to_4\" for hierarchy \"con_ff:conFF\|decoder_2_to_4:decoder\"" {  } { { "con_ff.v" "decoder" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/con_ff.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_logic con_ff:conFF\|ff_logic:conff " "Elaborating entity \"ff_logic\" for hierarchy \"con_ff:conFF\|ff_logic:conff\"" {  } { { "con_ff.v" "conff" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/con_ff.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputOutputPort inputOutputPort:inOutPort " "Elaborating entity \"inputOutputPort\" for hierarchy \"inputOutputPort:inOutPort\"" {  } { { "datapath.v" "inOutPort" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_module " "Elaborating entity \"ram\" for hierarchy \"ram:ram_module\"" {  } { { "datapath.v" "ram_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711388183819 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "100 0 511 ram.v(11) " "Verilog HDL warning at ram.v(11): number of words (100) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out ram.v(15) " "Verilog HDL Always Construct warning at ram.v(15): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] ram.v(15) " "Inferred latch for \"data_out\[0\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] ram.v(15) " "Inferred latch for \"data_out\[1\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] ram.v(15) " "Inferred latch for \"data_out\[2\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] ram.v(15) " "Inferred latch for \"data_out\[3\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] ram.v(15) " "Inferred latch for \"data_out\[4\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] ram.v(15) " "Inferred latch for \"data_out\[5\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] ram.v(15) " "Inferred latch for \"data_out\[6\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] ram.v(15) " "Inferred latch for \"data_out\[7\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] ram.v(15) " "Inferred latch for \"data_out\[8\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] ram.v(15) " "Inferred latch for \"data_out\[9\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] ram.v(15) " "Inferred latch for \"data_out\[10\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] ram.v(15) " "Inferred latch for \"data_out\[11\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] ram.v(15) " "Inferred latch for \"data_out\[12\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] ram.v(15) " "Inferred latch for \"data_out\[13\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] ram.v(15) " "Inferred latch for \"data_out\[14\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] ram.v(15) " "Inferred latch for \"data_out\[15\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] ram.v(15) " "Inferred latch for \"data_out\[16\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] ram.v(15) " "Inferred latch for \"data_out\[17\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] ram.v(15) " "Inferred latch for \"data_out\[18\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] ram.v(15) " "Inferred latch for \"data_out\[19\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] ram.v(15) " "Inferred latch for \"data_out\[20\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] ram.v(15) " "Inferred latch for \"data_out\[21\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] ram.v(15) " "Inferred latch for \"data_out\[22\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] ram.v(15) " "Inferred latch for \"data_out\[23\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] ram.v(15) " "Inferred latch for \"data_out\[24\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] ram.v(15) " "Inferred latch for \"data_out\[25\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] ram.v(15) " "Inferred latch for \"data_out\[26\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] ram.v(15) " "Inferred latch for \"data_out\[27\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] ram.v(15) " "Inferred latch for \"data_out\[28\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] ram.v(15) " "Inferred latch for \"data_out\[29\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] ram.v(15) " "Inferred latch for \"data_out\[30\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] ram.v(15) " "Inferred latch for \"data_out\[31\]\" at ram.v(15)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711388183819 "|datapath|ram:ram_module"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183928 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[32\] " "Net \"alu:alu_module\|carryOut\[32\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[32\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[31\] " "Net \"alu:alu_module\|carryOut\[31\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[30\] " "Net \"alu:alu_module\|carryOut\[30\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[29\] " "Net \"alu:alu_module\|carryOut\[29\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[28\] " "Net \"alu:alu_module\|carryOut\[28\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[27\] " "Net \"alu:alu_module\|carryOut\[27\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[26\] " "Net \"alu:alu_module\|carryOut\[26\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[25\] " "Net \"alu:alu_module\|carryOut\[25\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[24\] " "Net \"alu:alu_module\|carryOut\[24\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[23\] " "Net \"alu:alu_module\|carryOut\[23\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[22\] " "Net \"alu:alu_module\|carryOut\[22\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[21\] " "Net \"alu:alu_module\|carryOut\[21\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[20\] " "Net \"alu:alu_module\|carryOut\[20\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[19\] " "Net \"alu:alu_module\|carryOut\[19\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[18\] " "Net \"alu:alu_module\|carryOut\[18\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[17\] " "Net \"alu:alu_module\|carryOut\[17\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[16\] " "Net \"alu:alu_module\|carryOut\[16\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[15\] " "Net \"alu:alu_module\|carryOut\[15\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[14\] " "Net \"alu:alu_module\|carryOut\[14\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[13\] " "Net \"alu:alu_module\|carryOut\[13\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[12\] " "Net \"alu:alu_module\|carryOut\[12\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[11\] " "Net \"alu:alu_module\|carryOut\[11\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[10\] " "Net \"alu:alu_module\|carryOut\[10\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[9\] " "Net \"alu:alu_module\|carryOut\[9\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[8\] " "Net \"alu:alu_module\|carryOut\[8\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[7\] " "Net \"alu:alu_module\|carryOut\[7\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[6\] " "Net \"alu:alu_module\|carryOut\[6\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[5\] " "Net \"alu:alu_module\|carryOut\[5\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[4\] " "Net \"alu:alu_module\|carryOut\[4\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[3\] " "Net \"alu:alu_module\|carryOut\[3\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[2\] " "Net \"alu:alu_module\|carryOut\[2\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[1\] " "Net \"alu:alu_module\|carryOut\[1\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183944 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183960 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183975 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388183991 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[15\] " "Net \"Rout\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[14\] " "Net \"Rout\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[13\] " "Net \"Rout\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[12\] " "Net \"Rout\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[11\] " "Net \"Rout\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[10\] " "Net \"Rout\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[9\] " "Net \"Rout\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[8\] " "Net \"Rout\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[6\] " "Net \"Rout\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[1\] " "Net \"Rout\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rout\[0\] " "Net \"Rout\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "Rout\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[31\] " "Net \"bus_signal\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[31\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[30\] " "Net \"bus_signal\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[30\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[29\] " "Net \"bus_signal\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[29\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[28\] " "Net \"bus_signal\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[28\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[27\] " "Net \"bus_signal\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[27\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[26\] " "Net \"bus_signal\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[26\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[25\] " "Net \"bus_signal\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[25\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[24\] " "Net \"bus_signal\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[24\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[23\] " "Net \"bus_signal\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[23\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[22\] " "Net \"bus_signal\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[22\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[21\] " "Net \"bus_signal\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[21\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[20\] " "Net \"bus_signal\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[20\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[19\] " "Net \"bus_signal\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[19\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[18\] " "Net \"bus_signal\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[18\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[17\] " "Net \"bus_signal\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[17\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[16\] " "Net \"bus_signal\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[16\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[15\] " "Net \"bus_signal\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[15\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[14\] " "Net \"bus_signal\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[14\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[13\] " "Net \"bus_signal\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[13\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[12\] " "Net \"bus_signal\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[12\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[11\] " "Net \"bus_signal\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[11\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[10\] " "Net \"bus_signal\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[10\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[9\] " "Net \"bus_signal\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[9\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[8\] " "Net \"bus_signal\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[8\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[7\] " "Net \"bus_signal\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[7\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[6\] " "Net \"bus_signal\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[6\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[5\] " "Net \"bus_signal\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[5\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[4\] " "Net \"bus_signal\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[4\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[3\] " "Net \"bus_signal\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[3\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[2\] " "Net \"bus_signal\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[1\] " "Net \"bus_signal\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus_signal\[0\] " "Net \"bus_signal\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "bus_signal\[0\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711388184006 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1711388184147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/output_files/CPU.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1711388184317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1330 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1330 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711388184333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 13:36:24 2024 " "Processing ended: Mon Mar 25 13:36:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711388184333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711388184333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711388184333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711388184333 ""}
