
*** Running vivado
    with args -log TopModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 359.398 ; gain = 100.094
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:77]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/seven_seg.v:32]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/seven_seg.v:86]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (1#1) [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/seven_seg.v:32]
INFO: [Synth 8-6157] synthesizing module 'ultrasonic_proximity' [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/ultrasonic_proximity.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ultrasonic_proximity' (2#1) [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/ultrasonic_proximity.v:17]
INFO: [Synth 8-6157] synthesizing module 'carriage' [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/carriage.v:18]
INFO: [Synth 8-6157] synthesizing module 'Directional_Control' [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Directional_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Directional_Control' (3#1) [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Directional_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'PWM' [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/PWM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (4#1) [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/PWM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/carriage.v:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/carriage.v:254]
INFO: [Synth 8-6155] done synthesizing module 'carriage' (5#1) [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/carriage.v:18]
INFO: [Synth 8-6157] synthesizing module 'Motor_Control' [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Motor_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'stall' [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/stall.v:15]
INFO: [Synth 8-6155] done synthesizing module 'stall' (6#1) [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/stall.v:15]
INFO: [Synth 8-6157] synthesizing module 'Direction_Conversion' [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Direction_Conversion.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Direction_Conversion' (7#1) [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Direction_Conversion.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Motor_Control' (8#1) [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Motor_Control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:386]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:430]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:473]
WARNING: [Synth 8-6014] Unused sequential element st_obst_reg was removed.  [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:280]
WARNING: [Synth 8-6014] Unused sequential element us_obst_reg was removed.  [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:288]
WARNING: [Synth 8-3848] Net bd_dir in module/entity TopModule does not have driver. [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:128]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (9#1) [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:77]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port ea
WARNING: [Synth 8-3331] design Motor_Control has unconnected port eb
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[15]
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[14]
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[13]
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[12]
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[11]
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[10]
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[9]
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[8]
WARNING: [Synth 8-3331] design TopModule has unconnected port JB[2]
WARNING: [Synth 8-3331] design TopModule has unconnected port JB[1]
WARNING: [Synth 8-3331] design TopModule has unconnected port btnC
WARNING: [Synth 8-3331] design TopModule has unconnected port forward
WARNING: [Synth 8-3331] design TopModule has unconnected port back
WARNING: [Synth 8-3331] design TopModule has unconnected port left
WARNING: [Synth 8-3331] design TopModule has unconnected port right
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 413.629 ; gain = 154.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 413.629 ; gain = 154.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 413.629 ; gain = 154.324
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 750.285 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 750.285 ; gain = 490.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 750.285 ; gain = 490.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 750.285 ; gain = 490.980
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sseg_deco" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'carriage'
INFO: [Synth 8-802] inferred FSM for state register 'magstate_reg' in module 'carriage'
INFO: [Synth 8-5545] ROM "direction" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "obst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "magstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DirA_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DirB_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'brk_state_reg' in module 'TopModule'
INFO: [Synth 8-802] inferred FSM for state register 'rev_state_reg' in module 'TopModule'
INFO: [Synth 8-802] inferred FSM for state register 'tur_state_reg' in module 'TopModule'
INFO: [Synth 8-802] inferred FSM for state register 'us_state_reg' in module 'TopModule'
INFO: [Synth 8-802] inferred FSM for state register 'st_state_reg' in module 'TopModule'
INFO: [Synth 8-5545] ROM "brk_state" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rev_state" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tur_state" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "brk_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rev_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tur_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "us_brk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'sseg_deco_reg' [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/seven_seg.v:46]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE0 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'carriage'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                              000
                  iSTATE |                               01 |                              001
                 iSTATE0 |                               10 |                              010
                 iSTATE2 |                               11 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'magstate_reg' using encoding 'sequential' in module 'carriage'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              000
                 iSTATE0 |                             0010 |                              001
                 iSTATE1 |                             0100 |                              010
                 iSTATE2 |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tur_state_reg' using encoding 'one-hot' in module 'TopModule'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE0 |                               01 |                              001
                 iSTATE1 |                               10 |                              010
                 iSTATE2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'us_state_reg' using encoding 'sequential' in module 'TopModule'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              000
                 iSTATE0 |                             0010 |                              001
                 iSTATE1 |                             0100 |                              010
                 iSTATE2 |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'brk_state_reg' using encoding 'one-hot' in module 'TopModule'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                 iSTATE3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_state_reg' using encoding 'one-hot' in module 'TopModule'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              000
                 iSTATE0 |                             0010 |                              001
                 iSTATE1 |                             0100 |                              010
                 iSTATE2 |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rev_state_reg' using encoding 'one-hot' in module 'TopModule'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 750.285 ; gain = 490.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 3     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   5 Input      4 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 27    
+---Muxes : 
	   4 Input     28 Bit        Muxes := 3     
	   4 Input     25 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     28 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 6     
Module seven_seg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module ultrasonic_proximity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   5 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module PWM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module carriage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module stall 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Direction_Conversion 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module Motor_Control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Ucarriage/direction" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tur_state" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "brk_state" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rev_state" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element Ucarriage/magpwm_reg was removed.  [C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/carriage.v:91]
DSP Report: Generating DSP Ucarriage/MagPWM/pwm1, operation Mode is: (A:0x208)*B2.
DSP Report: register Ucarriage/magpwm_reg is absorbed into DSP Ucarriage/MagPWM/pwm1.
DSP Report: operator Ucarriage/MagPWM/pwm1 is absorbed into DSP Ucarriage/MagPWM/pwm1.
DSP Report: Generating DSP Surface/speedB/pwm1, operation Mode is: A*B.
DSP Report: operator Surface/speedB/pwm1 is absorbed into DSP Surface/speedB/pwm1.
DSP Report: Generating DSP Surface/speedA/pwm1, operation Mode is: A*B.
DSP Report: operator Surface/speedA/pwm1 is absorbed into DSP Surface/speedA/pwm1.
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[15]
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[14]
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[13]
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[12]
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[11]
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[10]
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[9]
WARNING: [Synth 8-3331] design TopModule has unconnected port sw[8]
WARNING: [Synth 8-3331] design TopModule has unconnected port ea
WARNING: [Synth 8-3331] design TopModule has unconnected port eb
WARNING: [Synth 8-3331] design TopModule has unconnected port JB[2]
WARNING: [Synth 8-3331] design TopModule has unconnected port JB[1]
WARNING: [Synth 8-3331] design TopModule has unconnected port btnC
WARNING: [Synth 8-3331] design TopModule has unconnected port forward
WARNING: [Synth 8-3331] design TopModule has unconnected port back
WARNING: [Synth 8-3331] design TopModule has unconnected port left
WARNING: [Synth 8-3331] design TopModule has unconnected port right
INFO: [Synth 8-3333] propagating constant 0 across sequential element (us_brk_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st_dir_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\us_dir_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[7]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[6]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[5]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[4]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[3]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[2]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[1]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[0]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (us_brk_reg) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (us_dir_reg[0]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (st_dir_reg[0]) is unused and will be removed from module TopModule.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\direction_reg[0] )
WARNING: [Synth 8-3332] Sequential element (direction_reg[0]) is unused and will be removed from module TopModule.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 750.285 ; gain = 490.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TopModule   | (A:0x208)*B2 | 6      | 10     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|PWM         | A*B          | 15     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PWM         | A*B          | 15     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 791.285 ; gain = 531.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 840.547 ; gain = 581.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 844.082 ; gain = 584.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 844.082 ; gain = 584.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 844.082 ; gain = 584.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 844.082 ; gain = 584.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 844.082 ; gain = 584.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 844.082 ; gain = 584.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 844.082 ; gain = 584.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    75|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     2|
|5     |LUT1      |   167|
|6     |LUT2      |    75|
|7     |LUT3      |    20|
|8     |LUT4      |    82|
|9     |LUT5      |    25|
|10    |LUT6      |    69|
|11    |FDRE      |   277|
|12    |FDSE      |    83|
|13    |IBUF      |    15|
|14    |OBUF      |    37|
+------+----------+------+

Report Instance Areas: 
+------+------------------------+---------------------+------+
|      |Instance                |Module               |Cells |
+------+------------------------+---------------------+------+
|1     |top                     |                     |   929|
|2     |  Surface               |Motor_Control        |    91|
|3     |    speedA              |PWM_0                |    26|
|4     |    speedB              |PWM_1                |    20|
|5     |    stall_detect        |stall                |    45|
|6     |  Ucarriage             |carriage             |   280|
|7     |    MagPWM              |PWM                  |    44|
|8     |  Useven_seg            |seven_seg            |    43|
|9     |  Uultrasonic_proximity |ultrasonic_proximity |   138|
+------+------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 844.082 ; gain = 584.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 844.082 ; gain = 248.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 844.082 ; gain = 584.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 844.082 ; gain = 597.922
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/Projects/TeamInsomnia/TeamInsomnia.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 844.082 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug  6 18:53:54 2018...
