;Header File
.include "m8515def.inc"

;Adress locations of column pins
.equ COL1 = 0X01;   To define column 1 pin
.equ COL2 = 0x02   ; Define column 2 pin
.equ COL3 = 0x04   ; Define column 3 pin

.equ ROWS_DDR = DDRD    ; Rows DDR Register
.equ ROWS_PORT = PORTD  ; Rows Port Register
.equ ROWS_PIN = PIND    ; Rows Pin Register

.equ COLS_DDR = DDRB    ; Columns DDR Register
.equ COLS_PORT = PORTB  ; Columns Port Register
.equ COLS_PIN = PINB    ; Columns Pin Register

.equ SEG_PORT = PORTC   ; 7-Segment Display Port Register

RESET:

.org 0x0000
    rjmp init

.org INT0addr             ; ISR for INT0
    rcall decode_key
    reti
    
.org INT1addr             ; ISR for INT1
    rcall decode_key
    reti

.org INT2addr             ; ISR for INT2
    rcall decode_key
    reti

init:
    ldi r16, (1<<INT0) | (1<<INT1) | (1<<INT2)  ; Enable INT0, INT1, and INT2
    out GICR, r16                                ; Enable external interrupts
    ldi r16, (1<<ISC01) | (1<<ISC11) | (1<<ISC21) ; Falling edge triggers interrupt
    out MCUCR, r16                               ; Set interrupt triggers
    sei                                          ; Enable global interrupts

    ldi r16, 0xFF   ; Set all rows to input (with pull-ups enabled)
    out ROWS_DDR, r16
    
    ldi r16, (1<<COL1) | (1<<COL2) | (1<<COL3)  ; Set columns as output
    out COLS_DDR, r16

Main_Loop:

    ; Determine which column triggered the interrupt
    in r16, MCUCR
    cpi r16, (1<<ISC01)   ; Check if INT0 triggered the interrupt
    breq int0_triggered
    cpi r16, (1<<ISC11)   ; Check if INT1 triggered the interrupt
    breq int1_triggered
    cpi r16, (1<<ISC21)   ; Check if INT2 triggered the interrupt
    brne exit_decode

