{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556746077486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556746077496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 16:27:57 2019 " "Processing started: Wed May 01 16:27:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556746077496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746077496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterSwitch -c RegisterSwitch " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterSwitch -c RegisterSwitch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746077496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556746078177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556746078177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerswitch.v 1 1 " "Found 1 design units, including 1 entities, in source file registerswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSwitch " "Found entity 1: RegisterSwitch" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556746086288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterSwitch " "Elaborating entity \"RegisterSwitch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556746086320 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RegisterSwitch.v(11) " "Verilog HDL Case Statement warning at RegisterSwitch.v(11): incomplete case statement has no default case item" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3 RegisterSwitch.v(11) " "Verilog HDL Always Construct warning at RegisterSwitch.v(11): inferring latch(es) for variable \"R3\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2 RegisterSwitch.v(11) " "Verilog HDL Always Construct warning at RegisterSwitch.v(11): inferring latch(es) for variable \"R2\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1 RegisterSwitch.v(11) " "Verilog HDL Always Construct warning at RegisterSwitch.v(11): inferring latch(es) for variable \"R1\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0 RegisterSwitch.v(11) " "Verilog HDL Always Construct warning at RegisterSwitch.v(11): inferring latch(es) for variable \"R0\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] RegisterSwitch.v(11) " "Inferred latch for \"R0\[0\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] RegisterSwitch.v(11) " "Inferred latch for \"R0\[1\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] RegisterSwitch.v(11) " "Inferred latch for \"R0\[2\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] RegisterSwitch.v(11) " "Inferred latch for \"R0\[3\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] RegisterSwitch.v(11) " "Inferred latch for \"R0\[4\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] RegisterSwitch.v(11) " "Inferred latch for \"R1\[0\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] RegisterSwitch.v(11) " "Inferred latch for \"R1\[1\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] RegisterSwitch.v(11) " "Inferred latch for \"R1\[2\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] RegisterSwitch.v(11) " "Inferred latch for \"R1\[3\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] RegisterSwitch.v(11) " "Inferred latch for \"R1\[4\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] RegisterSwitch.v(11) " "Inferred latch for \"R2\[0\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] RegisterSwitch.v(11) " "Inferred latch for \"R2\[1\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] RegisterSwitch.v(11) " "Inferred latch for \"R2\[2\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] RegisterSwitch.v(11) " "Inferred latch for \"R2\[3\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] RegisterSwitch.v(11) " "Inferred latch for \"R2\[4\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[0\] RegisterSwitch.v(11) " "Inferred latch for \"R3\[0\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[1\] RegisterSwitch.v(11) " "Inferred latch for \"R3\[1\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[2\] RegisterSwitch.v(11) " "Inferred latch for \"R3\[2\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[3\] RegisterSwitch.v(11) " "Inferred latch for \"R3\[3\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086340 "|RegisterSwitch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[4\] RegisterSwitch.v(11) " "Inferred latch for \"R3\[4\]\" at RegisterSwitch.v(11)" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746086350 "|RegisterSwitch"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[0\]\$latch " "Latch R0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[1\]\$latch " "Latch R0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[2\]\$latch " "Latch R0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[3\]\$latch " "Latch R0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[4\]\$latch " "Latch R0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[0\]\$latch " "Latch R1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[1\]\$latch " "Latch R1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[2\]\$latch " "Latch R1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[3\]\$latch " "Latch R1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[4\]\$latch " "Latch R1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[0\]\$latch " "Latch R2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[1\]\$latch " "Latch R2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[2\]\$latch " "Latch R2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[3\]\$latch " "Latch R2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[4\]\$latch " "Latch R2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[0\]\$latch " "Latch R3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[1\]\$latch " "Latch R3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[2\]\$latch " "Latch R3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[3\]\$latch " "Latch R3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[4\]\$latch " "Latch R3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556746086880 ""}  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556746086880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556746086960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556746087593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556746087593 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Perform " "No output dependent on input pin \"Perform\"" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556746087793 "|RegisterSwitch|Perform"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556746087793 "|RegisterSwitch|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "RegisterSwitch.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch/RegisterSwitch.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556746087793 "|RegisterSwitch|Clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556746087793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556746087803 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556746087803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556746087803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556746087803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556746087863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 16:28:07 2019 " "Processing ended: Wed May 01 16:28:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556746087863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556746087863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556746087863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556746087863 ""}
