module I2S(logic LRCLK, SCLK
			  logic [31:0]);








endmodule