<stg><name>dft_Pipeline_DFT_Loop8</name>


<trans_list>

<trans id="730" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_16_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_16_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i10 0, i10 %i_16_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i318.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i318.0:0 %i_16_0_load = load i10 %i_16_0

]]></Node>
<StgValue><ssdm name="i_16_0_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i318.0:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i318.0:2 %icmp_ln68 = icmp_eq  i10 %i_16_0_load, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i318.0:3 %br_ln68 = br i1 %icmp_ln68, void %for.inc.i318.split.0, void %_Z9fft_stageILi9EEvPfS0_S0_S0_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="10">
<![CDATA[
for.inc.i318.split.0:0 %empty_21 = trunc i10 %i_16_0_load

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="10">
<![CDATA[
for.inc.i318.split.0:1 %empty_22 = trunc i10 %i_16_0_load

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.i318.split.0:10 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %i_16_0_load, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc.i318.split.0:11 %and_ln74_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp, i8 0

]]></Node>
<StgValue><ssdm name="and_ln74_6"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:12 %zext_ln74 = zext i9 %and_ln74_6

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i318.split.0:13 %add_ln74 = add i10 %zext_ln74, i10 %i_16_0_load

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i318.split.0:15 %lshr_ln77_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln74, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln77_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i318.split.0:45 %or_ln68 = or i9 %empty_21, i9 1

]]></Node>
<StgValue><ssdm name="or_ln68"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:46 %zext_ln68 = zext i9 %or_ln68

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i318.split.0:54 %add_ln74_1 = add i10 %zext_ln74, i10 %zext_ln68

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i318.split.0:56 %lshr_ln77_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln74_1, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln77_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i318.split.0:86 %or_ln68_4 = or i9 %empty_21, i9 2

]]></Node>
<StgValue><ssdm name="or_ln68_4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:87 %zext_ln68_1 = zext i9 %or_ln68_4

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i318.split.0:95 %add_ln74_2 = add i10 %zext_ln74, i10 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="add_ln74_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i318.split.0:97 %lshr_ln77_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln74_2, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln77_3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i318.split.0:127 %or_ln68_6 = or i9 %empty_21, i9 3

]]></Node>
<StgValue><ssdm name="or_ln68_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:128 %zext_ln68_2 = zext i9 %or_ln68_6

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i318.split.0:136 %add_ln74_3 = add i10 %zext_ln74, i10 %zext_ln68_2

]]></Node>
<StgValue><ssdm name="add_ln74_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i318.split.0:138 %lshr_ln77_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln74_3, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln77_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i318.split.0:168 %add_ln68 = add i10 %i_16_0_load, i10 4

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i318.split.0:14 %add_ln75 = add i10 %add_ln74, i10 256

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i318.split.0:21 %lshr_ln79_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln75, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln79_s"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i318.split.0:55 %add_ln75_1 = add i10 %add_ln74_1, i10 256

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i318.split.0:62 %lshr_ln79_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln75_1, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln79_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i318.split.0:96 %add_ln75_2 = add i10 %add_ln74_2, i10 256

]]></Node>
<StgValue><ssdm name="add_ln75_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i318.split.0:103 %lshr_ln79_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln75_2, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln79_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i318.split.0:137 %add_ln75_3 = add i10 %add_ln74_3, i10 256

]]></Node>
<StgValue><ssdm name="add_ln75_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i318.split.0:144 %lshr_ln79_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln75_3, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln79_3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i318.split.0:169 %store_ln68 = store i10 %add_ln68, i10 %i_16_0

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc.i318.split.0:4 %shl_ln72_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %empty_22, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_s"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:5 %zext_ln72 = zext i9 %shl_ln72_s

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:6 %W_real_addr = getelementptr i32 %W_real, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="W_real_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:7 %W_real_load = load i9 %W_real_addr

]]></Node>
<StgValue><ssdm name="W_real_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:8 %W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="W_imag_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:9 %W_imag_load = load i9 %W_imag_addr

]]></Node>
<StgValue><ssdm name="W_imag_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:22 %zext_ln79 = zext i8 %lshr_ln79_s

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:23 %buf0_R_addr_1 = getelementptr i32 %buf0_R, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="buf0_R_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:24 %buf0_R_load_1 = load i8 %buf0_R_addr_1

]]></Node>
<StgValue><ssdm name="buf0_R_load_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:25 %buf0_I_addr_1 = getelementptr i32 %buf0_I, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="buf0_I_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:26 %buf0_I_load_1 = load i8 %buf0_I_addr_1

]]></Node>
<StgValue><ssdm name="buf0_I_load_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i318.split.0:47 %or_ln68_3 = or i8 %empty_22, i8 1

]]></Node>
<StgValue><ssdm name="or_ln68_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc.i318.split.0:48 %shl_ln72_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %or_ln68_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:49 %zext_ln72_4 = zext i9 %shl_ln72_1

]]></Node>
<StgValue><ssdm name="zext_ln72_4"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:50 %W_real_addr_4 = getelementptr i32 %W_real, i64 0, i64 %zext_ln72_4

]]></Node>
<StgValue><ssdm name="W_real_addr_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:51 %W_real_load_4 = load i9 %W_real_addr_4

]]></Node>
<StgValue><ssdm name="W_real_load_4"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:52 %W_imag_addr_4 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln72_4

]]></Node>
<StgValue><ssdm name="W_imag_addr_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:53 %W_imag_load_4 = load i9 %W_imag_addr_4

]]></Node>
<StgValue><ssdm name="W_imag_load_4"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:63 %zext_ln79_2 = zext i8 %lshr_ln79_1

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:64 %buf0_R_1_addr_1 = getelementptr i32 %buf0_R_1, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="buf0_R_1_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:65 %buf0_R_1_load_1 = load i8 %buf0_R_1_addr_1

]]></Node>
<StgValue><ssdm name="buf0_R_1_load_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:66 %buf0_I_1_addr_1 = getelementptr i32 %buf0_I_1, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="buf0_I_1_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:67 %buf0_I_1_load_1 = load i8 %buf0_I_1_addr_1

]]></Node>
<StgValue><ssdm name="buf0_I_1_load_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i318.split.0:88 %or_ln68_5 = or i8 %empty_22, i8 2

]]></Node>
<StgValue><ssdm name="or_ln68_5"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc.i318.split.0:89 %shl_ln72_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %or_ln68_5, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:90 %zext_ln72_5 = zext i9 %shl_ln72_2

]]></Node>
<StgValue><ssdm name="zext_ln72_5"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:91 %W_real_addr_5 = getelementptr i32 %W_real, i64 0, i64 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="W_real_addr_5"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:92 %W_real_load_5 = load i9 %W_real_addr_5

]]></Node>
<StgValue><ssdm name="W_real_load_5"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:93 %W_imag_addr_5 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="W_imag_addr_5"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:94 %W_imag_load_5 = load i9 %W_imag_addr_5

]]></Node>
<StgValue><ssdm name="W_imag_load_5"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:104 %zext_ln79_3 = zext i8 %lshr_ln79_2

]]></Node>
<StgValue><ssdm name="zext_ln79_3"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:105 %buf0_R_2_addr_1 = getelementptr i32 %buf0_R_2, i64 0, i64 %zext_ln79_3

]]></Node>
<StgValue><ssdm name="buf0_R_2_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:106 %buf0_R_2_load_1 = load i8 %buf0_R_2_addr_1

]]></Node>
<StgValue><ssdm name="buf0_R_2_load_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:107 %buf0_I_2_addr_1 = getelementptr i32 %buf0_I_2, i64 0, i64 %zext_ln79_3

]]></Node>
<StgValue><ssdm name="buf0_I_2_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:108 %buf0_I_2_load_1 = load i8 %buf0_I_2_addr_1

]]></Node>
<StgValue><ssdm name="buf0_I_2_load_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i318.split.0:129 %or_ln68_7 = or i8 %empty_22, i8 3

]]></Node>
<StgValue><ssdm name="or_ln68_7"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc.i318.split.0:130 %shl_ln72_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %or_ln68_7, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_3"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:131 %zext_ln72_6 = zext i9 %shl_ln72_3

]]></Node>
<StgValue><ssdm name="zext_ln72_6"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:132 %W_real_addr_6 = getelementptr i32 %W_real, i64 0, i64 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="W_real_addr_6"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:133 %W_real_load_6 = load i9 %W_real_addr_6

]]></Node>
<StgValue><ssdm name="W_real_load_6"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:134 %W_imag_addr_6 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="W_imag_addr_6"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:135 %W_imag_load_6 = load i9 %W_imag_addr_6

]]></Node>
<StgValue><ssdm name="W_imag_load_6"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:145 %zext_ln79_4 = zext i8 %lshr_ln79_3

]]></Node>
<StgValue><ssdm name="zext_ln79_4"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:146 %buf0_R_3_addr_1 = getelementptr i32 %buf0_R_3, i64 0, i64 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="buf0_R_3_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:147 %buf0_R_3_load_1 = load i8 %buf0_R_3_addr_1

]]></Node>
<StgValue><ssdm name="buf0_R_3_load_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:148 %buf0_I_3_addr_1 = getelementptr i32 %buf0_I_3, i64 0, i64 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="buf0_I_3_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:149 %buf0_I_3_load_1 = load i8 %buf0_I_3_addr_1

]]></Node>
<StgValue><ssdm name="buf0_I_3_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="126" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:7 %W_real_load = load i9 %W_real_addr

]]></Node>
<StgValue><ssdm name="W_real_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:9 %W_imag_load = load i9 %W_imag_addr

]]></Node>
<StgValue><ssdm name="W_imag_load"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:24 %buf0_R_load_1 = load i8 %buf0_R_addr_1

]]></Node>
<StgValue><ssdm name="buf0_R_load_1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:26 %buf0_I_load_1 = load i8 %buf0_I_addr_1

]]></Node>
<StgValue><ssdm name="buf0_I_load_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:51 %W_real_load_4 = load i9 %W_real_addr_4

]]></Node>
<StgValue><ssdm name="W_real_load_4"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:53 %W_imag_load_4 = load i9 %W_imag_addr_4

]]></Node>
<StgValue><ssdm name="W_imag_load_4"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:65 %buf0_R_1_load_1 = load i8 %buf0_R_1_addr_1

]]></Node>
<StgValue><ssdm name="buf0_R_1_load_1"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:67 %buf0_I_1_load_1 = load i8 %buf0_I_1_addr_1

]]></Node>
<StgValue><ssdm name="buf0_I_1_load_1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:92 %W_real_load_5 = load i9 %W_real_addr_5

]]></Node>
<StgValue><ssdm name="W_real_load_5"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:94 %W_imag_load_5 = load i9 %W_imag_addr_5

]]></Node>
<StgValue><ssdm name="W_imag_load_5"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:106 %buf0_R_2_load_1 = load i8 %buf0_R_2_addr_1

]]></Node>
<StgValue><ssdm name="buf0_R_2_load_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:108 %buf0_I_2_load_1 = load i8 %buf0_I_2_addr_1

]]></Node>
<StgValue><ssdm name="buf0_I_2_load_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:133 %W_real_load_6 = load i9 %W_real_addr_6

]]></Node>
<StgValue><ssdm name="W_real_load_6"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i318.split.0:135 %W_imag_load_6 = load i9 %W_imag_addr_6

]]></Node>
<StgValue><ssdm name="W_imag_load_6"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:147 %buf0_R_3_load_1 = load i8 %buf0_R_3_addr_1

]]></Node>
<StgValue><ssdm name="buf0_R_3_load_1"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:149 %buf0_I_3_load_1 = load i8 %buf0_I_3_addr_1

]]></Node>
<StgValue><ssdm name="buf0_I_3_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="142" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:27 %mul22_i7 = fmul i32 %buf0_R_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul22_i7"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:28 %mul23_i8 = fmul i32 %buf0_I_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul23_i8"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:30 %mul24_i7 = fmul i32 %buf0_I_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul24_i7"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:31 %mul25_i8 = fmul i32 %buf0_R_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul25_i8"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:68 %mul22_i7_1 = fmul i32 %buf0_R_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul22_i7_1"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:69 %mul23_i8_1 = fmul i32 %buf0_I_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul23_i8_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:71 %mul24_i7_1 = fmul i32 %buf0_I_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul24_i7_1"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:72 %mul25_i8_1 = fmul i32 %buf0_R_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul25_i8_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:109 %mul22_i7_2 = fmul i32 %buf0_R_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul22_i7_2"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:110 %mul23_i8_2 = fmul i32 %buf0_I_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul23_i8_2"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:112 %mul24_i7_2 = fmul i32 %buf0_I_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul24_i7_2"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:113 %mul25_i8_2 = fmul i32 %buf0_R_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul25_i8_2"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:150 %mul22_i7_3 = fmul i32 %buf0_R_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul22_i7_3"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:151 %mul23_i8_3 = fmul i32 %buf0_I_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul23_i8_3"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:153 %mul24_i7_3 = fmul i32 %buf0_I_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul24_i7_3"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:154 %mul25_i8_3 = fmul i32 %buf0_R_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul25_i8_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="158" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:27 %mul22_i7 = fmul i32 %buf0_R_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul22_i7"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:28 %mul23_i8 = fmul i32 %buf0_I_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul23_i8"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:30 %mul24_i7 = fmul i32 %buf0_I_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul24_i7"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:31 %mul25_i8 = fmul i32 %buf0_R_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul25_i8"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:68 %mul22_i7_1 = fmul i32 %buf0_R_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul22_i7_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:69 %mul23_i8_1 = fmul i32 %buf0_I_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul23_i8_1"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:71 %mul24_i7_1 = fmul i32 %buf0_I_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul24_i7_1"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:72 %mul25_i8_1 = fmul i32 %buf0_R_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul25_i8_1"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:109 %mul22_i7_2 = fmul i32 %buf0_R_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul22_i7_2"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:110 %mul23_i8_2 = fmul i32 %buf0_I_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul23_i8_2"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:112 %mul24_i7_2 = fmul i32 %buf0_I_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul24_i7_2"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:113 %mul25_i8_2 = fmul i32 %buf0_R_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul25_i8_2"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:150 %mul22_i7_3 = fmul i32 %buf0_R_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul22_i7_3"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:151 %mul23_i8_3 = fmul i32 %buf0_I_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul23_i8_3"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:153 %mul24_i7_3 = fmul i32 %buf0_I_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul24_i7_3"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:154 %mul25_i8_3 = fmul i32 %buf0_R_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul25_i8_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="174" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:27 %mul22_i7 = fmul i32 %buf0_R_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul22_i7"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:28 %mul23_i8 = fmul i32 %buf0_I_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul23_i8"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:30 %mul24_i7 = fmul i32 %buf0_I_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul24_i7"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:31 %mul25_i8 = fmul i32 %buf0_R_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul25_i8"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:68 %mul22_i7_1 = fmul i32 %buf0_R_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul22_i7_1"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:69 %mul23_i8_1 = fmul i32 %buf0_I_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul23_i8_1"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:71 %mul24_i7_1 = fmul i32 %buf0_I_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul24_i7_1"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:72 %mul25_i8_1 = fmul i32 %buf0_R_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul25_i8_1"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:109 %mul22_i7_2 = fmul i32 %buf0_R_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul22_i7_2"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:110 %mul23_i8_2 = fmul i32 %buf0_I_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul23_i8_2"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:112 %mul24_i7_2 = fmul i32 %buf0_I_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul24_i7_2"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:113 %mul25_i8_2 = fmul i32 %buf0_R_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul25_i8_2"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:150 %mul22_i7_3 = fmul i32 %buf0_R_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul22_i7_3"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:151 %mul23_i8_3 = fmul i32 %buf0_I_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul23_i8_3"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:153 %mul24_i7_3 = fmul i32 %buf0_I_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul24_i7_3"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:154 %mul25_i8_3 = fmul i32 %buf0_R_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul25_i8_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="190" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:27 %mul22_i7 = fmul i32 %buf0_R_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul22_i7"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:28 %mul23_i8 = fmul i32 %buf0_I_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul23_i8"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:30 %mul24_i7 = fmul i32 %buf0_I_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul24_i7"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:31 %mul25_i8 = fmul i32 %buf0_R_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul25_i8"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:68 %mul22_i7_1 = fmul i32 %buf0_R_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul22_i7_1"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:69 %mul23_i8_1 = fmul i32 %buf0_I_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul23_i8_1"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:71 %mul24_i7_1 = fmul i32 %buf0_I_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul24_i7_1"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:72 %mul25_i8_1 = fmul i32 %buf0_R_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul25_i8_1"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:109 %mul22_i7_2 = fmul i32 %buf0_R_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul22_i7_2"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:110 %mul23_i8_2 = fmul i32 %buf0_I_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul23_i8_2"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:112 %mul24_i7_2 = fmul i32 %buf0_I_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul24_i7_2"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:113 %mul25_i8_2 = fmul i32 %buf0_R_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul25_i8_2"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:150 %mul22_i7_3 = fmul i32 %buf0_R_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul22_i7_3"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:151 %mul23_i8_3 = fmul i32 %buf0_I_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul23_i8_3"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:153 %mul24_i7_3 = fmul i32 %buf0_I_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul24_i7_3"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:154 %mul25_i8_3 = fmul i32 %buf0_R_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul25_i8_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="206" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:27 %mul22_i7 = fmul i32 %buf0_R_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul22_i7"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:28 %mul23_i8 = fmul i32 %buf0_I_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul23_i8"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:30 %mul24_i7 = fmul i32 %buf0_I_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul24_i7"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:31 %mul25_i8 = fmul i32 %buf0_R_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul25_i8"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:68 %mul22_i7_1 = fmul i32 %buf0_R_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul22_i7_1"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:69 %mul23_i8_1 = fmul i32 %buf0_I_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul23_i8_1"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:71 %mul24_i7_1 = fmul i32 %buf0_I_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul24_i7_1"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:72 %mul25_i8_1 = fmul i32 %buf0_R_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul25_i8_1"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:109 %mul22_i7_2 = fmul i32 %buf0_R_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul22_i7_2"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:110 %mul23_i8_2 = fmul i32 %buf0_I_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul23_i8_2"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:112 %mul24_i7_2 = fmul i32 %buf0_I_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul24_i7_2"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:113 %mul25_i8_2 = fmul i32 %buf0_R_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul25_i8_2"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:150 %mul22_i7_3 = fmul i32 %buf0_R_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul22_i7_3"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:151 %mul23_i8_3 = fmul i32 %buf0_I_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul23_i8_3"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:153 %mul24_i7_3 = fmul i32 %buf0_I_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul24_i7_3"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:154 %mul25_i8_3 = fmul i32 %buf0_R_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul25_i8_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="222" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:27 %mul22_i7 = fmul i32 %buf0_R_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul22_i7"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:28 %mul23_i8 = fmul i32 %buf0_I_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul23_i8"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:30 %mul24_i7 = fmul i32 %buf0_I_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul24_i7"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:31 %mul25_i8 = fmul i32 %buf0_R_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul25_i8"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:68 %mul22_i7_1 = fmul i32 %buf0_R_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul22_i7_1"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:69 %mul23_i8_1 = fmul i32 %buf0_I_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul23_i8_1"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:71 %mul24_i7_1 = fmul i32 %buf0_I_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul24_i7_1"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:72 %mul25_i8_1 = fmul i32 %buf0_R_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul25_i8_1"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:109 %mul22_i7_2 = fmul i32 %buf0_R_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul22_i7_2"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:110 %mul23_i8_2 = fmul i32 %buf0_I_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul23_i8_2"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:112 %mul24_i7_2 = fmul i32 %buf0_I_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul24_i7_2"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:113 %mul25_i8_2 = fmul i32 %buf0_R_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul25_i8_2"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:150 %mul22_i7_3 = fmul i32 %buf0_R_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul22_i7_3"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:151 %mul23_i8_3 = fmul i32 %buf0_I_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul23_i8_3"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:153 %mul24_i7_3 = fmul i32 %buf0_I_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul24_i7_3"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:154 %mul25_i8_3 = fmul i32 %buf0_R_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul25_i8_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="238" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:27 %mul22_i7 = fmul i32 %buf0_R_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul22_i7"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:28 %mul23_i8 = fmul i32 %buf0_I_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul23_i8"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:30 %mul24_i7 = fmul i32 %buf0_I_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul24_i7"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:31 %mul25_i8 = fmul i32 %buf0_R_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul25_i8"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:68 %mul22_i7_1 = fmul i32 %buf0_R_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul22_i7_1"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:69 %mul23_i8_1 = fmul i32 %buf0_I_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul23_i8_1"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:71 %mul24_i7_1 = fmul i32 %buf0_I_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul24_i7_1"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:72 %mul25_i8_1 = fmul i32 %buf0_R_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul25_i8_1"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:109 %mul22_i7_2 = fmul i32 %buf0_R_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul22_i7_2"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:110 %mul23_i8_2 = fmul i32 %buf0_I_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul23_i8_2"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:112 %mul24_i7_2 = fmul i32 %buf0_I_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul24_i7_2"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:113 %mul25_i8_2 = fmul i32 %buf0_R_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul25_i8_2"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:150 %mul22_i7_3 = fmul i32 %buf0_R_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul22_i7_3"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:151 %mul23_i8_3 = fmul i32 %buf0_I_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul23_i8_3"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:153 %mul24_i7_3 = fmul i32 %buf0_I_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul24_i7_3"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:154 %mul25_i8_3 = fmul i32 %buf0_R_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul25_i8_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="254" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:27 %mul22_i7 = fmul i32 %buf0_R_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul22_i7"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:28 %mul23_i8 = fmul i32 %buf0_I_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul23_i8"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:30 %mul24_i7 = fmul i32 %buf0_I_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul24_i7"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:31 %mul25_i8 = fmul i32 %buf0_R_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul25_i8"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:68 %mul22_i7_1 = fmul i32 %buf0_R_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul22_i7_1"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:69 %mul23_i8_1 = fmul i32 %buf0_I_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul23_i8_1"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:71 %mul24_i7_1 = fmul i32 %buf0_I_1_load_1, i32 %W_real_load_4

]]></Node>
<StgValue><ssdm name="mul24_i7_1"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:72 %mul25_i8_1 = fmul i32 %buf0_R_1_load_1, i32 %W_imag_load_4

]]></Node>
<StgValue><ssdm name="mul25_i8_1"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:109 %mul22_i7_2 = fmul i32 %buf0_R_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul22_i7_2"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:110 %mul23_i8_2 = fmul i32 %buf0_I_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul23_i8_2"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:112 %mul24_i7_2 = fmul i32 %buf0_I_2_load_1, i32 %W_real_load_5

]]></Node>
<StgValue><ssdm name="mul24_i7_2"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:113 %mul25_i8_2 = fmul i32 %buf0_R_2_load_1, i32 %W_imag_load_5

]]></Node>
<StgValue><ssdm name="mul25_i8_2"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:150 %mul22_i7_3 = fmul i32 %buf0_R_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul22_i7_3"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:151 %mul23_i8_3 = fmul i32 %buf0_I_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul23_i8_3"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:153 %mul24_i7_3 = fmul i32 %buf0_I_3_load_1, i32 %W_real_load_6

]]></Node>
<StgValue><ssdm name="mul24_i7_3"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:154 %mul25_i8_3 = fmul i32 %buf0_R_3_load_1, i32 %W_imag_load_6

]]></Node>
<StgValue><ssdm name="mul25_i8_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="270" st_id="13" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:29 %t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8

]]></Node>
<StgValue><ssdm name="t_R_8"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:32 %t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8

]]></Node>
<StgValue><ssdm name="t_I_8"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:70 %t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1

]]></Node>
<StgValue><ssdm name="t_R_8_1"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:73 %t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1

]]></Node>
<StgValue><ssdm name="t_I_8_1"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:111 %t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2

]]></Node>
<StgValue><ssdm name="t_R_8_2"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:114 %t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2

]]></Node>
<StgValue><ssdm name="t_I_8_2"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:152 %t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3

]]></Node>
<StgValue><ssdm name="t_R_8_3"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:155 %t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3

]]></Node>
<StgValue><ssdm name="t_I_8_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="278" st_id="14" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:29 %t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8

]]></Node>
<StgValue><ssdm name="t_R_8"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:32 %t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8

]]></Node>
<StgValue><ssdm name="t_I_8"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:70 %t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1

]]></Node>
<StgValue><ssdm name="t_R_8_1"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:73 %t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1

]]></Node>
<StgValue><ssdm name="t_I_8_1"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:111 %t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2

]]></Node>
<StgValue><ssdm name="t_R_8_2"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:114 %t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2

]]></Node>
<StgValue><ssdm name="t_I_8_2"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:152 %t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3

]]></Node>
<StgValue><ssdm name="t_R_8_3"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:155 %t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3

]]></Node>
<StgValue><ssdm name="t_I_8_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="286" st_id="15" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:29 %t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8

]]></Node>
<StgValue><ssdm name="t_R_8"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:32 %t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8

]]></Node>
<StgValue><ssdm name="t_I_8"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:70 %t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1

]]></Node>
<StgValue><ssdm name="t_R_8_1"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:73 %t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1

]]></Node>
<StgValue><ssdm name="t_I_8_1"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:111 %t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2

]]></Node>
<StgValue><ssdm name="t_R_8_2"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:114 %t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2

]]></Node>
<StgValue><ssdm name="t_I_8_2"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:152 %t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3

]]></Node>
<StgValue><ssdm name="t_R_8_3"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:155 %t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3

]]></Node>
<StgValue><ssdm name="t_I_8_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="294" st_id="16" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:29 %t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8

]]></Node>
<StgValue><ssdm name="t_R_8"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:32 %t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8

]]></Node>
<StgValue><ssdm name="t_I_8"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:70 %t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1

]]></Node>
<StgValue><ssdm name="t_R_8_1"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:73 %t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1

]]></Node>
<StgValue><ssdm name="t_I_8_1"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:111 %t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2

]]></Node>
<StgValue><ssdm name="t_R_8_2"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:114 %t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2

]]></Node>
<StgValue><ssdm name="t_I_8_2"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:152 %t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3

]]></Node>
<StgValue><ssdm name="t_R_8_3"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:155 %t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3

]]></Node>
<StgValue><ssdm name="t_I_8_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="302" st_id="17" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:29 %t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8

]]></Node>
<StgValue><ssdm name="t_R_8"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:32 %t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8

]]></Node>
<StgValue><ssdm name="t_I_8"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:70 %t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1

]]></Node>
<StgValue><ssdm name="t_R_8_1"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:73 %t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1

]]></Node>
<StgValue><ssdm name="t_I_8_1"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:111 %t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2

]]></Node>
<StgValue><ssdm name="t_R_8_2"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:114 %t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2

]]></Node>
<StgValue><ssdm name="t_I_8_2"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:152 %t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3

]]></Node>
<StgValue><ssdm name="t_R_8_3"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:155 %t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3

]]></Node>
<StgValue><ssdm name="t_I_8_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="310" st_id="18" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:29 %t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8

]]></Node>
<StgValue><ssdm name="t_R_8"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:32 %t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8

]]></Node>
<StgValue><ssdm name="t_I_8"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:70 %t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1

]]></Node>
<StgValue><ssdm name="t_R_8_1"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:73 %t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1

]]></Node>
<StgValue><ssdm name="t_I_8_1"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:111 %t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2

]]></Node>
<StgValue><ssdm name="t_R_8_2"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:114 %t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2

]]></Node>
<StgValue><ssdm name="t_I_8_2"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:152 %t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3

]]></Node>
<StgValue><ssdm name="t_R_8_3"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:155 %t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3

]]></Node>
<StgValue><ssdm name="t_I_8_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="318" st_id="19" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:29 %t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8

]]></Node>
<StgValue><ssdm name="t_R_8"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:32 %t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8

]]></Node>
<StgValue><ssdm name="t_I_8"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:70 %t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1

]]></Node>
<StgValue><ssdm name="t_R_8_1"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:73 %t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1

]]></Node>
<StgValue><ssdm name="t_I_8_1"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:111 %t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2

]]></Node>
<StgValue><ssdm name="t_R_8_2"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:114 %t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2

]]></Node>
<StgValue><ssdm name="t_I_8_2"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:152 %t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3

]]></Node>
<StgValue><ssdm name="t_R_8_3"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:155 %t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3

]]></Node>
<StgValue><ssdm name="t_I_8_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="326" st_id="20" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:29 %t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8

]]></Node>
<StgValue><ssdm name="t_R_8"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:32 %t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8

]]></Node>
<StgValue><ssdm name="t_I_8"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:70 %t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1

]]></Node>
<StgValue><ssdm name="t_R_8_1"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:73 %t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1

]]></Node>
<StgValue><ssdm name="t_I_8_1"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:111 %t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2

]]></Node>
<StgValue><ssdm name="t_R_8_2"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:114 %t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2

]]></Node>
<StgValue><ssdm name="t_I_8_2"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:152 %t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3

]]></Node>
<StgValue><ssdm name="t_R_8_3"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:155 %t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3

]]></Node>
<StgValue><ssdm name="t_I_8_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="334" st_id="21" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:29 %t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8

]]></Node>
<StgValue><ssdm name="t_R_8"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:32 %t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8

]]></Node>
<StgValue><ssdm name="t_I_8"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:70 %t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1

]]></Node>
<StgValue><ssdm name="t_R_8_1"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:73 %t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1

]]></Node>
<StgValue><ssdm name="t_I_8_1"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:111 %t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2

]]></Node>
<StgValue><ssdm name="t_R_8_2"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:114 %t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2

]]></Node>
<StgValue><ssdm name="t_I_8_2"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:152 %t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3

]]></Node>
<StgValue><ssdm name="t_R_8_3"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:155 %t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3

]]></Node>
<StgValue><ssdm name="t_I_8_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="342" st_id="22" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:29 %t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8

]]></Node>
<StgValue><ssdm name="t_R_8"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:32 %t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8

]]></Node>
<StgValue><ssdm name="t_I_8"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:70 %t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1

]]></Node>
<StgValue><ssdm name="t_R_8_1"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:73 %t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1

]]></Node>
<StgValue><ssdm name="t_I_8_1"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:111 %t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2

]]></Node>
<StgValue><ssdm name="t_R_8_2"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:114 %t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2

]]></Node>
<StgValue><ssdm name="t_I_8_2"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:152 %t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3

]]></Node>
<StgValue><ssdm name="t_R_8_3"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:155 %t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3

]]></Node>
<StgValue><ssdm name="t_I_8_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="350" st_id="23" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:29 %t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8

]]></Node>
<StgValue><ssdm name="t_R_8"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:32 %t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8

]]></Node>
<StgValue><ssdm name="t_I_8"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:70 %t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1

]]></Node>
<StgValue><ssdm name="t_R_8_1"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:73 %t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1

]]></Node>
<StgValue><ssdm name="t_I_8_1"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:111 %t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2

]]></Node>
<StgValue><ssdm name="t_R_8_2"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:114 %t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2

]]></Node>
<StgValue><ssdm name="t_I_8_2"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:152 %t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3

]]></Node>
<StgValue><ssdm name="t_R_8_3"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:155 %t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3

]]></Node>
<StgValue><ssdm name="t_I_8_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="358" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:16 %zext_ln77 = zext i8 %lshr_ln77_s

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:17 %buf0_R_addr = getelementptr i32 %buf0_R, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buf0_R_addr"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:18 %buf0_R_load = load i8 %buf0_R_addr

]]></Node>
<StgValue><ssdm name="buf0_R_load"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:19 %buf0_I_addr = getelementptr i32 %buf0_I, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buf0_I_addr"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:20 %buf0_I_load = load i8 %buf0_I_addr

]]></Node>
<StgValue><ssdm name="buf0_I_load"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:29 %t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8

]]></Node>
<StgValue><ssdm name="t_R_8"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:32 %t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8

]]></Node>
<StgValue><ssdm name="t_I_8"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:57 %zext_ln77_2 = zext i8 %lshr_ln77_2

]]></Node>
<StgValue><ssdm name="zext_ln77_2"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:58 %buf0_R_1_addr = getelementptr i32 %buf0_R_1, i64 0, i64 %zext_ln77_2

]]></Node>
<StgValue><ssdm name="buf0_R_1_addr"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:59 %buf0_R_1_load = load i8 %buf0_R_1_addr

]]></Node>
<StgValue><ssdm name="buf0_R_1_load"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:60 %buf0_I_1_addr = getelementptr i32 %buf0_I_1, i64 0, i64 %zext_ln77_2

]]></Node>
<StgValue><ssdm name="buf0_I_1_addr"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:61 %buf0_I_1_load = load i8 %buf0_I_1_addr

]]></Node>
<StgValue><ssdm name="buf0_I_1_load"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:70 %t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1

]]></Node>
<StgValue><ssdm name="t_R_8_1"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:73 %t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1

]]></Node>
<StgValue><ssdm name="t_I_8_1"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:98 %zext_ln77_3 = zext i8 %lshr_ln77_3

]]></Node>
<StgValue><ssdm name="zext_ln77_3"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:99 %buf0_R_2_addr = getelementptr i32 %buf0_R_2, i64 0, i64 %zext_ln77_3

]]></Node>
<StgValue><ssdm name="buf0_R_2_addr"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:100 %buf0_R_2_load = load i8 %buf0_R_2_addr

]]></Node>
<StgValue><ssdm name="buf0_R_2_load"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:101 %buf0_I_2_addr = getelementptr i32 %buf0_I_2, i64 0, i64 %zext_ln77_3

]]></Node>
<StgValue><ssdm name="buf0_I_2_addr"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:102 %buf0_I_2_load = load i8 %buf0_I_2_addr

]]></Node>
<StgValue><ssdm name="buf0_I_2_load"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:111 %t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2

]]></Node>
<StgValue><ssdm name="t_R_8_2"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:114 %t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2

]]></Node>
<StgValue><ssdm name="t_I_8_2"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:139 %zext_ln77_4 = zext i8 %lshr_ln77_4

]]></Node>
<StgValue><ssdm name="zext_ln77_4"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:140 %buf0_R_3_addr = getelementptr i32 %buf0_R_3, i64 0, i64 %zext_ln77_4

]]></Node>
<StgValue><ssdm name="buf0_R_3_addr"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:141 %buf0_R_3_load = load i8 %buf0_R_3_addr

]]></Node>
<StgValue><ssdm name="buf0_R_3_load"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:142 %buf0_I_3_addr = getelementptr i32 %buf0_I_3, i64 0, i64 %zext_ln77_4

]]></Node>
<StgValue><ssdm name="buf0_I_3_addr"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:143 %buf0_I_3_load = load i8 %buf0_I_3_addr

]]></Node>
<StgValue><ssdm name="buf0_I_3_load"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:152 %t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3

]]></Node>
<StgValue><ssdm name="t_R_8_3"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:155 %t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3

]]></Node>
<StgValue><ssdm name="t_I_8_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="386" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:18 %buf0_R_load = load i8 %buf0_R_addr

]]></Node>
<StgValue><ssdm name="buf0_R_load"/></StgValue>
</operation>

<operation id="387" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:20 %buf0_I_load = load i8 %buf0_I_addr

]]></Node>
<StgValue><ssdm name="buf0_I_load"/></StgValue>
</operation>

<operation id="388" st_id="25" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:29 %t_R_8 = fsub i32 %mul22_i7, i32 %mul23_i8

]]></Node>
<StgValue><ssdm name="t_R_8"/></StgValue>
</operation>

<operation id="389" st_id="25" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:32 %t_I_8 = fadd i32 %mul24_i7, i32 %mul25_i8

]]></Node>
<StgValue><ssdm name="t_I_8"/></StgValue>
</operation>

<operation id="390" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:59 %buf0_R_1_load = load i8 %buf0_R_1_addr

]]></Node>
<StgValue><ssdm name="buf0_R_1_load"/></StgValue>
</operation>

<operation id="391" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:61 %buf0_I_1_load = load i8 %buf0_I_1_addr

]]></Node>
<StgValue><ssdm name="buf0_I_1_load"/></StgValue>
</operation>

<operation id="392" st_id="25" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:70 %t_R_8_1 = fsub i32 %mul22_i7_1, i32 %mul23_i8_1

]]></Node>
<StgValue><ssdm name="t_R_8_1"/></StgValue>
</operation>

<operation id="393" st_id="25" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:73 %t_I_8_1 = fadd i32 %mul24_i7_1, i32 %mul25_i8_1

]]></Node>
<StgValue><ssdm name="t_I_8_1"/></StgValue>
</operation>

<operation id="394" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:100 %buf0_R_2_load = load i8 %buf0_R_2_addr

]]></Node>
<StgValue><ssdm name="buf0_R_2_load"/></StgValue>
</operation>

<operation id="395" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:102 %buf0_I_2_load = load i8 %buf0_I_2_addr

]]></Node>
<StgValue><ssdm name="buf0_I_2_load"/></StgValue>
</operation>

<operation id="396" st_id="25" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:111 %t_R_8_2 = fsub i32 %mul22_i7_2, i32 %mul23_i8_2

]]></Node>
<StgValue><ssdm name="t_R_8_2"/></StgValue>
</operation>

<operation id="397" st_id="25" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:114 %t_I_8_2 = fadd i32 %mul24_i7_2, i32 %mul25_i8_2

]]></Node>
<StgValue><ssdm name="t_I_8_2"/></StgValue>
</operation>

<operation id="398" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:141 %buf0_R_3_load = load i8 %buf0_R_3_addr

]]></Node>
<StgValue><ssdm name="buf0_R_3_load"/></StgValue>
</operation>

<operation id="399" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i318.split.0:143 %buf0_I_3_load = load i8 %buf0_I_3_addr

]]></Node>
<StgValue><ssdm name="buf0_I_3_load"/></StgValue>
</operation>

<operation id="400" st_id="25" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:152 %t_R_8_3 = fsub i32 %mul22_i7_3, i32 %mul23_i8_3

]]></Node>
<StgValue><ssdm name="t_R_8_3"/></StgValue>
</operation>

<operation id="401" st_id="25" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:155 %t_I_8_3 = fadd i32 %mul24_i7_3, i32 %mul25_i8_3

]]></Node>
<StgValue><ssdm name="t_I_8_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="402" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:33 %sub27_i8 = fsub i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="sub27_i8"/></StgValue>
</operation>

<operation id="403" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:35 %sub30_i8 = fsub i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="sub30_i8"/></StgValue>
</operation>

<operation id="404" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:39 %add33_i8 = fadd i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="add33_i8"/></StgValue>
</operation>

<operation id="405" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:41 %add36_i8 = fadd i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="add36_i8"/></StgValue>
</operation>

<operation id="406" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:74 %sub27_i8_1 = fsub i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="sub27_i8_1"/></StgValue>
</operation>

<operation id="407" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:76 %sub30_i8_1 = fsub i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="sub30_i8_1"/></StgValue>
</operation>

<operation id="408" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:80 %add33_i8_1 = fadd i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="add33_i8_1"/></StgValue>
</operation>

<operation id="409" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:82 %add36_i8_1 = fadd i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="add36_i8_1"/></StgValue>
</operation>

<operation id="410" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:115 %sub27_i8_2 = fsub i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="sub27_i8_2"/></StgValue>
</operation>

<operation id="411" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:117 %sub30_i8_2 = fsub i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="sub30_i8_2"/></StgValue>
</operation>

<operation id="412" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:121 %add33_i8_2 = fadd i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="add33_i8_2"/></StgValue>
</operation>

<operation id="413" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:123 %add36_i8_2 = fadd i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="add36_i8_2"/></StgValue>
</operation>

<operation id="414" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:156 %sub27_i8_3 = fsub i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="sub27_i8_3"/></StgValue>
</operation>

<operation id="415" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:158 %sub30_i8_3 = fsub i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="sub30_i8_3"/></StgValue>
</operation>

<operation id="416" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:162 %add33_i8_3 = fadd i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="add33_i8_3"/></StgValue>
</operation>

<operation id="417" st_id="26" stage="13" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:164 %add36_i8_3 = fadd i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="add36_i8_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="418" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:33 %sub27_i8 = fsub i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="sub27_i8"/></StgValue>
</operation>

<operation id="419" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:35 %sub30_i8 = fsub i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="sub30_i8"/></StgValue>
</operation>

<operation id="420" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:39 %add33_i8 = fadd i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="add33_i8"/></StgValue>
</operation>

<operation id="421" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:41 %add36_i8 = fadd i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="add36_i8"/></StgValue>
</operation>

<operation id="422" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:74 %sub27_i8_1 = fsub i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="sub27_i8_1"/></StgValue>
</operation>

<operation id="423" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:76 %sub30_i8_1 = fsub i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="sub30_i8_1"/></StgValue>
</operation>

<operation id="424" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:80 %add33_i8_1 = fadd i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="add33_i8_1"/></StgValue>
</operation>

<operation id="425" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:82 %add36_i8_1 = fadd i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="add36_i8_1"/></StgValue>
</operation>

<operation id="426" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:115 %sub27_i8_2 = fsub i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="sub27_i8_2"/></StgValue>
</operation>

<operation id="427" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:117 %sub30_i8_2 = fsub i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="sub30_i8_2"/></StgValue>
</operation>

<operation id="428" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:121 %add33_i8_2 = fadd i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="add33_i8_2"/></StgValue>
</operation>

<operation id="429" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:123 %add36_i8_2 = fadd i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="add36_i8_2"/></StgValue>
</operation>

<operation id="430" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:156 %sub27_i8_3 = fsub i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="sub27_i8_3"/></StgValue>
</operation>

<operation id="431" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:158 %sub30_i8_3 = fsub i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="sub30_i8_3"/></StgValue>
</operation>

<operation id="432" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:162 %add33_i8_3 = fadd i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="add33_i8_3"/></StgValue>
</operation>

<operation id="433" st_id="27" stage="12" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:164 %add36_i8_3 = fadd i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="add36_i8_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="434" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:33 %sub27_i8 = fsub i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="sub27_i8"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:35 %sub30_i8 = fsub i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="sub30_i8"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:39 %add33_i8 = fadd i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="add33_i8"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:41 %add36_i8 = fadd i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="add36_i8"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:74 %sub27_i8_1 = fsub i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="sub27_i8_1"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:76 %sub30_i8_1 = fsub i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="sub30_i8_1"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:80 %add33_i8_1 = fadd i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="add33_i8_1"/></StgValue>
</operation>

<operation id="441" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:82 %add36_i8_1 = fadd i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="add36_i8_1"/></StgValue>
</operation>

<operation id="442" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:115 %sub27_i8_2 = fsub i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="sub27_i8_2"/></StgValue>
</operation>

<operation id="443" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:117 %sub30_i8_2 = fsub i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="sub30_i8_2"/></StgValue>
</operation>

<operation id="444" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:121 %add33_i8_2 = fadd i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="add33_i8_2"/></StgValue>
</operation>

<operation id="445" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:123 %add36_i8_2 = fadd i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="add36_i8_2"/></StgValue>
</operation>

<operation id="446" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:156 %sub27_i8_3 = fsub i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="sub27_i8_3"/></StgValue>
</operation>

<operation id="447" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:158 %sub30_i8_3 = fsub i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="sub30_i8_3"/></StgValue>
</operation>

<operation id="448" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:162 %add33_i8_3 = fadd i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="add33_i8_3"/></StgValue>
</operation>

<operation id="449" st_id="28" stage="11" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:164 %add36_i8_3 = fadd i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="add36_i8_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="450" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:33 %sub27_i8 = fsub i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="sub27_i8"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:35 %sub30_i8 = fsub i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="sub30_i8"/></StgValue>
</operation>

<operation id="452" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:39 %add33_i8 = fadd i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="add33_i8"/></StgValue>
</operation>

<operation id="453" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:41 %add36_i8 = fadd i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="add36_i8"/></StgValue>
</operation>

<operation id="454" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:74 %sub27_i8_1 = fsub i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="sub27_i8_1"/></StgValue>
</operation>

<operation id="455" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:76 %sub30_i8_1 = fsub i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="sub30_i8_1"/></StgValue>
</operation>

<operation id="456" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:80 %add33_i8_1 = fadd i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="add33_i8_1"/></StgValue>
</operation>

<operation id="457" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:82 %add36_i8_1 = fadd i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="add36_i8_1"/></StgValue>
</operation>

<operation id="458" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:115 %sub27_i8_2 = fsub i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="sub27_i8_2"/></StgValue>
</operation>

<operation id="459" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:117 %sub30_i8_2 = fsub i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="sub30_i8_2"/></StgValue>
</operation>

<operation id="460" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:121 %add33_i8_2 = fadd i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="add33_i8_2"/></StgValue>
</operation>

<operation id="461" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:123 %add36_i8_2 = fadd i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="add36_i8_2"/></StgValue>
</operation>

<operation id="462" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:156 %sub27_i8_3 = fsub i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="sub27_i8_3"/></StgValue>
</operation>

<operation id="463" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:158 %sub30_i8_3 = fsub i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="sub30_i8_3"/></StgValue>
</operation>

<operation id="464" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:162 %add33_i8_3 = fadd i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="add33_i8_3"/></StgValue>
</operation>

<operation id="465" st_id="29" stage="10" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:164 %add36_i8_3 = fadd i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="add36_i8_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="466" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:33 %sub27_i8 = fsub i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="sub27_i8"/></StgValue>
</operation>

<operation id="467" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:35 %sub30_i8 = fsub i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="sub30_i8"/></StgValue>
</operation>

<operation id="468" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:39 %add33_i8 = fadd i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="add33_i8"/></StgValue>
</operation>

<operation id="469" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:41 %add36_i8 = fadd i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="add36_i8"/></StgValue>
</operation>

<operation id="470" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:74 %sub27_i8_1 = fsub i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="sub27_i8_1"/></StgValue>
</operation>

<operation id="471" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:76 %sub30_i8_1 = fsub i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="sub30_i8_1"/></StgValue>
</operation>

<operation id="472" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:80 %add33_i8_1 = fadd i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="add33_i8_1"/></StgValue>
</operation>

<operation id="473" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:82 %add36_i8_1 = fadd i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="add36_i8_1"/></StgValue>
</operation>

<operation id="474" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:115 %sub27_i8_2 = fsub i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="sub27_i8_2"/></StgValue>
</operation>

<operation id="475" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:117 %sub30_i8_2 = fsub i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="sub30_i8_2"/></StgValue>
</operation>

<operation id="476" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:121 %add33_i8_2 = fadd i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="add33_i8_2"/></StgValue>
</operation>

<operation id="477" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:123 %add36_i8_2 = fadd i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="add36_i8_2"/></StgValue>
</operation>

<operation id="478" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:156 %sub27_i8_3 = fsub i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="sub27_i8_3"/></StgValue>
</operation>

<operation id="479" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:158 %sub30_i8_3 = fsub i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="sub30_i8_3"/></StgValue>
</operation>

<operation id="480" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:162 %add33_i8_3 = fadd i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="add33_i8_3"/></StgValue>
</operation>

<operation id="481" st_id="30" stage="9" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:164 %add36_i8_3 = fadd i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="add36_i8_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="482" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:33 %sub27_i8 = fsub i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="sub27_i8"/></StgValue>
</operation>

<operation id="483" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:35 %sub30_i8 = fsub i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="sub30_i8"/></StgValue>
</operation>

<operation id="484" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:39 %add33_i8 = fadd i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="add33_i8"/></StgValue>
</operation>

<operation id="485" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:41 %add36_i8 = fadd i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="add36_i8"/></StgValue>
</operation>

<operation id="486" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:74 %sub27_i8_1 = fsub i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="sub27_i8_1"/></StgValue>
</operation>

<operation id="487" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:76 %sub30_i8_1 = fsub i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="sub30_i8_1"/></StgValue>
</operation>

<operation id="488" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:80 %add33_i8_1 = fadd i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="add33_i8_1"/></StgValue>
</operation>

<operation id="489" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:82 %add36_i8_1 = fadd i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="add36_i8_1"/></StgValue>
</operation>

<operation id="490" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:115 %sub27_i8_2 = fsub i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="sub27_i8_2"/></StgValue>
</operation>

<operation id="491" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:117 %sub30_i8_2 = fsub i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="sub30_i8_2"/></StgValue>
</operation>

<operation id="492" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:121 %add33_i8_2 = fadd i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="add33_i8_2"/></StgValue>
</operation>

<operation id="493" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:123 %add36_i8_2 = fadd i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="add36_i8_2"/></StgValue>
</operation>

<operation id="494" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:156 %sub27_i8_3 = fsub i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="sub27_i8_3"/></StgValue>
</operation>

<operation id="495" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:158 %sub30_i8_3 = fsub i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="sub30_i8_3"/></StgValue>
</operation>

<operation id="496" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:162 %add33_i8_3 = fadd i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="add33_i8_3"/></StgValue>
</operation>

<operation id="497" st_id="31" stage="8" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:164 %add36_i8_3 = fadd i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="add36_i8_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="498" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:33 %sub27_i8 = fsub i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="sub27_i8"/></StgValue>
</operation>

<operation id="499" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:35 %sub30_i8 = fsub i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="sub30_i8"/></StgValue>
</operation>

<operation id="500" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:39 %add33_i8 = fadd i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="add33_i8"/></StgValue>
</operation>

<operation id="501" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:41 %add36_i8 = fadd i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="add36_i8"/></StgValue>
</operation>

<operation id="502" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:74 %sub27_i8_1 = fsub i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="sub27_i8_1"/></StgValue>
</operation>

<operation id="503" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:76 %sub30_i8_1 = fsub i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="sub30_i8_1"/></StgValue>
</operation>

<operation id="504" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:80 %add33_i8_1 = fadd i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="add33_i8_1"/></StgValue>
</operation>

<operation id="505" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:82 %add36_i8_1 = fadd i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="add36_i8_1"/></StgValue>
</operation>

<operation id="506" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:115 %sub27_i8_2 = fsub i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="sub27_i8_2"/></StgValue>
</operation>

<operation id="507" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:117 %sub30_i8_2 = fsub i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="sub30_i8_2"/></StgValue>
</operation>

<operation id="508" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:121 %add33_i8_2 = fadd i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="add33_i8_2"/></StgValue>
</operation>

<operation id="509" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:123 %add36_i8_2 = fadd i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="add36_i8_2"/></StgValue>
</operation>

<operation id="510" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:156 %sub27_i8_3 = fsub i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="sub27_i8_3"/></StgValue>
</operation>

<operation id="511" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:158 %sub30_i8_3 = fsub i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="sub30_i8_3"/></StgValue>
</operation>

<operation id="512" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:162 %add33_i8_3 = fadd i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="add33_i8_3"/></StgValue>
</operation>

<operation id="513" st_id="32" stage="7" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:164 %add36_i8_3 = fadd i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="add36_i8_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="514" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:33 %sub27_i8 = fsub i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="sub27_i8"/></StgValue>
</operation>

<operation id="515" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:35 %sub30_i8 = fsub i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="sub30_i8"/></StgValue>
</operation>

<operation id="516" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:39 %add33_i8 = fadd i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="add33_i8"/></StgValue>
</operation>

<operation id="517" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:41 %add36_i8 = fadd i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="add36_i8"/></StgValue>
</operation>

<operation id="518" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:74 %sub27_i8_1 = fsub i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="sub27_i8_1"/></StgValue>
</operation>

<operation id="519" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:76 %sub30_i8_1 = fsub i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="sub30_i8_1"/></StgValue>
</operation>

<operation id="520" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:80 %add33_i8_1 = fadd i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="add33_i8_1"/></StgValue>
</operation>

<operation id="521" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:82 %add36_i8_1 = fadd i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="add36_i8_1"/></StgValue>
</operation>

<operation id="522" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:115 %sub27_i8_2 = fsub i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="sub27_i8_2"/></StgValue>
</operation>

<operation id="523" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:117 %sub30_i8_2 = fsub i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="sub30_i8_2"/></StgValue>
</operation>

<operation id="524" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:121 %add33_i8_2 = fadd i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="add33_i8_2"/></StgValue>
</operation>

<operation id="525" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:123 %add36_i8_2 = fadd i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="add36_i8_2"/></StgValue>
</operation>

<operation id="526" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:156 %sub27_i8_3 = fsub i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="sub27_i8_3"/></StgValue>
</operation>

<operation id="527" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:158 %sub30_i8_3 = fsub i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="sub30_i8_3"/></StgValue>
</operation>

<operation id="528" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:162 %add33_i8_3 = fadd i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="add33_i8_3"/></StgValue>
</operation>

<operation id="529" st_id="33" stage="6" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:164 %add36_i8_3 = fadd i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="add36_i8_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="530" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:33 %sub27_i8 = fsub i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="sub27_i8"/></StgValue>
</operation>

<operation id="531" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:35 %sub30_i8 = fsub i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="sub30_i8"/></StgValue>
</operation>

<operation id="532" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:39 %add33_i8 = fadd i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="add33_i8"/></StgValue>
</operation>

<operation id="533" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:41 %add36_i8 = fadd i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="add36_i8"/></StgValue>
</operation>

<operation id="534" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:74 %sub27_i8_1 = fsub i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="sub27_i8_1"/></StgValue>
</operation>

<operation id="535" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:76 %sub30_i8_1 = fsub i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="sub30_i8_1"/></StgValue>
</operation>

<operation id="536" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:80 %add33_i8_1 = fadd i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="add33_i8_1"/></StgValue>
</operation>

<operation id="537" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:82 %add36_i8_1 = fadd i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="add36_i8_1"/></StgValue>
</operation>

<operation id="538" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:115 %sub27_i8_2 = fsub i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="sub27_i8_2"/></StgValue>
</operation>

<operation id="539" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:117 %sub30_i8_2 = fsub i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="sub30_i8_2"/></StgValue>
</operation>

<operation id="540" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:121 %add33_i8_2 = fadd i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="add33_i8_2"/></StgValue>
</operation>

<operation id="541" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:123 %add36_i8_2 = fadd i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="add36_i8_2"/></StgValue>
</operation>

<operation id="542" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:156 %sub27_i8_3 = fsub i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="sub27_i8_3"/></StgValue>
</operation>

<operation id="543" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:158 %sub30_i8_3 = fsub i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="sub30_i8_3"/></StgValue>
</operation>

<operation id="544" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:162 %add33_i8_3 = fadd i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="add33_i8_3"/></StgValue>
</operation>

<operation id="545" st_id="34" stage="5" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:164 %add36_i8_3 = fadd i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="add36_i8_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="546" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:33 %sub27_i8 = fsub i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="sub27_i8"/></StgValue>
</operation>

<operation id="547" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:35 %sub30_i8 = fsub i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="sub30_i8"/></StgValue>
</operation>

<operation id="548" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:39 %add33_i8 = fadd i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="add33_i8"/></StgValue>
</operation>

<operation id="549" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:41 %add36_i8 = fadd i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="add36_i8"/></StgValue>
</operation>

<operation id="550" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:74 %sub27_i8_1 = fsub i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="sub27_i8_1"/></StgValue>
</operation>

<operation id="551" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:76 %sub30_i8_1 = fsub i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="sub30_i8_1"/></StgValue>
</operation>

<operation id="552" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:80 %add33_i8_1 = fadd i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="add33_i8_1"/></StgValue>
</operation>

<operation id="553" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:82 %add36_i8_1 = fadd i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="add36_i8_1"/></StgValue>
</operation>

<operation id="554" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:115 %sub27_i8_2 = fsub i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="sub27_i8_2"/></StgValue>
</operation>

<operation id="555" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:117 %sub30_i8_2 = fsub i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="sub30_i8_2"/></StgValue>
</operation>

<operation id="556" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:121 %add33_i8_2 = fadd i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="add33_i8_2"/></StgValue>
</operation>

<operation id="557" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:123 %add36_i8_2 = fadd i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="add36_i8_2"/></StgValue>
</operation>

<operation id="558" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:156 %sub27_i8_3 = fsub i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="sub27_i8_3"/></StgValue>
</operation>

<operation id="559" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:158 %sub30_i8_3 = fsub i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="sub30_i8_3"/></StgValue>
</operation>

<operation id="560" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:162 %add33_i8_3 = fadd i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="add33_i8_3"/></StgValue>
</operation>

<operation id="561" st_id="35" stage="4" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:164 %add36_i8_3 = fadd i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="add36_i8_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="562" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:33 %sub27_i8 = fsub i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="sub27_i8"/></StgValue>
</operation>

<operation id="563" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:35 %sub30_i8 = fsub i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="sub30_i8"/></StgValue>
</operation>

<operation id="564" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:39 %add33_i8 = fadd i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="add33_i8"/></StgValue>
</operation>

<operation id="565" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:41 %add36_i8 = fadd i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="add36_i8"/></StgValue>
</operation>

<operation id="566" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:74 %sub27_i8_1 = fsub i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="sub27_i8_1"/></StgValue>
</operation>

<operation id="567" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:76 %sub30_i8_1 = fsub i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="sub30_i8_1"/></StgValue>
</operation>

<operation id="568" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:80 %add33_i8_1 = fadd i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="add33_i8_1"/></StgValue>
</operation>

<operation id="569" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:82 %add36_i8_1 = fadd i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="add36_i8_1"/></StgValue>
</operation>

<operation id="570" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:115 %sub27_i8_2 = fsub i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="sub27_i8_2"/></StgValue>
</operation>

<operation id="571" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:117 %sub30_i8_2 = fsub i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="sub30_i8_2"/></StgValue>
</operation>

<operation id="572" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:121 %add33_i8_2 = fadd i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="add33_i8_2"/></StgValue>
</operation>

<operation id="573" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:123 %add36_i8_2 = fadd i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="add36_i8_2"/></StgValue>
</operation>

<operation id="574" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:156 %sub27_i8_3 = fsub i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="sub27_i8_3"/></StgValue>
</operation>

<operation id="575" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:158 %sub30_i8_3 = fsub i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="sub30_i8_3"/></StgValue>
</operation>

<operation id="576" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:162 %add33_i8_3 = fadd i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="add33_i8_3"/></StgValue>
</operation>

<operation id="577" st_id="36" stage="3" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:164 %add36_i8_3 = fadd i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="add36_i8_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="578" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:33 %sub27_i8 = fsub i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="sub27_i8"/></StgValue>
</operation>

<operation id="579" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:35 %sub30_i8 = fsub i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="sub30_i8"/></StgValue>
</operation>

<operation id="580" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:39 %add33_i8 = fadd i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="add33_i8"/></StgValue>
</operation>

<operation id="581" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:41 %add36_i8 = fadd i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="add36_i8"/></StgValue>
</operation>

<operation id="582" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:74 %sub27_i8_1 = fsub i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="sub27_i8_1"/></StgValue>
</operation>

<operation id="583" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:76 %sub30_i8_1 = fsub i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="sub30_i8_1"/></StgValue>
</operation>

<operation id="584" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:80 %add33_i8_1 = fadd i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="add33_i8_1"/></StgValue>
</operation>

<operation id="585" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:82 %add36_i8_1 = fadd i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="add36_i8_1"/></StgValue>
</operation>

<operation id="586" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:115 %sub27_i8_2 = fsub i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="sub27_i8_2"/></StgValue>
</operation>

<operation id="587" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:117 %sub30_i8_2 = fsub i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="sub30_i8_2"/></StgValue>
</operation>

<operation id="588" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:121 %add33_i8_2 = fadd i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="add33_i8_2"/></StgValue>
</operation>

<operation id="589" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:123 %add36_i8_2 = fadd i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="add36_i8_2"/></StgValue>
</operation>

<operation id="590" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:156 %sub27_i8_3 = fsub i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="sub27_i8_3"/></StgValue>
</operation>

<operation id="591" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:158 %sub30_i8_3 = fsub i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="sub30_i8_3"/></StgValue>
</operation>

<operation id="592" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:162 %add33_i8_3 = fadd i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="add33_i8_3"/></StgValue>
</operation>

<operation id="593" st_id="37" stage="2" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:164 %add36_i8_3 = fadd i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="add36_i8_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="594" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:33 %sub27_i8 = fsub i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="sub27_i8"/></StgValue>
</operation>

<operation id="595" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:35 %sub30_i8 = fsub i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="sub30_i8"/></StgValue>
</operation>

<operation id="596" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:39 %add33_i8 = fadd i32 %buf0_R_load, i32 %t_R_8

]]></Node>
<StgValue><ssdm name="add33_i8"/></StgValue>
</operation>

<operation id="597" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:41 %add36_i8 = fadd i32 %buf0_I_load, i32 %t_I_8

]]></Node>
<StgValue><ssdm name="add36_i8"/></StgValue>
</operation>

<operation id="598" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:74 %sub27_i8_1 = fsub i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="sub27_i8_1"/></StgValue>
</operation>

<operation id="599" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:76 %sub30_i8_1 = fsub i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="sub30_i8_1"/></StgValue>
</operation>

<operation id="600" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:80 %add33_i8_1 = fadd i32 %buf0_R_1_load, i32 %t_R_8_1

]]></Node>
<StgValue><ssdm name="add33_i8_1"/></StgValue>
</operation>

<operation id="601" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:82 %add36_i8_1 = fadd i32 %buf0_I_1_load, i32 %t_I_8_1

]]></Node>
<StgValue><ssdm name="add36_i8_1"/></StgValue>
</operation>

<operation id="602" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:115 %sub27_i8_2 = fsub i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="sub27_i8_2"/></StgValue>
</operation>

<operation id="603" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:117 %sub30_i8_2 = fsub i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="sub30_i8_2"/></StgValue>
</operation>

<operation id="604" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:121 %add33_i8_2 = fadd i32 %buf0_R_2_load, i32 %t_R_8_2

]]></Node>
<StgValue><ssdm name="add33_i8_2"/></StgValue>
</operation>

<operation id="605" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:123 %add36_i8_2 = fadd i32 %buf0_I_2_load, i32 %t_I_8_2

]]></Node>
<StgValue><ssdm name="add36_i8_2"/></StgValue>
</operation>

<operation id="606" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:156 %sub27_i8_3 = fsub i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="sub27_i8_3"/></StgValue>
</operation>

<operation id="607" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:158 %sub30_i8_3 = fsub i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="sub30_i8_3"/></StgValue>
</operation>

<operation id="608" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:162 %add33_i8_3 = fadd i32 %buf0_R_3_load, i32 %t_R_8_3

]]></Node>
<StgValue><ssdm name="add33_i8_3"/></StgValue>
</operation>

<operation id="609" st_id="38" stage="1" lat="13">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i318.split.0:164 %add36_i8_3 = fadd i32 %buf0_I_3_load, i32 %t_I_8_3

]]></Node>
<StgValue><ssdm name="add36_i8_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="610" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:34 %buf1_R_addr = getelementptr i32 %buf1_R, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="buf1_R_addr"/></StgValue>
</operation>

<operation id="611" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i318.split.0:36 %store_ln85 = store i32 %sub27_i8, i8 %buf1_R_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="612" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:37 %buf1_I_addr = getelementptr i32 %buf1_I, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="buf1_I_addr"/></StgValue>
</operation>

<operation id="613" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i318.split.0:38 %store_ln86 = store i32 %sub30_i8, i8 %buf1_I_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="614" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:75 %buf1_R_1_addr = getelementptr i32 %buf1_R_1, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="buf1_R_1_addr"/></StgValue>
</operation>

<operation id="615" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i318.split.0:77 %store_ln85 = store i32 %sub27_i8_1, i8 %buf1_R_1_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="616" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:78 %buf1_I_1_addr = getelementptr i32 %buf1_I_1, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="buf1_I_1_addr"/></StgValue>
</operation>

<operation id="617" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i318.split.0:79 %store_ln86 = store i32 %sub30_i8_1, i8 %buf1_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="618" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:116 %buf1_R_2_addr = getelementptr i32 %buf1_R_2, i64 0, i64 %zext_ln79_3

]]></Node>
<StgValue><ssdm name="buf1_R_2_addr"/></StgValue>
</operation>

<operation id="619" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i318.split.0:118 %store_ln85 = store i32 %sub27_i8_2, i8 %buf1_R_2_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="620" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:119 %buf1_I_2_addr = getelementptr i32 %buf1_I_2, i64 0, i64 %zext_ln79_3

]]></Node>
<StgValue><ssdm name="buf1_I_2_addr"/></StgValue>
</operation>

<operation id="621" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i318.split.0:120 %store_ln86 = store i32 %sub30_i8_2, i8 %buf1_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="622" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:157 %buf1_R_3_addr = getelementptr i32 %buf1_R_3, i64 0, i64 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="buf1_R_3_addr"/></StgValue>
</operation>

<operation id="623" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i318.split.0:159 %store_ln85 = store i32 %sub27_i8_3, i8 %buf1_R_3_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="624" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:160 %buf1_I_3_addr = getelementptr i32 %buf1_I_3, i64 0, i64 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="buf1_I_3_addr"/></StgValue>
</operation>

<operation id="625" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i318.split.0:161 %store_ln86 = store i32 %sub30_i8_3, i8 %buf1_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="645" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0">
<![CDATA[
_Z9fft_stageILi9EEvPfS0_S0_S0_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="626" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i318.split.0:2 %specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln70"/></StgValue>
</operation>

<operation id="627" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i318.split.0:3 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="628" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:40 %buf1_R_addr_2 = getelementptr i32 %buf1_R, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buf1_R_addr_2"/></StgValue>
</operation>

<operation id="629" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i318.split.0:42 %store_ln87 = store i32 %add33_i8, i8 %buf1_R_addr_2

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="630" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:43 %buf1_I_addr_2 = getelementptr i32 %buf1_I, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buf1_I_addr_2"/></StgValue>
</operation>

<operation id="631" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i318.split.0:44 %store_ln88 = store i32 %add36_i8, i8 %buf1_I_addr_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="632" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:81 %buf1_R_1_addr_2 = getelementptr i32 %buf1_R_1, i64 0, i64 %zext_ln77_2

]]></Node>
<StgValue><ssdm name="buf1_R_1_addr_2"/></StgValue>
</operation>

<operation id="633" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i318.split.0:83 %store_ln87 = store i32 %add33_i8_1, i8 %buf1_R_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="634" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:84 %buf1_I_1_addr_2 = getelementptr i32 %buf1_I_1, i64 0, i64 %zext_ln77_2

]]></Node>
<StgValue><ssdm name="buf1_I_1_addr_2"/></StgValue>
</operation>

<operation id="635" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i318.split.0:85 %store_ln88 = store i32 %add36_i8_1, i8 %buf1_I_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="636" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:122 %buf1_R_2_addr_2 = getelementptr i32 %buf1_R_2, i64 0, i64 %zext_ln77_3

]]></Node>
<StgValue><ssdm name="buf1_R_2_addr_2"/></StgValue>
</operation>

<operation id="637" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i318.split.0:124 %store_ln87 = store i32 %add33_i8_2, i8 %buf1_R_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="638" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:125 %buf1_I_2_addr_2 = getelementptr i32 %buf1_I_2, i64 0, i64 %zext_ln77_3

]]></Node>
<StgValue><ssdm name="buf1_I_2_addr_2"/></StgValue>
</operation>

<operation id="639" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i318.split.0:126 %store_ln88 = store i32 %add36_i8_2, i8 %buf1_I_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="640" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:163 %buf1_R_3_addr_2 = getelementptr i32 %buf1_R_3, i64 0, i64 %zext_ln77_4

]]></Node>
<StgValue><ssdm name="buf1_R_3_addr_2"/></StgValue>
</operation>

<operation id="641" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i318.split.0:165 %store_ln87 = store i32 %add33_i8_3, i8 %buf1_R_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="642" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i318.split.0:166 %buf1_I_3_addr_2 = getelementptr i32 %buf1_I_3, i64 0, i64 %zext_ln77_4

]]></Node>
<StgValue><ssdm name="buf1_I_3_addr_2"/></StgValue>
</operation>

<operation id="643" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i318.split.0:167 %store_ln88 = store i32 %add36_i8_3, i8 %buf1_I_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="644" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i318.split.0:170 %br_ln68 = br void %for.inc.i318.0

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
