

================================================================
== Vivado HLS Report for 'bit_reverse'
================================================================
* Date:           Tue Dec  5 19:32:13 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        fft_test.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   278529|   294913| 2.785 ms | 2.949 ms |  278529|  294913|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   278528|   294912|  17 ~ 18 |          -|          -|  16384|    no    |
        | + Loop 1.1  |       14|       14|         1|          -|          -|     14|    no    |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 4 5 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [fft.cpp:1844]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%input_assign = phi i15 [ 0, %0 ], [ %i_6, %._crit_edge ]"   --->   Operation 7 'phi' 'input_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln1830 = trunc i15 %input_assign to i14" [fft.cpp:1830->fft.cpp:1845]   --->   Operation 8 'trunc' 'trunc_ln1830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln1830 = zext i15 %input_assign to i32" [fft.cpp:1830->fft.cpp:1845]   --->   Operation 9 'zext' 'zext_ln1830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (2.31ns)   --->   "%icmp_ln1844 = icmp eq i15 %input_assign, -16384" [fft.cpp:1844]   --->   Operation 10 'icmp' 'icmp_ln1844' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 11 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.94ns)   --->   "%i_6 = add i15 1, %input_assign" [fft.cpp:1844]   --->   Operation 12 'add' 'i_6' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1844, label %4, label %.preheader.preheader" [fft.cpp:1844]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader" [fft.cpp:1832->fft.cpp:1845]   --->   Operation 14 'br' <Predicate = (!icmp_ln1844)> <Delay = 1.76>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [fft.cpp:1858]   --->   Operation 15 'ret' <Predicate = (icmp_ln1844)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%reversed = phi i32 [ %rev, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 16 'phi' 'reversed' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 17 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_i = phi i14 [ %zext_ln1834, %2 ], [ %trunc_ln1830, %.preheader.preheader ]" [fft.cpp:1834->fft.cpp:1845]   --->   Operation 18 'phi' 'p_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln1832 = icmp eq i4 %i_0_i, -2" [fft.cpp:1832->fft.cpp:1845]   --->   Operation 19 'icmp' 'icmp_ln1832' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.73ns)   --->   "%i = add i4 %i_0_i, 1" [fft.cpp:1832->fft.cpp:1845]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1832, label %reverse_bits.exit, label %2" [fft.cpp:1832->fft.cpp:1845]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1833 = trunc i32 %reversed to i31" [fft.cpp:1833->fft.cpp:1845]   --->   Operation 23 'trunc' 'trunc_ln1833' <Predicate = (!icmp_ln1832)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln1832 = trunc i14 %p_0_i to i1" [fft.cpp:1832->fft.cpp:1845]   --->   Operation 24 'trunc' 'trunc_ln1832' <Predicate = (!icmp_ln1832)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%rev = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %trunc_ln1833, i1 %trunc_ln1832)" [fft.cpp:1833->fft.cpp:1845]   --->   Operation 25 'bitconcatenate' 'rev' <Predicate = (!icmp_ln1832)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%input_assign_1 = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %p_0_i, i32 1, i32 13)" [fft.cpp:1834->fft.cpp:1845]   --->   Operation 26 'partselect' 'input_assign_1' <Predicate = (!icmp_ln1832)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1834 = zext i13 %input_assign_1 to i14" [fft.cpp:1834->fft.cpp:1845]   --->   Operation 27 'zext' 'zext_ln1834' <Predicate = (!icmp_ln1832)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.preheader" [fft.cpp:1832->fft.cpp:1845]   --->   Operation 28 'br' <Predicate = (!icmp_ln1832)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.47ns)   --->   "%icmp_ln1846 = icmp ult i32 %zext_ln1830, %reversed" [fft.cpp:1846]   --->   Operation 29 'icmp' 'icmp_ln1846' <Predicate = (icmp_ln1832)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1846, label %3, label %._crit_edge" [fft.cpp:1846]   --->   Operation 30 'br' <Predicate = (icmp_ln1832)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1849 = zext i32 %reversed to i64" [fft.cpp:1849]   --->   Operation 31 'zext' 'zext_ln1849' <Predicate = (icmp_ln1832 & icmp_ln1846)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%X_R_addr_2 = getelementptr [16384 x float]* %X_R, i64 0, i64 %zext_ln1849" [fft.cpp:1849]   --->   Operation 32 'getelementptr' 'X_R_addr_2' <Predicate = (icmp_ln1832 & icmp_ln1846)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr_2, align 4" [fft.cpp:1849]   --->   Operation 33 'load' 'X_R_load' <Predicate = (icmp_ln1832 & icmp_ln1846)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%X_I_addr_2 = getelementptr [16384 x float]* %X_I, i64 0, i64 %zext_ln1849" [fft.cpp:1854]   --->   Operation 34 'getelementptr' 'X_I_addr_2' <Predicate = (icmp_ln1832 & icmp_ln1846)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr_2, align 4" [fft.cpp:1854]   --->   Operation 35 'load' 'X_I_load' <Predicate = (icmp_ln1832 & icmp_ln1846)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1848 = zext i15 %input_assign to i64" [fft.cpp:1848]   --->   Operation 36 'zext' 'zext_ln1848' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr [16384 x float]* %X_R, i64 0, i64 %zext_ln1848" [fft.cpp:1848]   --->   Operation 37 'getelementptr' 'X_R_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%temp = load float* %X_R_addr, align 4" [fft.cpp:1848]   --->   Operation 38 'load' 'temp' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr_2, align 4" [fft.cpp:1849]   --->   Operation 39 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 40 [1/1] (3.25ns)   --->   "store float %X_R_load, float* %X_R_addr, align 4" [fft.cpp:1849]   --->   Operation 40 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr [16384 x float]* %X_I, i64 0, i64 %zext_ln1848" [fft.cpp:1853]   --->   Operation 41 'getelementptr' 'X_I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (3.25ns)   --->   "%temp_1 = load float* %X_I_addr, align 4" [fft.cpp:1853]   --->   Operation 42 'load' 'temp_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 43 [1/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr_2, align 4" [fft.cpp:1854]   --->   Operation 43 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 44 [1/1] (3.25ns)   --->   "store float %X_I_load, float* %X_I_addr, align 4" [fft.cpp:1854]   --->   Operation 44 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 45 [1/2] (3.25ns)   --->   "%temp = load float* %X_R_addr, align 4" [fft.cpp:1848]   --->   Operation 45 'load' 'temp' <Predicate = (icmp_ln1846)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 46 [1/1] (3.25ns)   --->   "store float %temp, float* %X_R_addr_2, align 4" [fft.cpp:1850]   --->   Operation 46 'store' <Predicate = (icmp_ln1846)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 47 [1/2] (3.25ns)   --->   "%temp_1 = load float* %X_I_addr, align 4" [fft.cpp:1853]   --->   Operation 47 'load' 'temp_1' <Predicate = (icmp_ln1846)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 48 [1/1] (3.25ns)   --->   "store float %temp_1, float* %X_I_addr_2, align 4" [fft.cpp:1855]   --->   Operation 48 'store' <Predicate = (icmp_ln1846)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fft.cpp:1856]   --->   Operation 49 'br' <Predicate = (icmp_ln1846)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br label %1" [fft.cpp:1844]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fft.cpp:1844) [5]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fft.cpp:1844) [5]  (0 ns)
	'icmp' operation ('icmp_ln1844', fft.cpp:1844) [8]  (2.32 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('rev') with incoming values : ('rev', fft.cpp:1833->fft.cpp:1845) [15]  (0 ns)
	'getelementptr' operation ('X_R_addr_2', fft.cpp:1849) [37]  (0 ns)
	'load' operation ('X_R_load', fft.cpp:1849) on array 'X_R' [38]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('X_R_load', fft.cpp:1849) on array 'X_R' [38]  (3.25 ns)
	'store' operation ('store_ln1849', fft.cpp:1849) of variable 'X_R_load', fft.cpp:1849 on array 'X_R' [39]  (3.25 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('temp', fft.cpp:1848) on array 'X_R' [35]  (3.25 ns)
	'store' operation ('store_ln1850', fft.cpp:1850) of variable 'temp', fft.cpp:1848 on array 'X_R' [40]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
