// Seed: 2530965258
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input uwire id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    input tri1 id_6,
    output tri id_7,
    input tri0 id_8,
    output wor id_9,
    input tri0 id_10,
    input wand id_11,
    input supply0 id_12,
    input wor id_13,
    input tri1 id_14,
    output uwire id_15,
    output wor id_16,
    output tri0 id_17
    , id_19
);
  supply0 id_20 = 1;
  wire id_21, id_22, id_23;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    output wand id_3,
    input tri1 id_4,
    input wand id_5,
    output uwire id_6,
    input supply0 id_7,
    output tri0 id_8,
    input wand id_9,
    input wire id_10,
    output tri0 id_11,
    input wor id_12,
    output tri1 id_13,
    output tri0 id_14,
    input tri1 id_15,
    input supply1 id_16,
    output tri1 id_17,
    output logic id_18,
    input wire id_19,
    input tri1 id_20
);
  wire id_22;
  wire id_23;
  supply1 id_24;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_15,
      id_5,
      id_16,
      id_16,
      id_20,
      id_14,
      id_1,
      id_6,
      id_20,
      id_9,
      id_15,
      id_19,
      id_1,
      id_14,
      id_14,
      id_2
  );
  assign id_11 = 1;
  id_25 :
  assert property (@(id_24) 1'd0) id_18 <= 1;
endmodule
