AArch64 example058
"PodWWPL RfeLP DMB.LDdRR Fre"
Cycle=Fre PodWWPL RfeLP DMB.LDdRR
Relax=
Safe=Rfe Fre DMB.LDdRR PodWWPL
Generator=diy7 (version 7.56+02~dev)
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=PodWWPL RfeLP DMB.LDdRR Fre
{
0:X1=x; 0:X3=y;
1:X0=y; 1:X2=x;
}
 P0           | P1          ;
 MOV W0,#1    | LDR W1,[X0] ;
 STR W0,[X1]  | DMB LD      ;
 MOV W2,#1    | LDR W3,[X2] ;
 STLR W2,[X3] |             ;
exists (1:X1=1 /\ 1:X3=0)
