0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/AESL_axi_s_output_r.v,1680532584,systemVerilog,,,,AESL_axi_s_output_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/AESL_deadlock_idx0_monitor.v,1680532584,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1680532584,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/AESL_fifo.v,1680532584,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/csv_file_dump.svh,1680532584,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dataflow_monitor.sv,1680532584,systemVerilog,C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/nodf_module_interface.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/upc_loop_interface.svh,,C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dump_file_agent.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/csv_file_dump.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/sample_agent.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/loop_sample_agent.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/sample_manager.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/nodf_module_interface.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/nodf_module_monitor.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/upc_loop_interface.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dump_file_agent.svh,1680532584,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut.autotb.v,1680532584,systemVerilog,,,C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/fifo_para.vh,apatb_dut_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut.v,1680532214,systemVerilog,,,,dut,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_0_RAM_1P_BRAM_1R1W.v,1680532214,systemVerilog,,,,dut_bram1_0_RAM_1P_BRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_1_RAM_1P_BRAM_1R1W.v,1680532214,systemVerilog,,,,dut_bram1_1_RAM_1P_BRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_2_RAM_1P_BRAM_1R1W.v,1680532214,systemVerilog,,,,dut_bram1_2_RAM_1P_BRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_3_RAM_1P_BRAM_1R1W.v,1680532214,systemVerilog,,,,dut_bram1_3_RAM_1P_BRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_4_RAM_1P_BRAM_1R1W.v,1680532214,systemVerilog,,,,dut_bram1_4_RAM_1P_BRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_5_RAM_1P_BRAM_1R1W.v,1680532214,systemVerilog,,,,dut_bram1_5_RAM_1P_BRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_6_RAM_1P_BRAM_1R1W.v,1680532214,systemVerilog,,,,dut_bram1_6_RAM_1P_BRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_bram1_7_RAM_1P_BRAM_1R1W.v,1680532214,systemVerilog,,,,dut_bram1_7_RAM_1P_BRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_flow_control_loop_pipe.v,1680532215,systemVerilog,,,,dut_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_mux_83_6_1_1.v,1680532215,systemVerilog,,,,dut_mux_83_6_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/dut_regslice_both.v,1680532215,systemVerilog,,,,dut_regslice_both;dut_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/fifo_para.vh,1680532584,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/loop_sample_agent.svh,1680532584,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/nodf_module_interface.svh,1680532584,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/nodf_module_monitor.svh,1680532584,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/sample_agent.svh,1680532584,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/sample_manager.svh,1680532584,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/upc_loop_interface.svh,1680532584,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_20/solution2/sim/verilog/upc_loop_monitor.svh,1680532584,verilog,,,,,,,,,,,,
