{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554320953009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554320953078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 15:49:12 2019 " "Processing started: Wed Apr 03 15:49:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554320953078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554320953078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off newtiles -c newtiles " "Command: quartus_map --read_settings_files=on --write_settings_files=off newtiles -c newtiles" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554320953078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554320959770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554320959770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_6/files/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_6/files/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "Lab_6/files/vga_adapter/vga_pll.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/Lab_6/files/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554320982526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554320982526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_6/files/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_6/files/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Lab_6/files/vga_adapter/vga_controller.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/Lab_6/files/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554320982711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554320982711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_6/files/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_6/files/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "Lab_6/files/vga_adapter/vga_address_translator.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/Lab_6/files/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554320982783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554320982783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_6/files/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_6/files/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "Lab_6/files/vga_adapter/vga_adapter.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554320982840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554320982840 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tiles.v(224) " "Verilog HDL information at tiles.v(224): always construct contains both blocking and non-blocking assignments" {  } { { "hi/output_files/tiles.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/hi/output_files/tiles.v" 224 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554320982878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START tiles.v(143) " "Verilog HDL Declaration information at tiles.v(143): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "hi/output_files/tiles.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/hi/output_files/tiles.v" 143 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554320982888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE tiles.v(118) " "Verilog HDL Declaration information at tiles.v(118): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "hi/output_files/tiles.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/hi/output_files/tiles.v" 118 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554320982888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi/output_files/tiles.v 8 8 " "Found 8 design units, including 8 entities, in source file hi/output_files/tiles.v" { { "Info" "ISGN_ENTITY_NAME" "1 tiles " "Found entity 1: tiles" {  } { { "hi/output_files/tiles.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/hi/output_files/tiles.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554320982908 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "hi/output_files/tiles.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/hi/output_files/tiles.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554320982908 ""} { "Info" "ISGN_ENTITY_NAME" "3 check_tile " "Found entity 3: check_tile" {  } { { "hi/output_files/tiles.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/hi/output_files/tiles.v" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554320982908 ""} { "Info" "ISGN_ENTITY_NAME" "4 generator " "Found entity 4: generator" {  } { { "hi/output_files/tiles.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/hi/output_files/tiles.v" 515 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554320982908 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter " "Found entity 5: counter" {  } { { "hi/output_files/tiles.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/hi/output_files/tiles.v" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554320982908 ""} { "Info" "ISGN_ENTITY_NAME" "6 display_lives " "Found entity 6: display_lives" {  } { { "hi/output_files/tiles.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/hi/output_files/tiles.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554320982908 ""} { "Info" "ISGN_ENTITY_NAME" "7 hex_decoder " "Found entity 7: hex_decoder" {  } { { "hi/output_files/tiles.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/hi/output_files/tiles.v" 582 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554320982908 ""} { "Info" "ISGN_ENTITY_NAME" "8 song4to1_mux " "Found entity 8: song4to1_mux" {  } { { "hi/output_files/tiles.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/hi/output_files/tiles.v" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554320982908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554320982908 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tiles.v(94) " "Verilog HDL Instantiation warning at tiles.v(94): instance has no name" {  } { { "hi/output_files/tiles.v" "" { Text "C:/Users/shruti/Documents/CSCB58_project/hi/output_files/tiles.v" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554320982957 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "newtiles " "Top-level design entity \"newtiles\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1554320983466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shruti/Documents/CSCB58_project/output_files/newtiles.map.smsg " "Generated suppressed messages file C:/Users/shruti/Documents/CSCB58_project/output_files/newtiles.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554320984016 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554320984534 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 03 15:49:44 2019 " "Processing ended: Wed Apr 03 15:49:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554320984534 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554320984534 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554320984534 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554320984534 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554320988533 ""}
